
TP_4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f4c8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000030f4  0800f698  0800f698  0001f698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801278c  0801278c  000300b4  2**0
                  CONTENTS
  4 .ARM          00000008  0801278c  0801278c  0002278c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012794  08012794  000300b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012794  08012794  00022794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012798  08012798  00022798  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b4  20000000  0801279c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008ba4  200000b4  08012850  000300b4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20008c58  08012850  00038c58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000300b4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003599a  00000000  00000000  000300e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006410  00000000  00000000  00065a7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000027f0  00000000  00000000  0006be90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002568  00000000  00000000  0006e680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f0f6  00000000  00000000  00070be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ef4d  00000000  00000000  0009fcde  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011834c  00000000  00000000  000cec2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001e6f77  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000ae68  00000000  00000000  001e6fcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800f680 	.word	0x0800f680

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000b8 	.word	0x200000b8
 800020c:	0800f680 	.word	0x0800f680

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b96e 	b.w	80005b4 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	468c      	mov	ip, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8083 	bne.w	8000406 <__udivmoddi4+0x116>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d947      	bls.n	8000396 <__udivmoddi4+0xa6>
 8000306:	fab2 f282 	clz	r2, r2
 800030a:	b142      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030c:	f1c2 0020 	rsb	r0, r2, #32
 8000310:	fa24 f000 	lsr.w	r0, r4, r0
 8000314:	4091      	lsls	r1, r2
 8000316:	4097      	lsls	r7, r2
 8000318:	ea40 0c01 	orr.w	ip, r0, r1
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbbc f6f8 	udiv	r6, ip, r8
 8000328:	fa1f fe87 	uxth.w	lr, r7
 800032c:	fb08 c116 	mls	r1, r8, r6, ip
 8000330:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000334:	fb06 f10e 	mul.w	r1, r6, lr
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000342:	f080 8119 	bcs.w	8000578 <__udivmoddi4+0x288>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8116 	bls.w	8000578 <__udivmoddi4+0x288>
 800034c:	3e02      	subs	r6, #2
 800034e:	443b      	add	r3, r7
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0f8 	udiv	r0, r3, r8
 8000358:	fb08 3310 	mls	r3, r8, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fe0e 	mul.w	lr, r0, lr
 8000364:	45a6      	cmp	lr, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	193c      	adds	r4, r7, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800036e:	f080 8105 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f240 8102 	bls.w	800057c <__udivmoddi4+0x28c>
 8000378:	3802      	subs	r0, #2
 800037a:	443c      	add	r4, r7
 800037c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000380:	eba4 040e 	sub.w	r4, r4, lr
 8000384:	2600      	movs	r6, #0
 8000386:	b11d      	cbz	r5, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c5 4300 	strd	r4, r3, [r5]
 8000390:	4631      	mov	r1, r6
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	b902      	cbnz	r2, 800039a <__udivmoddi4+0xaa>
 8000398:	deff      	udf	#255	; 0xff
 800039a:	fab2 f282 	clz	r2, r2
 800039e:	2a00      	cmp	r2, #0
 80003a0:	d150      	bne.n	8000444 <__udivmoddi4+0x154>
 80003a2:	1bcb      	subs	r3, r1, r7
 80003a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a8:	fa1f f887 	uxth.w	r8, r7
 80003ac:	2601      	movs	r6, #1
 80003ae:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b2:	0c21      	lsrs	r1, r4, #16
 80003b4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003bc:	fb08 f30c 	mul.w	r3, r8, ip
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d907      	bls.n	80003d4 <__udivmoddi4+0xe4>
 80003c4:	1879      	adds	r1, r7, r1
 80003c6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0xe2>
 80003cc:	428b      	cmp	r3, r1
 80003ce:	f200 80e9 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 80003d2:	4684      	mov	ip, r0
 80003d4:	1ac9      	subs	r1, r1, r3
 80003d6:	b2a3      	uxth	r3, r4
 80003d8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003dc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003e0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003e4:	fb08 f800 	mul.w	r8, r8, r0
 80003e8:	45a0      	cmp	r8, r4
 80003ea:	d907      	bls.n	80003fc <__udivmoddi4+0x10c>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x10a>
 80003f4:	45a0      	cmp	r8, r4
 80003f6:	f200 80d9 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 80003fa:	4618      	mov	r0, r3
 80003fc:	eba4 0408 	sub.w	r4, r4, r8
 8000400:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000404:	e7bf      	b.n	8000386 <__udivmoddi4+0x96>
 8000406:	428b      	cmp	r3, r1
 8000408:	d909      	bls.n	800041e <__udivmoddi4+0x12e>
 800040a:	2d00      	cmp	r5, #0
 800040c:	f000 80b1 	beq.w	8000572 <__udivmoddi4+0x282>
 8000410:	2600      	movs	r6, #0
 8000412:	e9c5 0100 	strd	r0, r1, [r5]
 8000416:	4630      	mov	r0, r6
 8000418:	4631      	mov	r1, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	fab3 f683 	clz	r6, r3
 8000422:	2e00      	cmp	r6, #0
 8000424:	d14a      	bne.n	80004bc <__udivmoddi4+0x1cc>
 8000426:	428b      	cmp	r3, r1
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0x140>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80b8 	bhi.w	80005a0 <__udivmoddi4+0x2b0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb61 0103 	sbc.w	r1, r1, r3
 8000436:	2001      	movs	r0, #1
 8000438:	468c      	mov	ip, r1
 800043a:	2d00      	cmp	r5, #0
 800043c:	d0a8      	beq.n	8000390 <__udivmoddi4+0xa0>
 800043e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000442:	e7a5      	b.n	8000390 <__udivmoddi4+0xa0>
 8000444:	f1c2 0320 	rsb	r3, r2, #32
 8000448:	fa20 f603 	lsr.w	r6, r0, r3
 800044c:	4097      	lsls	r7, r2
 800044e:	fa01 f002 	lsl.w	r0, r1, r2
 8000452:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000456:	40d9      	lsrs	r1, r3
 8000458:	4330      	orrs	r0, r6
 800045a:	0c03      	lsrs	r3, r0, #16
 800045c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000460:	fa1f f887 	uxth.w	r8, r7
 8000464:	fb0e 1116 	mls	r1, lr, r6, r1
 8000468:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046c:	fb06 f108 	mul.w	r1, r6, r8
 8000470:	4299      	cmp	r1, r3
 8000472:	fa04 f402 	lsl.w	r4, r4, r2
 8000476:	d909      	bls.n	800048c <__udivmoddi4+0x19c>
 8000478:	18fb      	adds	r3, r7, r3
 800047a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 800047e:	f080 808d 	bcs.w	800059c <__udivmoddi4+0x2ac>
 8000482:	4299      	cmp	r1, r3
 8000484:	f240 808a 	bls.w	800059c <__udivmoddi4+0x2ac>
 8000488:	3e02      	subs	r6, #2
 800048a:	443b      	add	r3, r7
 800048c:	1a5b      	subs	r3, r3, r1
 800048e:	b281      	uxth	r1, r0
 8000490:	fbb3 f0fe 	udiv	r0, r3, lr
 8000494:	fb0e 3310 	mls	r3, lr, r0, r3
 8000498:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049c:	fb00 f308 	mul.w	r3, r0, r8
 80004a0:	428b      	cmp	r3, r1
 80004a2:	d907      	bls.n	80004b4 <__udivmoddi4+0x1c4>
 80004a4:	1879      	adds	r1, r7, r1
 80004a6:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80004aa:	d273      	bcs.n	8000594 <__udivmoddi4+0x2a4>
 80004ac:	428b      	cmp	r3, r1
 80004ae:	d971      	bls.n	8000594 <__udivmoddi4+0x2a4>
 80004b0:	3802      	subs	r0, #2
 80004b2:	4439      	add	r1, r7
 80004b4:	1acb      	subs	r3, r1, r3
 80004b6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004ba:	e778      	b.n	80003ae <__udivmoddi4+0xbe>
 80004bc:	f1c6 0c20 	rsb	ip, r6, #32
 80004c0:	fa03 f406 	lsl.w	r4, r3, r6
 80004c4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004c8:	431c      	orrs	r4, r3
 80004ca:	fa20 f70c 	lsr.w	r7, r0, ip
 80004ce:	fa01 f306 	lsl.w	r3, r1, r6
 80004d2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004d6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004da:	431f      	orrs	r7, r3
 80004dc:	0c3b      	lsrs	r3, r7, #16
 80004de:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e2:	fa1f f884 	uxth.w	r8, r4
 80004e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ea:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ee:	fb09 fa08 	mul.w	sl, r9, r8
 80004f2:	458a      	cmp	sl, r1
 80004f4:	fa02 f206 	lsl.w	r2, r2, r6
 80004f8:	fa00 f306 	lsl.w	r3, r0, r6
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x220>
 80004fe:	1861      	adds	r1, r4, r1
 8000500:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000504:	d248      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 8000506:	458a      	cmp	sl, r1
 8000508:	d946      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800050a:	f1a9 0902 	sub.w	r9, r9, #2
 800050e:	4421      	add	r1, r4
 8000510:	eba1 010a 	sub.w	r1, r1, sl
 8000514:	b2bf      	uxth	r7, r7
 8000516:	fbb1 f0fe 	udiv	r0, r1, lr
 800051a:	fb0e 1110 	mls	r1, lr, r0, r1
 800051e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000522:	fb00 f808 	mul.w	r8, r0, r8
 8000526:	45b8      	cmp	r8, r7
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x24a>
 800052a:	19e7      	adds	r7, r4, r7
 800052c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000530:	d22e      	bcs.n	8000590 <__udivmoddi4+0x2a0>
 8000532:	45b8      	cmp	r8, r7
 8000534:	d92c      	bls.n	8000590 <__udivmoddi4+0x2a0>
 8000536:	3802      	subs	r0, #2
 8000538:	4427      	add	r7, r4
 800053a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800053e:	eba7 0708 	sub.w	r7, r7, r8
 8000542:	fba0 8902 	umull	r8, r9, r0, r2
 8000546:	454f      	cmp	r7, r9
 8000548:	46c6      	mov	lr, r8
 800054a:	4649      	mov	r1, r9
 800054c:	d31a      	bcc.n	8000584 <__udivmoddi4+0x294>
 800054e:	d017      	beq.n	8000580 <__udivmoddi4+0x290>
 8000550:	b15d      	cbz	r5, 800056a <__udivmoddi4+0x27a>
 8000552:	ebb3 020e 	subs.w	r2, r3, lr
 8000556:	eb67 0701 	sbc.w	r7, r7, r1
 800055a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800055e:	40f2      	lsrs	r2, r6
 8000560:	ea4c 0202 	orr.w	r2, ip, r2
 8000564:	40f7      	lsrs	r7, r6
 8000566:	e9c5 2700 	strd	r2, r7, [r5]
 800056a:	2600      	movs	r6, #0
 800056c:	4631      	mov	r1, r6
 800056e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e70b      	b.n	8000390 <__udivmoddi4+0xa0>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e9      	b.n	8000350 <__udivmoddi4+0x60>
 800057c:	4618      	mov	r0, r3
 800057e:	e6fd      	b.n	800037c <__udivmoddi4+0x8c>
 8000580:	4543      	cmp	r3, r8
 8000582:	d2e5      	bcs.n	8000550 <__udivmoddi4+0x260>
 8000584:	ebb8 0e02 	subs.w	lr, r8, r2
 8000588:	eb69 0104 	sbc.w	r1, r9, r4
 800058c:	3801      	subs	r0, #1
 800058e:	e7df      	b.n	8000550 <__udivmoddi4+0x260>
 8000590:	4608      	mov	r0, r1
 8000592:	e7d2      	b.n	800053a <__udivmoddi4+0x24a>
 8000594:	4660      	mov	r0, ip
 8000596:	e78d      	b.n	80004b4 <__udivmoddi4+0x1c4>
 8000598:	4681      	mov	r9, r0
 800059a:	e7b9      	b.n	8000510 <__udivmoddi4+0x220>
 800059c:	4666      	mov	r6, ip
 800059e:	e775      	b.n	800048c <__udivmoddi4+0x19c>
 80005a0:	4630      	mov	r0, r6
 80005a2:	e74a      	b.n	800043a <__udivmoddi4+0x14a>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	4439      	add	r1, r7
 80005aa:	e713      	b.n	80003d4 <__udivmoddi4+0xe4>
 80005ac:	3802      	subs	r0, #2
 80005ae:	443c      	add	r4, r7
 80005b0:	e724      	b.n	80003fc <__udivmoddi4+0x10c>
 80005b2:	bf00      	nop

080005b4 <__aeabi_idiv0>:
 80005b4:	4770      	bx	lr
 80005b6:	bf00      	nop

080005b8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005b8:	b480      	push	{r7}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af00      	add	r7, sp, #0
 80005be:	60f8      	str	r0, [r7, #12]
 80005c0:	60b9      	str	r1, [r7, #8]
 80005c2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	4a07      	ldr	r2, [pc, #28]	; (80005e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80005c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	4a06      	ldr	r2, [pc, #24]	; (80005e8 <vApplicationGetIdleTaskMemory+0x30>)
 80005ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2280      	movs	r2, #128	; 0x80
 80005d4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005d6:	bf00      	nop
 80005d8:	3714      	adds	r7, #20
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	200000d0 	.word	0x200000d0
 80005e8:	20000184 	.word	0x20000184

080005ec <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4a07      	ldr	r2, [pc, #28]	; (8000618 <vApplicationGetTimerTaskMemory+0x2c>)
 80005fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	4a06      	ldr	r2, [pc, #24]	; (800061c <vApplicationGetTimerTaskMemory+0x30>)
 8000602:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	f44f 7280 	mov.w	r2, #256	; 0x100
 800060a:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800060c:	bf00      	nop
 800060e:	3714      	adds	r7, #20
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	4770      	bx	lr
 8000618:	20000384 	.word	0x20000384
 800061c:	20000438 	.word	0x20000438

08000620 <ft5336_Init>:
  *         from MCU to FT5336 : ie I2C channel initialization (if required).
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Init(uint16_t DeviceAddr)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	4603      	mov	r3, r0
 8000628:	80fb      	strh	r3, [r7, #6]
  /* Wait at least 200ms after power up before accessing registers
   * Trsi timing (Time of starting to report point after resetting) from FT5336GQQ datasheet */
  TS_IO_Delay(200);
 800062a:	20c8      	movs	r0, #200	; 0xc8
 800062c:	f002 fb28 	bl	8002c80 <TS_IO_Delay>

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000630:	f000 fa7a 	bl	8000b28 <ft5336_I2C_InitializeIfRequired>
}
 8000634:	bf00      	nop
 8000636:	3708      	adds	r7, #8
 8000638:	46bd      	mov	sp, r7
 800063a:	bd80      	pop	{r7, pc}

0800063c <ft5336_Reset>:
  *         @note : Not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_Reset(uint16_t DeviceAddr)
{
 800063c:	b480      	push	{r7}
 800063e:	b083      	sub	sp, #12
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	80fb      	strh	r3, [r7, #6]
  /* Do nothing */
  /* No software reset sequence available in FT5336 IC */
}
 8000646:	bf00      	nop
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <ft5336_ReadID>:
  *         able to read the FT5336 device ID, and verify this is a FT5336.
  * @param  DeviceAddr: I2C FT5336 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t ft5336_ReadID(uint16_t DeviceAddr)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	b084      	sub	sp, #16
 8000656:	af00      	add	r7, sp, #0
 8000658:	4603      	mov	r3, r0
 800065a:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadId = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	737b      	strb	r3, [r7, #13]
  uint8_t nbReadAttempts = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	73fb      	strb	r3, [r7, #15]
  uint8_t bFoundDevice = 0; /* Device not found by default */
 8000664:	2300      	movs	r3, #0
 8000666:	73bb      	strb	r3, [r7, #14]

  /* Initialize I2C link if needed */
  ft5336_I2C_InitializeIfRequired();
 8000668:	f000 fa5e 	bl	8000b28 <ft5336_I2C_InitializeIfRequired>

  /* At maximum 4 attempts to read ID : exit at first finding of the searched device ID */
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 800066c:	2300      	movs	r3, #0
 800066e:	73fb      	strb	r3, [r7, #15]
 8000670:	e010      	b.n	8000694 <ft5336_ReadID+0x42>
  {
    /* Read register FT5336_CHIP_ID_REG as DeviceID detection */
    ucReadId = TS_IO_Read(DeviceAddr, FT5336_CHIP_ID_REG);
 8000672:	88fb      	ldrh	r3, [r7, #6]
 8000674:	b2db      	uxtb	r3, r3
 8000676:	21a8      	movs	r1, #168	; 0xa8
 8000678:	4618      	mov	r0, r3
 800067a:	f002 fae3 	bl	8002c44 <TS_IO_Read>
 800067e:	4603      	mov	r3, r0
 8000680:	737b      	strb	r3, [r7, #13]

    /* Found the searched device ID ? */
    if(ucReadId == FT5336_ID_VALUE)
 8000682:	7b7b      	ldrb	r3, [r7, #13]
 8000684:	b2db      	uxtb	r3, r3
 8000686:	2b51      	cmp	r3, #81	; 0x51
 8000688:	d101      	bne.n	800068e <ft5336_ReadID+0x3c>
    {
      /* Set device as found */
      bFoundDevice = 1;
 800068a:	2301      	movs	r3, #1
 800068c:	73bb      	strb	r3, [r7, #14]
  for(nbReadAttempts = 0; ((nbReadAttempts < 3) && !(bFoundDevice)); nbReadAttempts++)
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	3301      	adds	r3, #1
 8000692:	73fb      	strb	r3, [r7, #15]
 8000694:	7bfb      	ldrb	r3, [r7, #15]
 8000696:	2b02      	cmp	r3, #2
 8000698:	d802      	bhi.n	80006a0 <ft5336_ReadID+0x4e>
 800069a:	7bbb      	ldrb	r3, [r7, #14]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d0e8      	beq.n	8000672 <ft5336_ReadID+0x20>
    }
  }

  /* Return the device ID value */
  return (ucReadId);
 80006a0:	7b7b      	ldrb	r3, [r7, #13]
 80006a2:	b2db      	uxtb	r3, r3
 80006a4:	b29b      	uxth	r3, r3
}
 80006a6:	4618      	mov	r0, r3
 80006a8:	3710      	adds	r7, #16
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}

080006ae <ft5336_TS_Start>:
  * @brief  Configures the touch Screen IC device to start detecting touches
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address).
  * @retval None.
  */
void ft5336_TS_Start(uint16_t DeviceAddr)
{
 80006ae:	b580      	push	{r7, lr}
 80006b0:	b082      	sub	sp, #8
 80006b2:	af00      	add	r7, sp, #0
 80006b4:	4603      	mov	r3, r0
 80006b6:	80fb      	strh	r3, [r7, #6]
  /* Minimum static configuration of FT5336 */
  FT5336_ASSERT(ft5336_TS_Configure(DeviceAddr));
 80006b8:	88fb      	ldrh	r3, [r7, #6]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 fa44 	bl	8000b48 <ft5336_TS_Configure>

  /* By default set FT5336 IC in Polling mode : no INT generation on FT5336 for new touch available */
  /* Note TS_INT is active low                                                                      */
  ft5336_TS_DisableIT(DeviceAddr);
 80006c0:	88fb      	ldrh	r3, [r7, #6]
 80006c2:	4618      	mov	r0, r3
 80006c4:	f000 f932 	bl	800092c <ft5336_TS_DisableIT>
}
 80006c8:	bf00      	nop
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}

080006d0 <ft5336_TS_DetectTouch>:
  *         variables).
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval : Number of active touches detected (can be 0, 1 or 2).
  */
uint8_t ft5336_TS_DetectTouch(uint16_t DeviceAddr)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	4603      	mov	r3, r0
 80006d8:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t nbTouch = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	73fb      	strb	r3, [r7, #15]

  /* Read register FT5336_TD_STAT_REG to check number of touches detection */
  nbTouch = TS_IO_Read(DeviceAddr, FT5336_TD_STAT_REG);
 80006de:	88fb      	ldrh	r3, [r7, #6]
 80006e0:	b2db      	uxtb	r3, r3
 80006e2:	2102      	movs	r1, #2
 80006e4:	4618      	mov	r0, r3
 80006e6:	f002 faad 	bl	8002c44 <TS_IO_Read>
 80006ea:	4603      	mov	r3, r0
 80006ec:	73fb      	strb	r3, [r7, #15]
  nbTouch &= FT5336_TD_STAT_MASK;
 80006ee:	7bfb      	ldrb	r3, [r7, #15]
 80006f0:	b2db      	uxtb	r3, r3
 80006f2:	f003 030f 	and.w	r3, r3, #15
 80006f6:	b2db      	uxtb	r3, r3
 80006f8:	73fb      	strb	r3, [r7, #15]

  if(nbTouch > FT5336_MAX_DETECTABLE_TOUCH)
 80006fa:	7bfb      	ldrb	r3, [r7, #15]
 80006fc:	b2db      	uxtb	r3, r3
 80006fe:	2b05      	cmp	r3, #5
 8000700:	d901      	bls.n	8000706 <ft5336_TS_DetectTouch+0x36>
  {
    /* If invalid number of touch detected, set it to zero */
    nbTouch = 0;
 8000702:	2300      	movs	r3, #0
 8000704:	73fb      	strb	r3, [r7, #15]
  }

  /* Update ft5336 driver internal global : current number of active touches */
  ft5336_handle.currActiveTouchNb = nbTouch;
 8000706:	7bfb      	ldrb	r3, [r7, #15]
 8000708:	b2da      	uxtb	r2, r3
 800070a:	4b05      	ldr	r3, [pc, #20]	; (8000720 <ft5336_TS_DetectTouch+0x50>)
 800070c:	705a      	strb	r2, [r3, #1]

  /* Reset current active touch index on which to work on */
  ft5336_handle.currActiveTouchIdx = 0;
 800070e:	4b04      	ldr	r3, [pc, #16]	; (8000720 <ft5336_TS_DetectTouch+0x50>)
 8000710:	2200      	movs	r2, #0
 8000712:	709a      	strb	r2, [r3, #2]

  return(nbTouch);
 8000714:	7bfb      	ldrb	r3, [r7, #15]
 8000716:	b2db      	uxtb	r3, r3
}
 8000718:	4618      	mov	r0, r3
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000838 	.word	0x20000838

08000724 <ft5336_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value
  * @retval None.
  */
void ft5336_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	60b9      	str	r1, [r7, #8]
 800072e:	607a      	str	r2, [r7, #4]
 8000730:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 8000732:	2300      	movs	r3, #0
 8000734:	74fb      	strb	r3, [r7, #19]
  static uint16_t coord;
  uint8_t regAddressXLow = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressXHigh = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressYLow = 0;
 800073e:	2300      	movs	r3, #0
 8000740:	757b      	strb	r3, [r7, #21]
  uint8_t regAddressYHigh = 0;
 8000742:	2300      	movs	r3, #0
 8000744:	753b      	strb	r3, [r7, #20]

  if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb)
 8000746:	4b6d      	ldr	r3, [pc, #436]	; (80008fc <ft5336_TS_GetXY+0x1d8>)
 8000748:	789a      	ldrb	r2, [r3, #2]
 800074a:	4b6c      	ldr	r3, [pc, #432]	; (80008fc <ft5336_TS_GetXY+0x1d8>)
 800074c:	785b      	ldrb	r3, [r3, #1]
 800074e:	429a      	cmp	r2, r3
 8000750:	f080 80cf 	bcs.w	80008f2 <ft5336_TS_GetXY+0x1ce>
  {
    switch(ft5336_handle.currActiveTouchIdx)
 8000754:	4b69      	ldr	r3, [pc, #420]	; (80008fc <ft5336_TS_GetXY+0x1d8>)
 8000756:	789b      	ldrb	r3, [r3, #2]
 8000758:	2b09      	cmp	r3, #9
 800075a:	d871      	bhi.n	8000840 <ft5336_TS_GetXY+0x11c>
 800075c:	a201      	add	r2, pc, #4	; (adr r2, 8000764 <ft5336_TS_GetXY+0x40>)
 800075e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000762:	bf00      	nop
 8000764:	0800078d 	.word	0x0800078d
 8000768:	0800079f 	.word	0x0800079f
 800076c:	080007b1 	.word	0x080007b1
 8000770:	080007c3 	.word	0x080007c3
 8000774:	080007d5 	.word	0x080007d5
 8000778:	080007e7 	.word	0x080007e7
 800077c:	080007f9 	.word	0x080007f9
 8000780:	0800080b 	.word	0x0800080b
 8000784:	0800081d 	.word	0x0800081d
 8000788:	0800082f 	.word	0x0800082f
    {
    case 0 :
      regAddressXLow  = FT5336_P1_XL_REG;
 800078c:	2304      	movs	r3, #4
 800078e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P1_XH_REG;
 8000790:	2303      	movs	r3, #3
 8000792:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P1_YL_REG;
 8000794:	2306      	movs	r3, #6
 8000796:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P1_YH_REG;
 8000798:	2305      	movs	r3, #5
 800079a:	753b      	strb	r3, [r7, #20]
      break;
 800079c:	e051      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 1 :
      regAddressXLow  = FT5336_P2_XL_REG;
 800079e:	230a      	movs	r3, #10
 80007a0:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P2_XH_REG;
 80007a2:	2309      	movs	r3, #9
 80007a4:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P2_YL_REG;
 80007a6:	230c      	movs	r3, #12
 80007a8:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P2_YH_REG;
 80007aa:	230b      	movs	r3, #11
 80007ac:	753b      	strb	r3, [r7, #20]
      break;
 80007ae:	e048      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 2 :
      regAddressXLow  = FT5336_P3_XL_REG;
 80007b0:	2310      	movs	r3, #16
 80007b2:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P3_XH_REG;
 80007b4:	230f      	movs	r3, #15
 80007b6:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P3_YL_REG;
 80007b8:	2312      	movs	r3, #18
 80007ba:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P3_YH_REG;
 80007bc:	2311      	movs	r3, #17
 80007be:	753b      	strb	r3, [r7, #20]
      break;
 80007c0:	e03f      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 3 :
      regAddressXLow  = FT5336_P4_XL_REG;
 80007c2:	2316      	movs	r3, #22
 80007c4:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P4_XH_REG;
 80007c6:	2315      	movs	r3, #21
 80007c8:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P4_YL_REG;
 80007ca:	2318      	movs	r3, #24
 80007cc:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P4_YH_REG;
 80007ce:	2317      	movs	r3, #23
 80007d0:	753b      	strb	r3, [r7, #20]
      break;
 80007d2:	e036      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 4 :
      regAddressXLow  = FT5336_P5_XL_REG;
 80007d4:	231c      	movs	r3, #28
 80007d6:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P5_XH_REG;
 80007d8:	231b      	movs	r3, #27
 80007da:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P5_YL_REG;
 80007dc:	231e      	movs	r3, #30
 80007de:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P5_YH_REG;
 80007e0:	231d      	movs	r3, #29
 80007e2:	753b      	strb	r3, [r7, #20]
      break;
 80007e4:	e02d      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 5 :
      regAddressXLow  = FT5336_P6_XL_REG;
 80007e6:	2322      	movs	r3, #34	; 0x22
 80007e8:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P6_XH_REG;
 80007ea:	2321      	movs	r3, #33	; 0x21
 80007ec:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P6_YL_REG;
 80007ee:	2324      	movs	r3, #36	; 0x24
 80007f0:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P6_YH_REG;
 80007f2:	2323      	movs	r3, #35	; 0x23
 80007f4:	753b      	strb	r3, [r7, #20]
      break;
 80007f6:	e024      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 6 :
      regAddressXLow  = FT5336_P7_XL_REG;
 80007f8:	2328      	movs	r3, #40	; 0x28
 80007fa:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P7_XH_REG;
 80007fc:	2327      	movs	r3, #39	; 0x27
 80007fe:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P7_YL_REG;
 8000800:	232a      	movs	r3, #42	; 0x2a
 8000802:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P7_YH_REG;
 8000804:	2329      	movs	r3, #41	; 0x29
 8000806:	753b      	strb	r3, [r7, #20]
      break;
 8000808:	e01b      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 7 :
      regAddressXLow  = FT5336_P8_XL_REG;
 800080a:	232e      	movs	r3, #46	; 0x2e
 800080c:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P8_XH_REG;
 800080e:	232d      	movs	r3, #45	; 0x2d
 8000810:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P8_YL_REG;
 8000812:	2330      	movs	r3, #48	; 0x30
 8000814:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P8_YH_REG;
 8000816:	232f      	movs	r3, #47	; 0x2f
 8000818:	753b      	strb	r3, [r7, #20]
      break;
 800081a:	e012      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 8 :
      regAddressXLow  = FT5336_P9_XL_REG;
 800081c:	2334      	movs	r3, #52	; 0x34
 800081e:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P9_XH_REG;
 8000820:	2333      	movs	r3, #51	; 0x33
 8000822:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P9_YL_REG;
 8000824:	2336      	movs	r3, #54	; 0x36
 8000826:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P9_YH_REG;
 8000828:	2335      	movs	r3, #53	; 0x35
 800082a:	753b      	strb	r3, [r7, #20]
      break;
 800082c:	e009      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    case 9 :
      regAddressXLow  = FT5336_P10_XL_REG;
 800082e:	233a      	movs	r3, #58	; 0x3a
 8000830:	75fb      	strb	r3, [r7, #23]
      regAddressXHigh = FT5336_P10_XH_REG;
 8000832:	2339      	movs	r3, #57	; 0x39
 8000834:	75bb      	strb	r3, [r7, #22]
      regAddressYLow  = FT5336_P10_YL_REG;
 8000836:	233c      	movs	r3, #60	; 0x3c
 8000838:	757b      	strb	r3, [r7, #21]
      regAddressYHigh = FT5336_P10_YH_REG;
 800083a:	233b      	movs	r3, #59	; 0x3b
 800083c:	753b      	strb	r3, [r7, #20]
      break;
 800083e:	e000      	b.n	8000842 <ft5336_TS_GetXY+0x11e>

    default :
      break;
 8000840:	bf00      	nop

    } /* end switch(ft5336_handle.currActiveTouchIdx) */

    /* Read low part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXLow);
 8000842:	89fb      	ldrh	r3, [r7, #14]
 8000844:	b2db      	uxtb	r3, r3
 8000846:	7dfa      	ldrb	r2, [r7, #23]
 8000848:	4611      	mov	r1, r2
 800084a:	4618      	mov	r0, r3
 800084c:	f002 f9fa 	bl	8002c44 <TS_IO_Read>
 8000850:	4603      	mov	r3, r0
 8000852:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 8000854:	7cfb      	ldrb	r3, [r7, #19]
 8000856:	b2db      	uxtb	r3, r3
 8000858:	b29a      	uxth	r2, r3
 800085a:	4b29      	ldr	r3, [pc, #164]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 800085c:	801a      	strh	r2, [r3, #0]

    /* Read high part of X position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 800085e:	89fb      	ldrh	r3, [r7, #14]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	7dba      	ldrb	r2, [r7, #22]
 8000864:	4611      	mov	r1, r2
 8000866:	4618      	mov	r0, r3
 8000868:	f002 f9ec 	bl	8002c44 <TS_IO_Read>
 800086c:	4603      	mov	r3, r0
 800086e:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 8000870:	7cfb      	ldrb	r3, [r7, #19]
 8000872:	b2db      	uxtb	r3, r3
 8000874:	021b      	lsls	r3, r3, #8
 8000876:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800087a:	b21a      	sxth	r2, r3
 800087c:	4b20      	ldr	r3, [pc, #128]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 800087e:	881b      	ldrh	r3, [r3, #0]
 8000880:	b21b      	sxth	r3, r3
 8000882:	4313      	orrs	r3, r2
 8000884:	b21b      	sxth	r3, r3
 8000886:	b29a      	uxth	r2, r3
 8000888:	4b1d      	ldr	r3, [pc, #116]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 800088a:	801a      	strh	r2, [r3, #0]

    /* Send back ready X position to caller */
    *X = coord;
 800088c:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 800088e:	881a      	ldrh	r2, [r3, #0]
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	801a      	strh	r2, [r3, #0]

    /* Read low part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYLow);
 8000894:	89fb      	ldrh	r3, [r7, #14]
 8000896:	b2db      	uxtb	r3, r3
 8000898:	7d7a      	ldrb	r2, [r7, #21]
 800089a:	4611      	mov	r1, r2
 800089c:	4618      	mov	r0, r3
 800089e:	f002 f9d1 	bl	8002c44 <TS_IO_Read>
 80008a2:	4603      	mov	r3, r0
 80008a4:	74fb      	strb	r3, [r7, #19]
    coord = (ucReadData & FT5336_TOUCH_POS_LSB_MASK) >> FT5336_TOUCH_POS_LSB_SHIFT;
 80008a6:	7cfb      	ldrb	r3, [r7, #19]
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	b29a      	uxth	r2, r3
 80008ac:	4b14      	ldr	r3, [pc, #80]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 80008ae:	801a      	strh	r2, [r3, #0]

    /* Read high part of Y position */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressYHigh);
 80008b0:	89fb      	ldrh	r3, [r7, #14]
 80008b2:	b2db      	uxtb	r3, r3
 80008b4:	7d3a      	ldrb	r2, [r7, #20]
 80008b6:	4611      	mov	r1, r2
 80008b8:	4618      	mov	r0, r3
 80008ba:	f002 f9c3 	bl	8002c44 <TS_IO_Read>
 80008be:	4603      	mov	r3, r0
 80008c0:	74fb      	strb	r3, [r7, #19]
    coord |= ((ucReadData & FT5336_TOUCH_POS_MSB_MASK) >> FT5336_TOUCH_POS_MSB_SHIFT) << 8;
 80008c2:	7cfb      	ldrb	r3, [r7, #19]
 80008c4:	b2db      	uxtb	r3, r3
 80008c6:	021b      	lsls	r3, r3, #8
 80008c8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80008cc:	b21a      	sxth	r2, r3
 80008ce:	4b0c      	ldr	r3, [pc, #48]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 80008d0:	881b      	ldrh	r3, [r3, #0]
 80008d2:	b21b      	sxth	r3, r3
 80008d4:	4313      	orrs	r3, r2
 80008d6:	b21b      	sxth	r3, r3
 80008d8:	b29a      	uxth	r2, r3
 80008da:	4b09      	ldr	r3, [pc, #36]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 80008dc:	801a      	strh	r2, [r3, #0]

    /* Send back ready Y position to caller */
    *Y = coord;
 80008de:	4b08      	ldr	r3, [pc, #32]	; (8000900 <ft5336_TS_GetXY+0x1dc>)
 80008e0:	881a      	ldrh	r2, [r3, #0]
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	801a      	strh	r2, [r3, #0]

    ft5336_handle.currActiveTouchIdx++; /* next call will work on next touch */
 80008e6:	4b05      	ldr	r3, [pc, #20]	; (80008fc <ft5336_TS_GetXY+0x1d8>)
 80008e8:	789b      	ldrb	r3, [r3, #2]
 80008ea:	3301      	adds	r3, #1
 80008ec:	b2da      	uxtb	r2, r3
 80008ee:	4b03      	ldr	r3, [pc, #12]	; (80008fc <ft5336_TS_GetXY+0x1d8>)
 80008f0:	709a      	strb	r2, [r3, #2]

  } /* of if(ft5336_handle.currActiveTouchIdx < ft5336_handle.currActiveTouchNb) */
}
 80008f2:	bf00      	nop
 80008f4:	3718      	adds	r7, #24
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	20000838 	.word	0x20000838
 8000900:	2000083c 	.word	0x2000083c

08000904 <ft5336_TS_EnableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_EnableIT(uint16_t DeviceAddr)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b084      	sub	sp, #16
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	80fb      	strh	r3, [r7, #6]
   uint8_t regValue = 0;
 800090e:	2300      	movs	r3, #0
 8000910:	73fb      	strb	r3, [r7, #15]
   regValue = (FT5336_G_MODE_INTERRUPT_TRIGGER & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 8000912:	2301      	movs	r3, #1
 8000914:	73fb      	strb	r3, [r7, #15]

   /* Set interrupt trigger mode in FT5336_GMODE_REG */
   TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 8000916:	88fb      	ldrh	r3, [r7, #6]
 8000918:	b2db      	uxtb	r3, r3
 800091a:	7bfa      	ldrb	r2, [r7, #15]
 800091c:	21a4      	movs	r1, #164	; 0xa4
 800091e:	4618      	mov	r0, r3
 8000920:	f002 f976 	bl	8002c10 <TS_IO_Write>
}
 8000924:	bf00      	nop
 8000926:	3710      	adds	r7, #16
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}

0800092c <ft5336_TS_DisableIT>:
  *         connected to MCU as EXTI.
  * @param  DeviceAddr: Device address on communication Bus (Slave I2C address of FT5336).
  * @retval None
  */
void ft5336_TS_DisableIT(uint16_t DeviceAddr)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b084      	sub	sp, #16
 8000930:	af00      	add	r7, sp, #0
 8000932:	4603      	mov	r3, r0
 8000934:	80fb      	strh	r3, [r7, #6]
  uint8_t regValue = 0;
 8000936:	2300      	movs	r3, #0
 8000938:	73fb      	strb	r3, [r7, #15]
  regValue = (FT5336_G_MODE_INTERRUPT_POLLING & (FT5336_G_MODE_INTERRUPT_MASK >> FT5336_G_MODE_INTERRUPT_SHIFT)) << FT5336_G_MODE_INTERRUPT_SHIFT;
 800093a:	2300      	movs	r3, #0
 800093c:	73fb      	strb	r3, [r7, #15]

  /* Set interrupt polling mode in FT5336_GMODE_REG */
  TS_IO_Write(DeviceAddr, FT5336_GMODE_REG, regValue);
 800093e:	88fb      	ldrh	r3, [r7, #6]
 8000940:	b2db      	uxtb	r3, r3
 8000942:	7bfa      	ldrb	r2, [r7, #15]
 8000944:	21a4      	movs	r1, #164	; 0xa4
 8000946:	4618      	mov	r0, r3
 8000948:	f002 f962 	bl	8002c10 <TS_IO_Write>
}
 800094c:	bf00      	nop
 800094e:	3710      	adds	r7, #16
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}

08000954 <ft5336_TS_ITStatus>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval TS interrupts status : always return 0 here
  */
uint8_t ft5336_TS_ITStatus(uint16_t DeviceAddr)
{
 8000954:	b480      	push	{r7}
 8000956:	b083      	sub	sp, #12
 8000958:	af00      	add	r7, sp, #0
 800095a:	4603      	mov	r3, r0
 800095c:	80fb      	strh	r3, [r7, #6]
  /* Always return 0 as feature not applicable to FT5336 */
  return 0;
 800095e:	2300      	movs	r3, #0
}
 8000960:	4618      	mov	r0, r3
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <ft5336_TS_ClearIT>:
  *         @note : This feature is not applicable to FT5336.
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @retval None
  */
void ft5336_TS_ClearIT(uint16_t DeviceAddr)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	4603      	mov	r3, r0
 8000974:	80fb      	strh	r3, [r7, #6]
  /* Nothing to be done here for FT5336 */
}
 8000976:	bf00      	nop
 8000978:	370c      	adds	r7, #12
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr

08000982 <ft5336_TS_GetGestureID>:
  * @param  DeviceAddr: Device address on communication Bus (I2C slave address of FT5336).
  * @param  pGestureId : Pointer to get last touch gesture Identification.
  * @retval None.
  */
void ft5336_TS_GetGestureID(uint16_t DeviceAddr, uint32_t * pGestureId)
{
 8000982:	b580      	push	{r7, lr}
 8000984:	b084      	sub	sp, #16
 8000986:	af00      	add	r7, sp, #0
 8000988:	4603      	mov	r3, r0
 800098a:	6039      	str	r1, [r7, #0]
 800098c:	80fb      	strh	r3, [r7, #6]
  volatile uint8_t ucReadData = 0;
 800098e:	2300      	movs	r3, #0
 8000990:	73fb      	strb	r3, [r7, #15]

  ucReadData = TS_IO_Read(DeviceAddr, FT5336_GEST_ID_REG);
 8000992:	88fb      	ldrh	r3, [r7, #6]
 8000994:	b2db      	uxtb	r3, r3
 8000996:	2101      	movs	r1, #1
 8000998:	4618      	mov	r0, r3
 800099a:	f002 f953 	bl	8002c44 <TS_IO_Read>
 800099e:	4603      	mov	r3, r0
 80009a0:	73fb      	strb	r3, [r7, #15]

  * pGestureId = ucReadData;
 80009a2:	7bfb      	ldrb	r3, [r7, #15]
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	461a      	mov	r2, r3
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	601a      	str	r2, [r3, #0]
}
 80009ac:	bf00      	nop
 80009ae:	3710      	adds	r7, #16
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}

080009b4 <ft5336_TS_GetTouchInfo>:
void ft5336_TS_GetTouchInfo(uint16_t   DeviceAddr,
                            uint32_t   touchIdx,
                            uint32_t * pWeight,
                            uint32_t * pArea,
                            uint32_t * pEvent)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	60b9      	str	r1, [r7, #8]
 80009bc:	607a      	str	r2, [r7, #4]
 80009be:	603b      	str	r3, [r7, #0]
 80009c0:	4603      	mov	r3, r0
 80009c2:	81fb      	strh	r3, [r7, #14]
  volatile uint8_t ucReadData = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	753b      	strb	r3, [r7, #20]
  uint8_t regAddressXHigh = 0;
 80009c8:	2300      	movs	r3, #0
 80009ca:	75fb      	strb	r3, [r7, #23]
  uint8_t regAddressPWeight = 0;
 80009cc:	2300      	movs	r3, #0
 80009ce:	75bb      	strb	r3, [r7, #22]
  uint8_t regAddressPMisc = 0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	757b      	strb	r3, [r7, #21]

  if(touchIdx < ft5336_handle.currActiveTouchNb)
 80009d4:	4b4d      	ldr	r3, [pc, #308]	; (8000b0c <ft5336_TS_GetTouchInfo+0x158>)
 80009d6:	785b      	ldrb	r3, [r3, #1]
 80009d8:	461a      	mov	r2, r3
 80009da:	68bb      	ldr	r3, [r7, #8]
 80009dc:	4293      	cmp	r3, r2
 80009de:	f080 8090 	bcs.w	8000b02 <ft5336_TS_GetTouchInfo+0x14e>
 80009e2:	68bb      	ldr	r3, [r7, #8]
 80009e4:	2b09      	cmp	r3, #9
 80009e6:	d85d      	bhi.n	8000aa4 <ft5336_TS_GetTouchInfo+0xf0>
 80009e8:	a201      	add	r2, pc, #4	; (adr r2, 80009f0 <ft5336_TS_GetTouchInfo+0x3c>)
 80009ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ee:	bf00      	nop
 80009f0:	08000a19 	.word	0x08000a19
 80009f4:	08000a27 	.word	0x08000a27
 80009f8:	08000a35 	.word	0x08000a35
 80009fc:	08000a43 	.word	0x08000a43
 8000a00:	08000a51 	.word	0x08000a51
 8000a04:	08000a5f 	.word	0x08000a5f
 8000a08:	08000a6d 	.word	0x08000a6d
 8000a0c:	08000a7b 	.word	0x08000a7b
 8000a10:	08000a89 	.word	0x08000a89
 8000a14:	08000a97 	.word	0x08000a97
  {
    switch(touchIdx)
    {
    case 0 :
      regAddressXHigh   = FT5336_P1_XH_REG;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P1_WEIGHT_REG;
 8000a1c:	2307      	movs	r3, #7
 8000a1e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P1_MISC_REG;
 8000a20:	2308      	movs	r3, #8
 8000a22:	757b      	strb	r3, [r7, #21]
      break;
 8000a24:	e03f      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 1 :
      regAddressXHigh   = FT5336_P2_XH_REG;
 8000a26:	2309      	movs	r3, #9
 8000a28:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P2_WEIGHT_REG;
 8000a2a:	230d      	movs	r3, #13
 8000a2c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P2_MISC_REG;
 8000a2e:	230e      	movs	r3, #14
 8000a30:	757b      	strb	r3, [r7, #21]
      break;
 8000a32:	e038      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 2 :
      regAddressXHigh   = FT5336_P3_XH_REG;
 8000a34:	230f      	movs	r3, #15
 8000a36:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P3_WEIGHT_REG;
 8000a38:	2313      	movs	r3, #19
 8000a3a:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P3_MISC_REG;
 8000a3c:	2314      	movs	r3, #20
 8000a3e:	757b      	strb	r3, [r7, #21]
      break;
 8000a40:	e031      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 3 :
      regAddressXHigh   = FT5336_P4_XH_REG;
 8000a42:	2315      	movs	r3, #21
 8000a44:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P4_WEIGHT_REG;
 8000a46:	2319      	movs	r3, #25
 8000a48:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P4_MISC_REG;
 8000a4a:	231a      	movs	r3, #26
 8000a4c:	757b      	strb	r3, [r7, #21]
      break;
 8000a4e:	e02a      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 4 :
      regAddressXHigh   = FT5336_P5_XH_REG;
 8000a50:	231b      	movs	r3, #27
 8000a52:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P5_WEIGHT_REG;
 8000a54:	231f      	movs	r3, #31
 8000a56:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P5_MISC_REG;
 8000a58:	2320      	movs	r3, #32
 8000a5a:	757b      	strb	r3, [r7, #21]
      break;
 8000a5c:	e023      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 5 :
      regAddressXHigh   = FT5336_P6_XH_REG;
 8000a5e:	2321      	movs	r3, #33	; 0x21
 8000a60:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P6_WEIGHT_REG;
 8000a62:	2325      	movs	r3, #37	; 0x25
 8000a64:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P6_MISC_REG;
 8000a66:	2326      	movs	r3, #38	; 0x26
 8000a68:	757b      	strb	r3, [r7, #21]
      break;
 8000a6a:	e01c      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 6 :
      regAddressXHigh   = FT5336_P7_XH_REG;
 8000a6c:	2327      	movs	r3, #39	; 0x27
 8000a6e:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P7_WEIGHT_REG;
 8000a70:	232b      	movs	r3, #43	; 0x2b
 8000a72:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P7_MISC_REG;
 8000a74:	232c      	movs	r3, #44	; 0x2c
 8000a76:	757b      	strb	r3, [r7, #21]
      break;
 8000a78:	e015      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 7 :
      regAddressXHigh   = FT5336_P8_XH_REG;
 8000a7a:	232d      	movs	r3, #45	; 0x2d
 8000a7c:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P8_WEIGHT_REG;
 8000a7e:	2331      	movs	r3, #49	; 0x31
 8000a80:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P8_MISC_REG;
 8000a82:	2332      	movs	r3, #50	; 0x32
 8000a84:	757b      	strb	r3, [r7, #21]
      break;
 8000a86:	e00e      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 8 :
      regAddressXHigh   = FT5336_P9_XH_REG;
 8000a88:	2333      	movs	r3, #51	; 0x33
 8000a8a:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P9_WEIGHT_REG;
 8000a8c:	2337      	movs	r3, #55	; 0x37
 8000a8e:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P9_MISC_REG;
 8000a90:	2338      	movs	r3, #56	; 0x38
 8000a92:	757b      	strb	r3, [r7, #21]
      break;
 8000a94:	e007      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    case 9 :
      regAddressXHigh   = FT5336_P10_XH_REG;
 8000a96:	2339      	movs	r3, #57	; 0x39
 8000a98:	75fb      	strb	r3, [r7, #23]
      regAddressPWeight = FT5336_P10_WEIGHT_REG;
 8000a9a:	233d      	movs	r3, #61	; 0x3d
 8000a9c:	75bb      	strb	r3, [r7, #22]
      regAddressPMisc   = FT5336_P10_MISC_REG;
 8000a9e:	233e      	movs	r3, #62	; 0x3e
 8000aa0:	757b      	strb	r3, [r7, #21]
      break;
 8000aa2:	e000      	b.n	8000aa6 <ft5336_TS_GetTouchInfo+0xf2>

    default :
      break;
 8000aa4:	bf00      	nop

    } /* end switch(touchIdx) */

    /* Read Event Id of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressXHigh);
 8000aa6:	89fb      	ldrh	r3, [r7, #14]
 8000aa8:	b2db      	uxtb	r3, r3
 8000aaa:	7dfa      	ldrb	r2, [r7, #23]
 8000aac:	4611      	mov	r1, r2
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f002 f8c8 	bl	8002c44 <TS_IO_Read>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	753b      	strb	r3, [r7, #20]
    * pEvent = (ucReadData & FT5336_TOUCH_EVT_FLAG_MASK) >> FT5336_TOUCH_EVT_FLAG_SHIFT;
 8000ab8:	7d3b      	ldrb	r3, [r7, #20]
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	119b      	asrs	r3, r3, #6
 8000abe:	f003 0203 	and.w	r2, r3, #3
 8000ac2:	6a3b      	ldr	r3, [r7, #32]
 8000ac4:	601a      	str	r2, [r3, #0]

    /* Read weight of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPWeight);
 8000ac6:	89fb      	ldrh	r3, [r7, #14]
 8000ac8:	b2db      	uxtb	r3, r3
 8000aca:	7dba      	ldrb	r2, [r7, #22]
 8000acc:	4611      	mov	r1, r2
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f002 f8b8 	bl	8002c44 <TS_IO_Read>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	753b      	strb	r3, [r7, #20]
    * pWeight = (ucReadData & FT5336_TOUCH_WEIGHT_MASK) >> FT5336_TOUCH_WEIGHT_SHIFT;
 8000ad8:	7d3b      	ldrb	r3, [r7, #20]
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	461a      	mov	r2, r3
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	601a      	str	r2, [r3, #0]

    /* Read area of touch index */
    ucReadData = TS_IO_Read(DeviceAddr, regAddressPMisc);
 8000ae2:	89fb      	ldrh	r3, [r7, #14]
 8000ae4:	b2db      	uxtb	r3, r3
 8000ae6:	7d7a      	ldrb	r2, [r7, #21]
 8000ae8:	4611      	mov	r1, r2
 8000aea:	4618      	mov	r0, r3
 8000aec:	f002 f8aa 	bl	8002c44 <TS_IO_Read>
 8000af0:	4603      	mov	r3, r0
 8000af2:	753b      	strb	r3, [r7, #20]
    * pArea = (ucReadData & FT5336_TOUCH_AREA_MASK) >> FT5336_TOUCH_AREA_SHIFT;
 8000af4:	7d3b      	ldrb	r3, [r7, #20]
 8000af6:	b2db      	uxtb	r3, r3
 8000af8:	111b      	asrs	r3, r3, #4
 8000afa:	f003 0204 	and.w	r2, r3, #4
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	601a      	str	r2, [r3, #0]

  } /* of if(touchIdx < ft5336_handle.currActiveTouchNb) */
}
 8000b02:	bf00      	nop
 8000b04:	3718      	adds	r7, #24
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	20000838 	.word	0x20000838

08000b10 <ft5336_Get_I2C_InitializedStatus>:
  * @brief  Return the status of I2C was initialized or not.
  * @param  None.
  * @retval : I2C initialization status.
  */
static uint8_t ft5336_Get_I2C_InitializedStatus(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  return(ft5336_handle.i2cInitialized);
 8000b14:	4b03      	ldr	r3, [pc, #12]	; (8000b24 <ft5336_Get_I2C_InitializedStatus+0x14>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	20000838 	.word	0x20000838

08000b28 <ft5336_I2C_InitializeIfRequired>:
  * @brief  I2C initialize if needed.
  * @param  None.
  * @retval : None.
  */
static void ft5336_I2C_InitializeIfRequired(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  if(ft5336_Get_I2C_InitializedStatus() == FT5336_I2C_NOT_INITIALIZED)
 8000b2c:	f7ff fff0 	bl	8000b10 <ft5336_Get_I2C_InitializedStatus>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d104      	bne.n	8000b40 <ft5336_I2C_InitializeIfRequired+0x18>
  {
    /* Initialize TS IO BUS layer (I2C) */
    TS_IO_Init();
 8000b36:	f002 f861 	bl	8002bfc <TS_IO_Init>

    /* Set state to initialized */
    ft5336_handle.i2cInitialized = FT5336_I2C_INITIALIZED;
 8000b3a:	4b02      	ldr	r3, [pc, #8]	; (8000b44 <ft5336_I2C_InitializeIfRequired+0x1c>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
  }
}
 8000b40:	bf00      	nop
 8000b42:	bd80      	pop	{r7, pc}
 8000b44:	20000838 	.word	0x20000838

08000b48 <ft5336_TS_Configure>:
  * @brief  Basic static configuration of TouchScreen
  * @param  DeviceAddr: FT5336 Device address for communication on I2C Bus.
  * @retval Status FT5336_STATUS_OK or FT5336_STATUS_NOT_OK.
  */
static uint32_t ft5336_TS_Configure(uint16_t DeviceAddr)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b085      	sub	sp, #20
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	80fb      	strh	r3, [r7, #6]
  uint32_t status = FT5336_STATUS_OK;
 8000b52:	2300      	movs	r3, #0
 8000b54:	60fb      	str	r3, [r7, #12]

  /* Nothing special to be done for FT5336 */

  return(status);
 8000b56:	68fb      	ldr	r3, [r7, #12]
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b64:	b5b0      	push	{r4, r5, r7, lr}
 8000b66:	b0e4      	sub	sp, #400	; 0x190
 8000b68:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	stateEtat = JEU_ACCUEIL;
 8000b6a:	4bd9      	ldr	r3, [pc, #868]	; (8000ed0 <main+0x36c>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]
	score = 0;
 8000b70:	4bd8      	ldr	r3, [pc, #864]	; (8000ed4 <main+0x370>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	801a      	strh	r2, [r3, #0]
	char text[50]={};
 8000b76:	2300      	movs	r3, #0
 8000b78:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8000b7c:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8000b80:	222e      	movs	r2, #46	; 0x2e
 8000b82:	2100      	movs	r1, #0
 8000b84:	4618      	mov	r0, r3
 8000b86:	f00e f8eb 	bl	800ed60 <memset>
	char textFromUart0[50]={};
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8000b90:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8000b94:	222e      	movs	r2, #46	; 0x2e
 8000b96:	2100      	movs	r1, #0
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f00e f8e1 	bl	800ed60 <memset>
	static TS_StateTypeDef  TS_State;
	uint32_t potlb,potl,potr,joystick_h, joystick_v;
	potlb = 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	ADC_ChannelConfTypeDef sConfig = {0};
 8000ba4:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000ba8:	2200      	movs	r2, #0
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	605a      	str	r2, [r3, #4]
 8000bae:	609a      	str	r2, [r3, #8]
 8000bb0:	60da      	str	r2, [r3, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8

	RTC_TimeTypeDef* sT = {0};
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
	RTC_DateTypeDef* sD = {0};
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
	uint8_t BP_old,BP_new;
	uint8_t light = 0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f887 3183 	strb.w	r3, [r7, #387]	; 0x183
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bd0:	f004 fbc1 	bl	8005356 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bd4:	f000 fade 	bl	8001194 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000bd8:	f000 fb4e 	bl	8001278 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bdc:	f001 f8e4 	bl	8001da8 <MX_GPIO_Init>
  MX_ADC3_Init();
 8000be0:	f000 fbc8 	bl	8001374 <MX_ADC3_Init>
  MX_DMA2D_Init();
 8000be4:	f000 fc42 	bl	800146c <MX_DMA2D_Init>
  MX_FMC_Init();
 8000be8:	f001 f88e 	bl	8001d08 <MX_FMC_Init>
  MX_I2C1_Init();
 8000bec:	f000 fc70 	bl	80014d0 <MX_I2C1_Init>
  MX_I2C3_Init();
 8000bf0:	f000 fcae 	bl	8001550 <MX_I2C3_Init>
  MX_LTDC_Init();
 8000bf4:	f000 fcec 	bl	80015d0 <MX_LTDC_Init>
  MX_RTC_Init();
 8000bf8:	f000 fd80 	bl	80016fc <MX_RTC_Init>
  MX_SPI2_Init();
 8000bfc:	f000 fe24 	bl	8001848 <MX_SPI2_Init>
  MX_TIM1_Init();
 8000c00:	f000 fe60 	bl	80018c4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000c04:	f000 feb2 	bl	800196c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000c08:	f000 fefe 	bl	8001a08 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000c0c:	f000 ff4a 	bl	8001aa4 <MX_TIM5_Init>
  MX_TIM8_Init();
 8000c10:	f000 ff96 	bl	8001b40 <MX_TIM8_Init>
  MX_USART1_UART_Init();
 8000c14:	f001 f818 	bl	8001c48 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000c18:	f001 f846 	bl	8001ca8 <MX_USART6_UART_Init>
  MX_ADC1_Init();
 8000c1c:	f000 fb58 	bl	80012d0 <MX_ADC1_Init>
  MX_DAC_Init();
 8000c20:	f000 fbfa 	bl	8001418 <MX_DAC_Init>
  MX_UART7_Init();
 8000c24:	f000 ffe0 	bl	8001be8 <MX_UART7_Init>
  MX_RNG_Init();
 8000c28:	f000 fd54 	bl	80016d4 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  BSP_LCD_Init();
 8000c2c:	f002 f834 	bl	8002c98 <BSP_LCD_Init>
    BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 8000c30:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8000c34:	2000      	movs	r0, #0
 8000c36:	f002 f8c7 	bl	8002dc8 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_LayerDefaultInit(1, LCD_FB_START_ADDRESS+ BSP_LCD_GetXSize()*BSP_LCD_GetYSize()*4);
 8000c3a:	f002 f89d 	bl	8002d78 <BSP_LCD_GetXSize>
 8000c3e:	4604      	mov	r4, r0
 8000c40:	f002 f8ae 	bl	8002da0 <BSP_LCD_GetYSize>
 8000c44:	4603      	mov	r3, r0
 8000c46:	fb03 f304 	mul.w	r3, r3, r4
 8000c4a:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
 8000c4e:	009b      	lsls	r3, r3, #2
 8000c50:	4619      	mov	r1, r3
 8000c52:	2001      	movs	r0, #1
 8000c54:	f002 f8b8 	bl	8002dc8 <BSP_LCD_LayerDefaultInit>
    BSP_LCD_DisplayOn();
 8000c58:	f002 fe30 	bl	80038bc <BSP_LCD_DisplayOn>
    BSP_LCD_SelectLayer(0);
 8000c5c:	2000      	movs	r0, #0
 8000c5e:	f002 f913 	bl	8002e88 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_AMONGUS);
 8000c62:	489d      	ldr	r0, [pc, #628]	; (8000ed8 <main+0x374>)
 8000c64:	f002 f982 	bl	8002f6c <BSP_LCD_Clear>
    //BSP_LCD_DrawBitmap(amongx,amongy,(uint8_t*)Amongus_bmp);
    //BSP_LCD_SelectLayer(1);
    //BSP_LCD_Clear(LCD_COLOR_RED);
    //BSP_LCD_DrawBitmap(250,120,(uint8_t*)Karim_bmp);
    BSP_LCD_SelectLayer(1);
 8000c68:	2001      	movs	r0, #1
 8000c6a:	f002 f90d 	bl	8002e88 <BSP_LCD_SelectLayer>
    BSP_LCD_Clear(LCD_COLOR_AMONGUS);
 8000c6e:	489a      	ldr	r0, [pc, #616]	; (8000ed8 <main+0x374>)
 8000c70:	f002 f97c 	bl	8002f6c <BSP_LCD_Clear>
    BSP_LCD_Clear(00);
 8000c74:	2000      	movs	r0, #0
 8000c76:	f002 f979 	bl	8002f6c <BSP_LCD_Clear>
    BSP_LCD_SetFont(&Font12);
 8000c7a:	4898      	ldr	r0, [pc, #608]	; (8000edc <main+0x378>)
 8000c7c:	f002 f946 	bl	8002f0c <BSP_LCD_SetFont>
    BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8000c80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c84:	f002 f910 	bl	8002ea8 <BSP_LCD_SetTextColor>
    BSP_LCD_SetBackColor(00);
 8000c88:	2000      	movs	r0, #0
 8000c8a:	f002 f925 	bl	8002ed8 <BSP_LCD_SetBackColor>

    BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8000c8e:	f002 f873 	bl	8002d78 <BSP_LCD_GetXSize>
 8000c92:	4603      	mov	r3, r0
 8000c94:	b29c      	uxth	r4, r3
 8000c96:	f002 f883 	bl	8002da0 <BSP_LCD_GetYSize>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	b29b      	uxth	r3, r3
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	4620      	mov	r0, r4
 8000ca2:	f003 fa1d 	bl	80040e0 <BSP_TS_Init>
  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of mutexScreen */
  osMutexDef(mutexScreen);
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8000cac:	2300      	movs	r3, #0
 8000cae:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  mutexScreenHandle = osMutexCreate(osMutex(mutexScreen));
 8000cb2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f00a ff48 	bl	800bb4c <osMutexCreate>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	4a88      	ldr	r2, [pc, #544]	; (8000ee0 <main+0x37c>)
 8000cc0:	6013      	str	r3, [r2, #0]
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of TimerAffichage */
  osTimerDef(TimerAffichage, CallbackDisplay);
 8000cc2:	4b88      	ldr	r3, [pc, #544]	; (8000ee4 <main+0x380>)
 8000cc4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8000cc8:	2300      	movs	r3, #0
 8000cca:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  TimerAffichageHandle = osTimerCreate(osTimer(TimerAffichage), osTimerOnce, NULL);
 8000cce:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2100      	movs	r1, #0
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	f00a fec0 	bl	800ba5c <osTimerCreate>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	4a82      	ldr	r2, [pc, #520]	; (8000ee8 <main+0x384>)
 8000ce0:	6013      	str	r3, [r2, #0]

  /* definition and creation of TimerLED */
  osTimerDef(TimerLED, CallbackLED);
 8000ce2:	4b82      	ldr	r3, [pc, #520]	; (8000eec <main+0x388>)
 8000ce4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8000ce8:	2300      	movs	r3, #0
 8000cea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  TimerLEDHandle = osTimerCreate(osTimer(TimerLED), osTimerPeriodic, NULL);
 8000cee:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2101      	movs	r1, #1
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f00a feb0 	bl	800ba5c <osTimerCreate>
 8000cfc:	4603      	mov	r3, r0
 8000cfe:	4a7c      	ldr	r2, [pc, #496]	; (8000ef0 <main+0x38c>)
 8000d00:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_TIMERS */
  osTimerStart(TimerLEDHandle,1000);
 8000d02:	4b7b      	ldr	r3, [pc, #492]	; (8000ef0 <main+0x38c>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f00a feda 	bl	800bac4 <osTimerStart>
  osTimerStart(TimerAffichageHandle,5000);
 8000d10:	4b75      	ldr	r3, [pc, #468]	; (8000ee8 <main+0x384>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f241 3188 	movw	r1, #5000	; 0x1388
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f00a fed3 	bl	800bac4 <osTimerStart>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of swordsPos */
  osMessageQDef(swordsPos, 16, uint8_t);
 8000d1e:	4b75      	ldr	r3, [pc, #468]	; (8000ef4 <main+0x390>)
 8000d20:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 8000d24:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d26:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  swordsPosHandle = osMessageCreate(osMessageQ(swordsPos), NULL);
 8000d2a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000d2e:	2100      	movs	r1, #0
 8000d30:	4618      	mov	r0, r3
 8000d32:	f00a ff23 	bl	800bb7c <osMessageCreate>
 8000d36:	4603      	mov	r3, r0
 8000d38:	4a6f      	ldr	r2, [pc, #444]	; (8000ef8 <main+0x394>)
 8000d3a:	6013      	str	r3, [r2, #0]

  /* definition and creation of collideFlag */
  osMessageQDef(collideFlag, 16, uint32_t);
 8000d3c:	4b6f      	ldr	r3, [pc, #444]	; (8000efc <main+0x398>)
 8000d3e:	f107 04b8 	add.w	r4, r7, #184	; 0xb8
 8000d42:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d44:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  collideFlagHandle = osMessageCreate(osMessageQ(collideFlag), NULL);
 8000d48:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f00a ff14 	bl	800bb7c <osMessageCreate>
 8000d54:	4603      	mov	r3, r0
 8000d56:	4a6a      	ldr	r2, [pc, #424]	; (8000f00 <main+0x39c>)
 8000d58:	6013      	str	r3, [r2, #0]

  /* definition and creation of scoreIncrem */
  osMessageQDef(scoreIncrem, 8, uint16_t);
 8000d5a:	4b6a      	ldr	r3, [pc, #424]	; (8000f04 <main+0x3a0>)
 8000d5c:	f107 04a8 	add.w	r4, r7, #168	; 0xa8
 8000d60:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000d62:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  scoreIncremHandle = osMessageCreate(osMessageQ(scoreIncrem), NULL);
 8000d66:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f00a ff05 	bl	800bb7c <osMessageCreate>
 8000d72:	4603      	mov	r3, r0
 8000d74:	4a64      	ldr	r2, [pc, #400]	; (8000f08 <main+0x3a4>)
 8000d76:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 8000d78:	4b64      	ldr	r3, [pc, #400]	; (8000f0c <main+0x3a8>)
 8000d7a:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000d7e:	461d      	mov	r5, r3
 8000d80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d84:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000d88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000d8c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000d90:	2100      	movs	r1, #0
 8000d92:	4618      	mov	r0, r3
 8000d94:	f00a fe01 	bl	800b99a <osThreadCreate>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	4a5d      	ldr	r2, [pc, #372]	; (8000f10 <main+0x3ac>)
 8000d9c:	6013      	str	r3, [r2, #0]

  /* definition and creation of AffichageHeure */
  osThreadDef(AffichageHeure, displayTime, osPriorityNormal, 0, 1024);
 8000d9e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000da2:	4a5c      	ldr	r2, [pc, #368]	; (8000f14 <main+0x3b0>)
 8000da4:	461c      	mov	r4, r3
 8000da6:	4615      	mov	r5, r2
 8000da8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000daa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000db0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AffichageHeureHandle = osThreadCreate(osThread(AffichageHeure), NULL);
 8000db4:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000db8:	2100      	movs	r1, #0
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f00a fded 	bl	800b99a <osThreadCreate>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	4a55      	ldr	r2, [pc, #340]	; (8000f18 <main+0x3b4>)
 8000dc4:	6013      	str	r3, [r2, #0]

  /* definition and creation of AffichageJeu */
  osThreadDef(AffichageJeu, displayGame, osPriorityNormal, 0, 1024);
 8000dc6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000dca:	4a54      	ldr	r2, [pc, #336]	; (8000f1c <main+0x3b8>)
 8000dcc:	461c      	mov	r4, r3
 8000dce:	4615      	mov	r5, r2
 8000dd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dd4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dd8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  AffichageJeuHandle = osThreadCreate(osThread(AffichageJeu), NULL);
 8000ddc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000de0:	2100      	movs	r1, #0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f00a fdd9 	bl	800b99a <osThreadCreate>
 8000de8:	4603      	mov	r3, r0
 8000dea:	4a4d      	ldr	r2, [pc, #308]	; (8000f20 <main+0x3bc>)
 8000dec:	6013      	str	r3, [r2, #0]

  /* definition and creation of GameOver */
  osThreadDef(GameOver, waitGameOver, osPriorityHigh, 0, 1024);
 8000dee:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000df2:	4a4c      	ldr	r2, [pc, #304]	; (8000f24 <main+0x3c0>)
 8000df4:	461c      	mov	r4, r3
 8000df6:	4615      	mov	r5, r2
 8000df8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dfa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dfc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e00:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  GameOverHandle = osThreadCreate(osThread(GameOver), NULL);
 8000e04:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f00a fdc5 	bl	800b99a <osThreadCreate>
 8000e10:	4603      	mov	r3, r0
 8000e12:	4a45      	ldr	r2, [pc, #276]	; (8000f28 <main+0x3c4>)
 8000e14:	6013      	str	r3, [r2, #0]

  /* definition and creation of TacheMonocycle */
  osThreadDef(TacheMonocycle, obj_cycle, osPriorityNormal, 0, 1024);
 8000e16:	f107 031c 	add.w	r3, r7, #28
 8000e1a:	4a44      	ldr	r2, [pc, #272]	; (8000f2c <main+0x3c8>)
 8000e1c:	461c      	mov	r4, r3
 8000e1e:	4615      	mov	r5, r2
 8000e20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e24:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e28:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TacheMonocycleHandle = osThreadCreate(osThread(TacheMonocycle), NULL);
 8000e2c:	f107 031c 	add.w	r3, r7, #28
 8000e30:	2100      	movs	r1, #0
 8000e32:	4618      	mov	r0, r3
 8000e34:	f00a fdb1 	bl	800b99a <osThreadCreate>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	4a3d      	ldr	r2, [pc, #244]	; (8000f30 <main+0x3cc>)
 8000e3c:	6013      	str	r3, [r2, #0]

  /* definition and creation of TacheEpee */
  osThreadDef(TacheEpee, obj_sword, osPriorityNormal, 0, 1024);
 8000e3e:	463b      	mov	r3, r7
 8000e40:	4a3c      	ldr	r2, [pc, #240]	; (8000f34 <main+0x3d0>)
 8000e42:	461c      	mov	r4, r3
 8000e44:	4615      	mov	r5, r2
 8000e46:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e48:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e4a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e4e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  TacheEpeeHandle = osThreadCreate(osThread(TacheEpee), NULL);
 8000e52:	463b      	mov	r3, r7
 8000e54:	2100      	movs	r1, #0
 8000e56:	4618      	mov	r0, r3
 8000e58:	f00a fd9f 	bl	800b99a <osThreadCreate>
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	4a36      	ldr	r2, [pc, #216]	; (8000f38 <main+0x3d4>)
 8000e60:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000e62:	f00a fd93 	bl	800b98c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(LED13_GPIO_Port,LED13_Pin,HAL_GPIO_ReadPin(BP1_GPIO_Port,BP1_Pin));
 8000e66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e6a:	4834      	ldr	r0, [pc, #208]	; (8000f3c <main+0x3d8>)
 8000e6c:	f006 f892 	bl	8006f94 <HAL_GPIO_ReadPin>
 8000e70:	4603      	mov	r3, r0
 8000e72:	461a      	mov	r2, r3
 8000e74:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e78:	4831      	ldr	r0, [pc, #196]	; (8000f40 <main+0x3dc>)
 8000e7a:	f006 f8a3 	bl	8006fc4 <HAL_GPIO_WritePin>
	  	  HAL_GPIO_WritePin(LED14_GPIO_Port,LED14_Pin,HAL_GPIO_ReadPin(BP2_GPIO_Port,BP2_Pin));
 8000e7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e82:	482e      	ldr	r0, [pc, #184]	; (8000f3c <main+0x3d8>)
 8000e84:	f006 f886 	bl	8006f94 <HAL_GPIO_ReadPin>
 8000e88:	4603      	mov	r3, r0
 8000e8a:	461a      	mov	r2, r3
 8000e8c:	2120      	movs	r1, #32
 8000e8e:	482d      	ldr	r0, [pc, #180]	; (8000f44 <main+0x3e0>)
 8000e90:	f006 f898 	bl	8006fc4 <HAL_GPIO_WritePin>
	  	  sprintf(text,"BP1 : %d",HAL_GPIO_ReadPin(BP1_GPIO_Port,BP1_Pin));
 8000e94:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e98:	4828      	ldr	r0, [pc, #160]	; (8000f3c <main+0x3d8>)
 8000e9a:	f006 f87b 	bl	8006f94 <HAL_GPIO_ReadPin>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	461a      	mov	r2, r3
 8000ea2:	f507 739a 	add.w	r3, r7, #308	; 0x134
 8000ea6:	4928      	ldr	r1, [pc, #160]	; (8000f48 <main+0x3e4>)
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f00e f835 	bl	800ef18 <siprintf>
	  	  BSP_LCD_DisplayStringAtLine(5,(uint8_t*) text);
 8000eae:	f507 739a 	add.w	r3, r7, #308	; 0x134
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	2005      	movs	r0, #5
 8000eb6:	f002 f98d 	bl	80031d4 <BSP_LCD_DisplayStringAtLine>

	  	  sConfig.Channel = ADC_CHANNEL_6;
 8000eba:	2306      	movs	r3, #6
 8000ebc:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
	  	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000ec0:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4821      	ldr	r0, [pc, #132]	; (8000f4c <main+0x3e8>)
 8000ec8:	f004 fc40 	bl	800574c <HAL_ADC_ConfigChannel>
 8000ecc:	e040      	b.n	8000f50 <main+0x3ec>
 8000ece:	bf00      	nop
 8000ed0:	20008aa0 	.word	0x20008aa0
 8000ed4:	200087dc 	.word	0x200087dc
 8000ed8:	ffffde00 	.word	0xffffde00
 8000edc:	20000034 	.word	0x20000034
 8000ee0:	20008640 	.word	0x20008640
 8000ee4:	080028c1 	.word	0x080028c1
 8000ee8:	20008828 	.word	0x20008828
 8000eec:	08002901 	.word	0x08002901
 8000ef0:	20008504 	.word	0x20008504
 8000ef4:	0800f758 	.word	0x0800f758
 8000ef8:	200084b0 	.word	0x200084b0
 8000efc:	0800f768 	.word	0x0800f768
 8000f00:	20008694 	.word	0x20008694
 8000f04:	0800f778 	.word	0x0800f778
 8000f08:	20008978 	.word	0x20008978
 8000f0c:	0800f788 	.word	0x0800f788
 8000f10:	200084b4 	.word	0x200084b4
 8000f14:	0800f7a4 	.word	0x0800f7a4
 8000f18:	20008730 	.word	0x20008730
 8000f1c:	0800f7c0 	.word	0x0800f7c0
 8000f20:	20008690 	.word	0x20008690
 8000f24:	0800f7dc 	.word	0x0800f7dc
 8000f28:	20008a10 	.word	0x20008a10
 8000f2c:	0800f7f8 	.word	0x0800f7f8
 8000f30:	2000863c 	.word	0x2000863c
 8000f34:	0800f814 	.word	0x0800f814
 8000f38:	20008ad8 	.word	0x20008ad8
 8000f3c:	40020000 	.word	0x40020000
 8000f40:	40021c00 	.word	0x40021c00
 8000f44:	40021000 	.word	0x40021000
 8000f48:	0800f6ec 	.word	0x0800f6ec
 8000f4c:	2000882c 	.word	0x2000882c
	  	  HAL_ADC_Start(&hadc3);
 8000f50:	4886      	ldr	r0, [pc, #536]	; (800116c <main+0x608>)
 8000f52:	f004 fa95 	bl	8005480 <HAL_ADC_Start>
	  	  while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8000f56:	bf00      	nop
 8000f58:	2164      	movs	r1, #100	; 0x64
 8000f5a:	4884      	ldr	r0, [pc, #528]	; (800116c <main+0x608>)
 8000f5c:	f004 fb5e 	bl	800561c <HAL_ADC_PollForConversion>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d1f8      	bne.n	8000f58 <main+0x3f4>
	  	  potr = HAL_ADC_GetValue(&hadc3);
 8000f66:	4881      	ldr	r0, [pc, #516]	; (800116c <main+0x608>)
 8000f68:	f004 fbe3 	bl	8005732 <HAL_ADC_GetValue>
 8000f6c:	f8c7 0174 	str.w	r0, [r7, #372]	; 0x174

	  	  sConfig.Channel = ADC_CHANNEL_7;
 8000f70:	2307      	movs	r3, #7
 8000f72:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
	  	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000f76:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	487b      	ldr	r0, [pc, #492]	; (800116c <main+0x608>)
 8000f7e:	f004 fbe5 	bl	800574c <HAL_ADC_ConfigChannel>
	  	  HAL_ADC_Start(&hadc3);
 8000f82:	487a      	ldr	r0, [pc, #488]	; (800116c <main+0x608>)
 8000f84:	f004 fa7c 	bl	8005480 <HAL_ADC_Start>
	  	  while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8000f88:	bf00      	nop
 8000f8a:	2164      	movs	r1, #100	; 0x64
 8000f8c:	4877      	ldr	r0, [pc, #476]	; (800116c <main+0x608>)
 8000f8e:	f004 fb45 	bl	800561c <HAL_ADC_PollForConversion>
 8000f92:	4603      	mov	r3, r0
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d1f8      	bne.n	8000f8a <main+0x426>
	  	  potl = HAL_ADC_GetValue(&hadc3);
 8000f98:	4874      	ldr	r0, [pc, #464]	; (800116c <main+0x608>)
 8000f9a:	f004 fbca 	bl	8005732 <HAL_ADC_GetValue>
 8000f9e:	f8c7 0170 	str.w	r0, [r7, #368]	; 0x170

	  	  sConfig.Channel = ADC_CHANNEL_8;
 8000fa2:	2308      	movs	r3, #8
 8000fa4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
	  	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 8000fa8:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8000fac:	4619      	mov	r1, r3
 8000fae:	486f      	ldr	r0, [pc, #444]	; (800116c <main+0x608>)
 8000fb0:	f004 fbcc 	bl	800574c <HAL_ADC_ConfigChannel>
	  	  HAL_ADC_Start(&hadc3);
 8000fb4:	486d      	ldr	r0, [pc, #436]	; (800116c <main+0x608>)
 8000fb6:	f004 fa63 	bl	8005480 <HAL_ADC_Start>
	  	  while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 8000fba:	bf00      	nop
 8000fbc:	2164      	movs	r1, #100	; 0x64
 8000fbe:	486b      	ldr	r0, [pc, #428]	; (800116c <main+0x608>)
 8000fc0:	f004 fb2c 	bl	800561c <HAL_ADC_PollForConversion>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1f8      	bne.n	8000fbc <main+0x458>
	  	  joystick_v = HAL_ADC_GetValue(&hadc3);
 8000fca:	4868      	ldr	r0, [pc, #416]	; (800116c <main+0x608>)
 8000fcc:	f004 fbb1 	bl	8005732 <HAL_ADC_GetValue>
 8000fd0:	f8c7 016c 	str.w	r0, [r7, #364]	; 0x16c

	  	  HAL_ADC_Start(&hadc1);
 8000fd4:	4866      	ldr	r0, [pc, #408]	; (8001170 <main+0x60c>)
 8000fd6:	f004 fa53 	bl	8005480 <HAL_ADC_Start>
	  	  while(HAL_ADC_PollForConversion(&hadc1, 100)!=HAL_OK);
 8000fda:	bf00      	nop
 8000fdc:	2164      	movs	r1, #100	; 0x64
 8000fde:	4864      	ldr	r0, [pc, #400]	; (8001170 <main+0x60c>)
 8000fe0:	f004 fb1c 	bl	800561c <HAL_ADC_PollForConversion>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d1f8      	bne.n	8000fdc <main+0x478>
	  	  joystick_h = HAL_ADC_GetValue(&hadc1);
 8000fea:	4861      	ldr	r0, [pc, #388]	; (8001170 <main+0x60c>)
 8000fec:	f004 fba1 	bl	8005732 <HAL_ADC_GetValue>
 8000ff0:	f8c7 0168 	str.w	r0, [r7, #360]	; 0x168

	  	  HAL_UART_Receive(&huart1, textFromUart0, 50, 10);
 8000ff4:	f507 7180 	add.w	r1, r7, #256	; 0x100
 8000ff8:	230a      	movs	r3, #10
 8000ffa:	2232      	movs	r2, #50	; 0x32
 8000ffc:	485d      	ldr	r0, [pc, #372]	; (8001174 <main+0x610>)
 8000ffe:	f009 fecc 	bl	800ad9a <HAL_UART_Receive>
	  	  BSP_LCD_DisplayStringAtLine(15,(uint8_t*) textFromUart0);
 8001002:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001006:	4619      	mov	r1, r3
 8001008:	200f      	movs	r0, #15
 800100a:	f002 f8e3 	bl	80031d4 <BSP_LCD_DisplayStringAtLine>

	  	  if ((potl > potlb + 50) || (potlb > potl + 50))
 800100e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001012:	3332      	adds	r3, #50	; 0x32
 8001014:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 8001018:	429a      	cmp	r2, r3
 800101a:	d806      	bhi.n	800102a <main+0x4c6>
 800101c:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001020:	3332      	adds	r3, #50	; 0x32
 8001022:	f8d7 2184 	ldr.w	r2, [r7, #388]	; 0x184
 8001026:	429a      	cmp	r2, r3
 8001028:	d918      	bls.n	800105c <main+0x4f8>
	  	  {
	  		sprintf(text, "Potentio de Goche : %u\r\n", potl);
 800102a:	f507 739a 	add.w	r3, r7, #308	; 0x134
 800102e:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 8001032:	4951      	ldr	r1, [pc, #324]	; (8001178 <main+0x614>)
 8001034:	4618      	mov	r0, r3
 8001036:	f00d ff6f 	bl	800ef18 <siprintf>
	  		HAL_UART_Transmit(&huart1, (uint8_t*)text, strlen(text), 10);
 800103a:	f507 739a 	add.w	r3, r7, #308	; 0x134
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff f8e6 	bl	8000210 <strlen>
 8001044:	4603      	mov	r3, r0
 8001046:	b29a      	uxth	r2, r3
 8001048:	f507 719a 	add.w	r1, r7, #308	; 0x134
 800104c:	230a      	movs	r3, #10
 800104e:	4849      	ldr	r0, [pc, #292]	; (8001174 <main+0x610>)
 8001050:	f009 fe10 	bl	800ac74 <HAL_UART_Transmit>
	  		potlb = potl;
 8001054:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001058:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
	  	  }

	  	  sprintf(text,"POTL : %4u POTR : %4u joy_v : %4u joy_h : %4u",(uint)potl,(uint)potr,(uint)joystick_v,(uint)joystick_h);
 800105c:	f507 709a 	add.w	r0, r7, #308	; 0x134
 8001060:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8001064:	9301      	str	r3, [sp, #4]
 8001066:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 800106a:	9300      	str	r3, [sp, #0]
 800106c:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001070:	f8d7 2170 	ldr.w	r2, [r7, #368]	; 0x170
 8001074:	4941      	ldr	r1, [pc, #260]	; (800117c <main+0x618>)
 8001076:	f00d ff4f 	bl	800ef18 <siprintf>
	  	  BSP_LCD_DisplayStringAtLine(9,(uint8_t*) text);
 800107a:	f507 739a 	add.w	r3, r7, #308	; 0x134
 800107e:	4619      	mov	r1, r3
 8001080:	2009      	movs	r0, #9
 8001082:	f002 f8a7 	bl	80031d4 <BSP_LCD_DisplayStringAtLine>

	  	HAL_RTC_GetDate(&hrtc, sD, RTC_FORMAT_BCD);
 8001086:	2201      	movs	r2, #1
 8001088:	f8d7 1178 	ldr.w	r1, [r7, #376]	; 0x178
 800108c:	483c      	ldr	r0, [pc, #240]	; (8001180 <main+0x61c>)
 800108e:	f008 fd51 	bl	8009b34 <HAL_RTC_GetDate>
	  	  HAL_RTC_GetTime(&hrtc, sT, RTC_FORMAT_BCD);
 8001092:	2201      	movs	r2, #1
 8001094:	f8d7 117c 	ldr.w	r1, [r7, #380]	; 0x17c
 8001098:	4839      	ldr	r0, [pc, #228]	; (8001180 <main+0x61c>)
 800109a:	f008 fc45 	bl	8009928 <HAL_RTC_GetTime>


	  	sprintf(text,"il est %2u:%2u:%2u",sT->Hours,sT->Minutes,sT->Seconds);
 800109e:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	461a      	mov	r2, r3
 80010a6:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 80010aa:	785b      	ldrb	r3, [r3, #1]
 80010ac:	4619      	mov	r1, r3
 80010ae:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 80010b2:	789b      	ldrb	r3, [r3, #2]
 80010b4:	f507 709a 	add.w	r0, r7, #308	; 0x134
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	460b      	mov	r3, r1
 80010bc:	4931      	ldr	r1, [pc, #196]	; (8001184 <main+0x620>)
 80010be:	f00d ff2b 	bl	800ef18 <siprintf>
	  	BSP_LCD_DisplayStringAtLine(11,(uint8_t*) text);
 80010c2:	f507 739a 	add.w	r3, r7, #308	; 0x134
 80010c6:	4619      	mov	r1, r3
 80010c8:	200b      	movs	r0, #11
 80010ca:	f002 f883 	bl	80031d4 <BSP_LCD_DisplayStringAtLine>

	  	if(decompte > 0)
 80010ce:	f897 3182 	ldrb.w	r3, [r7, #386]	; 0x182
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d004      	beq.n	80010e0 <main+0x57c>
	  	{
	  		decompte--;
 80010d6:	f897 3182 	ldrb.w	r3, [r7, #386]	; 0x182
 80010da:	3b01      	subs	r3, #1
 80010dc:	f887 3182 	strb.w	r3, [r7, #386]	; 0x182
	  	}
	  	  BSP_TS_GetState(&TS_State);
 80010e0:	4829      	ldr	r0, [pc, #164]	; (8001188 <main+0x624>)
 80010e2:	f003 f83d 	bl	8004160 <BSP_TS_GetState>
	  	  if(TS_State.touchDetected){
 80010e6:	4b28      	ldr	r3, [pc, #160]	; (8001188 <main+0x624>)
 80010e8:	781b      	ldrb	r3, [r3, #0]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	f43f aebb 	beq.w	8000e66 <main+0x302>
	  		  if(TS_State.touchX[0] < 110 && TS_State.touchY[0] < 110)
 80010f0:	4b25      	ldr	r3, [pc, #148]	; (8001188 <main+0x624>)
 80010f2:	885b      	ldrh	r3, [r3, #2]
 80010f4:	2b6d      	cmp	r3, #109	; 0x6d
 80010f6:	d82f      	bhi.n	8001158 <main+0x5f4>
 80010f8:	4b23      	ldr	r3, [pc, #140]	; (8001188 <main+0x624>)
 80010fa:	899b      	ldrh	r3, [r3, #12]
 80010fc:	2b6d      	cmp	r3, #109	; 0x6d
 80010fe:	d82b      	bhi.n	8001158 <main+0x5f4>
	  		  {
	  			  if (decompte == 0){
 8001100:	f897 3182 	ldrb.w	r3, [r7, #386]	; 0x182
 8001104:	2b00      	cmp	r3, #0
 8001106:	d12f      	bne.n	8001168 <main+0x604>
					  light = (1-light);
 8001108:	f897 3183 	ldrb.w	r3, [r7, #387]	; 0x183
 800110c:	f1c3 0301 	rsb	r3, r3, #1
 8001110:	f887 3183 	strb.w	r3, [r7, #387]	; 0x183
					  HAL_GPIO_WritePin(LED12_GPIO_Port,LED12_Pin,light);
 8001114:	f897 3183 	ldrb.w	r3, [r7, #387]	; 0x183
 8001118:	461a      	mov	r2, r3
 800111a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800111e:	481b      	ldr	r0, [pc, #108]	; (800118c <main+0x628>)
 8001120:	f005 ff50 	bl	8006fc4 <HAL_GPIO_WritePin>
					  if (light)
 8001124:	f897 3183 	ldrb.w	r3, [r7, #387]	; 0x183
 8001128:	2b00      	cmp	r3, #0
 800112a:	d004      	beq.n	8001136 <main+0x5d2>
					  {
						BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800112c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001130:	f001 feba 	bl	8002ea8 <BSP_LCD_SetTextColor>
 8001134:	e002      	b.n	800113c <main+0x5d8>
					  }
					  else{
						BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8001136:	4816      	ldr	r0, [pc, #88]	; (8001190 <main+0x62c>)
 8001138:	f001 feb6 	bl	8002ea8 <BSP_LCD_SetTextColor>
					  }
					  BSP_LCD_FillRect(0,0,50,50);
 800113c:	2332      	movs	r3, #50	; 0x32
 800113e:	2232      	movs	r2, #50	; 0x32
 8001140:	2100      	movs	r1, #0
 8001142:	2000      	movs	r0, #0
 8001144:	f002 faa0 	bl	8003688 <BSP_LCD_FillRect>
					  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8001148:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800114c:	f001 feac 	bl	8002ea8 <BSP_LCD_SetTextColor>
					  decompte = 300;
 8001150:	232c      	movs	r3, #44	; 0x2c
 8001152:	f887 3182 	strb.w	r3, [r7, #386]	; 0x182
	  			  if (decompte == 0){
 8001156:	e007      	b.n	8001168 <main+0x604>
	  			  }
	  		  } else {
	  			BSP_LCD_FillCircle(TS_State.touchX[0],TS_State.touchY[0],4);
 8001158:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <main+0x624>)
 800115a:	885b      	ldrh	r3, [r3, #2]
 800115c:	4a0a      	ldr	r2, [pc, #40]	; (8001188 <main+0x624>)
 800115e:	8991      	ldrh	r1, [r2, #12]
 8001160:	2204      	movs	r2, #4
 8001162:	4618      	mov	r0, r3
 8001164:	f002 fb0a 	bl	800377c <BSP_LCD_FillCircle>
	  HAL_GPIO_WritePin(LED13_GPIO_Port,LED13_Pin,HAL_GPIO_ReadPin(BP1_GPIO_Port,BP1_Pin));
 8001168:	e67d      	b.n	8000e66 <main+0x302>
 800116a:	bf00      	nop
 800116c:	2000882c 	.word	0x2000882c
 8001170:	200087e0 	.word	0x200087e0
 8001174:	20008874 	.word	0x20008874
 8001178:	0800f6f8 	.word	0x0800f6f8
 800117c:	0800f714 	.word	0x0800f714
 8001180:	2000890c 	.word	0x2000890c
 8001184:	0800f744 	.word	0x0800f744
 8001188:	20000840 	.word	0x20000840
 800118c:	40021c00 	.word	0x40021c00
 8001190:	ffff0000 	.word	0xffff0000

08001194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b094      	sub	sp, #80	; 0x50
 8001198:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800119a:	f107 0320 	add.w	r3, r7, #32
 800119e:	2230      	movs	r2, #48	; 0x30
 80011a0:	2100      	movs	r1, #0
 80011a2:	4618      	mov	r0, r3
 80011a4:	f00d fddc 	bl	800ed60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a8:	f107 030c 	add.w	r3, r7, #12
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80011b8:	f007 f8ea 	bl	8008390 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011bc:	4b2c      	ldr	r3, [pc, #176]	; (8001270 <SystemClock_Config+0xdc>)
 80011be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c0:	4a2b      	ldr	r2, [pc, #172]	; (8001270 <SystemClock_Config+0xdc>)
 80011c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011c6:	6413      	str	r3, [r2, #64]	; 0x40
 80011c8:	4b29      	ldr	r3, [pc, #164]	; (8001270 <SystemClock_Config+0xdc>)
 80011ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011d4:	4b27      	ldr	r3, [pc, #156]	; (8001274 <SystemClock_Config+0xe0>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a26      	ldr	r2, [pc, #152]	; (8001274 <SystemClock_Config+0xe0>)
 80011da:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011de:	6013      	str	r3, [r2, #0]
 80011e0:	4b24      	ldr	r3, [pc, #144]	; (8001274 <SystemClock_Config+0xe0>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80011ec:	2309      	movs	r3, #9
 80011ee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80011f6:	2301      	movs	r3, #1
 80011f8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011fa:	2302      	movs	r3, #2
 80011fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011fe:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001202:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001204:	2319      	movs	r3, #25
 8001206:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 8001208:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800120c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800120e:	2302      	movs	r3, #2
 8001210:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001212:	2309      	movs	r3, #9
 8001214:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001216:	f107 0320 	add.w	r3, r7, #32
 800121a:	4618      	mov	r0, r3
 800121c:	f007 f918 	bl	8008450 <HAL_RCC_OscConfig>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001226:	f001 fb8d 	bl	8002944 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800122a:	f007 f8c1 	bl	80083b0 <HAL_PWREx_EnableOverDrive>
 800122e:	4603      	mov	r3, r0
 8001230:	2b00      	cmp	r3, #0
 8001232:	d001      	beq.n	8001238 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8001234:	f001 fb86 	bl	8002944 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001238:	230f      	movs	r3, #15
 800123a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800123c:	2302      	movs	r3, #2
 800123e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001244:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001248:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800124a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800124e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8001250:	f107 030c 	add.w	r3, r7, #12
 8001254:	2106      	movs	r1, #6
 8001256:	4618      	mov	r0, r3
 8001258:	f007 fb9e 	bl	8008998 <HAL_RCC_ClockConfig>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001262:	f001 fb6f 	bl	8002944 <Error_Handler>
  }
}
 8001266:	bf00      	nop
 8001268:	3750      	adds	r7, #80	; 0x50
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40023800 	.word	0x40023800
 8001274:	40007000 	.word	0x40007000

08001278 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b0a2      	sub	sp, #136	; 0x88
 800127c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800127e:	1d3b      	adds	r3, r7, #4
 8001280:	2284      	movs	r2, #132	; 0x84
 8001282:	2100      	movs	r1, #0
 8001284:	4618      	mov	r0, r3
 8001286:	f00d fd6b 	bl	800ed60 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_CLK48;
 800128a:	4b10      	ldr	r3, [pc, #64]	; (80012cc <PeriphCommonClock_Config+0x54>)
 800128c:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800128e:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001292:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8001294:	2305      	movs	r3, #5
 8001296:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001298:	2302      	movs	r3, #2
 800129a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 800129c:	2303      	movs	r3, #3
 800129e:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80012a0:	2301      	movs	r3, #1
 80012a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80012a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012a8:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 80012aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80012ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	4618      	mov	r0, r3
 80012b6:	f007 fd77 	bl	8008da8 <HAL_RCCEx_PeriphCLKConfig>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 80012c0:	f001 fb40 	bl	8002944 <Error_Handler>
  }
}
 80012c4:	bf00      	nop
 80012c6:	3788      	adds	r7, #136	; 0x88
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	00200008 	.word	0x00200008

080012d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b084      	sub	sp, #16
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012d6:	463b      	mov	r3, r7
 80012d8:	2200      	movs	r2, #0
 80012da:	601a      	str	r2, [r3, #0]
 80012dc:	605a      	str	r2, [r3, #4]
 80012de:	609a      	str	r2, [r3, #8]
 80012e0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80012e2:	4b21      	ldr	r3, [pc, #132]	; (8001368 <MX_ADC1_Init+0x98>)
 80012e4:	4a21      	ldr	r2, [pc, #132]	; (800136c <MX_ADC1_Init+0x9c>)
 80012e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80012e8:	4b1f      	ldr	r3, [pc, #124]	; (8001368 <MX_ADC1_Init+0x98>)
 80012ea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012ee:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012f0:	4b1d      	ldr	r3, [pc, #116]	; (8001368 <MX_ADC1_Init+0x98>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012f6:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <MX_ADC1_Init+0x98>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012fc:	4b1a      	ldr	r3, [pc, #104]	; (8001368 <MX_ADC1_Init+0x98>)
 80012fe:	2200      	movs	r2, #0
 8001300:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001302:	4b19      	ldr	r3, [pc, #100]	; (8001368 <MX_ADC1_Init+0x98>)
 8001304:	2200      	movs	r2, #0
 8001306:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800130a:	4b17      	ldr	r3, [pc, #92]	; (8001368 <MX_ADC1_Init+0x98>)
 800130c:	2200      	movs	r2, #0
 800130e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001310:	4b15      	ldr	r3, [pc, #84]	; (8001368 <MX_ADC1_Init+0x98>)
 8001312:	4a17      	ldr	r2, [pc, #92]	; (8001370 <MX_ADC1_Init+0xa0>)
 8001314:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001316:	4b14      	ldr	r3, [pc, #80]	; (8001368 <MX_ADC1_Init+0x98>)
 8001318:	2200      	movs	r2, #0
 800131a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800131c:	4b12      	ldr	r3, [pc, #72]	; (8001368 <MX_ADC1_Init+0x98>)
 800131e:	2201      	movs	r2, #1
 8001320:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001322:	4b11      	ldr	r3, [pc, #68]	; (8001368 <MX_ADC1_Init+0x98>)
 8001324:	2200      	movs	r2, #0
 8001326:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800132a:	4b0f      	ldr	r3, [pc, #60]	; (8001368 <MX_ADC1_Init+0x98>)
 800132c:	2201      	movs	r2, #1
 800132e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001330:	480d      	ldr	r0, [pc, #52]	; (8001368 <MX_ADC1_Init+0x98>)
 8001332:	f004 f861 	bl	80053f8 <HAL_ADC_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800133c:	f001 fb02 	bl	8002944 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001340:	2300      	movs	r3, #0
 8001342:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001344:	2301      	movs	r3, #1
 8001346:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001348:	2300      	movs	r3, #0
 800134a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134c:	463b      	mov	r3, r7
 800134e:	4619      	mov	r1, r3
 8001350:	4805      	ldr	r0, [pc, #20]	; (8001368 <MX_ADC1_Init+0x98>)
 8001352:	f004 f9fb 	bl	800574c <HAL_ADC_ConfigChannel>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800135c:	f001 faf2 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001360:	bf00      	nop
 8001362:	3710      	adds	r7, #16
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	200087e0 	.word	0x200087e0
 800136c:	40012000 	.word	0x40012000
 8001370:	0f000001 	.word	0x0f000001

08001374 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800137a:	463b      	mov	r3, r7
 800137c:	2200      	movs	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
 8001380:	605a      	str	r2, [r3, #4]
 8001382:	609a      	str	r2, [r3, #8]
 8001384:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 8001386:	4b21      	ldr	r3, [pc, #132]	; (800140c <MX_ADC3_Init+0x98>)
 8001388:	4a21      	ldr	r2, [pc, #132]	; (8001410 <MX_ADC3_Init+0x9c>)
 800138a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800138c:	4b1f      	ldr	r3, [pc, #124]	; (800140c <MX_ADC3_Init+0x98>)
 800138e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001392:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001394:	4b1d      	ldr	r3, [pc, #116]	; (800140c <MX_ADC3_Init+0x98>)
 8001396:	2200      	movs	r2, #0
 8001398:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800139a:	4b1c      	ldr	r3, [pc, #112]	; (800140c <MX_ADC3_Init+0x98>)
 800139c:	2200      	movs	r2, #0
 800139e:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80013a0:	4b1a      	ldr	r3, [pc, #104]	; (800140c <MX_ADC3_Init+0x98>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80013a6:	4b19      	ldr	r3, [pc, #100]	; (800140c <MX_ADC3_Init+0x98>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013ae:	4b17      	ldr	r3, [pc, #92]	; (800140c <MX_ADC3_Init+0x98>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013b4:	4b15      	ldr	r3, [pc, #84]	; (800140c <MX_ADC3_Init+0x98>)
 80013b6:	4a17      	ldr	r2, [pc, #92]	; (8001414 <MX_ADC3_Init+0xa0>)
 80013b8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013ba:	4b14      	ldr	r3, [pc, #80]	; (800140c <MX_ADC3_Init+0x98>)
 80013bc:	2200      	movs	r2, #0
 80013be:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80013c0:	4b12      	ldr	r3, [pc, #72]	; (800140c <MX_ADC3_Init+0x98>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80013c6:	4b11      	ldr	r3, [pc, #68]	; (800140c <MX_ADC3_Init+0x98>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013ce:	4b0f      	ldr	r3, [pc, #60]	; (800140c <MX_ADC3_Init+0x98>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80013d4:	480d      	ldr	r0, [pc, #52]	; (800140c <MX_ADC3_Init+0x98>)
 80013d6:	f004 f80f 	bl	80053f8 <HAL_ADC_Init>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d001      	beq.n	80013e4 <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 80013e0:	f001 fab0 	bl	8002944 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80013e4:	2306      	movs	r3, #6
 80013e6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013e8:	2301      	movs	r3, #1
 80013ea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80013ec:	2300      	movs	r3, #0
 80013ee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 80013f0:	463b      	mov	r3, r7
 80013f2:	4619      	mov	r1, r3
 80013f4:	4805      	ldr	r0, [pc, #20]	; (800140c <MX_ADC3_Init+0x98>)
 80013f6:	f004 f9a9 	bl	800574c <HAL_ADC_ConfigChannel>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8001400:	f001 faa0 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001404:	bf00      	nop
 8001406:	3710      	adds	r7, #16
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	2000882c 	.word	0x2000882c
 8001410:	40012200 	.word	0x40012200
 8001414:	0f000001 	.word	0x0f000001

08001418 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800141e:	463b      	mov	r3, r7
 8001420:	2200      	movs	r2, #0
 8001422:	601a      	str	r2, [r3, #0]
 8001424:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8001426:	4b0f      	ldr	r3, [pc, #60]	; (8001464 <MX_DAC_Init+0x4c>)
 8001428:	4a0f      	ldr	r2, [pc, #60]	; (8001468 <MX_DAC_Init+0x50>)
 800142a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 800142c:	480d      	ldr	r0, [pc, #52]	; (8001464 <MX_DAC_Init+0x4c>)
 800142e:	f004 fcbf 	bl	8005db0 <HAL_DAC_Init>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8001438:	f001 fa84 	bl	8002944 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800143c:	2300      	movs	r3, #0
 800143e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001440:	2300      	movs	r3, #0
 8001442:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001444:	463b      	mov	r3, r7
 8001446:	2200      	movs	r2, #0
 8001448:	4619      	mov	r1, r3
 800144a:	4806      	ldr	r0, [pc, #24]	; (8001464 <MX_DAC_Init+0x4c>)
 800144c:	f004 fd36 	bl	8005ebc <HAL_DAC_ConfigChannel>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8001456:	f001 fa75 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800145a:	bf00      	nop
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	200088f8 	.word	0x200088f8
 8001468:	40007400 	.word	0x40007400

0800146c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8001470:	4b15      	ldr	r3, [pc, #84]	; (80014c8 <MX_DMA2D_Init+0x5c>)
 8001472:	4a16      	ldr	r2, [pc, #88]	; (80014cc <MX_DMA2D_Init+0x60>)
 8001474:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001476:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <MX_DMA2D_Init+0x5c>)
 8001478:	2200      	movs	r2, #0
 800147a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 800147c:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <MX_DMA2D_Init+0x5c>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001482:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <MX_DMA2D_Init+0x5c>)
 8001484:	2200      	movs	r2, #0
 8001486:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001488:	4b0f      	ldr	r3, [pc, #60]	; (80014c8 <MX_DMA2D_Init+0x5c>)
 800148a:	2200      	movs	r2, #0
 800148c:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800148e:	4b0e      	ldr	r3, [pc, #56]	; (80014c8 <MX_DMA2D_Init+0x5c>)
 8001490:	2200      	movs	r2, #0
 8001492:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001494:	4b0c      	ldr	r3, [pc, #48]	; (80014c8 <MX_DMA2D_Init+0x5c>)
 8001496:	2200      	movs	r2, #0
 8001498:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 800149a:	4b0b      	ldr	r3, [pc, #44]	; (80014c8 <MX_DMA2D_Init+0x5c>)
 800149c:	2200      	movs	r2, #0
 800149e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80014a0:	4809      	ldr	r0, [pc, #36]	; (80014c8 <MX_DMA2D_Init+0x5c>)
 80014a2:	f004 ff23 	bl	80062ec <HAL_DMA2D_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 80014ac:	f001 fa4a 	bl	8002944 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80014b0:	2101      	movs	r1, #1
 80014b2:	4805      	ldr	r0, [pc, #20]	; (80014c8 <MX_DMA2D_Init+0x5c>)
 80014b4:	f005 f988 	bl	80067c8 <HAL_DMA2D_ConfigLayer>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 80014be:	f001 fa41 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80014c2:	bf00      	nop
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	20008a14 	.word	0x20008a14
 80014cc:	4002b000 	.word	0x4002b000

080014d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80014d4:	4b1b      	ldr	r3, [pc, #108]	; (8001544 <MX_I2C1_Init+0x74>)
 80014d6:	4a1c      	ldr	r2, [pc, #112]	; (8001548 <MX_I2C1_Init+0x78>)
 80014d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 80014da:	4b1a      	ldr	r3, [pc, #104]	; (8001544 <MX_I2C1_Init+0x74>)
 80014dc:	4a1b      	ldr	r2, [pc, #108]	; (800154c <MX_I2C1_Init+0x7c>)
 80014de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80014e0:	4b18      	ldr	r3, [pc, #96]	; (8001544 <MX_I2C1_Init+0x74>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014e6:	4b17      	ldr	r3, [pc, #92]	; (8001544 <MX_I2C1_Init+0x74>)
 80014e8:	2201      	movs	r2, #1
 80014ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014ec:	4b15      	ldr	r3, [pc, #84]	; (8001544 <MX_I2C1_Init+0x74>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80014f2:	4b14      	ldr	r3, [pc, #80]	; (8001544 <MX_I2C1_Init+0x74>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80014f8:	4b12      	ldr	r3, [pc, #72]	; (8001544 <MX_I2C1_Init+0x74>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014fe:	4b11      	ldr	r3, [pc, #68]	; (8001544 <MX_I2C1_Init+0x74>)
 8001500:	2200      	movs	r2, #0
 8001502:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001504:	4b0f      	ldr	r3, [pc, #60]	; (8001544 <MX_I2C1_Init+0x74>)
 8001506:	2200      	movs	r2, #0
 8001508:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800150a:	480e      	ldr	r0, [pc, #56]	; (8001544 <MX_I2C1_Init+0x74>)
 800150c:	f005 fd8e 	bl	800702c <HAL_I2C_Init>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001516:	f001 fa15 	bl	8002944 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800151a:	2100      	movs	r1, #0
 800151c:	4809      	ldr	r0, [pc, #36]	; (8001544 <MX_I2C1_Init+0x74>)
 800151e:	f006 fb27 	bl	8007b70 <HAL_I2CEx_ConfigAnalogFilter>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001528:	f001 fa0c 	bl	8002944 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800152c:	2100      	movs	r1, #0
 800152e:	4805      	ldr	r0, [pc, #20]	; (8001544 <MX_I2C1_Init+0x74>)
 8001530:	f006 fb69 	bl	8007c06 <HAL_I2CEx_ConfigDigitalFilter>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800153a:	f001 fa03 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20008644 	.word	0x20008644
 8001548:	40005400 	.word	0x40005400
 800154c:	00c0eaff 	.word	0x00c0eaff

08001550 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001554:	4b1b      	ldr	r3, [pc, #108]	; (80015c4 <MX_I2C3_Init+0x74>)
 8001556:	4a1c      	ldr	r2, [pc, #112]	; (80015c8 <MX_I2C3_Init+0x78>)
 8001558:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 800155a:	4b1a      	ldr	r3, [pc, #104]	; (80015c4 <MX_I2C3_Init+0x74>)
 800155c:	4a1b      	ldr	r2, [pc, #108]	; (80015cc <MX_I2C3_Init+0x7c>)
 800155e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001560:	4b18      	ldr	r3, [pc, #96]	; (80015c4 <MX_I2C3_Init+0x74>)
 8001562:	2200      	movs	r2, #0
 8001564:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001566:	4b17      	ldr	r3, [pc, #92]	; (80015c4 <MX_I2C3_Init+0x74>)
 8001568:	2201      	movs	r2, #1
 800156a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800156c:	4b15      	ldr	r3, [pc, #84]	; (80015c4 <MX_I2C3_Init+0x74>)
 800156e:	2200      	movs	r2, #0
 8001570:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001572:	4b14      	ldr	r3, [pc, #80]	; (80015c4 <MX_I2C3_Init+0x74>)
 8001574:	2200      	movs	r2, #0
 8001576:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001578:	4b12      	ldr	r3, [pc, #72]	; (80015c4 <MX_I2C3_Init+0x74>)
 800157a:	2200      	movs	r2, #0
 800157c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800157e:	4b11      	ldr	r3, [pc, #68]	; (80015c4 <MX_I2C3_Init+0x74>)
 8001580:	2200      	movs	r2, #0
 8001582:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001584:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <MX_I2C3_Init+0x74>)
 8001586:	2200      	movs	r2, #0
 8001588:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800158a:	480e      	ldr	r0, [pc, #56]	; (80015c4 <MX_I2C3_Init+0x74>)
 800158c:	f005 fd4e 	bl	800702c <HAL_I2C_Init>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001596:	f001 f9d5 	bl	8002944 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800159a:	2100      	movs	r1, #0
 800159c:	4809      	ldr	r0, [pc, #36]	; (80015c4 <MX_I2C3_Init+0x74>)
 800159e:	f006 fae7 	bl	8007b70 <HAL_I2CEx_ConfigAnalogFilter>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 80015a8:	f001 f9cc 	bl	8002944 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 80015ac:	2100      	movs	r1, #0
 80015ae:	4805      	ldr	r0, [pc, #20]	; (80015c4 <MX_I2C3_Init+0x74>)
 80015b0:	f006 fb29 	bl	8007c06 <HAL_I2CEx_ConfigDigitalFilter>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 80015ba:	f001 f9c3 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	200084b8 	.word	0x200084b8
 80015c8:	40005c00 	.word	0x40005c00
 80015cc:	00c0eaff 	.word	0x00c0eaff

080015d0 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b08e      	sub	sp, #56	; 0x38
 80015d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	2234      	movs	r2, #52	; 0x34
 80015da:	2100      	movs	r1, #0
 80015dc:	4618      	mov	r0, r3
 80015de:	f00d fbbf 	bl	800ed60 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80015e2:	4b3a      	ldr	r3, [pc, #232]	; (80016cc <MX_LTDC_Init+0xfc>)
 80015e4:	4a3a      	ldr	r2, [pc, #232]	; (80016d0 <MX_LTDC_Init+0x100>)
 80015e6:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80015e8:	4b38      	ldr	r3, [pc, #224]	; (80016cc <MX_LTDC_Init+0xfc>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80015ee:	4b37      	ldr	r3, [pc, #220]	; (80016cc <MX_LTDC_Init+0xfc>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80015f4:	4b35      	ldr	r3, [pc, #212]	; (80016cc <MX_LTDC_Init+0xfc>)
 80015f6:	2200      	movs	r2, #0
 80015f8:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80015fa:	4b34      	ldr	r3, [pc, #208]	; (80016cc <MX_LTDC_Init+0xfc>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8001600:	4b32      	ldr	r3, [pc, #200]	; (80016cc <MX_LTDC_Init+0xfc>)
 8001602:	2228      	movs	r2, #40	; 0x28
 8001604:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8001606:	4b31      	ldr	r3, [pc, #196]	; (80016cc <MX_LTDC_Init+0xfc>)
 8001608:	2209      	movs	r2, #9
 800160a:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 800160c:	4b2f      	ldr	r3, [pc, #188]	; (80016cc <MX_LTDC_Init+0xfc>)
 800160e:	2235      	movs	r2, #53	; 0x35
 8001610:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8001612:	4b2e      	ldr	r3, [pc, #184]	; (80016cc <MX_LTDC_Init+0xfc>)
 8001614:	220b      	movs	r2, #11
 8001616:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8001618:	4b2c      	ldr	r3, [pc, #176]	; (80016cc <MX_LTDC_Init+0xfc>)
 800161a:	f240 2215 	movw	r2, #533	; 0x215
 800161e:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8001620:	4b2a      	ldr	r3, [pc, #168]	; (80016cc <MX_LTDC_Init+0xfc>)
 8001622:	f240 121b 	movw	r2, #283	; 0x11b
 8001626:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 565;
 8001628:	4b28      	ldr	r3, [pc, #160]	; (80016cc <MX_LTDC_Init+0xfc>)
 800162a:	f240 2235 	movw	r2, #565	; 0x235
 800162e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 285;
 8001630:	4b26      	ldr	r3, [pc, #152]	; (80016cc <MX_LTDC_Init+0xfc>)
 8001632:	f240 121d 	movw	r2, #285	; 0x11d
 8001636:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001638:	4b24      	ldr	r3, [pc, #144]	; (80016cc <MX_LTDC_Init+0xfc>)
 800163a:	2200      	movs	r2, #0
 800163c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001640:	4b22      	ldr	r3, [pc, #136]	; (80016cc <MX_LTDC_Init+0xfc>)
 8001642:	2200      	movs	r2, #0
 8001644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001648:	4b20      	ldr	r3, [pc, #128]	; (80016cc <MX_LTDC_Init+0xfc>)
 800164a:	2200      	movs	r2, #0
 800164c:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001650:	481e      	ldr	r0, [pc, #120]	; (80016cc <MX_LTDC_Init+0xfc>)
 8001652:	f006 fb25 	bl	8007ca0 <HAL_LTDC_Init>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 800165c:	f001 f972 	bl	8002944 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8001664:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001668:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 800166a:	2300      	movs	r3, #0
 800166c:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 800166e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001672:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001674:	2302      	movs	r3, #2
 8001676:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001678:	23ff      	movs	r3, #255	; 0xff
 800167a:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 800167c:	2300      	movs	r3, #0
 800167e:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001680:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001684:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001686:	2307      	movs	r3, #7
 8001688:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 800168a:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 800168e:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 480;
 8001690:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001694:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 272;
 8001696:	f44f 7388 	mov.w	r3, #272	; 0x110
 800169a:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 800169c:	2300      	movs	r3, #0
 800169e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 80016a8:	2300      	movs	r3, #0
 80016aa:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80016ae:	1d3b      	adds	r3, r7, #4
 80016b0:	2200      	movs	r2, #0
 80016b2:	4619      	mov	r1, r3
 80016b4:	4805      	ldr	r0, [pc, #20]	; (80016cc <MX_LTDC_Init+0xfc>)
 80016b6:	f006 fc85 	bl	8007fc4 <HAL_LTDC_ConfigLayer>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 80016c0:	f001 f940 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80016c4:	bf00      	nop
 80016c6:	3738      	adds	r7, #56	; 0x38
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	20008734 	.word	0x20008734
 80016d0:	40016800 	.word	0x40016800

080016d4 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80016d8:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <MX_RNG_Init+0x20>)
 80016da:	4a07      	ldr	r2, [pc, #28]	; (80016f8 <MX_RNG_Init+0x24>)
 80016dc:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 80016de:	4805      	ldr	r0, [pc, #20]	; (80016f4 <MX_RNG_Init+0x20>)
 80016e0:	f007 ff52 	bl	8009588 <HAL_RNG_Init>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 80016ea:	f001 f92b 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	2000897c 	.word	0x2000897c
 80016f8:	50060800 	.word	0x50060800

080016fc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b092      	sub	sp, #72	; 0x48
 8001700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001702:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001706:	2200      	movs	r2, #0
 8001708:	601a      	str	r2, [r3, #0]
 800170a:	605a      	str	r2, [r3, #4]
 800170c:	609a      	str	r2, [r3, #8]
 800170e:	60da      	str	r2, [r3, #12]
 8001710:	611a      	str	r2, [r3, #16]
 8001712:	615a      	str	r2, [r3, #20]
  RTC_DateTypeDef sDate = {0};
 8001714:	2300      	movs	r3, #0
 8001716:	62fb      	str	r3, [r7, #44]	; 0x2c
  RTC_AlarmTypeDef sAlarm = {0};
 8001718:	463b      	mov	r3, r7
 800171a:	222c      	movs	r2, #44	; 0x2c
 800171c:	2100      	movs	r1, #0
 800171e:	4618      	mov	r0, r3
 8001720:	f00d fb1e 	bl	800ed60 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001724:	4b46      	ldr	r3, [pc, #280]	; (8001840 <MX_RTC_Init+0x144>)
 8001726:	4a47      	ldr	r2, [pc, #284]	; (8001844 <MX_RTC_Init+0x148>)
 8001728:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800172a:	4b45      	ldr	r3, [pc, #276]	; (8001840 <MX_RTC_Init+0x144>)
 800172c:	2200      	movs	r2, #0
 800172e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001730:	4b43      	ldr	r3, [pc, #268]	; (8001840 <MX_RTC_Init+0x144>)
 8001732:	227f      	movs	r2, #127	; 0x7f
 8001734:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001736:	4b42      	ldr	r3, [pc, #264]	; (8001840 <MX_RTC_Init+0x144>)
 8001738:	22ff      	movs	r2, #255	; 0xff
 800173a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800173c:	4b40      	ldr	r3, [pc, #256]	; (8001840 <MX_RTC_Init+0x144>)
 800173e:	2200      	movs	r2, #0
 8001740:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001742:	4b3f      	ldr	r3, [pc, #252]	; (8001840 <MX_RTC_Init+0x144>)
 8001744:	2200      	movs	r2, #0
 8001746:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001748:	4b3d      	ldr	r3, [pc, #244]	; (8001840 <MX_RTC_Init+0x144>)
 800174a:	2200      	movs	r2, #0
 800174c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800174e:	483c      	ldr	r0, [pc, #240]	; (8001840 <MX_RTC_Init+0x144>)
 8001750:	f007 ff9a 	bl	8009688 <HAL_RTC_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_RTC_Init+0x62>
  {
    Error_Handler();
 800175a:	f001 f8f3 	bl	8002944 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800175e:	2300      	movs	r3, #0
 8001760:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  sTime.Minutes = 0x0;
 8001764:	2300      	movs	r3, #0
 8001766:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  sTime.Seconds = 0x0;
 800176a:	2300      	movs	r3, #0
 800176c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001770:	2300      	movs	r3, #0
 8001772:	643b      	str	r3, [r7, #64]	; 0x40
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001774:	2300      	movs	r3, #0
 8001776:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001778:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800177c:	2201      	movs	r2, #1
 800177e:	4619      	mov	r1, r3
 8001780:	482f      	ldr	r0, [pc, #188]	; (8001840 <MX_RTC_Init+0x144>)
 8001782:	f008 f813 	bl	80097ac <HAL_RTC_SetTime>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 800178c:	f001 f8da 	bl	8002944 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001790:	2301      	movs	r3, #1
 8001792:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sDate.Month = RTC_MONTH_JANUARY;
 8001796:	2301      	movs	r3, #1
 8001798:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sDate.Date = 0x1;
 800179c:	2301      	movs	r3, #1
 800179e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sDate.Year = 0x0;
 80017a2:	2300      	movs	r3, #0
 80017a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80017a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017ac:	2201      	movs	r2, #1
 80017ae:	4619      	mov	r1, r3
 80017b0:	4823      	ldr	r0, [pc, #140]	; (8001840 <MX_RTC_Init+0x144>)
 80017b2:	f008 f917 	bl	80099e4 <HAL_RTC_SetDate>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_RTC_Init+0xc4>
  {
    Error_Handler();
 80017bc:	f001 f8c2 	bl	8002944 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 80017c0:	2300      	movs	r3, #0
 80017c2:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80017c4:	2300      	movs	r3, #0
 80017c6:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80017c8:	2300      	movs	r3, #0
 80017ca:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80017cc:	2300      	movs	r3, #0
 80017ce:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80017d0:	2300      	movs	r3, #0
 80017d2:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80017d4:	2300      	movs	r3, #0
 80017d6:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80017d8:	2300      	movs	r3, #0
 80017da:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80017dc:	2300      	movs	r3, #0
 80017de:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 80017e4:	2301      	movs	r3, #1
 80017e6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sAlarm.Alarm = RTC_ALARM_A;
 80017ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017ee:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80017f0:	463b      	mov	r3, r7
 80017f2:	2201      	movs	r2, #1
 80017f4:	4619      	mov	r1, r3
 80017f6:	4812      	ldr	r0, [pc, #72]	; (8001840 <MX_RTC_Init+0x144>)
 80017f8:	f008 f9ec 	bl	8009bd4 <HAL_RTC_SetAlarm>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d001      	beq.n	8001806 <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8001802:	f001 f89f 	bl	8002944 <Error_Handler>
  }
  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8001806:	f44f 7300 	mov.w	r3, #512	; 0x200
 800180a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800180c:	463b      	mov	r3, r7
 800180e:	2201      	movs	r2, #1
 8001810:	4619      	mov	r1, r3
 8001812:	480b      	ldr	r0, [pc, #44]	; (8001840 <MX_RTC_Init+0x144>)
 8001814:	f008 f9de 	bl	8009bd4 <HAL_RTC_SetAlarm>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_RTC_Init+0x126>
  {
    Error_Handler();
 800181e:	f001 f891 	bl	8002944 <Error_Handler>
  }
  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8001822:	2202      	movs	r2, #2
 8001824:	2100      	movs	r1, #0
 8001826:	4806      	ldr	r0, [pc, #24]	; (8001840 <MX_RTC_Init+0x144>)
 8001828:	f008 fb7c 	bl	8009f24 <HAL_RTCEx_SetTimeStamp>
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	d001      	beq.n	8001836 <MX_RTC_Init+0x13a>
  {
    Error_Handler();
 8001832:	f001 f887 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001836:	bf00      	nop
 8001838:	3748      	adds	r7, #72	; 0x48
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	2000890c 	.word	0x2000890c
 8001844:	40002800 	.word	0x40002800

08001848 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800184c:	4b1b      	ldr	r3, [pc, #108]	; (80018bc <MX_SPI2_Init+0x74>)
 800184e:	4a1c      	ldr	r2, [pc, #112]	; (80018c0 <MX_SPI2_Init+0x78>)
 8001850:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001852:	4b1a      	ldr	r3, [pc, #104]	; (80018bc <MX_SPI2_Init+0x74>)
 8001854:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001858:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800185a:	4b18      	ldr	r3, [pc, #96]	; (80018bc <MX_SPI2_Init+0x74>)
 800185c:	2200      	movs	r2, #0
 800185e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001860:	4b16      	ldr	r3, [pc, #88]	; (80018bc <MX_SPI2_Init+0x74>)
 8001862:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001866:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001868:	4b14      	ldr	r3, [pc, #80]	; (80018bc <MX_SPI2_Init+0x74>)
 800186a:	2200      	movs	r2, #0
 800186c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800186e:	4b13      	ldr	r3, [pc, #76]	; (80018bc <MX_SPI2_Init+0x74>)
 8001870:	2200      	movs	r2, #0
 8001872:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8001874:	4b11      	ldr	r3, [pc, #68]	; (80018bc <MX_SPI2_Init+0x74>)
 8001876:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800187a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800187c:	4b0f      	ldr	r3, [pc, #60]	; (80018bc <MX_SPI2_Init+0x74>)
 800187e:	2200      	movs	r2, #0
 8001880:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001882:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <MX_SPI2_Init+0x74>)
 8001884:	2200      	movs	r2, #0
 8001886:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001888:	4b0c      	ldr	r3, [pc, #48]	; (80018bc <MX_SPI2_Init+0x74>)
 800188a:	2200      	movs	r2, #0
 800188c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800188e:	4b0b      	ldr	r3, [pc, #44]	; (80018bc <MX_SPI2_Init+0x74>)
 8001890:	2200      	movs	r2, #0
 8001892:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001894:	4b09      	ldr	r3, [pc, #36]	; (80018bc <MX_SPI2_Init+0x74>)
 8001896:	2207      	movs	r2, #7
 8001898:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800189a:	4b08      	ldr	r3, [pc, #32]	; (80018bc <MX_SPI2_Init+0x74>)
 800189c:	2200      	movs	r2, #0
 800189e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018a0:	4b06      	ldr	r3, [pc, #24]	; (80018bc <MX_SPI2_Init+0x74>)
 80018a2:	2208      	movs	r2, #8
 80018a4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80018a6:	4805      	ldr	r0, [pc, #20]	; (80018bc <MX_SPI2_Init+0x74>)
 80018a8:	f008 fc23 	bl	800a0f2 <HAL_SPI_Init>
 80018ac:	4603      	mov	r3, r0
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d001      	beq.n	80018b6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80018b2:	f001 f847 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80018b6:	bf00      	nop
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	20008508 	.word	0x20008508
 80018c0:	40003800 	.word	0x40003800

080018c4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b088      	sub	sp, #32
 80018c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018ca:	f107 0310 	add.w	r3, r7, #16
 80018ce:	2200      	movs	r2, #0
 80018d0:	601a      	str	r2, [r3, #0]
 80018d2:	605a      	str	r2, [r3, #4]
 80018d4:	609a      	str	r2, [r3, #8]
 80018d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018d8:	1d3b      	adds	r3, r7, #4
 80018da:	2200      	movs	r2, #0
 80018dc:	601a      	str	r2, [r3, #0]
 80018de:	605a      	str	r2, [r3, #4]
 80018e0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018e2:	4b20      	ldr	r3, [pc, #128]	; (8001964 <MX_TIM1_Init+0xa0>)
 80018e4:	4a20      	ldr	r2, [pc, #128]	; (8001968 <MX_TIM1_Init+0xa4>)
 80018e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018e8:	4b1e      	ldr	r3, [pc, #120]	; (8001964 <MX_TIM1_Init+0xa0>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ee:	4b1d      	ldr	r3, [pc, #116]	; (8001964 <MX_TIM1_Init+0xa0>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80018f4:	4b1b      	ldr	r3, [pc, #108]	; (8001964 <MX_TIM1_Init+0xa0>)
 80018f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018fa:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018fc:	4b19      	ldr	r3, [pc, #100]	; (8001964 <MX_TIM1_Init+0xa0>)
 80018fe:	2200      	movs	r2, #0
 8001900:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001902:	4b18      	ldr	r3, [pc, #96]	; (8001964 <MX_TIM1_Init+0xa0>)
 8001904:	2200      	movs	r2, #0
 8001906:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001908:	4b16      	ldr	r3, [pc, #88]	; (8001964 <MX_TIM1_Init+0xa0>)
 800190a:	2200      	movs	r2, #0
 800190c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800190e:	4815      	ldr	r0, [pc, #84]	; (8001964 <MX_TIM1_Init+0xa0>)
 8001910:	f008 fc9a 	bl	800a248 <HAL_TIM_Base_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800191a:	f001 f813 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800191e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001922:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001924:	f107 0310 	add.w	r3, r7, #16
 8001928:	4619      	mov	r1, r3
 800192a:	480e      	ldr	r0, [pc, #56]	; (8001964 <MX_TIM1_Init+0xa0>)
 800192c:	f008 fe7c 	bl	800a628 <HAL_TIM_ConfigClockSource>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001936:	f001 f805 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800193a:	2300      	movs	r3, #0
 800193c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800193e:	2300      	movs	r3, #0
 8001940:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001942:	2300      	movs	r3, #0
 8001944:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001946:	1d3b      	adds	r3, r7, #4
 8001948:	4619      	mov	r1, r3
 800194a:	4806      	ldr	r0, [pc, #24]	; (8001964 <MX_TIM1_Init+0xa0>)
 800194c:	f009 f898 	bl	800aa80 <HAL_TIMEx_MasterConfigSynchronization>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001956:	f000 fff5 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800195a:	bf00      	nop
 800195c:	3720      	adds	r7, #32
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	2000892c 	.word	0x2000892c
 8001968:	40010000 	.word	0x40010000

0800196c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b088      	sub	sp, #32
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001972:	f107 0310 	add.w	r3, r7, #16
 8001976:	2200      	movs	r2, #0
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	605a      	str	r2, [r3, #4]
 800197c:	609a      	str	r2, [r3, #8]
 800197e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001980:	1d3b      	adds	r3, r7, #4
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	605a      	str	r2, [r3, #4]
 8001988:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800198a:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <MX_TIM2_Init+0x98>)
 800198c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001990:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001992:	4b1c      	ldr	r3, [pc, #112]	; (8001a04 <MX_TIM2_Init+0x98>)
 8001994:	2200      	movs	r2, #0
 8001996:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001998:	4b1a      	ldr	r3, [pc, #104]	; (8001a04 <MX_TIM2_Init+0x98>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800199e:	4b19      	ldr	r3, [pc, #100]	; (8001a04 <MX_TIM2_Init+0x98>)
 80019a0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80019a4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019a6:	4b17      	ldr	r3, [pc, #92]	; (8001a04 <MX_TIM2_Init+0x98>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019ac:	4b15      	ldr	r3, [pc, #84]	; (8001a04 <MX_TIM2_Init+0x98>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019b2:	4814      	ldr	r0, [pc, #80]	; (8001a04 <MX_TIM2_Init+0x98>)
 80019b4:	f008 fc48 	bl	800a248 <HAL_TIM_Base_Init>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80019be:	f000 ffc1 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019c8:	f107 0310 	add.w	r3, r7, #16
 80019cc:	4619      	mov	r1, r3
 80019ce:	480d      	ldr	r0, [pc, #52]	; (8001a04 <MX_TIM2_Init+0x98>)
 80019d0:	f008 fe2a 	bl	800a628 <HAL_TIM_ConfigClockSource>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80019da:	f000 ffb3 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019de:	2300      	movs	r3, #0
 80019e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019e6:	1d3b      	adds	r3, r7, #4
 80019e8:	4619      	mov	r1, r3
 80019ea:	4806      	ldr	r0, [pc, #24]	; (8001a04 <MX_TIM2_Init+0x98>)
 80019ec:	f009 f848 	bl	800aa80 <HAL_TIMEx_MasterConfigSynchronization>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80019f6:	f000 ffa5 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019fa:	bf00      	nop
 80019fc:	3720      	adds	r7, #32
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	20008a54 	.word	0x20008a54

08001a08 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b088      	sub	sp, #32
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a0e:	f107 0310 	add.w	r3, r7, #16
 8001a12:	2200      	movs	r2, #0
 8001a14:	601a      	str	r2, [r3, #0]
 8001a16:	605a      	str	r2, [r3, #4]
 8001a18:	609a      	str	r2, [r3, #8]
 8001a1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a1c:	1d3b      	adds	r3, r7, #4
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a26:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <MX_TIM3_Init+0x94>)
 8001a28:	4a1d      	ldr	r2, [pc, #116]	; (8001aa0 <MX_TIM3_Init+0x98>)
 8001a2a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a2c:	4b1b      	ldr	r3, [pc, #108]	; (8001a9c <MX_TIM3_Init+0x94>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a32:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <MX_TIM3_Init+0x94>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a38:	4b18      	ldr	r3, [pc, #96]	; (8001a9c <MX_TIM3_Init+0x94>)
 8001a3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a40:	4b16      	ldr	r3, [pc, #88]	; (8001a9c <MX_TIM3_Init+0x94>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a46:	4b15      	ldr	r3, [pc, #84]	; (8001a9c <MX_TIM3_Init+0x94>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a4c:	4813      	ldr	r0, [pc, #76]	; (8001a9c <MX_TIM3_Init+0x94>)
 8001a4e:	f008 fbfb 	bl	800a248 <HAL_TIM_Base_Init>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001a58:	f000 ff74 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a62:	f107 0310 	add.w	r3, r7, #16
 8001a66:	4619      	mov	r1, r3
 8001a68:	480c      	ldr	r0, [pc, #48]	; (8001a9c <MX_TIM3_Init+0x94>)
 8001a6a:	f008 fddd 	bl	800a628 <HAL_TIM_ConfigClockSource>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001a74:	f000 ff66 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a80:	1d3b      	adds	r3, r7, #4
 8001a82:	4619      	mov	r1, r3
 8001a84:	4805      	ldr	r0, [pc, #20]	; (8001a9c <MX_TIM3_Init+0x94>)
 8001a86:	f008 fffb 	bl	800aa80 <HAL_TIMEx_MasterConfigSynchronization>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001a90:	f000 ff58 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a94:	bf00      	nop
 8001a96:	3720      	adds	r7, #32
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	200086e4 	.word	0x200086e4
 8001aa0:	40000400 	.word	0x40000400

08001aa4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b088      	sub	sp, #32
 8001aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001aaa:	f107 0310 	add.w	r3, r7, #16
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab8:	1d3b      	adds	r3, r7, #4
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
 8001ac0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001ac2:	4b1d      	ldr	r3, [pc, #116]	; (8001b38 <MX_TIM5_Init+0x94>)
 8001ac4:	4a1d      	ldr	r2, [pc, #116]	; (8001b3c <MX_TIM5_Init+0x98>)
 8001ac6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001ac8:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <MX_TIM5_Init+0x94>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ace:	4b1a      	ldr	r3, [pc, #104]	; (8001b38 <MX_TIM5_Init+0x94>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001ad4:	4b18      	ldr	r3, [pc, #96]	; (8001b38 <MX_TIM5_Init+0x94>)
 8001ad6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001ada:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001adc:	4b16      	ldr	r3, [pc, #88]	; (8001b38 <MX_TIM5_Init+0x94>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ae2:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <MX_TIM5_Init+0x94>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001ae8:	4813      	ldr	r0, [pc, #76]	; (8001b38 <MX_TIM5_Init+0x94>)
 8001aea:	f008 fbad 	bl	800a248 <HAL_TIM_Base_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8001af4:	f000 ff26 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001af8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001afc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001afe:	f107 0310 	add.w	r3, r7, #16
 8001b02:	4619      	mov	r1, r3
 8001b04:	480c      	ldr	r0, [pc, #48]	; (8001b38 <MX_TIM5_Init+0x94>)
 8001b06:	f008 fd8f 	bl	800a628 <HAL_TIM_ConfigClockSource>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8001b10:	f000 ff18 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b14:	2300      	movs	r3, #0
 8001b16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001b1c:	1d3b      	adds	r3, r7, #4
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4805      	ldr	r0, [pc, #20]	; (8001b38 <MX_TIM5_Init+0x94>)
 8001b22:	f008 ffad 	bl	800aa80 <HAL_TIMEx_MasterConfigSynchronization>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001b2c:	f000 ff0a 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001b30:	bf00      	nop
 8001b32:	3720      	adds	r7, #32
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20008698 	.word	0x20008698
 8001b3c:	40000c00 	.word	0x40000c00

08001b40 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b088      	sub	sp, #32
 8001b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b46:	f107 0310 	add.w	r3, r7, #16
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	605a      	str	r2, [r3, #4]
 8001b50:	609a      	str	r2, [r3, #8]
 8001b52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001b5e:	4b20      	ldr	r3, [pc, #128]	; (8001be0 <MX_TIM8_Init+0xa0>)
 8001b60:	4a20      	ldr	r2, [pc, #128]	; (8001be4 <MX_TIM8_Init+0xa4>)
 8001b62:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001b64:	4b1e      	ldr	r3, [pc, #120]	; (8001be0 <MX_TIM8_Init+0xa0>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b6a:	4b1d      	ldr	r3, [pc, #116]	; (8001be0 <MX_TIM8_Init+0xa0>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001b70:	4b1b      	ldr	r3, [pc, #108]	; (8001be0 <MX_TIM8_Init+0xa0>)
 8001b72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b76:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b78:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <MX_TIM8_Init+0xa0>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001b7e:	4b18      	ldr	r3, [pc, #96]	; (8001be0 <MX_TIM8_Init+0xa0>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b84:	4b16      	ldr	r3, [pc, #88]	; (8001be0 <MX_TIM8_Init+0xa0>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001b8a:	4815      	ldr	r0, [pc, #84]	; (8001be0 <MX_TIM8_Init+0xa0>)
 8001b8c:	f008 fb5c 	bl	800a248 <HAL_TIM_Base_Init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d001      	beq.n	8001b9a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001b96:	f000 fed5 	bl	8002944 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b9e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001ba0:	f107 0310 	add.w	r3, r7, #16
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	480e      	ldr	r0, [pc, #56]	; (8001be0 <MX_TIM8_Init+0xa0>)
 8001ba8:	f008 fd3e 	bl	800a628 <HAL_TIM_ConfigClockSource>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d001      	beq.n	8001bb6 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001bb2:	f000 fec7 	bl	8002944 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4806      	ldr	r0, [pc, #24]	; (8001be0 <MX_TIM8_Init+0xa0>)
 8001bc8:	f008 ff5a 	bl	800aa80 <HAL_TIMEx_MasterConfigSynchronization>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001bd2:	f000 feb7 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001bd6:	bf00      	nop
 8001bd8:	3720      	adds	r7, #32
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	200085f0 	.word	0x200085f0
 8001be4:	40010400 	.word	0x40010400

08001be8 <MX_UART7_Init>:
  * @brief UART7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART7_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8001bec:	4b14      	ldr	r3, [pc, #80]	; (8001c40 <MX_UART7_Init+0x58>)
 8001bee:	4a15      	ldr	r2, [pc, #84]	; (8001c44 <MX_UART7_Init+0x5c>)
 8001bf0:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 8001bf2:	4b13      	ldr	r3, [pc, #76]	; (8001c40 <MX_UART7_Init+0x58>)
 8001bf4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bf8:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8001bfa:	4b11      	ldr	r3, [pc, #68]	; (8001c40 <MX_UART7_Init+0x58>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8001c00:	4b0f      	ldr	r3, [pc, #60]	; (8001c40 <MX_UART7_Init+0x58>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 8001c06:	4b0e      	ldr	r3, [pc, #56]	; (8001c40 <MX_UART7_Init+0x58>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8001c0c:	4b0c      	ldr	r3, [pc, #48]	; (8001c40 <MX_UART7_Init+0x58>)
 8001c0e:	220c      	movs	r2, #12
 8001c10:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c12:	4b0b      	ldr	r3, [pc, #44]	; (8001c40 <MX_UART7_Init+0x58>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c18:	4b09      	ldr	r3, [pc, #36]	; (8001c40 <MX_UART7_Init+0x58>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	61da      	str	r2, [r3, #28]
  huart7.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c1e:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <MX_UART7_Init+0x58>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	621a      	str	r2, [r3, #32]
  huart7.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c24:	4b06      	ldr	r3, [pc, #24]	; (8001c40 <MX_UART7_Init+0x58>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart7) != HAL_OK)
 8001c2a:	4805      	ldr	r0, [pc, #20]	; (8001c40 <MX_UART7_Init+0x58>)
 8001c2c:	f008 ffd4 	bl	800abd8 <HAL_UART_Init>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_UART7_Init+0x52>
  {
    Error_Handler();
 8001c36:	f000 fe85 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 8001c3a:	bf00      	nop
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	2000856c 	.word	0x2000856c
 8001c44:	40007800 	.word	0x40007800

08001c48 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c4c:	4b14      	ldr	r3, [pc, #80]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c4e:	4a15      	ldr	r2, [pc, #84]	; (8001ca4 <MX_USART1_UART_Init+0x5c>)
 8001c50:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c52:	4b13      	ldr	r3, [pc, #76]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c58:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c5a:	4b11      	ldr	r3, [pc, #68]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c60:	4b0f      	ldr	r3, [pc, #60]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c66:	4b0e      	ldr	r3, [pc, #56]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c6e:	220c      	movs	r2, #12
 8001c70:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c72:	4b0b      	ldr	r3, [pc, #44]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c78:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001c7e:	4b08      	ldr	r3, [pc, #32]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001c84:	4b06      	ldr	r3, [pc, #24]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c8a:	4805      	ldr	r0, [pc, #20]	; (8001ca0 <MX_USART1_UART_Init+0x58>)
 8001c8c:	f008 ffa4 	bl	800abd8 <HAL_UART_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001c96:	f000 fe55 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20008874 	.word	0x20008874
 8001ca4:	40011000 	.word	0x40011000

08001ca8 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001cac:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cae:	4a15      	ldr	r2, [pc, #84]	; (8001d04 <MX_USART6_UART_Init+0x5c>)
 8001cb0:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001cb2:	4b13      	ldr	r3, [pc, #76]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cb4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cb8:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001cba:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cce:	220c      	movs	r2, #12
 8001cd0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cd8:	4b09      	ldr	r3, [pc, #36]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cde:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ce4:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001cea:	4805      	ldr	r0, [pc, #20]	; (8001d00 <MX_USART6_UART_Init+0x58>)
 8001cec:	f008 ff74 	bl	800abd8 <HAL_UART_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001cf6:	f000 fe25 	bl	8002944 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	2000898c 	.word	0x2000898c
 8001d04:	40011400 	.word	0x40011400

08001d08 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b088      	sub	sp, #32
 8001d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001d0e:	1d3b      	adds	r3, r7, #4
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]
 8001d14:	605a      	str	r2, [r3, #4]
 8001d16:	609a      	str	r2, [r3, #8]
 8001d18:	60da      	str	r2, [r3, #12]
 8001d1a:	611a      	str	r2, [r3, #16]
 8001d1c:	615a      	str	r2, [r3, #20]
 8001d1e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001d20:	4b1f      	ldr	r3, [pc, #124]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d22:	4a20      	ldr	r2, [pc, #128]	; (8001da4 <MX_FMC_Init+0x9c>)
 8001d24:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8001d26:	4b1e      	ldr	r3, [pc, #120]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001d2c:	4b1c      	ldr	r3, [pc, #112]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001d32:	4b1b      	ldr	r3, [pc, #108]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d34:	2204      	movs	r2, #4
 8001d36:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001d38:	4b19      	ldr	r3, [pc, #100]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d3a:	2210      	movs	r2, #16
 8001d3c:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001d3e:	4b18      	ldr	r3, [pc, #96]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d40:	2240      	movs	r2, #64	; 0x40
 8001d42:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001d44:	4b16      	ldr	r3, [pc, #88]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d46:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001d4a:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001d4c:	4b14      	ldr	r3, [pc, #80]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001d52:	4b13      	ldr	r3, [pc, #76]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d58:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001d5a:	4b11      	ldr	r3, [pc, #68]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001d60:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8001d62:	4b0f      	ldr	r3, [pc, #60]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001d68:	2302      	movs	r3, #2
 8001d6a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001d6c:	2307      	movs	r3, #7
 8001d6e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001d70:	2304      	movs	r3, #4
 8001d72:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001d74:	2307      	movs	r3, #7
 8001d76:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001d80:	2302      	movs	r3, #2
 8001d82:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001d84:	1d3b      	adds	r3, r7, #4
 8001d86:	4619      	mov	r1, r3
 8001d88:	4805      	ldr	r0, [pc, #20]	; (8001da0 <MX_FMC_Init+0x98>)
 8001d8a:	f008 f921 	bl	8009fd0 <HAL_SDRAM_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001d94:	f000 fdd6 	bl	8002944 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001d98:	bf00      	nop
 8001d9a:	3720      	adds	r7, #32
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20008aa4 	.word	0x20008aa4
 8001da4:	a0000140 	.word	0xa0000140

08001da8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b090      	sub	sp, #64	; 0x40
 8001dac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dae:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	605a      	str	r2, [r3, #4]
 8001db8:	609a      	str	r2, [r3, #8]
 8001dba:	60da      	str	r2, [r3, #12]
 8001dbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dbe:	4baf      	ldr	r3, [pc, #700]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4aae      	ldr	r2, [pc, #696]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001dc4:	f043 0310 	orr.w	r3, r3, #16
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4bac      	ldr	r3, [pc, #688]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0310 	and.w	r3, r3, #16
 8001dd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001dd6:	4ba9      	ldr	r3, [pc, #676]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dda:	4aa8      	ldr	r2, [pc, #672]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001ddc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001de0:	6313      	str	r3, [r2, #48]	; 0x30
 8001de2:	4ba6      	ldr	r3, [pc, #664]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dea:	627b      	str	r3, [r7, #36]	; 0x24
 8001dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dee:	4ba3      	ldr	r3, [pc, #652]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	4aa2      	ldr	r2, [pc, #648]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001df4:	f043 0302 	orr.w	r3, r3, #2
 8001df8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfa:	4ba0      	ldr	r3, [pc, #640]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	f003 0302 	and.w	r3, r3, #2
 8001e02:	623b      	str	r3, [r7, #32]
 8001e04:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e06:	4b9d      	ldr	r3, [pc, #628]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	4a9c      	ldr	r2, [pc, #624]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e0c:	f043 0308 	orr.w	r3, r3, #8
 8001e10:	6313      	str	r3, [r2, #48]	; 0x30
 8001e12:	4b9a      	ldr	r3, [pc, #616]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	f003 0308 	and.w	r3, r3, #8
 8001e1a:	61fb      	str	r3, [r7, #28]
 8001e1c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e1e:	4b97      	ldr	r3, [pc, #604]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	4a96      	ldr	r2, [pc, #600]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e24:	f043 0304 	orr.w	r3, r3, #4
 8001e28:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2a:	4b94      	ldr	r3, [pc, #592]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e2e:	f003 0304 	and.w	r3, r3, #4
 8001e32:	61bb      	str	r3, [r7, #24]
 8001e34:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e36:	4b91      	ldr	r3, [pc, #580]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3a:	4a90      	ldr	r2, [pc, #576]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e3c:	f043 0301 	orr.w	r3, r3, #1
 8001e40:	6313      	str	r3, [r2, #48]	; 0x30
 8001e42:	4b8e      	ldr	r3, [pc, #568]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	617b      	str	r3, [r7, #20]
 8001e4c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001e4e:	4b8b      	ldr	r3, [pc, #556]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	4a8a      	ldr	r2, [pc, #552]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001e58:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5a:	4b88      	ldr	r3, [pc, #544]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001e62:	613b      	str	r3, [r7, #16]
 8001e64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001e66:	4b85      	ldr	r3, [pc, #532]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	4a84      	ldr	r2, [pc, #528]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e70:	6313      	str	r3, [r2, #48]	; 0x30
 8001e72:	4b82      	ldr	r3, [pc, #520]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001e7e:	4b7f      	ldr	r3, [pc, #508]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	4a7e      	ldr	r2, [pc, #504]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e88:	6313      	str	r3, [r2, #48]	; 0x30
 8001e8a:	4b7c      	ldr	r3, [pc, #496]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e92:	60bb      	str	r3, [r7, #8]
 8001e94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e96:	4b79      	ldr	r3, [pc, #484]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9a:	4a78      	ldr	r2, [pc, #480]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001e9c:	f043 0320 	orr.w	r3, r3, #32
 8001ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ea2:	4b76      	ldr	r3, [pc, #472]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ea6:	f003 0320 	and.w	r3, r3, #32
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001eae:	4b73      	ldr	r3, [pc, #460]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb2:	4a72      	ldr	r2, [pc, #456]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001eb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001eb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001eba:	4b70      	ldr	r3, [pc, #448]	; (800207c <MX_GPIO_Init+0x2d4>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ec2:	603b      	str	r3, [r7, #0]
 8001ec4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED14_Pin|LED15_Pin, GPIO_PIN_RESET);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2160      	movs	r1, #96	; 0x60
 8001eca:	486d      	ldr	r0, [pc, #436]	; (8002080 <MX_GPIO_Init+0x2d8>)
 8001ecc:	f005 f87a 	bl	8006fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	2120      	movs	r1, #32
 8001ed4:	486b      	ldr	r0, [pc, #428]	; (8002084 <MX_GPIO_Init+0x2dc>)
 8001ed6:	f005 f875 	bl	8006fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED16_GPIO_Port, LED16_Pin, GPIO_PIN_RESET);
 8001eda:	2200      	movs	r2, #0
 8001edc:	2108      	movs	r1, #8
 8001ede:	4869      	ldr	r0, [pc, #420]	; (8002084 <MX_GPIO_Init+0x2dc>)
 8001ee0:	f005 f870 	bl	8006fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	2108      	movs	r1, #8
 8001ee8:	4867      	ldr	r0, [pc, #412]	; (8002088 <MX_GPIO_Init+0x2e0>)
 8001eea:	f005 f86b 	bl	8006fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ef4:	4865      	ldr	r0, [pc, #404]	; (800208c <MX_GPIO_Init+0x2e4>)
 8001ef6:	f005 f865 	bl	8006fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 8001efa:	2200      	movs	r2, #0
 8001efc:	f645 6140 	movw	r1, #24128	; 0x5e40
 8001f00:	4863      	ldr	r0, [pc, #396]	; (8002090 <MX_GPIO_Init+0x2e8>)
 8001f02:	f005 f85f 	bl	8006fc4 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED18_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 8001f06:	2200      	movs	r2, #0
 8001f08:	21c8      	movs	r1, #200	; 0xc8
 8001f0a:	4862      	ldr	r0, [pc, #392]	; (8002094 <MX_GPIO_Init+0x2ec>)
 8001f0c:	f005 f85a 	bl	8006fc4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 8001f10:	2308      	movs	r3, #8
 8001f12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f14:	2300      	movs	r3, #0
 8001f16:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001f1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f20:	4619      	mov	r1, r3
 8001f22:	4857      	ldr	r0, [pc, #348]	; (8002080 <MX_GPIO_Init+0x2d8>)
 8001f24:	f004 fd7e 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_D2_Pin */
  GPIO_InitStruct.Pin = QSPI_D2_Pin;
 8001f28:	2304      	movs	r3, #4
 8001f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f30:	2300      	movs	r3, #0
 8001f32:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f34:	2303      	movs	r3, #3
 8001f36:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001f38:	2309      	movs	r3, #9
 8001f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 8001f3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f40:	4619      	mov	r1, r3
 8001f42:	484f      	ldr	r0, [pc, #316]	; (8002080 <MX_GPIO_Init+0x2d8>)
 8001f44:	f004 fd6e 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TXD1_Pin RMII_TXD0_Pin RMII_TX_EN_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8001f48:	f44f 43d0 	mov.w	r3, #26624	; 0x6800
 8001f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f52:	2300      	movs	r3, #0
 8001f54:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f56:	2303      	movs	r3, #3
 8001f58:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001f5a:	230b      	movs	r3, #11
 8001f5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f5e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f62:	4619      	mov	r1, r3
 8001f64:	484b      	ldr	r0, [pc, #300]	; (8002094 <MX_GPIO_Init+0x2ec>)
 8001f66:	f004 fd5d 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D2_Pin
                           ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D2_Pin
 8001f6a:	f643 0323 	movw	r3, #14371	; 0x3823
 8001f6e:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f70:	2302      	movs	r3, #2
 8001f72:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001f7c:	230a      	movs	r3, #10
 8001f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f80:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001f84:	4619      	mov	r1, r3
 8001f86:	4844      	ldr	r0, [pc, #272]	; (8002098 <MX_GPIO_Init+0x2f0>)
 8001f88:	f004 fd4c 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPDIF_RX0_Pin */
  GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 8001f8c:	2380      	movs	r3, #128	; 0x80
 8001f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f90:	2302      	movs	r3, #2
 8001f92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f94:	2300      	movs	r3, #0
 8001f96:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 8001f9c:	2308      	movs	r3, #8
 8001f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 8001fa0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4837      	ldr	r0, [pc, #220]	; (8002084 <MX_GPIO_Init+0x2dc>)
 8001fa8:	f004 fd3c 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_CK_Pin SDMMC_D3_Pin SDMMC_D2_Pin PC9
                           PC8 */
  GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 8001fac:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001fbe:	230c      	movs	r3, #12
 8001fc0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fc2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	4834      	ldr	r0, [pc, #208]	; (800209c <MX_GPIO_Init+0x2f4>)
 8001fca:	f004 fd2b 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : BP2_Pin BP1_Pin PA6 */
  GPIO_InitStruct.Pin = BP2_Pin|BP1_Pin|GPIO_PIN_6;
 8001fce:	f248 1340 	movw	r3, #33088	; 0x8140
 8001fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fdc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	482f      	ldr	r0, [pc, #188]	; (80020a0 <MX_GPIO_Init+0x2f8>)
 8001fe4:	f004 fd1e 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED14_Pin LED15_Pin */
  GPIO_InitStruct.Pin = LED14_Pin|LED15_Pin;
 8001fe8:	2360      	movs	r3, #96	; 0x60
 8001fea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fec:	2301      	movs	r3, #1
 8001fee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ff8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4820      	ldr	r0, [pc, #128]	; (8002080 <MX_GPIO_Init+0x2d8>)
 8002000:	f004 fd10 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_NCS_Pin */
  GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 8002004:	2340      	movs	r3, #64	; 0x40
 8002006:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002008:	2302      	movs	r3, #2
 800200a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002010:	2303      	movs	r3, #3
 8002012:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002014:	230a      	movs	r3, #10
 8002016:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 8002018:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800201c:	4619      	mov	r1, r3
 800201e:	481e      	ldr	r0, [pc, #120]	; (8002098 <MX_GPIO_Init+0x2f0>)
 8002020:	f004 fd00 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8002024:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002028:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800202a:	2300      	movs	r3, #0
 800202c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202e:	2300      	movs	r3, #0
 8002030:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002032:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002036:	4619      	mov	r1, r3
 8002038:	481a      	ldr	r0, [pc, #104]	; (80020a4 <MX_GPIO_Init+0x2fc>)
 800203a:	f004 fcf3 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 800203e:	2340      	movs	r3, #64	; 0x40
 8002040:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002042:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8002046:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002048:	2300      	movs	r3, #0
 800204a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 800204c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002050:	4619      	mov	r1, r3
 8002052:	480c      	ldr	r0, [pc, #48]	; (8002084 <MX_GPIO_Init+0x2dc>)
 8002054:	f004 fce6 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_P_Pin OTG_FS_N_Pin */
  GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin;
 8002058:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800205c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800205e:	2302      	movs	r3, #2
 8002060:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002062:	2300      	movs	r3, #0
 8002064:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002066:	2303      	movs	r3, #3
 8002068:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800206a:	230a      	movs	r3, #10
 800206c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002072:	4619      	mov	r1, r3
 8002074:	480a      	ldr	r0, [pc, #40]	; (80020a0 <MX_GPIO_Init+0x2f8>)
 8002076:	f004 fcd5 	bl	8006a24 <HAL_GPIO_Init>
 800207a:	e015      	b.n	80020a8 <MX_GPIO_Init+0x300>
 800207c:	40023800 	.word	0x40023800
 8002080:	40021000 	.word	0x40021000
 8002084:	40020c00 	.word	0x40020c00
 8002088:	40022800 	.word	0x40022800
 800208c:	40022000 	.word	0x40022000
 8002090:	40021c00 	.word	0x40021c00
 8002094:	40021800 	.word	0x40021800
 8002098:	40020400 	.word	0x40020400
 800209c:	40020800 	.word	0x40020800
 80020a0:	40020000 	.word	0x40020000
 80020a4:	40022400 	.word	0x40022400

  /*Configure GPIO pins : SAI2_MCLKA_Pin SAI2_SCKA_Pin SAI2_FSA_Pin SAI2_SDA_Pin */
  GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 80020a8:	23f0      	movs	r3, #240	; 0xf0
 80020aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ac:	2302      	movs	r3, #2
 80020ae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b4:	2300      	movs	r3, #0
 80020b6:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80020b8:	230a      	movs	r3, #10
 80020ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80020bc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020c0:	4619      	mov	r1, r3
 80020c2:	4891      	ldr	r0, [pc, #580]	; (8002308 <MX_GPIO_Init+0x560>)
 80020c4:	f004 fcae 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : SAI2_SDB_Pin */
  GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 80020c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80020cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d6:	2300      	movs	r3, #0
 80020d8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80020da:	230a      	movs	r3, #10
 80020dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 80020de:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020e2:	4619      	mov	r1, r3
 80020e4:	4889      	ldr	r0, [pc, #548]	; (800230c <MX_GPIO_Init+0x564>)
 80020e6:	f004 fc9d 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin LED16_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|LED16_Pin;
 80020ea:	2328      	movs	r3, #40	; 0x28
 80020ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ee:	2301      	movs	r3, #1
 80020f0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f6:	2300      	movs	r3, #0
 80020f8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020fa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80020fe:	4619      	mov	r1, r3
 8002100:	4883      	ldr	r0, [pc, #524]	; (8002310 <MX_GPIO_Init+0x568>)
 8002102:	f004 fc8f 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8002106:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800210a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800210c:	2300      	movs	r3, #0
 800210e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 8002114:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002118:	4619      	mov	r1, r3
 800211a:	487e      	ldr	r0, [pc, #504]	; (8002314 <MX_GPIO_Init+0x56c>)
 800211c:	f004 fc82 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 8002120:	2308      	movs	r3, #8
 8002122:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002124:	2301      	movs	r3, #1
 8002126:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002130:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002134:	4619      	mov	r1, r3
 8002136:	4878      	ldr	r0, [pc, #480]	; (8002318 <MX_GPIO_Init+0x570>)
 8002138:	f004 fc74 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG9 RMII_RXER_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_9|RMII_RXER_Pin;
 800213c:	f44f 7301 	mov.w	r3, #516	; 0x204
 8002140:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002142:	2300      	movs	r3, #0
 8002144:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002146:	2300      	movs	r3, #0
 8002148:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800214a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800214e:	4619      	mov	r1, r3
 8002150:	486e      	ldr	r0, [pc, #440]	; (800230c <MX_GPIO_Init+0x564>)
 8002152:	f004 fc67 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002156:	2310      	movs	r3, #16
 8002158:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800215a:	2300      	movs	r3, #0
 800215c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215e:	2300      	movs	r3, #0
 8002160:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002162:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002166:	4619      	mov	r1, r3
 8002168:	4869      	ldr	r0, [pc, #420]	; (8002310 <MX_GPIO_Init+0x568>)
 800216a:	f004 fc5b 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_CMD_Pin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 800216e:	2304      	movs	r3, #4
 8002170:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002172:	2302      	movs	r3, #2
 8002174:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002176:	2300      	movs	r3, #0
 8002178:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217a:	2303      	movs	r3, #3
 800217c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800217e:	230c      	movs	r3, #12
 8002180:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8002182:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002186:	4619      	mov	r1, r3
 8002188:	4861      	ldr	r0, [pc, #388]	; (8002310 <MX_GPIO_Init+0x568>)
 800218a:	f004 fc4b 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin PH13 NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|GPIO_PIN_13|NC2_Pin;
 800218e:	f24a 0304 	movw	r3, #40964	; 0xa004
 8002192:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002194:	2300      	movs	r3, #0
 8002196:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800219c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021a0:	4619      	mov	r1, r3
 80021a2:	485e      	ldr	r0, [pc, #376]	; (800231c <MX_GPIO_Init+0x574>)
 80021a4:	f004 fc3e 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_DISP_Pin */
  GPIO_InitStruct.Pin = LCD_DISP_Pin;
 80021a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ae:	2301      	movs	r3, #1
 80021b0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b6:	2300      	movs	r3, #0
 80021b8:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(LCD_DISP_GPIO_Port, &GPIO_InitStruct);
 80021ba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021be:	4619      	mov	r1, r3
 80021c0:	4851      	ldr	r0, [pc, #324]	; (8002308 <MX_GPIO_Init+0x560>)
 80021c2:	f004 fc2f 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED13_Pin LED17_Pin LED11_Pin LED12_Pin
                           LED2_Pin LED18_Pin */
  GPIO_InitStruct.Pin = LED13_Pin|LED17_Pin|LED11_Pin|LED12_Pin
 80021c6:	f645 6340 	movw	r3, #24128	; 0x5e40
 80021ca:	62fb      	str	r3, [r7, #44]	; 0x2c
                          |LED2_Pin|LED18_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021cc:	2301      	movs	r3, #1
 80021ce:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2300      	movs	r3, #0
 80021d6:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80021d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021dc:	4619      	mov	r1, r3
 80021de:	484f      	ldr	r0, [pc, #316]	; (800231c <MX_GPIO_Init+0x574>)
 80021e0:	f004 fc20 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 80021e4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80021ea:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80021ee:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 80021f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80021f8:	4619      	mov	r1, r3
 80021fa:	4843      	ldr	r0, [pc, #268]	; (8002308 <MX_GPIO_Init+0x560>)
 80021fc:	f004 fc12 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8002200:	2310      	movs	r3, #16
 8002202:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002204:	2302      	movs	r3, #2
 8002206:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002208:	2300      	movs	r3, #0
 800220a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800220c:	2303      	movs	r3, #3
 800220e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8002210:	230a      	movs	r3, #10
 8002212:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8002214:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002218:	4619      	mov	r1, r3
 800221a:	4840      	ldr	r0, [pc, #256]	; (800231c <MX_GPIO_Init+0x574>)
 800221c:	f004 fc02 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8002220:	23c8      	movs	r3, #200	; 0xc8
 8002222:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002224:	2301      	movs	r3, #1
 8002226:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002228:	2300      	movs	r3, #0
 800222a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800222c:	2300      	movs	r3, #0
 800222e:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002230:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002234:	4619      	mov	r1, r3
 8002236:	4835      	ldr	r0, [pc, #212]	; (800230c <MX_GPIO_Init+0x564>)
 8002238:	f004 fbf4 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 800223c:	2305      	movs	r3, #5
 800223e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002240:	2302      	movs	r3, #2
 8002242:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002244:	2300      	movs	r3, #0
 8002246:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002248:	2303      	movs	r3, #3
 800224a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 800224c:	230a      	movs	r3, #10
 800224e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002250:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002254:	4619      	mov	r1, r3
 8002256:	482f      	ldr	r0, [pc, #188]	; (8002314 <MX_GPIO_Init+0x56c>)
 8002258:	f004 fbe4 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800225c:	2332      	movs	r3, #50	; 0x32
 800225e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002260:	2302      	movs	r3, #2
 8002262:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002268:	2303      	movs	r3, #3
 800226a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800226c:	230b      	movs	r3, #11
 800226e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002270:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002274:	4619      	mov	r1, r3
 8002276:	4827      	ldr	r0, [pc, #156]	; (8002314 <MX_GPIO_Init+0x56c>)
 8002278:	f004 fbd4 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800227c:	2304      	movs	r3, #4
 800227e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002280:	2302      	movs	r3, #2
 8002282:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002284:	2300      	movs	r3, #0
 8002286:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002288:	2303      	movs	r3, #3
 800228a:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800228c:	2309      	movs	r3, #9
 800228e:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002290:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002294:	4619      	mov	r1, r3
 8002296:	4822      	ldr	r0, [pc, #136]	; (8002320 <MX_GPIO_Init+0x578>)
 8002298:	f004 fbc4 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_D1_Pin QSPI_D3_Pin QSPI_D0_Pin */
  GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 800229c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80022a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022a2:	2302      	movs	r3, #2
 80022a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022aa:	2303      	movs	r3, #3
 80022ac:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80022ae:	2309      	movs	r3, #9
 80022b0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022b6:	4619      	mov	r1, r3
 80022b8:	4815      	ldr	r0, [pc, #84]	; (8002310 <MX_GPIO_Init+0x568>)
 80022ba:	f004 fbb3 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80022be:	2386      	movs	r3, #134	; 0x86
 80022c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c2:	2302      	movs	r3, #2
 80022c4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c6:	2300      	movs	r3, #0
 80022c8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ca:	2303      	movs	r3, #3
 80022cc:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80022ce:	230b      	movs	r3, #11
 80022d0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022d6:	4619      	mov	r1, r3
 80022d8:	4812      	ldr	r0, [pc, #72]	; (8002324 <MX_GPIO_Init+0x57c>)
 80022da:	f004 fba3 	bl	8006a24 <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 80022de:	2328      	movs	r3, #40	; 0x28
 80022e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e2:	2302      	movs	r3, #2
 80022e4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e6:	2300      	movs	r3, #0
 80022e8:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ea:	2303      	movs	r3, #3
 80022ec:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 80022ee:	230a      	movs	r3, #10
 80022f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80022f6:	4619      	mov	r1, r3
 80022f8:	480a      	ldr	r0, [pc, #40]	; (8002324 <MX_GPIO_Init+0x57c>)
 80022fa:	f004 fb93 	bl	8006a24 <HAL_GPIO_Init>

}
 80022fe:	bf00      	nop
 8002300:	3740      	adds	r7, #64	; 0x40
 8002302:	46bd      	mov	sp, r7
 8002304:	bd80      	pop	{r7, pc}
 8002306:	bf00      	nop
 8002308:	40022000 	.word	0x40022000
 800230c:	40021800 	.word	0x40021800
 8002310:	40020c00 	.word	0x40020c00
 8002314:	40020800 	.word	0x40020800
 8002318:	40022800 	.word	0x40022800
 800231c:	40021c00 	.word	0x40021c00
 8002320:	40020400 	.word	0x40020400
 8002324:	40020000 	.word	0x40020000

08002328 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002330:	2001      	movs	r0, #1
 8002332:	f009 fb7e 	bl	800ba32 <osDelay>
 8002336:	e7fb      	b.n	8002330 <StartDefaultTask+0x8>

08002338 <displayTime>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_displayTime */
void displayTime(void const * argument)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b094      	sub	sp, #80	; 0x50
 800233c:	af02      	add	r7, sp, #8
 800233e:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef time;
	RTC_DateTypeDef date;
  /* Infinite loop */
  for(;;)
  {
	  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 8002340:	4b24      	ldr	r3, [pc, #144]	; (80023d4 <displayTime+0x9c>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002348:	4618      	mov	r0, r3
 800234a:	f00a f919 	bl	800c580 <xQueueSemaphoreTake>
	  HAL_RTC_GetTime(&hrtc, &time, RTC_FORMAT_BIN);
 800234e:	f107 0310 	add.w	r3, r7, #16
 8002352:	2200      	movs	r2, #0
 8002354:	4619      	mov	r1, r3
 8002356:	4820      	ldr	r0, [pc, #128]	; (80023d8 <displayTime+0xa0>)
 8002358:	f007 fae6 	bl	8009928 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &date, RTC_FORMAT_BIN);
 800235c:	f107 030c 	add.w	r3, r7, #12
 8002360:	2200      	movs	r2, #0
 8002362:	4619      	mov	r1, r3
 8002364:	481c      	ldr	r0, [pc, #112]	; (80023d8 <displayTime+0xa0>)
 8002366:	f007 fbe5 	bl	8009b34 <HAL_RTC_GetDate>
	  sprintf(text, "%2u:%02u:%02u", time.Hours, time.Minutes, time.Seconds);
 800236a:	7c3b      	ldrb	r3, [r7, #16]
 800236c:	461a      	mov	r2, r3
 800236e:	7c7b      	ldrb	r3, [r7, #17]
 8002370:	4619      	mov	r1, r3
 8002372:	7cbb      	ldrb	r3, [r7, #18]
 8002374:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	460b      	mov	r3, r1
 800237c:	4917      	ldr	r1, [pc, #92]	; (80023dc <displayTime+0xa4>)
 800237e:	f00c fdcb 	bl	800ef18 <siprintf>
	  BSP_LCD_SelectLayer(1);
 8002382:	2001      	movs	r0, #1
 8002384:	f000 fd80 	bl	8002e88 <BSP_LCD_SelectLayer>
	  BSP_LCD_DisplayStringAtLine(0,(uint8_t*) text);
 8002388:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800238c:	4619      	mov	r1, r3
 800238e:	2000      	movs	r0, #0
 8002390:	f000 ff20 	bl	80031d4 <BSP_LCD_DisplayStringAtLine>
	  sprintf(text, "Score : %4u", score);
 8002394:	4b12      	ldr	r3, [pc, #72]	; (80023e0 <displayTime+0xa8>)
 8002396:	881b      	ldrh	r3, [r3, #0]
 8002398:	461a      	mov	r2, r3
 800239a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800239e:	4911      	ldr	r1, [pc, #68]	; (80023e4 <displayTime+0xac>)
 80023a0:	4618      	mov	r0, r3
 80023a2:	f00c fdb9 	bl	800ef18 <siprintf>
	  BSP_LCD_SelectLayer(1);
 80023a6:	2001      	movs	r0, #1
 80023a8:	f000 fd6e 	bl	8002e88 <BSP_LCD_SelectLayer>
	  BSP_LCD_DisplayStringAtLine(1,(uint8_t*) text);
 80023ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80023b0:	4619      	mov	r1, r3
 80023b2:	2001      	movs	r0, #1
 80023b4:	f000 ff0e 	bl	80031d4 <BSP_LCD_DisplayStringAtLine>
	  BSP_LCD_SelectLayer(1);
 80023b8:	2001      	movs	r0, #1
 80023ba:	f000 fd65 	bl	8002e88 <BSP_LCD_SelectLayer>
	  xSemaphoreGive(mutexScreenHandle);
 80023be:	4b05      	ldr	r3, [pc, #20]	; (80023d4 <displayTime+0x9c>)
 80023c0:	6818      	ldr	r0, [r3, #0]
 80023c2:	2300      	movs	r3, #0
 80023c4:	2200      	movs	r2, #0
 80023c6:	2100      	movs	r1, #0
 80023c8:	f009 fe4e 	bl	800c068 <xQueueGenericSend>
	  vTaskDelay(100);
 80023cc:	2064      	movs	r0, #100	; 0x64
 80023ce:	f00a fdb5 	bl	800cf3c <vTaskDelay>
	  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 80023d2:	e7b5      	b.n	8002340 <displayTime+0x8>
 80023d4:	20008640 	.word	0x20008640
 80023d8:	2000890c 	.word	0x2000890c
 80023dc:	0800f830 	.word	0x0800f830
 80023e0:	200087dc 	.word	0x200087dc
 80023e4:	0800f840 	.word	0x0800f840

080023e8 <displayGame>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_displayGame */
void displayGame(void const * argument)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b094      	sub	sp, #80	; 0x50
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN displayGame */
	char text[50]={};
 80023f0:	2300      	movs	r3, #0
 80023f2:	61bb      	str	r3, [r7, #24]
 80023f4:	f107 031c 	add.w	r3, r7, #28
 80023f8:	222e      	movs	r2, #46	; 0x2e
 80023fa:	2100      	movs	r1, #0
 80023fc:	4618      	mov	r0, r3
 80023fe:	f00c fcaf 	bl	800ed60 <memset>
	uint16_t amongx = BSP_LCD_GetXSize()/2 - 15;
 8002402:	f000 fcb9 	bl	8002d78 <BSP_LCD_GetXSize>
 8002406:	4603      	mov	r3, r0
 8002408:	085b      	lsrs	r3, r3, #1
 800240a:	b29b      	uxth	r3, r3
 800240c:	3b0f      	subs	r3, #15
 800240e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	uint16_t amongy = BSP_LCD_GetYSize() - 30;
 8002412:	f000 fcc5 	bl	8002da0 <BSP_LCD_GetYSize>
 8002416:	4603      	mov	r3, r0
 8002418:	b29b      	uxth	r3, r3
 800241a:	3b1e      	subs	r3, #30
 800241c:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint32_t sword;
	uint16_t col;
  /* Infinite loop */
  for(;;)
  {
	  if (xQueueReceive(swordsPosHandle, &derive, 0)){
 8002420:	4b3e      	ldr	r3, [pc, #248]	; (800251c <displayGame+0x134>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f107 0117 	add.w	r1, r7, #23
 8002428:	2200      	movs	r2, #0
 800242a:	4618      	mov	r0, r3
 800242c:	f009 ffc2 	bl	800c3b4 <xQueueReceive>
 8002430:	4603      	mov	r3, r0
 8002432:	2b00      	cmp	r3, #0
 8002434:	d04d      	beq.n	80024d2 <displayGame+0xea>
		  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 8002436:	4b3a      	ldr	r3, [pc, #232]	; (8002520 <displayGame+0x138>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800243e:	4618      	mov	r0, r3
 8002440:	f00a f89e 	bl	800c580 <xQueueSemaphoreTake>
		  BSP_LCD_SelectLayer(1);
 8002444:	2001      	movs	r0, #1
 8002446:	f000 fd1f 	bl	8002e88 <BSP_LCD_SelectLayer>
		  BSP_LCD_SetTextColor(LCD_COLOR_AMONGUS);
 800244a:	4836      	ldr	r0, [pc, #216]	; (8002524 <displayGame+0x13c>)
 800244c:	f000 fd2c 	bl	8002ea8 <BSP_LCD_SetTextColor>
		  BSP_LCD_FillRect(amongx, amongy, 30,30);
 8002450:	f8b7 104c 	ldrh.w	r1, [r7, #76]	; 0x4c
 8002454:	f8b7 004e 	ldrh.w	r0, [r7, #78]	; 0x4e
 8002458:	231e      	movs	r3, #30
 800245a:	221e      	movs	r2, #30
 800245c:	f001 f914 	bl	8003688 <BSP_LCD_FillRect>
		  if (derive == 1 && amongx < 450)
 8002460:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d10d      	bne.n	8002484 <displayGame+0x9c>
 8002468:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800246c:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8002470:	d208      	bcs.n	8002484 <displayGame+0x9c>
		  {
			  amongx = amongx + derive;
 8002472:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002476:	b29a      	uxth	r2, r3
 8002478:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800247c:	4413      	add	r3, r2
 800247e:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8002482:	e010      	b.n	80024a6 <displayGame+0xbe>
		  } else if (derive == -1 && amongx > 0){
 8002484:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002488:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800248c:	d10b      	bne.n	80024a6 <displayGame+0xbe>
 800248e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002492:	2b00      	cmp	r3, #0
 8002494:	d007      	beq.n	80024a6 <displayGame+0xbe>
			  amongx = amongx + derive;
 8002496:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800249a:	b29a      	uxth	r2, r3
 800249c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80024a0:	4413      	add	r3, r2
 80024a2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	  	  }
		  BSP_LCD_DrawBitmap(amongx, amongy,(uint8_t*)Amongus_bmp);
 80024a6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80024aa:	f8b7 104c 	ldrh.w	r1, [r7, #76]	; 0x4c
 80024ae:	4a1e      	ldr	r2, [pc, #120]	; (8002528 <displayGame+0x140>)
 80024b0:	4618      	mov	r0, r3
 80024b2:	f001 f837 	bl	8003524 <BSP_LCD_DrawBitmap>
		  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80024b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80024ba:	f000 fcf5 	bl	8002ea8 <BSP_LCD_SetTextColor>
		  BSP_LCD_SelectLayer(1);
 80024be:	2001      	movs	r0, #1
 80024c0:	f000 fce2 	bl	8002e88 <BSP_LCD_SelectLayer>
		  xSemaphoreGive(mutexScreenHandle);
 80024c4:	4b16      	ldr	r3, [pc, #88]	; (8002520 <displayGame+0x138>)
 80024c6:	6818      	ldr	r0, [r3, #0]
 80024c8:	2300      	movs	r3, #0
 80024ca:	2200      	movs	r2, #0
 80024cc:	2100      	movs	r1, #0
 80024ce:	f009 fdcb 	bl	800c068 <xQueueGenericSend>
	  }
	  if(xQueueReceive(collideFlagHandle, &sword, 0))
 80024d2:	4b16      	ldr	r3, [pc, #88]	; (800252c <displayGame+0x144>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f107 0110 	add.w	r1, r7, #16
 80024da:	2200      	movs	r2, #0
 80024dc:	4618      	mov	r0, r3
 80024de:	f009 ff69 	bl	800c3b4 <xQueueReceive>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d015      	beq.n	8002514 <displayGame+0x12c>
	  {
		  if ((sword-amongx) < 30 || (amongx-sword) < 32){
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80024ee:	1ad3      	subs	r3, r2, r3
 80024f0:	2b1d      	cmp	r3, #29
 80024f2:	d905      	bls.n	8002500 <displayGame+0x118>
 80024f4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80024f8:	693b      	ldr	r3, [r7, #16]
 80024fa:	1ad3      	subs	r3, r2, r3
 80024fc:	2b1f      	cmp	r3, #31
 80024fe:	d809      	bhi.n	8002514 <displayGame+0x12c>
			  col = 30;
 8002500:	231e      	movs	r3, #30
 8002502:	81fb      	strh	r3, [r7, #14]
			  xQueueSend(scoreIncremHandle, &col, 0);
 8002504:	4b0a      	ldr	r3, [pc, #40]	; (8002530 <displayGame+0x148>)
 8002506:	6818      	ldr	r0, [r3, #0]
 8002508:	f107 010e 	add.w	r1, r7, #14
 800250c:	2300      	movs	r3, #0
 800250e:	2200      	movs	r2, #0
 8002510:	f009 fdaa 	bl	800c068 <xQueueGenericSend>
		  }
	  }
	  osDelay(5);
 8002514:	2005      	movs	r0, #5
 8002516:	f009 fa8c 	bl	800ba32 <osDelay>
	  if (xQueueReceive(swordsPosHandle, &derive, 0)){
 800251a:	e781      	b.n	8002420 <displayGame+0x38>
 800251c:	200084b0 	.word	0x200084b0
 8002520:	20008640 	.word	0x20008640
 8002524:	ffffde00 	.word	0xffffde00
 8002528:	0800f884 	.word	0x0800f884
 800252c:	20008694 	.word	0x20008694
 8002530:	20008978 	.word	0x20008978

08002534 <waitGameOver>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_waitGameOver */
void waitGameOver(void const * argument)
{
 8002534:	b5b0      	push	{r4, r5, r7, lr}
 8002536:	b098      	sub	sp, #96	; 0x60
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN waitGameOver */
	uint16_t temp;
	char text[30] = {};
 800253c:	2300      	movs	r3, #0
 800253e:	643b      	str	r3, [r7, #64]	; 0x40
 8002540:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	605a      	str	r2, [r3, #4]
 800254a:	609a      	str	r2, [r3, #8]
 800254c:	60da      	str	r2, [r3, #12]
 800254e:	611a      	str	r2, [r3, #16]
 8002550:	615a      	str	r2, [r3, #20]
 8002552:	831a      	strh	r2, [r3, #24]
	uint16_t gameov;
	/* definition and creation of TacheEpee */
	  osThreadDef(TacheEpee, obj_sword, osPriorityNormal, 0, 1024);
 8002554:	4b47      	ldr	r3, [pc, #284]	; (8002674 <waitGameOver+0x140>)
 8002556:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800255a:	461d      	mov	r5, r3
 800255c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800255e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002560:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002564:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  TacheEpeeHandle = osThreadCreate(osThread(TacheEpee), NULL);
 8002568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800256c:	2100      	movs	r1, #0
 800256e:	4618      	mov	r0, r3
 8002570:	f009 fa13 	bl	800b99a <osThreadCreate>
 8002574:	4603      	mov	r3, r0
 8002576:	4a40      	ldr	r2, [pc, #256]	; (8002678 <waitGameOver+0x144>)
 8002578:	6013      	str	r3, [r2, #0]
	//osTmutexScreenHandlehreadId TacheEpeeHandle = osThreadCreate(osThread(TacheEpee), NULL);
  /* Infinite loop */
  for(;;)
  {
	  if(xQueueReceive(scoreIncremHandle, &temp, 0)){
 800257a:	4b40      	ldr	r3, [pc, #256]	; (800267c <waitGameOver+0x148>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f107 015e 	add.w	r1, r7, #94	; 0x5e
 8002582:	2200      	movs	r2, #0
 8002584:	4618      	mov	r0, r3
 8002586:	f009 ff15 	bl	800c3b4 <xQueueReceive>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d069      	beq.n	8002664 <waitGameOver+0x130>
	  		  if (temp==1){
 8002590:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8002594:	2b01      	cmp	r3, #1
 8002596:	d138      	bne.n	800260a <waitGameOver+0xd6>
	  			vTaskDelete(TacheEpeeHandle);
 8002598:	4b37      	ldr	r3, [pc, #220]	; (8002678 <waitGameOver+0x144>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f00a fc3b 	bl	800ce18 <vTaskDelete>
	  			xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 80025a2:	4b37      	ldr	r3, [pc, #220]	; (8002680 <waitGameOver+0x14c>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80025aa:	4618      	mov	r0, r3
 80025ac:	f009 ffe8 	bl	800c580 <xQueueSemaphoreTake>
	  			BSP_LCD_SelectLayer(0);
 80025b0:	2000      	movs	r0, #0
 80025b2:	f000 fc69 	bl	8002e88 <BSP_LCD_SelectLayer>
	  			BSP_LCD_Clear(LCD_COLOR_AMONGUS);
 80025b6:	4833      	ldr	r0, [pc, #204]	; (8002684 <waitGameOver+0x150>)
 80025b8:	f000 fcd8 	bl	8002f6c <BSP_LCD_Clear>
	  			BSP_LCD_SelectLayer(1);
 80025bc:	2001      	movs	r0, #1
 80025be:	f000 fc63 	bl	8002e88 <BSP_LCD_SelectLayer>
	  			xSemaphoreGive(mutexScreenHandle);
 80025c2:	4b2f      	ldr	r3, [pc, #188]	; (8002680 <waitGameOver+0x14c>)
 80025c4:	6818      	ldr	r0, [r3, #0]
 80025c6:	2300      	movs	r3, #0
 80025c8:	2200      	movs	r2, #0
 80025ca:	2100      	movs	r1, #0
 80025cc:	f009 fd4c 	bl	800c068 <xQueueGenericSend>
	  			 score += 1;
 80025d0:	4b2d      	ldr	r3, [pc, #180]	; (8002688 <waitGameOver+0x154>)
 80025d2:	881b      	ldrh	r3, [r3, #0]
 80025d4:	3301      	adds	r3, #1
 80025d6:	b29a      	uxth	r2, r3
 80025d8:	4b2b      	ldr	r3, [pc, #172]	; (8002688 <waitGameOver+0x154>)
 80025da:	801a      	strh	r2, [r3, #0]
	  			/* definition and creation of TacheEpee */
	  			  osThreadDef(TacheEpee, obj_sword, osPriorityNormal, 0, 1024);
 80025dc:	4b25      	ldr	r3, [pc, #148]	; (8002674 <waitGameOver+0x140>)
 80025de:	f107 0408 	add.w	r4, r7, #8
 80025e2:	461d      	mov	r5, r3
 80025e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80025e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80025e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80025ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  			  TacheEpeeHandle = osThreadCreate(osThread(TacheEpee), NULL);
 80025f0:	f107 0308 	add.w	r3, r7, #8
 80025f4:	2100      	movs	r1, #0
 80025f6:	4618      	mov	r0, r3
 80025f8:	f009 f9cf 	bl	800b99a <osThreadCreate>
 80025fc:	4603      	mov	r3, r0
 80025fe:	4a1e      	ldr	r2, [pc, #120]	; (8002678 <waitGameOver+0x144>)
 8002600:	6013      	str	r3, [r2, #0]
	  			 temp = 0;
 8002602:	2300      	movs	r3, #0
 8002604:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8002608:	e02c      	b.n	8002664 <waitGameOver+0x130>
	  		  } else if (temp == 30) {
 800260a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800260e:	2b1e      	cmp	r3, #30
 8002610:	d128      	bne.n	8002664 <waitGameOver+0x130>
	  			  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 8002612:	4b1b      	ldr	r3, [pc, #108]	; (8002680 <waitGameOver+0x14c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800261a:	4618      	mov	r0, r3
 800261c:	f009 ffb0 	bl	800c580 <xQueueSemaphoreTake>
	  			  sprintf(text, "GAME OVER");
 8002620:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002624:	4919      	ldr	r1, [pc, #100]	; (800268c <waitGameOver+0x158>)
 8002626:	4618      	mov	r0, r3
 8002628:	f00c fc76 	bl	800ef18 <siprintf>
	  			  BSP_LCD_SelectLayer(1);
 800262c:	2001      	movs	r0, #1
 800262e:	f000 fc2b 	bl	8002e88 <BSP_LCD_SelectLayer>
	  			  BSP_LCD_DisplayStringAtLine(3,(uint8_t*) text);
 8002632:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002636:	4619      	mov	r1, r3
 8002638:	2003      	movs	r0, #3
 800263a:	f000 fdcb 	bl	80031d4 <BSP_LCD_DisplayStringAtLine>
	  			  BSP_LCD_SelectLayer(1);
 800263e:	2001      	movs	r0, #1
 8002640:	f000 fc22 	bl	8002e88 <BSP_LCD_SelectLayer>
	  			  xSemaphoreGive(mutexScreenHandle);
 8002644:	4b0e      	ldr	r3, [pc, #56]	; (8002680 <waitGameOver+0x14c>)
 8002646:	6818      	ldr	r0, [r3, #0]
 8002648:	2300      	movs	r3, #0
 800264a:	2200      	movs	r2, #0
 800264c:	2100      	movs	r1, #0
 800264e:	f009 fd0b 	bl	800c068 <xQueueGenericSend>
	  			vTaskDelete(TacheEpeeHandle);
 8002652:	4b09      	ldr	r3, [pc, #36]	; (8002678 <waitGameOver+0x144>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4618      	mov	r0, r3
 8002658:	f00a fbde 	bl	800ce18 <vTaskDelete>
	  			temp = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
	  			  break;
 8002662:	e003      	b.n	800266c <waitGameOver+0x138>
	  		  }
	  	  }
    osDelay(10);
 8002664:	200a      	movs	r0, #10
 8002666:	f009 f9e4 	bl	800ba32 <osDelay>
	  if(xQueueReceive(scoreIncremHandle, &temp, 0)){
 800266a:	e786      	b.n	800257a <waitGameOver+0x46>
  }
  /* USER CODE END waitGameOver */
}
 800266c:	bf00      	nop
 800266e:	3760      	adds	r7, #96	; 0x60
 8002670:	46bd      	mov	sp, r7
 8002672:	bdb0      	pop	{r4, r5, r7, pc}
 8002674:	0800f814 	.word	0x0800f814
 8002678:	20008ad8 	.word	0x20008ad8
 800267c:	20008978 	.word	0x20008978
 8002680:	20008640 	.word	0x20008640
 8002684:	ffffde00 	.word	0xffffde00
 8002688:	200087dc 	.word	0x200087dc
 800268c:	0800f84c 	.word	0x0800f84c

08002690 <obj_cycle>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_obj_cycle */
void obj_cycle(void const * argument)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b08a      	sub	sp, #40	; 0x28
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN obj_cycle */
	uint32_t joystick_h, joystick_v;
	int8_t derive;
	ADC_ChannelConfTypeDef sConfig = {0};
 8002698:	f107 030c 	add.w	r3, r7, #12
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	605a      	str	r2, [r3, #4]
 80026a2:	609a      	str	r2, [r3, #8]
 80026a4:	60da      	str	r2, [r3, #12]
		sConfig.Rank = ADC_REGULAR_RANK_1;
 80026a6:	2301      	movs	r3, #1
 80026a8:	613b      	str	r3, [r7, #16]
		sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	  sConfig.Channel = ADC_CHANNEL_8;
 80026ae:	2308      	movs	r3, #8
 80026b0:	60fb      	str	r3, [r7, #12]
	  HAL_ADC_ConfigChannel(&hadc3, &sConfig);
 80026b2:	f107 030c 	add.w	r3, r7, #12
 80026b6:	4619      	mov	r1, r3
 80026b8:	4820      	ldr	r0, [pc, #128]	; (800273c <obj_cycle+0xac>)
 80026ba:	f003 f847 	bl	800574c <HAL_ADC_ConfigChannel>
	  HAL_ADC_Start(&hadc3);
 80026be:	481f      	ldr	r0, [pc, #124]	; (800273c <obj_cycle+0xac>)
 80026c0:	f002 fede 	bl	8005480 <HAL_ADC_Start>
	  while(HAL_ADC_PollForConversion(&hadc3, 100)!=HAL_OK);
 80026c4:	bf00      	nop
 80026c6:	2164      	movs	r1, #100	; 0x64
 80026c8:	481c      	ldr	r0, [pc, #112]	; (800273c <obj_cycle+0xac>)
 80026ca:	f002 ffa7 	bl	800561c <HAL_ADC_PollForConversion>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d1f8      	bne.n	80026c6 <obj_cycle+0x36>
	  joystick_v = HAL_ADC_GetValue(&hadc3);
 80026d4:	4819      	ldr	r0, [pc, #100]	; (800273c <obj_cycle+0xac>)
 80026d6:	f003 f82c 	bl	8005732 <HAL_ADC_GetValue>
 80026da:	6278      	str	r0, [r7, #36]	; 0x24

	  HAL_ADC_Start(&hadc1);
 80026dc:	4818      	ldr	r0, [pc, #96]	; (8002740 <obj_cycle+0xb0>)
 80026de:	f002 fecf 	bl	8005480 <HAL_ADC_Start>
	  while(HAL_ADC_PollForConversion(&hadc1, 100)!=HAL_OK);
 80026e2:	bf00      	nop
 80026e4:	2164      	movs	r1, #100	; 0x64
 80026e6:	4816      	ldr	r0, [pc, #88]	; (8002740 <obj_cycle+0xb0>)
 80026e8:	f002 ff98 	bl	800561c <HAL_ADC_PollForConversion>
 80026ec:	4603      	mov	r3, r0
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d1f8      	bne.n	80026e4 <obj_cycle+0x54>
	  joystick_h = HAL_ADC_GetValue(&hadc1);
 80026f2:	4813      	ldr	r0, [pc, #76]	; (8002740 <obj_cycle+0xb0>)
 80026f4:	f003 f81d 	bl	8005732 <HAL_ADC_GetValue>
 80026f8:	6238      	str	r0, [r7, #32]

	  if (joystick_h < 1024) {
 80026fa:	6a3b      	ldr	r3, [r7, #32]
 80026fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002700:	d20a      	bcs.n	8002718 <obj_cycle+0x88>
		  derive = 1;
 8002702:	2301      	movs	r3, #1
 8002704:	77fb      	strb	r3, [r7, #31]
		  xQueueSend(swordsPosHandle, &derive, 0);
 8002706:	4b0f      	ldr	r3, [pc, #60]	; (8002744 <obj_cycle+0xb4>)
 8002708:	6818      	ldr	r0, [r3, #0]
 800270a:	f107 011f 	add.w	r1, r7, #31
 800270e:	2300      	movs	r3, #0
 8002710:	2200      	movs	r2, #0
 8002712:	f009 fca9 	bl	800c068 <xQueueGenericSend>
 8002716:	e00d      	b.n	8002734 <obj_cycle+0xa4>
	  } else if (joystick_h > 3072) {
 8002718:	6a3b      	ldr	r3, [r7, #32]
 800271a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800271e:	d909      	bls.n	8002734 <obj_cycle+0xa4>
		  derive = -1;
 8002720:	23ff      	movs	r3, #255	; 0xff
 8002722:	77fb      	strb	r3, [r7, #31]
		  xQueueSend(swordsPosHandle, &derive, 0);
 8002724:	4b07      	ldr	r3, [pc, #28]	; (8002744 <obj_cycle+0xb4>)
 8002726:	6818      	ldr	r0, [r3, #0]
 8002728:	f107 011f 	add.w	r1, r7, #31
 800272c:	2300      	movs	r3, #0
 800272e:	2200      	movs	r2, #0
 8002730:	f009 fc9a 	bl	800c068 <xQueueGenericSend>
	  amongx -= 1;
	  BSP_LCD_DrawBitmap(amongx, amongy,(uint8_t*)Amongus_bmp);
	  BSP_LCD_SelectLayer(1);
	  xSemaphoreGive(mutexScreenHandle);
	*/
	  vTaskDelay(10);
 8002734:	200a      	movs	r0, #10
 8002736:	f00a fc01 	bl	800cf3c <vTaskDelay>
	  sConfig.Channel = ADC_CHANNEL_8;
 800273a:	e7b8      	b.n	80026ae <obj_cycle+0x1e>
 800273c:	2000882c 	.word	0x2000882c
 8002740:	200087e0 	.word	0x200087e0
 8002744:	200084b0 	.word	0x200084b0

08002748 <obj_sword>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_obj_sword */
void obj_sword(void const * argument)
{
 8002748:	b590      	push	{r4, r7, lr}
 800274a:	b08f      	sub	sp, #60	; 0x3c
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN obj_sword */
	char text[30] = {};
 8002750:	2300      	movs	r3, #0
 8002752:	61bb      	str	r3, [r7, #24]
 8002754:	f107 031c 	add.w	r3, r7, #28
 8002758:	2200      	movs	r2, #0
 800275a:	601a      	str	r2, [r3, #0]
 800275c:	605a      	str	r2, [r3, #4]
 800275e:	609a      	str	r2, [r3, #8]
 8002760:	60da      	str	r2, [r3, #12]
 8002762:	611a      	str	r2, [r3, #16]
 8002764:	615a      	str	r2, [r3, #20]
 8002766:	831a      	strh	r2, [r3, #24]
	uint32_t randomNumber;
	HAL_RNG_GenerateRandomNumber(&hrng, &randomNumber);
 8002768:	f107 0314 	add.w	r3, r7, #20
 800276c:	4619      	mov	r1, r3
 800276e:	484d      	ldr	r0, [pc, #308]	; (80028a4 <obj_sword+0x15c>)
 8002770:	f006 ff34 	bl	80095dc <HAL_RNG_GenerateRandomNumber>
	uint32_t posx = (30 + (randomNumber% (BSP_LCD_GetXSize() - 60)));
 8002774:	697c      	ldr	r4, [r7, #20]
 8002776:	f000 faff 	bl	8002d78 <BSP_LCD_GetXSize>
 800277a:	4603      	mov	r3, r0
 800277c:	3b3c      	subs	r3, #60	; 0x3c
 800277e:	fbb4 f2f3 	udiv	r2, r4, r3
 8002782:	fb03 f302 	mul.w	r3, r3, r2
 8002786:	1ae3      	subs	r3, r4, r3
 8002788:	331e      	adds	r3, #30
 800278a:	613b      	str	r3, [r7, #16]
	uint16_t posy = 0;
 800278c:	2300      	movs	r3, #0
 800278e:	86fb      	strh	r3, [r7, #54]	; 0x36
  /* Infinite loop */
  for(;;)
  {
	  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 8002790:	4b45      	ldr	r3, [pc, #276]	; (80028a8 <obj_sword+0x160>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002798:	4618      	mov	r0, r3
 800279a:	f009 fef1 	bl	800c580 <xQueueSemaphoreTake>
	  BSP_LCD_SelectLayer(0);
 800279e:	2000      	movs	r0, #0
 80027a0:	f000 fb72 	bl	8002e88 <BSP_LCD_SelectLayer>
	  BSP_LCD_SetTextColor(LCD_COLOR_AMONGUS);
 80027a4:	4841      	ldr	r0, [pc, #260]	; (80028ac <obj_sword+0x164>)
 80027a6:	f000 fb7f 	bl	8002ea8 <BSP_LCD_SetTextColor>
	  BSP_LCD_FillRect(posx, posy, 30,30);
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	b298      	uxth	r0, r3
 80027ae:	8ef9      	ldrh	r1, [r7, #54]	; 0x36
 80027b0:	231e      	movs	r3, #30
 80027b2:	221e      	movs	r2, #30
 80027b4:	f000 ff68 	bl	8003688 <BSP_LCD_FillRect>
	  posy += 1;
 80027b8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80027ba:	3301      	adds	r3, #1
 80027bc:	86fb      	strh	r3, [r7, #54]	; 0x36
	  BSP_LCD_DrawBitmap(posx, posy,(uint8_t*)Block_bmp);
 80027be:	693b      	ldr	r3, [r7, #16]
 80027c0:	8ef9      	ldrh	r1, [r7, #54]	; 0x36
 80027c2:	4a3b      	ldr	r2, [pc, #236]	; (80028b0 <obj_sword+0x168>)
 80027c4:	4618      	mov	r0, r3
 80027c6:	f000 fead 	bl	8003524 <BSP_LCD_DrawBitmap>
	  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80027ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80027ce:	f000 fb6b 	bl	8002ea8 <BSP_LCD_SetTextColor>
	  BSP_LCD_SelectLayer(1);
 80027d2:	2001      	movs	r0, #1
 80027d4:	f000 fb58 	bl	8002e88 <BSP_LCD_SelectLayer>
	  xSemaphoreGive(mutexScreenHandle);
 80027d8:	4b33      	ldr	r3, [pc, #204]	; (80028a8 <obj_sword+0x160>)
 80027da:	6818      	ldr	r0, [r3, #0]
 80027dc:	2300      	movs	r3, #0
 80027de:	2200      	movs	r2, #0
 80027e0:	2100      	movs	r1, #0
 80027e2:	f009 fc41 	bl	800c068 <xQueueGenericSend>
	  if (posy > BSP_LCD_GetYSize()-59) {
 80027e6:	8efc      	ldrh	r4, [r7, #54]	; 0x36
 80027e8:	f000 fada 	bl	8002da0 <BSP_LCD_GetYSize>
 80027ec:	4603      	mov	r3, r0
 80027ee:	3b3b      	subs	r3, #59	; 0x3b
 80027f0:	429c      	cmp	r4, r3
 80027f2:	d907      	bls.n	8002804 <obj_sword+0xbc>
		  xQueueSend(collideFlagHandle, &posx, 0);
 80027f4:	4b2f      	ldr	r3, [pc, #188]	; (80028b4 <obj_sword+0x16c>)
 80027f6:	6818      	ldr	r0, [r3, #0]
 80027f8:	f107 0110 	add.w	r1, r7, #16
 80027fc:	2300      	movs	r3, #0
 80027fe:	2200      	movs	r2, #0
 8002800:	f009 fc32 	bl	800c068 <xQueueGenericSend>
	  }
	  if (posy > BSP_LCD_GetYSize()-29)
 8002804:	8efc      	ldrh	r4, [r7, #54]	; 0x36
 8002806:	f000 facb 	bl	8002da0 <BSP_LCD_GetYSize>
 800280a:	4603      	mov	r3, r0
 800280c:	3b1d      	subs	r3, #29
 800280e:	429c      	cmp	r4, r3
 8002810:	d943      	bls.n	800289a <obj_sword+0x152>
	  {
		  sprintf(text, "OK");
 8002812:	f107 0318 	add.w	r3, r7, #24
 8002816:	4928      	ldr	r1, [pc, #160]	; (80028b8 <obj_sword+0x170>)
 8002818:	4618      	mov	r0, r3
 800281a:	f00c fb7d 	bl	800ef18 <siprintf>
		  BSP_LCD_SelectLayer(1);
 800281e:	2001      	movs	r0, #1
 8002820:	f000 fb32 	bl	8002e88 <BSP_LCD_SelectLayer>
		  BSP_LCD_DisplayStringAtLine(7,(uint8_t*) text);
 8002824:	f107 0318 	add.w	r3, r7, #24
 8002828:	4619      	mov	r1, r3
 800282a:	2007      	movs	r0, #7
 800282c:	f000 fcd2 	bl	80031d4 <BSP_LCD_DisplayStringAtLine>
		  BSP_LCD_SelectLayer(1);
 8002830:	2001      	movs	r0, #1
 8002832:	f000 fb29 	bl	8002e88 <BSP_LCD_SelectLayer>

  		  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 8002836:	4b1c      	ldr	r3, [pc, #112]	; (80028a8 <obj_sword+0x160>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800283e:	4618      	mov	r0, r3
 8002840:	f009 fe9e 	bl	800c580 <xQueueSemaphoreTake>
  		  BSP_LCD_SelectLayer(0);
 8002844:	2000      	movs	r0, #0
 8002846:	f000 fb1f 	bl	8002e88 <BSP_LCD_SelectLayer>
  		  BSP_LCD_SetTextColor(LCD_COLOR_AMONGUS);
 800284a:	4818      	ldr	r0, [pc, #96]	; (80028ac <obj_sword+0x164>)
 800284c:	f000 fb2c 	bl	8002ea8 <BSP_LCD_SetTextColor>
  		  BSP_LCD_FillRect(posx, posy, 30,30);
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	b298      	uxth	r0, r3
 8002854:	8ef9      	ldrh	r1, [r7, #54]	; 0x36
 8002856:	231e      	movs	r3, #30
 8002858:	221e      	movs	r2, #30
 800285a:	f000 ff15 	bl	8003688 <BSP_LCD_FillRect>
  		  /*posy = 0;
  		  posx = (30 + (rand()% (BSP_LCD_GetXSize() - 60)));
  		  BSP_LCD_DrawBitmap(posx, posy,(uint8_t*)Block_bmp);*/
  		  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800285e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002862:	f000 fb21 	bl	8002ea8 <BSP_LCD_SetTextColor>
  		  BSP_LCD_SelectLayer(1);
 8002866:	2001      	movs	r0, #1
 8002868:	f000 fb0e 	bl	8002e88 <BSP_LCD_SelectLayer>
  		  xSemaphoreGive(mutexScreenHandle);
 800286c:	4b0e      	ldr	r3, [pc, #56]	; (80028a8 <obj_sword+0x160>)
 800286e:	6818      	ldr	r0, [r3, #0]
 8002870:	2300      	movs	r3, #0
 8002872:	2200      	movs	r2, #0
 8002874:	2100      	movs	r1, #0
 8002876:	f009 fbf7 	bl	800c068 <xQueueGenericSend>
  		  uint16_t incr = 1;
 800287a:	2301      	movs	r3, #1
 800287c:	81fb      	strh	r3, [r7, #14]
  		  xQueueSend(scoreIncremHandle, &incr, 0);
 800287e:	4b0f      	ldr	r3, [pc, #60]	; (80028bc <obj_sword+0x174>)
 8002880:	6818      	ldr	r0, [r3, #0]
 8002882:	f107 010e 	add.w	r1, r7, #14
 8002886:	2300      	movs	r3, #0
 8002888:	2200      	movs	r2, #0
 800288a:	f009 fbed 	bl	800c068 <xQueueGenericSend>
  		  vTaskDelay(10);
 800288e:	200a      	movs	r0, #10
 8002890:	f00a fb54 	bl	800cf3c <vTaskDelay>
  		  vTaskDelete(NULL);
 8002894:	2000      	movs	r0, #0
 8002896:	f00a fabf 	bl	800ce18 <vTaskDelete>
	  }
	  vTaskDelay(3);
 800289a:	2003      	movs	r0, #3
 800289c:	f00a fb4e 	bl	800cf3c <vTaskDelay>
	  xSemaphoreTake(mutexScreenHandle,portMAX_DELAY);
 80028a0:	e776      	b.n	8002790 <obj_sword+0x48>
 80028a2:	bf00      	nop
 80028a4:	2000897c 	.word	0x2000897c
 80028a8:	20008640 	.word	0x20008640
 80028ac:	ffffde00 	.word	0xffffde00
 80028b0:	08010018 	.word	0x08010018
 80028b4:	20008694 	.word	0x20008694
 80028b8:	0800f858 	.word	0x0800f858
 80028bc:	20008978 	.word	0x20008978

080028c0 <CallbackDisplay>:
  /* USER CODE END obj_sword */
}

/* CallbackDisplay function */
void CallbackDisplay(void const * argument)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b090      	sub	sp, #64	; 0x40
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackDisplay */
	char text[50];
	static uint8_t ligne = 10;
		sprintf(text,"CONGRATS !");
 80028c8:	f107 030c 	add.w	r3, r7, #12
 80028cc:	490a      	ldr	r1, [pc, #40]	; (80028f8 <CallbackDisplay+0x38>)
 80028ce:	4618      	mov	r0, r3
 80028d0:	f00c fb22 	bl	800ef18 <siprintf>
		BSP_LCD_DisplayStringAt(0,ligne*12,(uint8_t*) text,RIGHT_MODE);
 80028d4:	4b09      	ldr	r3, [pc, #36]	; (80028fc <CallbackDisplay+0x3c>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	b29b      	uxth	r3, r3
 80028da:	461a      	mov	r2, r3
 80028dc:	0052      	lsls	r2, r2, #1
 80028de:	4413      	add	r3, r2
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	b299      	uxth	r1, r3
 80028e4:	f107 020c 	add.w	r2, r7, #12
 80028e8:	2302      	movs	r3, #2
 80028ea:	2000      	movs	r0, #0
 80028ec:	f000 fbaa 	bl	8003044 <BSP_LCD_DisplayStringAt>
  /* USER CODE END CallbackDisplay */
}
 80028f0:	bf00      	nop
 80028f2:	3740      	adds	r7, #64	; 0x40
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	0800f85c 	.word	0x0800f85c
 80028fc:	20000028 	.word	0x20000028

08002900 <CallbackLED>:

/* CallbackLED function */
void CallbackLED(void const * argument)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN CallbackLED */
	HAL_GPIO_TogglePin(LED12_GPIO_Port,LED12_Pin);
 8002908:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800290c:	4803      	ldr	r0, [pc, #12]	; (800291c <CallbackLED+0x1c>)
 800290e:	f004 fb72 	bl	8006ff6 <HAL_GPIO_TogglePin>
  /* USER CODE END CallbackLED */
}
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	40021c00 	.word	0x40021c00

08002920 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a04      	ldr	r2, [pc, #16]	; (8002940 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d101      	bne.n	8002936 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002932:	f002 fd1d 	bl	8005370 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002936:	bf00      	nop
 8002938:	3708      	adds	r7, #8
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	40001000 	.word	0x40001000

08002944 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002944:	b480      	push	{r7}
 8002946:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002948:	b672      	cpsid	i
}
 800294a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800294c:	e7fe      	b.n	800294c <Error_Handler+0x8>
	...

08002950 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08c      	sub	sp, #48	; 0x30
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a51      	ldr	r2, [pc, #324]	; (8002aa0 <I2Cx_MspInit+0x150>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d14d      	bne.n	80029fc <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8002960:	4b50      	ldr	r3, [pc, #320]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002964:	4a4f      	ldr	r2, [pc, #316]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002966:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800296a:	6313      	str	r3, [r2, #48]	; 0x30
 800296c:	4b4d      	ldr	r3, [pc, #308]	; (8002aa4 <I2Cx_MspInit+0x154>)
 800296e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002970:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002974:	61bb      	str	r3, [r7, #24]
 8002976:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 8002978:	2380      	movs	r3, #128	; 0x80
 800297a:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800297c:	2312      	movs	r3, #18
 800297e:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002980:	2300      	movs	r3, #0
 8002982:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002984:	2302      	movs	r3, #2
 8002986:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 8002988:	2304      	movs	r3, #4
 800298a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800298c:	f107 031c 	add.w	r3, r7, #28
 8002990:	4619      	mov	r1, r3
 8002992:	4845      	ldr	r0, [pc, #276]	; (8002aa8 <I2Cx_MspInit+0x158>)
 8002994:	f004 f846 	bl	8006a24 <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 8002998:	f44f 7380 	mov.w	r3, #256	; 0x100
 800299c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800299e:	f107 031c 	add.w	r3, r7, #28
 80029a2:	4619      	mov	r1, r3
 80029a4:	4840      	ldr	r0, [pc, #256]	; (8002aa8 <I2Cx_MspInit+0x158>)
 80029a6:	f004 f83d 	bl	8006a24 <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80029aa:	4b3e      	ldr	r3, [pc, #248]	; (8002aa4 <I2Cx_MspInit+0x154>)
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	4a3d      	ldr	r2, [pc, #244]	; (8002aa4 <I2Cx_MspInit+0x154>)
 80029b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80029b4:	6413      	str	r3, [r2, #64]	; 0x40
 80029b6:	4b3b      	ldr	r3, [pc, #236]	; (8002aa4 <I2Cx_MspInit+0x154>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029be:	617b      	str	r3, [r7, #20]
 80029c0:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80029c2:	4b38      	ldr	r3, [pc, #224]	; (8002aa4 <I2Cx_MspInit+0x154>)
 80029c4:	6a1b      	ldr	r3, [r3, #32]
 80029c6:	4a37      	ldr	r2, [pc, #220]	; (8002aa4 <I2Cx_MspInit+0x154>)
 80029c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80029cc:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80029ce:	4b35      	ldr	r3, [pc, #212]	; (8002aa4 <I2Cx_MspInit+0x154>)
 80029d0:	6a1b      	ldr	r3, [r3, #32]
 80029d2:	4a34      	ldr	r2, [pc, #208]	; (8002aa4 <I2Cx_MspInit+0x154>)
 80029d4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80029d8:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 80029da:	2200      	movs	r2, #0
 80029dc:	210f      	movs	r1, #15
 80029de:	2048      	movs	r0, #72	; 0x48
 80029e0:	f003 f9bc 	bl	8005d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 80029e4:	2048      	movs	r0, #72	; 0x48
 80029e6:	f003 f9d5 	bl	8005d94 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 80029ea:	2200      	movs	r2, #0
 80029ec:	210f      	movs	r1, #15
 80029ee:	2049      	movs	r0, #73	; 0x49
 80029f0:	f003 f9b4 	bl	8005d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 80029f4:	2049      	movs	r0, #73	; 0x49
 80029f6:	f003 f9cd 	bl	8005d94 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 80029fa:	e04d      	b.n	8002a98 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80029fc:	4b29      	ldr	r3, [pc, #164]	; (8002aa4 <I2Cx_MspInit+0x154>)
 80029fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a00:	4a28      	ldr	r2, [pc, #160]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002a02:	f043 0302 	orr.w	r3, r3, #2
 8002a06:	6313      	str	r3, [r2, #48]	; 0x30
 8002a08:	4b26      	ldr	r3, [pc, #152]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	613b      	str	r3, [r7, #16]
 8002a12:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8002a14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a18:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8002a1a:	2312      	movs	r3, #18
 8002a1c:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8002a22:	2302      	movs	r3, #2
 8002a24:	62bb      	str	r3, [r7, #40]	; 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8002a26:	2304      	movs	r3, #4
 8002a28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002a2a:	f107 031c 	add.w	r3, r7, #28
 8002a2e:	4619      	mov	r1, r3
 8002a30:	481e      	ldr	r0, [pc, #120]	; (8002aac <I2Cx_MspInit+0x15c>)
 8002a32:	f003 fff7 	bl	8006a24 <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8002a36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8002a3c:	f107 031c 	add.w	r3, r7, #28
 8002a40:	4619      	mov	r1, r3
 8002a42:	481a      	ldr	r0, [pc, #104]	; (8002aac <I2Cx_MspInit+0x15c>)
 8002a44:	f003 ffee 	bl	8006a24 <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8002a48:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4c:	4a15      	ldr	r2, [pc, #84]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002a4e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a52:	6413      	str	r3, [r2, #64]	; 0x40
 8002a54:	4b13      	ldr	r3, [pc, #76]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a5c:	60fb      	str	r3, [r7, #12]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8002a60:	4b10      	ldr	r3, [pc, #64]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002a62:	6a1b      	ldr	r3, [r3, #32]
 8002a64:	4a0f      	ldr	r2, [pc, #60]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002a66:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a6a:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 8002a6c:	4b0d      	ldr	r3, [pc, #52]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002a6e:	6a1b      	ldr	r3, [r3, #32]
 8002a70:	4a0c      	ldr	r2, [pc, #48]	; (8002aa4 <I2Cx_MspInit+0x154>)
 8002a72:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002a76:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 8002a78:	2200      	movs	r2, #0
 8002a7a:	210f      	movs	r1, #15
 8002a7c:	201f      	movs	r0, #31
 8002a7e:	f003 f96d 	bl	8005d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 8002a82:	201f      	movs	r0, #31
 8002a84:	f003 f986 	bl	8005d94 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 8002a88:	2200      	movs	r2, #0
 8002a8a:	210f      	movs	r1, #15
 8002a8c:	2020      	movs	r0, #32
 8002a8e:	f003 f965 	bl	8005d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 8002a92:	2020      	movs	r0, #32
 8002a94:	f003 f97e 	bl	8005d94 <HAL_NVIC_EnableIRQ>
}
 8002a98:	bf00      	nop
 8002a9a:	3730      	adds	r7, #48	; 0x30
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	2000086c 	.word	0x2000086c
 8002aa4:	40023800 	.word	0x40023800
 8002aa8:	40021c00 	.word	0x40021c00
 8002aac:	40020400 	.word	0x40020400

08002ab0 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b082      	sub	sp, #8
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f004 fda5 	bl	8007608 <HAL_I2C_GetState>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d125      	bne.n	8002b10 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a14      	ldr	r2, [pc, #80]	; (8002b18 <I2Cx_Init+0x68>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d103      	bne.n	8002ad4 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a13      	ldr	r2, [pc, #76]	; (8002b1c <I2Cx_Init+0x6c>)
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	e002      	b.n	8002ada <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a12      	ldr	r2, [pc, #72]	; (8002b20 <I2Cx_Init+0x70>)
 8002ad8:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a11      	ldr	r2, [pc, #68]	; (8002b24 <I2Cx_Init+0x74>)
 8002ade:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2200      	movs	r2, #0
 8002af0:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	f7ff ff23 	bl	8002950 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f004 fa8e 	bl	800702c <HAL_I2C_Init>
  }
}
 8002b10:	bf00      	nop
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	2000086c 	.word	0x2000086c
 8002b1c:	40005c00 	.word	0x40005c00
 8002b20:	40005400 	.word	0x40005400
 8002b24:	40912732 	.word	0x40912732

08002b28 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08a      	sub	sp, #40	; 0x28
 8002b2c:	af04      	add	r7, sp, #16
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	4608      	mov	r0, r1
 8002b32:	4611      	mov	r1, r2
 8002b34:	461a      	mov	r2, r3
 8002b36:	4603      	mov	r3, r0
 8002b38:	72fb      	strb	r3, [r7, #11]
 8002b3a:	460b      	mov	r3, r1
 8002b3c:	813b      	strh	r3, [r7, #8]
 8002b3e:	4613      	mov	r3, r2
 8002b40:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002b42:	2300      	movs	r3, #0
 8002b44:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002b46:	7afb      	ldrb	r3, [r7, #11]
 8002b48:	b299      	uxth	r1, r3
 8002b4a:	88f8      	ldrh	r0, [r7, #6]
 8002b4c:	893a      	ldrh	r2, [r7, #8]
 8002b4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b52:	9302      	str	r3, [sp, #8]
 8002b54:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002b56:	9301      	str	r3, [sp, #4]
 8002b58:	6a3b      	ldr	r3, [r7, #32]
 8002b5a:	9300      	str	r3, [sp, #0]
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f004 fc38 	bl	80073d4 <HAL_I2C_Mem_Read>
 8002b64:	4603      	mov	r3, r0
 8002b66:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8002b68:	7dfb      	ldrb	r3, [r7, #23]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d004      	beq.n	8002b78 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8002b6e:	7afb      	ldrb	r3, [r7, #11]
 8002b70:	4619      	mov	r1, r3
 8002b72:	68f8      	ldr	r0, [r7, #12]
 8002b74:	f000 f832 	bl	8002bdc <I2Cx_Error>
  }
  return status;    
 8002b78:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3718      	adds	r7, #24
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b08a      	sub	sp, #40	; 0x28
 8002b86:	af04      	add	r7, sp, #16
 8002b88:	60f8      	str	r0, [r7, #12]
 8002b8a:	4608      	mov	r0, r1
 8002b8c:	4611      	mov	r1, r2
 8002b8e:	461a      	mov	r2, r3
 8002b90:	4603      	mov	r3, r0
 8002b92:	72fb      	strb	r3, [r7, #11]
 8002b94:	460b      	mov	r3, r1
 8002b96:	813b      	strh	r3, [r7, #8]
 8002b98:	4613      	mov	r3, r2
 8002b9a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8002b9c:	2300      	movs	r3, #0
 8002b9e:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8002ba0:	7afb      	ldrb	r3, [r7, #11]
 8002ba2:	b299      	uxth	r1, r3
 8002ba4:	88f8      	ldrh	r0, [r7, #6]
 8002ba6:	893a      	ldrh	r2, [r7, #8]
 8002ba8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002bac:	9302      	str	r3, [sp, #8]
 8002bae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002bb0:	9301      	str	r3, [sp, #4]
 8002bb2:	6a3b      	ldr	r3, [r7, #32]
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	68f8      	ldr	r0, [r7, #12]
 8002bba:	f004 faf7 	bl	80071ac <HAL_I2C_Mem_Write>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002bc2:	7dfb      	ldrb	r3, [r7, #23]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d004      	beq.n	8002bd2 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8002bc8:	7afb      	ldrb	r3, [r7, #11]
 8002bca:	4619      	mov	r1, r3
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f000 f805 	bl	8002bdc <I2Cx_Error>
  }
  return status;
 8002bd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3718      	adds	r7, #24
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}

08002bdc <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b082      	sub	sp, #8
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
 8002be4:	460b      	mov	r3, r1
 8002be6:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f004 faaf 	bl	800714c <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8002bee:	6878      	ldr	r0, [r7, #4]
 8002bf0:	f7ff ff5e 	bl	8002ab0 <I2Cx_Init>
}
 8002bf4:	bf00      	nop
 8002bf6:	3708      	adds	r7, #8
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <TS_IO_Init>:
/**
  * @brief  Initializes Touchscreen low level.
  * @retval None
  */
void TS_IO_Init(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8002c00:	4802      	ldr	r0, [pc, #8]	; (8002c0c <TS_IO_Init+0x10>)
 8002c02:	f7ff ff55 	bl	8002ab0 <I2Cx_Init>
}
 8002c06:	bf00      	nop
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	2000086c 	.word	0x2000086c

08002c10 <TS_IO_Write>:
  * @param  Reg: Reg address
  * @param  Value: Data to be written
  * @retval None
  */
void TS_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af02      	add	r7, sp, #8
 8002c16:	4603      	mov	r3, r0
 8002c18:	71fb      	strb	r3, [r7, #7]
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	71bb      	strb	r3, [r7, #6]
 8002c1e:	4613      	mov	r3, r2
 8002c20:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8002c22:	79bb      	ldrb	r3, [r7, #6]
 8002c24:	b29a      	uxth	r2, r3
 8002c26:	79f9      	ldrb	r1, [r7, #7]
 8002c28:	2301      	movs	r3, #1
 8002c2a:	9301      	str	r3, [sp, #4]
 8002c2c:	1d7b      	adds	r3, r7, #5
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	2301      	movs	r3, #1
 8002c32:	4803      	ldr	r0, [pc, #12]	; (8002c40 <TS_IO_Write+0x30>)
 8002c34:	f7ff ffa5 	bl	8002b82 <I2Cx_WriteMultiple>
}
 8002c38:	bf00      	nop
 8002c3a:	3708      	adds	r7, #8
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	2000086c 	.word	0x2000086c

08002c44 <TS_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address
  * @retval Data to be read
  */
uint8_t TS_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af02      	add	r7, sp, #8
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	460a      	mov	r2, r1
 8002c4e:	71fb      	strb	r3, [r7, #7]
 8002c50:	4613      	mov	r3, r2
 8002c52:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8002c54:	2300      	movs	r3, #0
 8002c56:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8002c58:	79bb      	ldrb	r3, [r7, #6]
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	79f9      	ldrb	r1, [r7, #7]
 8002c5e:	2301      	movs	r3, #1
 8002c60:	9301      	str	r3, [sp, #4]
 8002c62:	f107 030f 	add.w	r3, r7, #15
 8002c66:	9300      	str	r3, [sp, #0]
 8002c68:	2301      	movs	r3, #1
 8002c6a:	4804      	ldr	r0, [pc, #16]	; (8002c7c <TS_IO_Read+0x38>)
 8002c6c:	f7ff ff5c 	bl	8002b28 <I2Cx_ReadMultiple>

  return read_value;
 8002c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	2000086c 	.word	0x2000086c

08002c80 <TS_IO_Delay>:
  * @brief  TS delay
  * @param  Delay: Delay in ms
  * @retval None
  */
void TS_IO_Delay(uint32_t Delay)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f002 fb91 	bl	80053b0 <HAL_Delay>
}
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
	...

08002c98 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	af00      	add	r7, sp, #0
  /* Select the used LCD */

  /* The RK043FN48H LCD 480x272 is selected */
  /* Timing Configuration */
  hLtdcHandler.Init.HorizontalSync = (RK043FN48H_HSYNC - 1);
 8002c9c:	4b31      	ldr	r3, [pc, #196]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002c9e:	2228      	movs	r2, #40	; 0x28
 8002ca0:	615a      	str	r2, [r3, #20]
  hLtdcHandler.Init.VerticalSync = (RK043FN48H_VSYNC - 1);
 8002ca2:	4b30      	ldr	r3, [pc, #192]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002ca4:	2209      	movs	r2, #9
 8002ca6:	619a      	str	r2, [r3, #24]
  hLtdcHandler.Init.AccumulatedHBP = (RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002ca8:	4b2e      	ldr	r3, [pc, #184]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002caa:	2235      	movs	r2, #53	; 0x35
 8002cac:	61da      	str	r2, [r3, #28]
  hLtdcHandler.Init.AccumulatedVBP = (RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002cae:	4b2d      	ldr	r3, [pc, #180]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002cb0:	220b      	movs	r2, #11
 8002cb2:	621a      	str	r2, [r3, #32]
  hLtdcHandler.Init.AccumulatedActiveH = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP - 1);
 8002cb4:	4b2b      	ldr	r3, [pc, #172]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002cb6:	f240 121b 	movw	r2, #283	; 0x11b
 8002cba:	629a      	str	r2, [r3, #40]	; 0x28
  hLtdcHandler.Init.AccumulatedActiveW = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP - 1);
 8002cbc:	4b29      	ldr	r3, [pc, #164]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002cbe:	f240 2215 	movw	r2, #533	; 0x215
 8002cc2:	625a      	str	r2, [r3, #36]	; 0x24
  hLtdcHandler.Init.TotalHeigh = (RK043FN48H_HEIGHT + RK043FN48H_VSYNC + RK043FN48H_VBP + RK043FN48H_VFP - 1);
 8002cc4:	4b27      	ldr	r3, [pc, #156]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002cc6:	f240 121d 	movw	r2, #285	; 0x11d
 8002cca:	631a      	str	r2, [r3, #48]	; 0x30
  hLtdcHandler.Init.TotalWidth = (RK043FN48H_WIDTH + RK043FN48H_HSYNC + RK043FN48H_HBP + RK043FN48H_HFP - 1);
 8002ccc:	4b25      	ldr	r3, [pc, #148]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002cce:	f240 2235 	movw	r2, #565	; 0x235
 8002cd2:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* LCD clock configuration */
  BSP_LCD_ClockConfig(&hLtdcHandler, NULL);
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	4823      	ldr	r0, [pc, #140]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002cd8:	f000 fee8 	bl	8003aac <BSP_LCD_ClockConfig>

  /* Initialize the LCD pixel width and pixel height */
  hLtdcHandler.LayerCfg->ImageWidth  = RK043FN48H_WIDTH;
 8002cdc:	4b21      	ldr	r3, [pc, #132]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002cde:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002ce2:	661a      	str	r2, [r3, #96]	; 0x60
  hLtdcHandler.LayerCfg->ImageHeight = RK043FN48H_HEIGHT;
 8002ce4:	4b1f      	ldr	r3, [pc, #124]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002ce6:	f44f 7288 	mov.w	r2, #272	; 0x110
 8002cea:	665a      	str	r2, [r3, #100]	; 0x64

  /* Background value */
  hLtdcHandler.Init.Backcolor.Blue = 0;
 8002cec:	4b1d      	ldr	r3, [pc, #116]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hLtdcHandler.Init.Backcolor.Green = 0;
 8002cf4:	4b1b      	ldr	r3, [pc, #108]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hLtdcHandler.Init.Backcolor.Red = 0;
 8002cfc:	4b19      	ldr	r3, [pc, #100]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  
  /* Polarity */
  hLtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8002d04:	4b17      	ldr	r3, [pc, #92]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	605a      	str	r2, [r3, #4]
  hLtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL; 
 8002d0a:	4b16      	ldr	r3, [pc, #88]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	609a      	str	r2, [r3, #8]
  hLtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;  
 8002d10:	4b14      	ldr	r3, [pc, #80]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	60da      	str	r2, [r3, #12]
  hLtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8002d16:	4b13      	ldr	r3, [pc, #76]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	611a      	str	r2, [r3, #16]
  hLtdcHandler.Instance = LTDC;
 8002d1c:	4b11      	ldr	r3, [pc, #68]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002d1e:	4a12      	ldr	r2, [pc, #72]	; (8002d68 <BSP_LCD_Init+0xd0>)
 8002d20:	601a      	str	r2, [r3, #0]

  if(HAL_LTDC_GetState(&hLtdcHandler) == HAL_LTDC_STATE_RESET)
 8002d22:	4810      	ldr	r0, [pc, #64]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002d24:	f005 f98c 	bl	8008040 <HAL_LTDC_GetState>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d103      	bne.n	8002d36 <BSP_LCD_Init+0x9e>
  {
    /* Initialize the LCD Msp: this __weak function can be rewritten by the application */
    BSP_LCD_MspInit(&hLtdcHandler, NULL);
 8002d2e:	2100      	movs	r1, #0
 8002d30:	480c      	ldr	r0, [pc, #48]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002d32:	f000 fde1 	bl	80038f8 <BSP_LCD_MspInit>
  }
  HAL_LTDC_Init(&hLtdcHandler);
 8002d36:	480b      	ldr	r0, [pc, #44]	; (8002d64 <BSP_LCD_Init+0xcc>)
 8002d38:	f004 ffb2 	bl	8007ca0 <HAL_LTDC_Init>

  /* Assert display enable LCD_DISP pin */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002d42:	480a      	ldr	r0, [pc, #40]	; (8002d6c <BSP_LCD_Init+0xd4>)
 8002d44:	f004 f93e 	bl	8006fc4 <HAL_GPIO_WritePin>

  /* Assert backlight LCD_BL_CTRL pin */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);
 8002d48:	2201      	movs	r2, #1
 8002d4a:	2108      	movs	r1, #8
 8002d4c:	4808      	ldr	r0, [pc, #32]	; (8002d70 <BSP_LCD_Init+0xd8>)
 8002d4e:	f004 f939 	bl	8006fc4 <HAL_GPIO_WritePin>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8002d52:	f001 f80f 	bl	8003d74 <BSP_SDRAM_Init>
#endif
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8002d56:	4807      	ldr	r0, [pc, #28]	; (8002d74 <BSP_LCD_Init+0xdc>)
 8002d58:	f000 f8d8 	bl	8002f0c <BSP_LCD_SetFont>
  
  return LCD_OK;
 8002d5c:	2300      	movs	r3, #0
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	20008adc 	.word	0x20008adc
 8002d68:	40016800 	.word	0x40016800
 8002d6c:	40022000 	.word	0x40022000
 8002d70:	40022800 	.word	0x40022800
 8002d74:	2000002c 	.word	0x2000002c

08002d78 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8002d7c:	4b06      	ldr	r3, [pc, #24]	; (8002d98 <BSP_LCD_GetXSize+0x20>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a06      	ldr	r2, [pc, #24]	; (8002d9c <BSP_LCD_GetXSize+0x24>)
 8002d82:	2134      	movs	r1, #52	; 0x34
 8002d84:	fb01 f303 	mul.w	r3, r1, r3
 8002d88:	4413      	add	r3, r2
 8002d8a:	3360      	adds	r3, #96	; 0x60
 8002d8c:	681b      	ldr	r3, [r3, #0]
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	46bd      	mov	sp, r7
 8002d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d96:	4770      	bx	lr
 8002d98:	200008f8 	.word	0x200008f8
 8002d9c:	20008adc 	.word	0x20008adc

08002da0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8002da0:	b480      	push	{r7}
 8002da2:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8002da4:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <BSP_LCD_GetYSize+0x20>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a06      	ldr	r2, [pc, #24]	; (8002dc4 <BSP_LCD_GetYSize+0x24>)
 8002daa:	2134      	movs	r1, #52	; 0x34
 8002dac:	fb01 f303 	mul.w	r3, r1, r3
 8002db0:	4413      	add	r3, r2
 8002db2:	3364      	adds	r3, #100	; 0x64
 8002db4:	681b      	ldr	r3, [r3, #0]
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	46bd      	mov	sp, r7
 8002dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbe:	4770      	bx	lr
 8002dc0:	200008f8 	.word	0x200008f8
 8002dc4:	20008adc 	.word	0x20008adc

08002dc8 <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b090      	sub	sp, #64	; 0x40
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	4603      	mov	r3, r0
 8002dd0:	6039      	str	r1, [r7, #0]
 8002dd2:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef  layer_cfg;

  /* Layer Init */
  layer_cfg.WindowX0 = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60fb      	str	r3, [r7, #12]
  layer_cfg.WindowX1 = BSP_LCD_GetXSize();
 8002dd8:	f7ff ffce 	bl	8002d78 <BSP_LCD_GetXSize>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	613b      	str	r3, [r7, #16]
  layer_cfg.WindowY0 = 0;
 8002de0:	2300      	movs	r3, #0
 8002de2:	617b      	str	r3, [r7, #20]
  layer_cfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002de4:	f7ff ffdc 	bl	8002da0 <BSP_LCD_GetYSize>
 8002de8:	4603      	mov	r3, r0
 8002dea:	61bb      	str	r3, [r7, #24]
  layer_cfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002dec:	2300      	movs	r3, #0
 8002dee:	61fb      	str	r3, [r7, #28]
  layer_cfg.FBStartAdress = FB_Address;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	633b      	str	r3, [r7, #48]	; 0x30
  layer_cfg.Alpha = 255;
 8002df4:	23ff      	movs	r3, #255	; 0xff
 8002df6:	623b      	str	r3, [r7, #32]
  layer_cfg.Alpha0 = 0;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	627b      	str	r3, [r7, #36]	; 0x24
  layer_cfg.Backcolor.Blue = 0;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  layer_cfg.Backcolor.Green = 0;
 8002e02:	2300      	movs	r3, #0
 8002e04:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  layer_cfg.Backcolor.Red = 0;
 8002e08:	2300      	movs	r3, #0
 8002e0a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  layer_cfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002e0e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e12:	62bb      	str	r3, [r7, #40]	; 0x28
  layer_cfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002e14:	2307      	movs	r3, #7
 8002e16:	62fb      	str	r3, [r7, #44]	; 0x2c
  layer_cfg.ImageWidth = BSP_LCD_GetXSize();
 8002e18:	f7ff ffae 	bl	8002d78 <BSP_LCD_GetXSize>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	637b      	str	r3, [r7, #52]	; 0x34
  layer_cfg.ImageHeight = BSP_LCD_GetYSize();
 8002e20:	f7ff ffbe 	bl	8002da0 <BSP_LCD_GetYSize>
 8002e24:	4603      	mov	r3, r0
 8002e26:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hLtdcHandler, &layer_cfg, LayerIndex); 
 8002e28:	88fa      	ldrh	r2, [r7, #6]
 8002e2a:	f107 030c 	add.w	r3, r7, #12
 8002e2e:	4619      	mov	r1, r3
 8002e30:	4812      	ldr	r0, [pc, #72]	; (8002e7c <BSP_LCD_LayerDefaultInit+0xb4>)
 8002e32:	f005 f8c7 	bl	8007fc4 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002e36:	88fa      	ldrh	r2, [r7, #6]
 8002e38:	4911      	ldr	r1, [pc, #68]	; (8002e80 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	005b      	lsls	r3, r3, #1
 8002e3e:	4413      	add	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	440b      	add	r3, r1
 8002e44:	3304      	adds	r3, #4
 8002e46:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002e4a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002e4c:	88fa      	ldrh	r2, [r7, #6]
 8002e4e:	490c      	ldr	r1, [pc, #48]	; (8002e80 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e50:	4613      	mov	r3, r2
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	4413      	add	r3, r2
 8002e56:	009b      	lsls	r3, r3, #2
 8002e58:	440b      	add	r3, r1
 8002e5a:	3308      	adds	r3, #8
 8002e5c:	4a09      	ldr	r2, [pc, #36]	; (8002e84 <BSP_LCD_LayerDefaultInit+0xbc>)
 8002e5e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8002e60:	88fa      	ldrh	r2, [r7, #6]
 8002e62:	4907      	ldr	r1, [pc, #28]	; (8002e80 <BSP_LCD_LayerDefaultInit+0xb8>)
 8002e64:	4613      	mov	r3, r2
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	4413      	add	r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8002e72:	601a      	str	r2, [r3, #0]
}
 8002e74:	bf00      	nop
 8002e76:	3740      	adds	r7, #64	; 0x40
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}
 8002e7c:	20008adc 	.word	0x20008adc
 8002e80:	200008fc 	.word	0x200008fc
 8002e84:	2000002c 	.word	0x2000002c

08002e88 <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8002e90:	4a04      	ldr	r2, [pc, #16]	; (8002ea4 <BSP_LCD_SelectLayer+0x1c>)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6013      	str	r3, [r2, #0]
} 
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr
 8002ea2:	bf00      	nop
 8002ea4:	200008f8 	.word	0x200008f8

08002ea8 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8002eb0:	4b07      	ldr	r3, [pc, #28]	; (8002ed0 <BSP_LCD_SetTextColor+0x28>)
 8002eb2:	681a      	ldr	r2, [r3, #0]
 8002eb4:	4907      	ldr	r1, [pc, #28]	; (8002ed4 <BSP_LCD_SetTextColor+0x2c>)
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	005b      	lsls	r3, r3, #1
 8002eba:	4413      	add	r3, r2
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	440b      	add	r3, r1
 8002ec0:	687a      	ldr	r2, [r7, #4]
 8002ec2:	601a      	str	r2, [r3, #0]
}
 8002ec4:	bf00      	nop
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr
 8002ed0:	200008f8 	.word	0x200008f8
 8002ed4:	200008fc 	.word	0x200008fc

08002ed8 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002ee0:	4b08      	ldr	r3, [pc, #32]	; (8002f04 <BSP_LCD_SetBackColor+0x2c>)
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	4908      	ldr	r1, [pc, #32]	; (8002f08 <BSP_LCD_SetBackColor+0x30>)
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	005b      	lsls	r3, r3, #1
 8002eea:	4413      	add	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	440b      	add	r3, r1
 8002ef0:	3304      	adds	r3, #4
 8002ef2:	687a      	ldr	r2, [r7, #4]
 8002ef4:	601a      	str	r2, [r3, #0]
}
 8002ef6:	bf00      	nop
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	200008f8 	.word	0x200008f8
 8002f08:	200008fc 	.word	0x200008fc

08002f0c <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8002f14:	4b08      	ldr	r3, [pc, #32]	; (8002f38 <BSP_LCD_SetFont+0x2c>)
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	4908      	ldr	r1, [pc, #32]	; (8002f3c <BSP_LCD_SetFont+0x30>)
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	005b      	lsls	r3, r3, #1
 8002f1e:	4413      	add	r3, r2
 8002f20:	009b      	lsls	r3, r3, #2
 8002f22:	440b      	add	r3, r1
 8002f24:	3308      	adds	r3, #8
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	601a      	str	r2, [r3, #0]
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
 8002f36:	bf00      	nop
 8002f38:	200008f8 	.word	0x200008f8
 8002f3c:	200008fc 	.word	0x200008fc

08002f40 <BSP_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *BSP_LCD_GetFont(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].pFont;
 8002f44:	4b07      	ldr	r3, [pc, #28]	; (8002f64 <BSP_LCD_GetFont+0x24>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	4907      	ldr	r1, [pc, #28]	; (8002f68 <BSP_LCD_GetFont+0x28>)
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4413      	add	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	440b      	add	r3, r1
 8002f54:	3308      	adds	r3, #8
 8002f56:	681b      	ldr	r3, [r3, #0]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f60:	4770      	bx	lr
 8002f62:	bf00      	nop
 8002f64:	200008f8 	.word	0x200008f8
 8002f68:	200008fc 	.word	0x200008fc

08002f6c <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002f6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f6e:	b085      	sub	sp, #20
 8002f70:	af02      	add	r7, sp, #8
 8002f72:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8002f74:	4b0f      	ldr	r3, [pc, #60]	; (8002fb4 <BSP_LCD_Clear+0x48>)
 8002f76:	681c      	ldr	r4, [r3, #0]
 8002f78:	4b0e      	ldr	r3, [pc, #56]	; (8002fb4 <BSP_LCD_Clear+0x48>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a0e      	ldr	r2, [pc, #56]	; (8002fb8 <BSP_LCD_Clear+0x4c>)
 8002f7e:	2134      	movs	r1, #52	; 0x34
 8002f80:	fb01 f303 	mul.w	r3, r1, r3
 8002f84:	4413      	add	r3, r2
 8002f86:	335c      	adds	r3, #92	; 0x5c
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	461e      	mov	r6, r3
 8002f8c:	f7ff fef4 	bl	8002d78 <BSP_LCD_GetXSize>
 8002f90:	4605      	mov	r5, r0
 8002f92:	f7ff ff05 	bl	8002da0 <BSP_LCD_GetYSize>
 8002f96:	4602      	mov	r2, r0
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	9301      	str	r3, [sp, #4]
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	9300      	str	r3, [sp, #0]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	462a      	mov	r2, r5
 8002fa4:	4631      	mov	r1, r6
 8002fa6:	4620      	mov	r0, r4
 8002fa8:	f000 fe54 	bl	8003c54 <LL_FillBuffer>
}
 8002fac:	bf00      	nop
 8002fae:	370c      	adds	r7, #12
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fb4:	200008f8 	.word	0x200008f8
 8002fb8:	20008adc 	.word	0x20008adc

08002fbc <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8002fbc:	b590      	push	{r4, r7, lr}
 8002fbe:	b083      	sub	sp, #12
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	80fb      	strh	r3, [r7, #6]
 8002fc6:	460b      	mov	r3, r1
 8002fc8:	80bb      	strh	r3, [r7, #4]
 8002fca:	4613      	mov	r3, r2
 8002fcc:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002fce:	4b1b      	ldr	r3, [pc, #108]	; (800303c <BSP_LCD_DisplayChar+0x80>)
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	491b      	ldr	r1, [pc, #108]	; (8003040 <BSP_LCD_DisplayChar+0x84>)
 8002fd4:	4613      	mov	r3, r2
 8002fd6:	005b      	lsls	r3, r3, #1
 8002fd8:	4413      	add	r3, r2
 8002fda:	009b      	lsls	r3, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	3308      	adds	r3, #8
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	6819      	ldr	r1, [r3, #0]
 8002fe4:	78fb      	ldrb	r3, [r7, #3]
 8002fe6:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8002fea:	4b14      	ldr	r3, [pc, #80]	; (800303c <BSP_LCD_DisplayChar+0x80>)
 8002fec:	681a      	ldr	r2, [r3, #0]
 8002fee:	4c14      	ldr	r4, [pc, #80]	; (8003040 <BSP_LCD_DisplayChar+0x84>)
 8002ff0:	4613      	mov	r3, r2
 8002ff2:	005b      	lsls	r3, r3, #1
 8002ff4:	4413      	add	r3, r2
 8002ff6:	009b      	lsls	r3, r3, #2
 8002ff8:	4423      	add	r3, r4
 8002ffa:	3308      	adds	r3, #8
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003000:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8003004:	4b0d      	ldr	r3, [pc, #52]	; (800303c <BSP_LCD_DisplayChar+0x80>)
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	4c0d      	ldr	r4, [pc, #52]	; (8003040 <BSP_LCD_DisplayChar+0x84>)
 800300a:	4613      	mov	r3, r2
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	4413      	add	r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4423      	add	r3, r4
 8003014:	3308      	adds	r3, #8
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	889b      	ldrh	r3, [r3, #4]
 800301a:	3307      	adds	r3, #7
 800301c:	2b00      	cmp	r3, #0
 800301e:	da00      	bge.n	8003022 <BSP_LCD_DisplayChar+0x66>
 8003020:	3307      	adds	r3, #7
 8003022:	10db      	asrs	r3, r3, #3
 8003024:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8003028:	18ca      	adds	r2, r1, r3
 800302a:	88b9      	ldrh	r1, [r7, #4]
 800302c:	88fb      	ldrh	r3, [r7, #6]
 800302e:	4618      	mov	r0, r3
 8003030:	f000 fd58 	bl	8003ae4 <DrawChar>
}
 8003034:	bf00      	nop
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	bd90      	pop	{r4, r7, pc}
 800303c:	200008f8 	.word	0x200008f8
 8003040:	200008fc 	.word	0x200008fc

08003044 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8003044:	b5b0      	push	{r4, r5, r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af00      	add	r7, sp, #0
 800304a:	60ba      	str	r2, [r7, #8]
 800304c:	461a      	mov	r2, r3
 800304e:	4603      	mov	r3, r0
 8003050:	81fb      	strh	r3, [r7, #14]
 8003052:	460b      	mov	r3, r1
 8003054:	81bb      	strh	r3, [r7, #12]
 8003056:	4613      	mov	r3, r2
 8003058:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 800305a:	2301      	movs	r3, #1
 800305c:	83fb      	strh	r3, [r7, #30]
 800305e:	2300      	movs	r3, #0
 8003060:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8003062:	2300      	movs	r3, #0
 8003064:	61bb      	str	r3, [r7, #24]
 8003066:	2300      	movs	r3, #0
 8003068:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 800306a:	68bb      	ldr	r3, [r7, #8]
 800306c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800306e:	e002      	b.n	8003076 <BSP_LCD_DisplayStringAt+0x32>
 8003070:	69bb      	ldr	r3, [r7, #24]
 8003072:	3301      	adds	r3, #1
 8003074:	61bb      	str	r3, [r7, #24]
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	1c5a      	adds	r2, r3, #1
 800307a:	617a      	str	r2, [r7, #20]
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f6      	bne.n	8003070 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8003082:	f7ff fe79 	bl	8002d78 <BSP_LCD_GetXSize>
 8003086:	4601      	mov	r1, r0
 8003088:	4b50      	ldr	r3, [pc, #320]	; (80031cc <BSP_LCD_DisplayStringAt+0x188>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	4850      	ldr	r0, [pc, #320]	; (80031d0 <BSP_LCD_DisplayStringAt+0x18c>)
 800308e:	4613      	mov	r3, r2
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	4413      	add	r3, r2
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4403      	add	r3, r0
 8003098:	3308      	adds	r3, #8
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	889b      	ldrh	r3, [r3, #4]
 800309e:	fbb1 f3f3 	udiv	r3, r1, r3
 80030a2:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 80030a4:	79fb      	ldrb	r3, [r7, #7]
 80030a6:	2b03      	cmp	r3, #3
 80030a8:	d01c      	beq.n	80030e4 <BSP_LCD_DisplayStringAt+0xa0>
 80030aa:	2b03      	cmp	r3, #3
 80030ac:	dc33      	bgt.n	8003116 <BSP_LCD_DisplayStringAt+0xd2>
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d002      	beq.n	80030b8 <BSP_LCD_DisplayStringAt+0x74>
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d019      	beq.n	80030ea <BSP_LCD_DisplayStringAt+0xa6>
 80030b6:	e02e      	b.n	8003116 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80030b8:	693a      	ldr	r2, [r7, #16]
 80030ba:	69bb      	ldr	r3, [r7, #24]
 80030bc:	1ad1      	subs	r1, r2, r3
 80030be:	4b43      	ldr	r3, [pc, #268]	; (80031cc <BSP_LCD_DisplayStringAt+0x188>)
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	4843      	ldr	r0, [pc, #268]	; (80031d0 <BSP_LCD_DisplayStringAt+0x18c>)
 80030c4:	4613      	mov	r3, r2
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	4413      	add	r3, r2
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	4403      	add	r3, r0
 80030ce:	3308      	adds	r3, #8
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	889b      	ldrh	r3, [r3, #4]
 80030d4:	fb03 f301 	mul.w	r3, r3, r1
 80030d8:	085b      	lsrs	r3, r3, #1
 80030da:	b29a      	uxth	r2, r3
 80030dc:	89fb      	ldrh	r3, [r7, #14]
 80030de:	4413      	add	r3, r2
 80030e0:	83fb      	strh	r3, [r7, #30]
      break;
 80030e2:	e01b      	b.n	800311c <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 80030e4:	89fb      	ldrh	r3, [r7, #14]
 80030e6:	83fb      	strh	r3, [r7, #30]
      break;
 80030e8:	e018      	b.n	800311c <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	69bb      	ldr	r3, [r7, #24]
 80030ee:	1ad3      	subs	r3, r2, r3
 80030f0:	b299      	uxth	r1, r3
 80030f2:	4b36      	ldr	r3, [pc, #216]	; (80031cc <BSP_LCD_DisplayStringAt+0x188>)
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	4836      	ldr	r0, [pc, #216]	; (80031d0 <BSP_LCD_DisplayStringAt+0x18c>)
 80030f8:	4613      	mov	r3, r2
 80030fa:	005b      	lsls	r3, r3, #1
 80030fc:	4413      	add	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4403      	add	r3, r0
 8003102:	3308      	adds	r3, #8
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	889b      	ldrh	r3, [r3, #4]
 8003108:	fb11 f303 	smulbb	r3, r1, r3
 800310c:	b29a      	uxth	r2, r3
 800310e:	89fb      	ldrh	r3, [r7, #14]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	83fb      	strh	r3, [r7, #30]
      break;
 8003114:	e002      	b.n	800311c <BSP_LCD_DisplayStringAt+0xd8>
    }    
  default:
    {
      ref_column = Xpos;
 8003116:	89fb      	ldrh	r3, [r7, #14]
 8003118:	83fb      	strh	r3, [r7, #30]
      break;
 800311a:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 800311c:	8bfb      	ldrh	r3, [r7, #30]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d003      	beq.n	800312a <BSP_LCD_DisplayStringAt+0xe6>
 8003122:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003126:	2b00      	cmp	r3, #0
 8003128:	da1d      	bge.n	8003166 <BSP_LCD_DisplayStringAt+0x122>
  {
    ref_column = 1;
 800312a:	2301      	movs	r3, #1
 800312c:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800312e:	e01a      	b.n	8003166 <BSP_LCD_DisplayStringAt+0x122>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	781a      	ldrb	r2, [r3, #0]
 8003134:	89b9      	ldrh	r1, [r7, #12]
 8003136:	8bfb      	ldrh	r3, [r7, #30]
 8003138:	4618      	mov	r0, r3
 800313a:	f7ff ff3f 	bl	8002fbc <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 800313e:	4b23      	ldr	r3, [pc, #140]	; (80031cc <BSP_LCD_DisplayStringAt+0x188>)
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	4923      	ldr	r1, [pc, #140]	; (80031d0 <BSP_LCD_DisplayStringAt+0x18c>)
 8003144:	4613      	mov	r3, r2
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	4413      	add	r3, r2
 800314a:	009b      	lsls	r3, r3, #2
 800314c:	440b      	add	r3, r1
 800314e:	3308      	adds	r3, #8
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	889a      	ldrh	r2, [r3, #4]
 8003154:	8bfb      	ldrh	r3, [r7, #30]
 8003156:	4413      	add	r3, r2
 8003158:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 800315a:	68bb      	ldr	r3, [r7, #8]
 800315c:	3301      	adds	r3, #1
 800315e:	60bb      	str	r3, [r7, #8]
    i++;
 8003160:	8bbb      	ldrh	r3, [r7, #28]
 8003162:	3301      	adds	r3, #1
 8003164:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8003166:	68bb      	ldr	r3, [r7, #8]
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	2b00      	cmp	r3, #0
 800316c:	bf14      	ite	ne
 800316e:	2301      	movne	r3, #1
 8003170:	2300      	moveq	r3, #0
 8003172:	b2dc      	uxtb	r4, r3
 8003174:	f7ff fe00 	bl	8002d78 <BSP_LCD_GetXSize>
 8003178:	8bb9      	ldrh	r1, [r7, #28]
 800317a:	4b14      	ldr	r3, [pc, #80]	; (80031cc <BSP_LCD_DisplayStringAt+0x188>)
 800317c:	681a      	ldr	r2, [r3, #0]
 800317e:	4d14      	ldr	r5, [pc, #80]	; (80031d0 <BSP_LCD_DisplayStringAt+0x18c>)
 8003180:	4613      	mov	r3, r2
 8003182:	005b      	lsls	r3, r3, #1
 8003184:	4413      	add	r3, r2
 8003186:	009b      	lsls	r3, r3, #2
 8003188:	442b      	add	r3, r5
 800318a:	3308      	adds	r3, #8
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	889b      	ldrh	r3, [r3, #4]
 8003190:	fb03 f301 	mul.w	r3, r3, r1
 8003194:	1ac3      	subs	r3, r0, r3
 8003196:	b299      	uxth	r1, r3
 8003198:	4b0c      	ldr	r3, [pc, #48]	; (80031cc <BSP_LCD_DisplayStringAt+0x188>)
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	480c      	ldr	r0, [pc, #48]	; (80031d0 <BSP_LCD_DisplayStringAt+0x18c>)
 800319e:	4613      	mov	r3, r2
 80031a0:	005b      	lsls	r3, r3, #1
 80031a2:	4413      	add	r3, r2
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	4403      	add	r3, r0
 80031a8:	3308      	adds	r3, #8
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	889b      	ldrh	r3, [r3, #4]
 80031ae:	4299      	cmp	r1, r3
 80031b0:	bf2c      	ite	cs
 80031b2:	2301      	movcs	r3, #1
 80031b4:	2300      	movcc	r3, #0
 80031b6:	b2db      	uxtb	r3, r3
 80031b8:	4023      	ands	r3, r4
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d1b7      	bne.n	8003130 <BSP_LCD_DisplayStringAt+0xec>
  }  
}
 80031c0:	bf00      	nop
 80031c2:	bf00      	nop
 80031c4:	3720      	adds	r7, #32
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bdb0      	pop	{r4, r5, r7, pc}
 80031ca:	bf00      	nop
 80031cc:	200008f8 	.word	0x200008f8
 80031d0:	200008fc 	.word	0x200008fc

080031d4 <BSP_LCD_DisplayStringAtLine>:
  * @param  Line: Line where to display the character shape
  * @param  ptr: Pointer to string to display on LCD
  * @retval None
  */
void BSP_LCD_DisplayStringAtLine(uint16_t Line, uint8_t *ptr)
{  
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	4603      	mov	r3, r0
 80031dc:	6039      	str	r1, [r7, #0]
 80031de:	80fb      	strh	r3, [r7, #6]
  BSP_LCD_DisplayStringAt(0, LINE(Line), ptr, LEFT_MODE);
 80031e0:	f7ff feae 	bl	8002f40 <BSP_LCD_GetFont>
 80031e4:	4603      	mov	r3, r0
 80031e6:	88db      	ldrh	r3, [r3, #6]
 80031e8:	88fa      	ldrh	r2, [r7, #6]
 80031ea:	fb12 f303 	smulbb	r3, r2, r3
 80031ee:	b299      	uxth	r1, r3
 80031f0:	2303      	movs	r3, #3
 80031f2:	683a      	ldr	r2, [r7, #0]
 80031f4:	2000      	movs	r0, #0
 80031f6:	f7ff ff25 	bl	8003044 <BSP_LCD_DisplayStringAt>
}
 80031fa:	bf00      	nop
 80031fc:	3708      	adds	r7, #8
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
	...

08003204 <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8003204:	b5b0      	push	{r4, r5, r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af02      	add	r7, sp, #8
 800320a:	4603      	mov	r3, r0
 800320c:	80fb      	strh	r3, [r7, #6]
 800320e:	460b      	mov	r3, r1
 8003210:	80bb      	strh	r3, [r7, #4]
 8003212:	4613      	mov	r3, r2
 8003214:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 8003216:	2300      	movs	r3, #0
 8003218:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800321a:	4b26      	ldr	r3, [pc, #152]	; (80032b4 <BSP_LCD_DrawHLine+0xb0>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a26      	ldr	r2, [pc, #152]	; (80032b8 <BSP_LCD_DrawHLine+0xb4>)
 8003220:	2134      	movs	r1, #52	; 0x34
 8003222:	fb01 f303 	mul.w	r3, r1, r3
 8003226:	4413      	add	r3, r2
 8003228:	3348      	adds	r3, #72	; 0x48
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b02      	cmp	r3, #2
 800322e:	d114      	bne.n	800325a <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003230:	4b20      	ldr	r3, [pc, #128]	; (80032b4 <BSP_LCD_DrawHLine+0xb0>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a20      	ldr	r2, [pc, #128]	; (80032b8 <BSP_LCD_DrawHLine+0xb4>)
 8003236:	2134      	movs	r1, #52	; 0x34
 8003238:	fb01 f303 	mul.w	r3, r1, r3
 800323c:	4413      	add	r3, r2
 800323e:	335c      	adds	r3, #92	; 0x5c
 8003240:	681c      	ldr	r4, [r3, #0]
 8003242:	f7ff fd99 	bl	8002d78 <BSP_LCD_GetXSize>
 8003246:	4602      	mov	r2, r0
 8003248:	88bb      	ldrh	r3, [r7, #4]
 800324a:	fb03 f202 	mul.w	r2, r3, r2
 800324e:	88fb      	ldrh	r3, [r7, #6]
 8003250:	4413      	add	r3, r2
 8003252:	005b      	lsls	r3, r3, #1
 8003254:	4423      	add	r3, r4
 8003256:	60fb      	str	r3, [r7, #12]
 8003258:	e013      	b.n	8003282 <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800325a:	4b16      	ldr	r3, [pc, #88]	; (80032b4 <BSP_LCD_DrawHLine+0xb0>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a16      	ldr	r2, [pc, #88]	; (80032b8 <BSP_LCD_DrawHLine+0xb4>)
 8003260:	2134      	movs	r1, #52	; 0x34
 8003262:	fb01 f303 	mul.w	r3, r1, r3
 8003266:	4413      	add	r3, r2
 8003268:	335c      	adds	r3, #92	; 0x5c
 800326a:	681c      	ldr	r4, [r3, #0]
 800326c:	f7ff fd84 	bl	8002d78 <BSP_LCD_GetXSize>
 8003270:	4602      	mov	r2, r0
 8003272:	88bb      	ldrh	r3, [r7, #4]
 8003274:	fb03 f202 	mul.w	r2, r3, r2
 8003278:	88fb      	ldrh	r3, [r7, #6]
 800327a:	4413      	add	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4423      	add	r3, r4
 8003280:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 8003282:	4b0c      	ldr	r3, [pc, #48]	; (80032b4 <BSP_LCD_DrawHLine+0xb0>)
 8003284:	6818      	ldr	r0, [r3, #0]
 8003286:	68f9      	ldr	r1, [r7, #12]
 8003288:	887c      	ldrh	r4, [r7, #2]
 800328a:	4b0a      	ldr	r3, [pc, #40]	; (80032b4 <BSP_LCD_DrawHLine+0xb0>)
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	4d0b      	ldr	r5, [pc, #44]	; (80032bc <BSP_LCD_DrawHLine+0xb8>)
 8003290:	4613      	mov	r3, r2
 8003292:	005b      	lsls	r3, r3, #1
 8003294:	4413      	add	r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	442b      	add	r3, r5
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	2300      	movs	r3, #0
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	2301      	movs	r3, #1
 80032a4:	4622      	mov	r2, r4
 80032a6:	f000 fcd5 	bl	8003c54 <LL_FillBuffer>
}
 80032aa:	bf00      	nop
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bdb0      	pop	{r4, r5, r7, pc}
 80032b2:	bf00      	nop
 80032b4:	200008f8 	.word	0x200008f8
 80032b8:	20008adc 	.word	0x20008adc
 80032bc:	200008fc 	.word	0x200008fc

080032c0 <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 80032c0:	b590      	push	{r4, r7, lr}
 80032c2:	b087      	sub	sp, #28
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	4603      	mov	r3, r0
 80032c8:	80fb      	strh	r3, [r7, #6]
 80032ca:	460b      	mov	r3, r1
 80032cc:	80bb      	strh	r3, [r7, #4]
 80032ce:	4613      	mov	r3, r2
 80032d0:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 80032d2:	887b      	ldrh	r3, [r7, #2]
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	f1c3 0303 	rsb	r3, r3, #3
 80032da:	617b      	str	r3, [r7, #20]
  current_x = 0;
 80032dc:	2300      	movs	r3, #0
 80032de:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 80032e0:	887b      	ldrh	r3, [r7, #2]
 80032e2:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 80032e4:	e0c7      	b.n	8003476 <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 80032e6:	693b      	ldr	r3, [r7, #16]
 80032e8:	b29a      	uxth	r2, r3
 80032ea:	88fb      	ldrh	r3, [r7, #6]
 80032ec:	4413      	add	r3, r2
 80032ee:	b298      	uxth	r0, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	88ba      	ldrh	r2, [r7, #4]
 80032f6:	1ad3      	subs	r3, r2, r3
 80032f8:	b299      	uxth	r1, r3
 80032fa:	4b64      	ldr	r3, [pc, #400]	; (800348c <BSP_LCD_DrawCircle+0x1cc>)
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	4c64      	ldr	r4, [pc, #400]	; (8003490 <BSP_LCD_DrawCircle+0x1d0>)
 8003300:	4613      	mov	r3, r2
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	4413      	add	r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4423      	add	r3, r4
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	f000 f8c1 	bl	8003494 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8003312:	693b      	ldr	r3, [r7, #16]
 8003314:	b29b      	uxth	r3, r3
 8003316:	88fa      	ldrh	r2, [r7, #6]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	b298      	uxth	r0, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	b29b      	uxth	r3, r3
 8003320:	88ba      	ldrh	r2, [r7, #4]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	b299      	uxth	r1, r3
 8003326:	4b59      	ldr	r3, [pc, #356]	; (800348c <BSP_LCD_DrawCircle+0x1cc>)
 8003328:	681a      	ldr	r2, [r3, #0]
 800332a:	4c59      	ldr	r4, [pc, #356]	; (8003490 <BSP_LCD_DrawCircle+0x1d0>)
 800332c:	4613      	mov	r3, r2
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	4413      	add	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4423      	add	r3, r4
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	461a      	mov	r2, r3
 800333a:	f000 f8ab 	bl	8003494 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	b29a      	uxth	r2, r3
 8003342:	88fb      	ldrh	r3, [r7, #6]
 8003344:	4413      	add	r3, r2
 8003346:	b298      	uxth	r0, r3
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	b29b      	uxth	r3, r3
 800334c:	88ba      	ldrh	r2, [r7, #4]
 800334e:	1ad3      	subs	r3, r2, r3
 8003350:	b299      	uxth	r1, r3
 8003352:	4b4e      	ldr	r3, [pc, #312]	; (800348c <BSP_LCD_DrawCircle+0x1cc>)
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	4c4e      	ldr	r4, [pc, #312]	; (8003490 <BSP_LCD_DrawCircle+0x1d0>)
 8003358:	4613      	mov	r3, r2
 800335a:	005b      	lsls	r3, r3, #1
 800335c:	4413      	add	r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	4423      	add	r3, r4
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	461a      	mov	r2, r3
 8003366:	f000 f895 	bl	8003494 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	b29b      	uxth	r3, r3
 800336e:	88fa      	ldrh	r2, [r7, #6]
 8003370:	1ad3      	subs	r3, r2, r3
 8003372:	b298      	uxth	r0, r3
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	b29b      	uxth	r3, r3
 8003378:	88ba      	ldrh	r2, [r7, #4]
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	b299      	uxth	r1, r3
 800337e:	4b43      	ldr	r3, [pc, #268]	; (800348c <BSP_LCD_DrawCircle+0x1cc>)
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	4c43      	ldr	r4, [pc, #268]	; (8003490 <BSP_LCD_DrawCircle+0x1d0>)
 8003384:	4613      	mov	r3, r2
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	4413      	add	r3, r2
 800338a:	009b      	lsls	r3, r3, #2
 800338c:	4423      	add	r3, r4
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	461a      	mov	r2, r3
 8003392:	f000 f87f 	bl	8003494 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	b29a      	uxth	r2, r3
 800339a:	88fb      	ldrh	r3, [r7, #6]
 800339c:	4413      	add	r3, r2
 800339e:	b298      	uxth	r0, r3
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	88bb      	ldrh	r3, [r7, #4]
 80033a6:	4413      	add	r3, r2
 80033a8:	b299      	uxth	r1, r3
 80033aa:	4b38      	ldr	r3, [pc, #224]	; (800348c <BSP_LCD_DrawCircle+0x1cc>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	4c38      	ldr	r4, [pc, #224]	; (8003490 <BSP_LCD_DrawCircle+0x1d0>)
 80033b0:	4613      	mov	r3, r2
 80033b2:	005b      	lsls	r3, r3, #1
 80033b4:	4413      	add	r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	4423      	add	r3, r4
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	461a      	mov	r2, r3
 80033be:	f000 f869 	bl	8003494 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	88fa      	ldrh	r2, [r7, #6]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	b298      	uxth	r0, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	88bb      	ldrh	r3, [r7, #4]
 80033d2:	4413      	add	r3, r2
 80033d4:	b299      	uxth	r1, r3
 80033d6:	4b2d      	ldr	r3, [pc, #180]	; (800348c <BSP_LCD_DrawCircle+0x1cc>)
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	4c2d      	ldr	r4, [pc, #180]	; (8003490 <BSP_LCD_DrawCircle+0x1d0>)
 80033dc:	4613      	mov	r3, r2
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	4413      	add	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4423      	add	r3, r4
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	461a      	mov	r2, r3
 80033ea:	f000 f853 	bl	8003494 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	88fb      	ldrh	r3, [r7, #6]
 80033f4:	4413      	add	r3, r2
 80033f6:	b298      	uxth	r0, r3
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	88bb      	ldrh	r3, [r7, #4]
 80033fe:	4413      	add	r3, r2
 8003400:	b299      	uxth	r1, r3
 8003402:	4b22      	ldr	r3, [pc, #136]	; (800348c <BSP_LCD_DrawCircle+0x1cc>)
 8003404:	681a      	ldr	r2, [r3, #0]
 8003406:	4c22      	ldr	r4, [pc, #136]	; (8003490 <BSP_LCD_DrawCircle+0x1d0>)
 8003408:	4613      	mov	r3, r2
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	4413      	add	r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	4423      	add	r3, r4
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	461a      	mov	r2, r3
 8003416:	f000 f83d 	bl	8003494 <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	b29b      	uxth	r3, r3
 800341e:	88fa      	ldrh	r2, [r7, #6]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	b298      	uxth	r0, r3
 8003424:	693b      	ldr	r3, [r7, #16]
 8003426:	b29a      	uxth	r2, r3
 8003428:	88bb      	ldrh	r3, [r7, #4]
 800342a:	4413      	add	r3, r2
 800342c:	b299      	uxth	r1, r3
 800342e:	4b17      	ldr	r3, [pc, #92]	; (800348c <BSP_LCD_DrawCircle+0x1cc>)
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	4c17      	ldr	r4, [pc, #92]	; (8003490 <BSP_LCD_DrawCircle+0x1d0>)
 8003434:	4613      	mov	r3, r2
 8003436:	005b      	lsls	r3, r3, #1
 8003438:	4413      	add	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4423      	add	r3, r4
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	461a      	mov	r2, r3
 8003442:	f000 f827 	bl	8003494 <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	2b00      	cmp	r3, #0
 800344a:	da06      	bge.n	800345a <BSP_LCD_DrawCircle+0x19a>
    { 
      decision += (current_x << 2) + 6;
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	009a      	lsls	r2, r3, #2
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	4413      	add	r3, r2
 8003454:	3306      	adds	r3, #6
 8003456:	617b      	str	r3, [r7, #20]
 8003458:	e00a      	b.n	8003470 <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	009a      	lsls	r2, r3, #2
 8003462:	697b      	ldr	r3, [r7, #20]
 8003464:	4413      	add	r3, r2
 8003466:	330a      	adds	r3, #10
 8003468:	617b      	str	r3, [r7, #20]
      current_y--;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	3b01      	subs	r3, #1
 800346e:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	3301      	adds	r3, #1
 8003474:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	429a      	cmp	r2, r3
 800347c:	f67f af33 	bls.w	80032e6 <BSP_LCD_DrawCircle+0x26>
  } 
}
 8003480:	bf00      	nop
 8003482:	bf00      	nop
 8003484:	371c      	adds	r7, #28
 8003486:	46bd      	mov	sp, r7
 8003488:	bd90      	pop	{r4, r7, pc}
 800348a:	bf00      	nop
 800348c:	200008f8 	.word	0x200008f8
 8003490:	200008fc 	.word	0x200008fc

08003494 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8003494:	b5b0      	push	{r4, r5, r7, lr}
 8003496:	b082      	sub	sp, #8
 8003498:	af00      	add	r7, sp, #0
 800349a:	4603      	mov	r3, r0
 800349c:	603a      	str	r2, [r7, #0]
 800349e:	80fb      	strh	r3, [r7, #6]
 80034a0:	460b      	mov	r3, r1
 80034a2:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80034a4:	4b1d      	ldr	r3, [pc, #116]	; (800351c <BSP_LCD_DrawPixel+0x88>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a1d      	ldr	r2, [pc, #116]	; (8003520 <BSP_LCD_DrawPixel+0x8c>)
 80034aa:	2134      	movs	r1, #52	; 0x34
 80034ac:	fb01 f303 	mul.w	r3, r1, r3
 80034b0:	4413      	add	r3, r2
 80034b2:	3348      	adds	r3, #72	; 0x48
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d116      	bne.n	80034e8 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 80034ba:	4b18      	ldr	r3, [pc, #96]	; (800351c <BSP_LCD_DrawPixel+0x88>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a18      	ldr	r2, [pc, #96]	; (8003520 <BSP_LCD_DrawPixel+0x8c>)
 80034c0:	2134      	movs	r1, #52	; 0x34
 80034c2:	fb01 f303 	mul.w	r3, r1, r3
 80034c6:	4413      	add	r3, r2
 80034c8:	335c      	adds	r3, #92	; 0x5c
 80034ca:	681c      	ldr	r4, [r3, #0]
 80034cc:	88bd      	ldrh	r5, [r7, #4]
 80034ce:	f7ff fc53 	bl	8002d78 <BSP_LCD_GetXSize>
 80034d2:	4603      	mov	r3, r0
 80034d4:	fb03 f205 	mul.w	r2, r3, r5
 80034d8:	88fb      	ldrh	r3, [r7, #6]
 80034da:	4413      	add	r3, r2
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	4423      	add	r3, r4
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	b292      	uxth	r2, r2
 80034e4:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80034e6:	e015      	b.n	8003514 <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80034e8:	4b0c      	ldr	r3, [pc, #48]	; (800351c <BSP_LCD_DrawPixel+0x88>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a0c      	ldr	r2, [pc, #48]	; (8003520 <BSP_LCD_DrawPixel+0x8c>)
 80034ee:	2134      	movs	r1, #52	; 0x34
 80034f0:	fb01 f303 	mul.w	r3, r1, r3
 80034f4:	4413      	add	r3, r2
 80034f6:	335c      	adds	r3, #92	; 0x5c
 80034f8:	681c      	ldr	r4, [r3, #0]
 80034fa:	88bd      	ldrh	r5, [r7, #4]
 80034fc:	f7ff fc3c 	bl	8002d78 <BSP_LCD_GetXSize>
 8003500:	4603      	mov	r3, r0
 8003502:	fb03 f205 	mul.w	r2, r3, r5
 8003506:	88fb      	ldrh	r3, [r7, #6]
 8003508:	4413      	add	r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	4423      	add	r3, r4
 800350e:	461a      	mov	r2, r3
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	6013      	str	r3, [r2, #0]
}
 8003514:	bf00      	nop
 8003516:	3708      	adds	r7, #8
 8003518:	46bd      	mov	sp, r7
 800351a:	bdb0      	pop	{r4, r5, r7, pc}
 800351c:	200008f8 	.word	0x200008f8
 8003520:	20008adc 	.word	0x20008adc

08003524 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pbmp: Pointer to Bmp picture address in the internal Flash
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint32_t Xpos, uint32_t Ypos, uint8_t *pbmp)
{
 8003524:	b590      	push	{r4, r7, lr}
 8003526:	b08b      	sub	sp, #44	; 0x2c
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  uint32_t index = 0, width = 0, height = 0, bit_pixel = 0;
 8003530:	2300      	movs	r3, #0
 8003532:	627b      	str	r3, [r7, #36]	; 0x24
 8003534:	2300      	movs	r3, #0
 8003536:	61bb      	str	r3, [r7, #24]
 8003538:	2300      	movs	r3, #0
 800353a:	617b      	str	r3, [r7, #20]
 800353c:	2300      	movs	r3, #0
 800353e:	613b      	str	r3, [r7, #16]
  uint32_t address;
  uint32_t input_color_mode = 0;
 8003540:	2300      	movs	r3, #0
 8003542:	61fb      	str	r3, [r7, #28]
  
  /* Get bitmap data address offset */
  index = pbmp[10] + (pbmp[11] << 8) + (pbmp[12] << 16)  + (pbmp[13] << 24);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	330a      	adds	r3, #10
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	461a      	mov	r2, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	330b      	adds	r3, #11
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	021b      	lsls	r3, r3, #8
 8003554:	441a      	add	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	330c      	adds	r3, #12
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	041b      	lsls	r3, r3, #16
 800355e:	441a      	add	r2, r3
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	330d      	adds	r3, #13
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	061b      	lsls	r3, r3, #24
 8003568:	4413      	add	r3, r2
 800356a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Read bitmap width */
  width = pbmp[18] + (pbmp[19] << 8) + (pbmp[20] << 16)  + (pbmp[21] << 24);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	3312      	adds	r3, #18
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	461a      	mov	r2, r3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3313      	adds	r3, #19
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	021b      	lsls	r3, r3, #8
 800357c:	441a      	add	r2, r3
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	3314      	adds	r3, #20
 8003582:	781b      	ldrb	r3, [r3, #0]
 8003584:	041b      	lsls	r3, r3, #16
 8003586:	441a      	add	r2, r3
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	3315      	adds	r3, #21
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	061b      	lsls	r3, r3, #24
 8003590:	4413      	add	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]

  /* Read bitmap height */
  height = pbmp[22] + (pbmp[23] << 8) + (pbmp[24] << 16)  + (pbmp[25] << 24);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	3316      	adds	r3, #22
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	461a      	mov	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	3317      	adds	r3, #23
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	021b      	lsls	r3, r3, #8
 80035a4:	441a      	add	r2, r3
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	3318      	adds	r3, #24
 80035aa:	781b      	ldrb	r3, [r3, #0]
 80035ac:	041b      	lsls	r3, r3, #16
 80035ae:	441a      	add	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3319      	adds	r3, #25
 80035b4:	781b      	ldrb	r3, [r3, #0]
 80035b6:	061b      	lsls	r3, r3, #24
 80035b8:	4413      	add	r3, r2
 80035ba:	617b      	str	r3, [r7, #20]

  /* Read bit/pixel */
  bit_pixel = pbmp[28] + (pbmp[29] << 8);  
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	331c      	adds	r3, #28
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	461a      	mov	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	331d      	adds	r3, #29
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	021b      	lsls	r3, r3, #8
 80035cc:	4413      	add	r3, r2
 80035ce:	613b      	str	r3, [r7, #16]
  
  /* Set the address */
  address = hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (((BSP_LCD_GetXSize()*Ypos) + Xpos)*(4));
 80035d0:	4b2b      	ldr	r3, [pc, #172]	; (8003680 <BSP_LCD_DrawBitmap+0x15c>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a2b      	ldr	r2, [pc, #172]	; (8003684 <BSP_LCD_DrawBitmap+0x160>)
 80035d6:	2134      	movs	r1, #52	; 0x34
 80035d8:	fb01 f303 	mul.w	r3, r1, r3
 80035dc:	4413      	add	r3, r2
 80035de:	335c      	adds	r3, #92	; 0x5c
 80035e0:	681c      	ldr	r4, [r3, #0]
 80035e2:	f7ff fbc9 	bl	8002d78 <BSP_LCD_GetXSize>
 80035e6:	4602      	mov	r2, r0
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	fb03 f202 	mul.w	r2, r3, r2
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	4413      	add	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	4423      	add	r3, r4
 80035f6:	623b      	str	r3, [r7, #32]
  
  /* Get the layer pixel format */    
  if ((bit_pixel/8) == 4)
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	3b20      	subs	r3, #32
 80035fc:	2b07      	cmp	r3, #7
 80035fe:	d802      	bhi.n	8003606 <BSP_LCD_DrawBitmap+0xe2>
  {
    input_color_mode = CM_ARGB8888;
 8003600:	2300      	movs	r3, #0
 8003602:	61fb      	str	r3, [r7, #28]
 8003604:	e008      	b.n	8003618 <BSP_LCD_DrawBitmap+0xf4>
  }
  else if ((bit_pixel/8) == 2)
 8003606:	693b      	ldr	r3, [r7, #16]
 8003608:	3b10      	subs	r3, #16
 800360a:	2b07      	cmp	r3, #7
 800360c:	d802      	bhi.n	8003614 <BSP_LCD_DrawBitmap+0xf0>
  {
    input_color_mode = CM_RGB565;   
 800360e:	2302      	movs	r3, #2
 8003610:	61fb      	str	r3, [r7, #28]
 8003612:	e001      	b.n	8003618 <BSP_LCD_DrawBitmap+0xf4>
  }
  else 
  {
    input_color_mode = CM_RGB888;
 8003614:	2301      	movs	r3, #1
 8003616:	61fb      	str	r3, [r7, #28]
  }
  
  /* Bypass the bitmap header */
  pbmp += (index + (width * (height - 1) * (bit_pixel/8)));  
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	3b01      	subs	r3, #1
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	fb02 f303 	mul.w	r3, r2, r3
 8003622:	693a      	ldr	r2, [r7, #16]
 8003624:	08d2      	lsrs	r2, r2, #3
 8003626:	fb02 f203 	mul.w	r2, r2, r3
 800362a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800362c:	4413      	add	r3, r2
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	4413      	add	r3, r2
 8003632:	607b      	str	r3, [r7, #4]
  
  /* Convert picture to ARGB8888 pixel format */
  for(index=0; index < height; index++)
 8003634:	2300      	movs	r3, #0
 8003636:	627b      	str	r3, [r7, #36]	; 0x24
 8003638:	e018      	b.n	800366c <BSP_LCD_DrawBitmap+0x148>
  {
    /* Pixel format conversion */
    LL_ConvertLineToARGB8888((uint32_t *)pbmp, (uint32_t *)address, width, input_color_mode);
 800363a:	6a39      	ldr	r1, [r7, #32]
 800363c:	69fb      	ldr	r3, [r7, #28]
 800363e:	69ba      	ldr	r2, [r7, #24]
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 fb53 	bl	8003cec <LL_ConvertLineToARGB8888>
    
    /* Increment the source and destination buffers */
    address+=  (BSP_LCD_GetXSize()*4);
 8003646:	f7ff fb97 	bl	8002d78 <BSP_LCD_GetXSize>
 800364a:	4603      	mov	r3, r0
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	6a3a      	ldr	r2, [r7, #32]
 8003650:	4413      	add	r3, r2
 8003652:	623b      	str	r3, [r7, #32]
    pbmp -= width*(bit_pixel/8);
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	08db      	lsrs	r3, r3, #3
 8003658:	69ba      	ldr	r2, [r7, #24]
 800365a:	fb02 f303 	mul.w	r3, r2, r3
 800365e:	425b      	negs	r3, r3
 8003660:	687a      	ldr	r2, [r7, #4]
 8003662:	4413      	add	r3, r2
 8003664:	607b      	str	r3, [r7, #4]
  for(index=0; index < height; index++)
 8003666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003668:	3301      	adds	r3, #1
 800366a:	627b      	str	r3, [r7, #36]	; 0x24
 800366c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	429a      	cmp	r2, r3
 8003672:	d3e2      	bcc.n	800363a <BSP_LCD_DrawBitmap+0x116>
  } 
}
 8003674:	bf00      	nop
 8003676:	bf00      	nop
 8003678:	372c      	adds	r7, #44	; 0x2c
 800367a:	46bd      	mov	sp, r7
 800367c:	bd90      	pop	{r4, r7, pc}
 800367e:	bf00      	nop
 8003680:	200008f8 	.word	0x200008f8
 8003684:	20008adc 	.word	0x20008adc

08003688 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800368c:	b086      	sub	sp, #24
 800368e:	af02      	add	r7, sp, #8
 8003690:	4604      	mov	r4, r0
 8003692:	4608      	mov	r0, r1
 8003694:	4611      	mov	r1, r2
 8003696:	461a      	mov	r2, r3
 8003698:	4623      	mov	r3, r4
 800369a:	80fb      	strh	r3, [r7, #6]
 800369c:	4603      	mov	r3, r0
 800369e:	80bb      	strh	r3, [r7, #4]
 80036a0:	460b      	mov	r3, r1
 80036a2:	807b      	strh	r3, [r7, #2]
 80036a4:	4613      	mov	r3, r2
 80036a6:	803b      	strh	r3, [r7, #0]
  uint32_t  x_address = 0;
 80036a8:	2300      	movs	r3, #0
 80036aa:	60fb      	str	r3, [r7, #12]
  
  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 80036ac:	4b30      	ldr	r3, [pc, #192]	; (8003770 <BSP_LCD_FillRect+0xe8>)
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	4930      	ldr	r1, [pc, #192]	; (8003774 <BSP_LCD_FillRect+0xec>)
 80036b2:	4613      	mov	r3, r2
 80036b4:	005b      	lsls	r3, r3, #1
 80036b6:	4413      	add	r3, r2
 80036b8:	009b      	lsls	r3, r3, #2
 80036ba:	440b      	add	r3, r1
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff fbf2 	bl	8002ea8 <BSP_LCD_SetTextColor>
  
  /* Get the rectangle start address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80036c4:	4b2a      	ldr	r3, [pc, #168]	; (8003770 <BSP_LCD_FillRect+0xe8>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a2b      	ldr	r2, [pc, #172]	; (8003778 <BSP_LCD_FillRect+0xf0>)
 80036ca:	2134      	movs	r1, #52	; 0x34
 80036cc:	fb01 f303 	mul.w	r3, r1, r3
 80036d0:	4413      	add	r3, r2
 80036d2:	3348      	adds	r3, #72	; 0x48
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d114      	bne.n	8003704 <BSP_LCD_FillRect+0x7c>
  { /* RGB565 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80036da:	4b25      	ldr	r3, [pc, #148]	; (8003770 <BSP_LCD_FillRect+0xe8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a26      	ldr	r2, [pc, #152]	; (8003778 <BSP_LCD_FillRect+0xf0>)
 80036e0:	2134      	movs	r1, #52	; 0x34
 80036e2:	fb01 f303 	mul.w	r3, r1, r3
 80036e6:	4413      	add	r3, r2
 80036e8:	335c      	adds	r3, #92	; 0x5c
 80036ea:	681c      	ldr	r4, [r3, #0]
 80036ec:	f7ff fb44 	bl	8002d78 <BSP_LCD_GetXSize>
 80036f0:	4602      	mov	r2, r0
 80036f2:	88bb      	ldrh	r3, [r7, #4]
 80036f4:	fb03 f202 	mul.w	r2, r3, r2
 80036f8:	88fb      	ldrh	r3, [r7, #6]
 80036fa:	4413      	add	r3, r2
 80036fc:	005b      	lsls	r3, r3, #1
 80036fe:	4423      	add	r3, r4
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	e013      	b.n	800372c <BSP_LCD_FillRect+0xa4>
  }
  else
  { /* ARGB8888 format */
    x_address = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8003704:	4b1a      	ldr	r3, [pc, #104]	; (8003770 <BSP_LCD_FillRect+0xe8>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4a1b      	ldr	r2, [pc, #108]	; (8003778 <BSP_LCD_FillRect+0xf0>)
 800370a:	2134      	movs	r1, #52	; 0x34
 800370c:	fb01 f303 	mul.w	r3, r1, r3
 8003710:	4413      	add	r3, r2
 8003712:	335c      	adds	r3, #92	; 0x5c
 8003714:	681c      	ldr	r4, [r3, #0]
 8003716:	f7ff fb2f 	bl	8002d78 <BSP_LCD_GetXSize>
 800371a:	4602      	mov	r2, r0
 800371c:	88bb      	ldrh	r3, [r7, #4]
 800371e:	fb03 f202 	mul.w	r2, r3, r2
 8003722:	88fb      	ldrh	r3, [r7, #6]
 8003724:	4413      	add	r3, r2
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	4423      	add	r3, r4
 800372a:	60fb      	str	r3, [r7, #12]
  }
  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)x_address, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 800372c:	4b10      	ldr	r3, [pc, #64]	; (8003770 <BSP_LCD_FillRect+0xe8>)
 800372e:	681c      	ldr	r4, [r3, #0]
 8003730:	68fd      	ldr	r5, [r7, #12]
 8003732:	887e      	ldrh	r6, [r7, #2]
 8003734:	f8b7 8000 	ldrh.w	r8, [r7]
 8003738:	f7ff fb1e 	bl	8002d78 <BSP_LCD_GetXSize>
 800373c:	4602      	mov	r2, r0
 800373e:	887b      	ldrh	r3, [r7, #2]
 8003740:	1ad1      	subs	r1, r2, r3
 8003742:	4b0b      	ldr	r3, [pc, #44]	; (8003770 <BSP_LCD_FillRect+0xe8>)
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	480b      	ldr	r0, [pc, #44]	; (8003774 <BSP_LCD_FillRect+0xec>)
 8003748:	4613      	mov	r3, r2
 800374a:	005b      	lsls	r3, r3, #1
 800374c:	4413      	add	r3, r2
 800374e:	009b      	lsls	r3, r3, #2
 8003750:	4403      	add	r3, r0
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	9301      	str	r3, [sp, #4]
 8003756:	9100      	str	r1, [sp, #0]
 8003758:	4643      	mov	r3, r8
 800375a:	4632      	mov	r2, r6
 800375c:	4629      	mov	r1, r5
 800375e:	4620      	mov	r0, r4
 8003760:	f000 fa78 	bl	8003c54 <LL_FillBuffer>
}
 8003764:	bf00      	nop
 8003766:	3710      	adds	r7, #16
 8003768:	46bd      	mov	sp, r7
 800376a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800376e:	bf00      	nop
 8003770:	200008f8 	.word	0x200008f8
 8003774:	200008fc 	.word	0x200008fc
 8003778:	20008adc 	.word	0x20008adc

0800377c <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	4603      	mov	r3, r0
 8003784:	80fb      	strh	r3, [r7, #6]
 8003786:	460b      	mov	r3, r1
 8003788:	80bb      	strh	r3, [r7, #4]
 800378a:	4613      	mov	r3, r2
 800378c:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 800378e:	887b      	ldrh	r3, [r7, #2]
 8003790:	005b      	lsls	r3, r3, #1
 8003792:	f1c3 0303 	rsb	r3, r3, #3
 8003796:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8003798:	2300      	movs	r3, #0
 800379a:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 800379c:	887b      	ldrh	r3, [r7, #2]
 800379e:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 80037a0:	4b44      	ldr	r3, [pc, #272]	; (80038b4 <BSP_LCD_FillCircle+0x138>)
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	4944      	ldr	r1, [pc, #272]	; (80038b8 <BSP_LCD_FillCircle+0x13c>)
 80037a6:	4613      	mov	r3, r2
 80037a8:	005b      	lsls	r3, r3, #1
 80037aa:	4413      	add	r3, r2
 80037ac:	009b      	lsls	r3, r3, #2
 80037ae:	440b      	add	r3, r1
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f7ff fb78 	bl	8002ea8 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 80037b8:	e061      	b.n	800387e <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d021      	beq.n	8003804 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	88fa      	ldrh	r2, [r7, #6]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	b298      	uxth	r0, r3
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	b29a      	uxth	r2, r3
 80037ce:	88bb      	ldrh	r3, [r7, #4]
 80037d0:	4413      	add	r3, r2
 80037d2:	b299      	uxth	r1, r3
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	b29b      	uxth	r3, r3
 80037dc:	461a      	mov	r2, r3
 80037de:	f7ff fd11 	bl	8003204 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	b29b      	uxth	r3, r3
 80037e6:	88fa      	ldrh	r2, [r7, #6]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	b298      	uxth	r0, r3
 80037ec:	693b      	ldr	r3, [r7, #16]
 80037ee:	b29b      	uxth	r3, r3
 80037f0:	88ba      	ldrh	r2, [r7, #4]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	b299      	uxth	r1, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	b29b      	uxth	r3, r3
 80037fa:	005b      	lsls	r3, r3, #1
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	461a      	mov	r2, r3
 8003800:	f7ff fd00 	bl	8003204 <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d021      	beq.n	800384e <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	b29b      	uxth	r3, r3
 800380e:	88fa      	ldrh	r2, [r7, #6]
 8003810:	1ad3      	subs	r3, r2, r3
 8003812:	b298      	uxth	r0, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	b29b      	uxth	r3, r3
 8003818:	88ba      	ldrh	r2, [r7, #4]
 800381a:	1ad3      	subs	r3, r2, r3
 800381c:	b299      	uxth	r1, r3
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	b29b      	uxth	r3, r3
 8003822:	005b      	lsls	r3, r3, #1
 8003824:	b29b      	uxth	r3, r3
 8003826:	461a      	mov	r2, r3
 8003828:	f7ff fcec 	bl	8003204 <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	b29b      	uxth	r3, r3
 8003830:	88fa      	ldrh	r2, [r7, #6]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	b298      	uxth	r0, r3
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	b29a      	uxth	r2, r3
 800383a:	88bb      	ldrh	r3, [r7, #4]
 800383c:	4413      	add	r3, r2
 800383e:	b299      	uxth	r1, r3
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	b29b      	uxth	r3, r3
 8003844:	005b      	lsls	r3, r3, #1
 8003846:	b29b      	uxth	r3, r3
 8003848:	461a      	mov	r2, r3
 800384a:	f7ff fcdb 	bl	8003204 <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	2b00      	cmp	r3, #0
 8003852:	da06      	bge.n	8003862 <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	009a      	lsls	r2, r3, #2
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	4413      	add	r3, r2
 800385c:	3306      	adds	r3, #6
 800385e:	617b      	str	r3, [r7, #20]
 8003860:	e00a      	b.n	8003878 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	009a      	lsls	r2, r3, #2
 800386a:	697b      	ldr	r3, [r7, #20]
 800386c:	4413      	add	r3, r2
 800386e:	330a      	adds	r3, #10
 8003870:	617b      	str	r3, [r7, #20]
      current_y--;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	3b01      	subs	r3, #1
 8003876:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8003878:	693b      	ldr	r3, [r7, #16]
 800387a:	3301      	adds	r3, #1
 800387c:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800387e:	693a      	ldr	r2, [r7, #16]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	429a      	cmp	r2, r3
 8003884:	d999      	bls.n	80037ba <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8003886:	4b0b      	ldr	r3, [pc, #44]	; (80038b4 <BSP_LCD_FillCircle+0x138>)
 8003888:	681a      	ldr	r2, [r3, #0]
 800388a:	490b      	ldr	r1, [pc, #44]	; (80038b8 <BSP_LCD_FillCircle+0x13c>)
 800388c:	4613      	mov	r3, r2
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	4413      	add	r3, r2
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	440b      	add	r3, r1
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4618      	mov	r0, r3
 800389a:	f7ff fb05 	bl	8002ea8 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 800389e:	887a      	ldrh	r2, [r7, #2]
 80038a0:	88b9      	ldrh	r1, [r7, #4]
 80038a2:	88fb      	ldrh	r3, [r7, #6]
 80038a4:	4618      	mov	r0, r3
 80038a6:	f7ff fd0b 	bl	80032c0 <BSP_LCD_DrawCircle>
}
 80038aa:	bf00      	nop
 80038ac:	3718      	adds	r7, #24
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
 80038b2:	bf00      	nop
 80038b4:	200008f8 	.word	0x200008f8
 80038b8:	200008fc 	.word	0x200008fc

080038bc <BSP_LCD_DisplayOn>:
/**
  * @brief  Enables the display.
  * @retval None
  */
void BSP_LCD_DisplayOn(void)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
  /* Display On */
  __HAL_LTDC_ENABLE(&hLtdcHandler);
 80038c0:	4b0a      	ldr	r3, [pc, #40]	; (80038ec <BSP_LCD_DisplayOn+0x30>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	699a      	ldr	r2, [r3, #24]
 80038c6:	4b09      	ldr	r3, [pc, #36]	; (80038ec <BSP_LCD_DisplayOn+0x30>)
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f042 0201 	orr.w	r2, r2, #1
 80038ce:	619a      	str	r2, [r3, #24]
  HAL_GPIO_WritePin(LCD_DISP_GPIO_PORT, LCD_DISP_PIN, GPIO_PIN_SET);        /* Assert LCD_DISP pin */
 80038d0:	2201      	movs	r2, #1
 80038d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80038d6:	4806      	ldr	r0, [pc, #24]	; (80038f0 <BSP_LCD_DisplayOn+0x34>)
 80038d8:	f003 fb74 	bl	8006fc4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);  /* Assert LCD_BL_CTRL pin */
 80038dc:	2201      	movs	r2, #1
 80038de:	2108      	movs	r1, #8
 80038e0:	4804      	ldr	r0, [pc, #16]	; (80038f4 <BSP_LCD_DisplayOn+0x38>)
 80038e2:	f003 fb6f 	bl	8006fc4 <HAL_GPIO_WritePin>
}
 80038e6:	bf00      	nop
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	20008adc 	.word	0x20008adc
 80038f0:	40022000 	.word	0x40022000
 80038f4:	40022800 	.word	0x40022800

080038f8 <BSP_LCD_MspInit>:
  * @param  hltdc: LTDC handle
  * @param  Params
  * @retval None
  */
__weak void BSP_LCD_MspInit(LTDC_HandleTypeDef *hltdc, void *Params)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b090      	sub	sp, #64	; 0x40
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	6039      	str	r1, [r7, #0]
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable the LTDC and DMA2D clocks */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8003902:	4b64      	ldr	r3, [pc, #400]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003904:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003906:	4a63      	ldr	r2, [pc, #396]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003908:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800390c:	6453      	str	r3, [r2, #68]	; 0x44
 800390e:	4b61      	ldr	r3, [pc, #388]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003912:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003916:	62bb      	str	r3, [r7, #40]	; 0x28
 8003918:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_DMA2D_CLK_ENABLE();
 800391a:	4b5e      	ldr	r3, [pc, #376]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 800391c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391e:	4a5d      	ldr	r2, [pc, #372]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003920:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003924:	6313      	str	r3, [r2, #48]	; 0x30
 8003926:	4b5b      	ldr	r3, [pc, #364]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800392e:	627b      	str	r3, [r7, #36]	; 0x24
 8003930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003932:	4b58      	ldr	r3, [pc, #352]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003936:	4a57      	ldr	r2, [pc, #348]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003938:	f043 0310 	orr.w	r3, r3, #16
 800393c:	6313      	str	r3, [r2, #48]	; 0x30
 800393e:	4b55      	ldr	r3, [pc, #340]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003942:	f003 0310 	and.w	r3, r3, #16
 8003946:	623b      	str	r3, [r7, #32]
 8003948:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800394a:	4b52      	ldr	r3, [pc, #328]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 800394c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800394e:	4a51      	ldr	r2, [pc, #324]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003950:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003954:	6313      	str	r3, [r2, #48]	; 0x30
 8003956:	4b4f      	ldr	r3, [pc, #316]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800395a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800395e:	61fb      	str	r3, [r7, #28]
 8003960:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8003962:	4b4c      	ldr	r3, [pc, #304]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003966:	4a4b      	ldr	r2, [pc, #300]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003968:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800396c:	6313      	str	r3, [r2, #48]	; 0x30
 800396e:	4b49      	ldr	r3, [pc, #292]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003972:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003976:	61bb      	str	r3, [r7, #24]
 8003978:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800397a:	4b46      	ldr	r3, [pc, #280]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 800397c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397e:	4a45      	ldr	r2, [pc, #276]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003980:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003984:	6313      	str	r3, [r2, #48]	; 0x30
 8003986:	4b43      	ldr	r3, [pc, #268]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800398e:	617b      	str	r3, [r7, #20]
 8003990:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8003992:	4b40      	ldr	r3, [pc, #256]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003996:	4a3f      	ldr	r2, [pc, #252]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 8003998:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800399c:	6313      	str	r3, [r2, #48]	; 0x30
 800399e:	4b3d      	ldr	r3, [pc, #244]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 80039a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039a6:	613b      	str	r3, [r7, #16]
 80039a8:	693b      	ldr	r3, [r7, #16]
  LCD_DISP_GPIO_CLK_ENABLE();
 80039aa:	4b3a      	ldr	r3, [pc, #232]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 80039ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ae:	4a39      	ldr	r2, [pc, #228]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 80039b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80039b4:	6313      	str	r3, [r2, #48]	; 0x30
 80039b6:	4b37      	ldr	r3, [pc, #220]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 80039b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039be:	60fb      	str	r3, [r7, #12]
 80039c0:	68fb      	ldr	r3, [r7, #12]
  LCD_BL_CTRL_GPIO_CLK_ENABLE();
 80039c2:	4b34      	ldr	r3, [pc, #208]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 80039c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c6:	4a33      	ldr	r2, [pc, #204]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 80039c8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80039cc:	6313      	str	r3, [r2, #48]	; 0x30
 80039ce:	4b31      	ldr	r3, [pc, #196]	; (8003a94 <BSP_LCD_MspInit+0x19c>)
 80039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039d6:	60bb      	str	r3, [r7, #8]
 80039d8:	68bb      	ldr	r3, [r7, #8]

  /*** LTDC Pins configuration ***/
  /* GPIOE configuration */
  gpio_init_structure.Pin       = GPIO_PIN_4;
 80039da:	2310      	movs	r3, #16
 80039dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80039de:	2302      	movs	r3, #2
 80039e0:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_NOPULL;
 80039e2:	2300      	movs	r3, #0
 80039e4:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 80039e6:	2302      	movs	r3, #2
 80039e8:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;  
 80039ea:	230e      	movs	r3, #14
 80039ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80039ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039f2:	4619      	mov	r1, r3
 80039f4:	4828      	ldr	r0, [pc, #160]	; (8003a98 <BSP_LCD_MspInit+0x1a0>)
 80039f6:	f003 f815 	bl	8006a24 <HAL_GPIO_Init>

  /* GPIOG configuration */
  gpio_init_structure.Pin       = GPIO_PIN_12;
 80039fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003a00:	2302      	movs	r3, #2
 8003a02:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF9_LTDC;
 8003a04:	2309      	movs	r3, #9
 8003a06:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8003a08:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	4823      	ldr	r0, [pc, #140]	; (8003a9c <BSP_LCD_MspInit+0x1a4>)
 8003a10:	f003 f808 	bl	8006a24 <HAL_GPIO_Init>

  /* GPIOI LTDC alternate configuration */
  gpio_init_structure.Pin       = GPIO_PIN_9 | GPIO_PIN_10 | \
 8003a14:	f44f 4366 	mov.w	r3, #58880	; 0xe600
 8003a18:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003a1e:	230e      	movs	r3, #14
 8003a20:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);
 8003a22:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a26:	4619      	mov	r1, r3
 8003a28:	481d      	ldr	r0, [pc, #116]	; (8003aa0 <BSP_LCD_MspInit+0x1a8>)
 8003a2a:	f002 fffb 	bl	8006a24 <HAL_GPIO_Init>

  /* GPIOJ configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | \
 8003a2e:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8003a32:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | \
                                  GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11 | \
                                  GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003a34:	2302      	movs	r3, #2
 8003a36:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003a38:	230e      	movs	r3, #14
 8003a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOJ, &gpio_init_structure);  
 8003a3c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a40:	4619      	mov	r1, r3
 8003a42:	4818      	ldr	r0, [pc, #96]	; (8003aa4 <BSP_LCD_MspInit+0x1ac>)
 8003a44:	f002 ffee 	bl	8006a24 <HAL_GPIO_Init>

  /* GPIOK configuration */  
  gpio_init_structure.Pin       = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4 | \
 8003a48:	23f7      	movs	r3, #247	; 0xf7
 8003a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
                                  GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003a4c:	2302      	movs	r3, #2
 8003a4e:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Alternate = GPIO_AF14_LTDC;
 8003a50:	230e      	movs	r3, #14
 8003a52:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOK, &gpio_init_structure);
 8003a54:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a58:	4619      	mov	r1, r3
 8003a5a:	4813      	ldr	r0, [pc, #76]	; (8003aa8 <BSP_LCD_MspInit+0x1b0>)
 8003a5c:	f002 ffe2 	bl	8006a24 <HAL_GPIO_Init>

  /* LCD_DISP GPIO configuration */
  gpio_init_structure.Pin       = LCD_DISP_PIN;     /* LCD_DISP pin has to be manually controlled */
 8003a60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a64:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003a66:	2301      	movs	r3, #1
 8003a68:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_DISP_GPIO_PORT, &gpio_init_structure);
 8003a6a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a6e:	4619      	mov	r1, r3
 8003a70:	480b      	ldr	r0, [pc, #44]	; (8003aa0 <BSP_LCD_MspInit+0x1a8>)
 8003a72:	f002 ffd7 	bl	8006a24 <HAL_GPIO_Init>

  /* LCD_BL_CTRL GPIO configuration */
  gpio_init_structure.Pin       = LCD_BL_CTRL_PIN;  /* LCD_BL_CTRL pin has to be manually controlled */
 8003a76:	2308      	movs	r3, #8
 8003a78:	62fb      	str	r3, [r7, #44]	; 0x2c
  gpio_init_structure.Mode      = GPIO_MODE_OUTPUT_PP;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_PORT, &gpio_init_structure);
 8003a7e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a82:	4619      	mov	r1, r3
 8003a84:	4808      	ldr	r0, [pc, #32]	; (8003aa8 <BSP_LCD_MspInit+0x1b0>)
 8003a86:	f002 ffcd 	bl	8006a24 <HAL_GPIO_Init>
}
 8003a8a:	bf00      	nop
 8003a8c:	3740      	adds	r7, #64	; 0x40
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	40023800 	.word	0x40023800
 8003a98:	40021000 	.word	0x40021000
 8003a9c:	40021800 	.word	0x40021800
 8003aa0:	40022000 	.word	0x40022000
 8003aa4:	40022400 	.word	0x40022400
 8003aa8:	40022800 	.word	0x40022800

08003aac <BSP_LCD_ClockConfig>:
  * @note   This API is called by BSP_LCD_Init()
  *         Being __weak it can be overwritten by the application
  * @retval None
  */
__weak void BSP_LCD_ClockConfig(LTDC_HandleTypeDef *hltdc, void *Params)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
 8003ab4:	6039      	str	r1, [r7, #0]
  /* RK043FN48H LCD clock configuration */
  /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
  /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/5 = 38.4 Mhz */
  /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_4 = 38.4/4 = 9.6Mhz */
  periph_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8003ab6:	4b0a      	ldr	r3, [pc, #40]	; (8003ae0 <BSP_LCD_ClockConfig+0x34>)
 8003ab8:	2208      	movs	r2, #8
 8003aba:	601a      	str	r2, [r3, #0]
  periph_clk_init_struct.PLLSAI.PLLSAIN = 192;
 8003abc:	4b08      	ldr	r3, [pc, #32]	; (8003ae0 <BSP_LCD_ClockConfig+0x34>)
 8003abe:	22c0      	movs	r2, #192	; 0xc0
 8003ac0:	615a      	str	r2, [r3, #20]
  periph_clk_init_struct.PLLSAI.PLLSAIR = RK043FN48H_FREQUENCY_DIVIDER;
 8003ac2:	4b07      	ldr	r3, [pc, #28]	; (8003ae0 <BSP_LCD_ClockConfig+0x34>)
 8003ac4:	2205      	movs	r2, #5
 8003ac6:	61da      	str	r2, [r3, #28]
  periph_clk_init_struct.PLLSAIDivR = RCC_PLLSAIDIVR_4;
 8003ac8:	4b05      	ldr	r3, [pc, #20]	; (8003ae0 <BSP_LCD_ClockConfig+0x34>)
 8003aca:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003ace:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&periph_clk_init_struct);
 8003ad0:	4803      	ldr	r0, [pc, #12]	; (8003ae0 <BSP_LCD_ClockConfig+0x34>)
 8003ad2:	f005 f969 	bl	8008da8 <HAL_RCCEx_PeriphCLKConfig>
}
 8003ad6:	bf00      	nop
 8003ad8:	3708      	adds	r7, #8
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bd80      	pop	{r7, pc}
 8003ade:	bf00      	nop
 8003ae0:	20000914 	.word	0x20000914

08003ae4 <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b088      	sub	sp, #32
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	4603      	mov	r3, r0
 8003aec:	603a      	str	r2, [r7, #0]
 8003aee:	80fb      	strh	r3, [r7, #6]
 8003af0:	460b      	mov	r3, r1
 8003af2:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8003af4:	2300      	movs	r3, #0
 8003af6:	61fb      	str	r3, [r7, #28]
 8003af8:	2300      	movs	r3, #0
 8003afa:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8003afc:	4b53      	ldr	r3, [pc, #332]	; (8003c4c <DrawChar+0x168>)
 8003afe:	681a      	ldr	r2, [r3, #0]
 8003b00:	4953      	ldr	r1, [pc, #332]	; (8003c50 <DrawChar+0x16c>)
 8003b02:	4613      	mov	r3, r2
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	4413      	add	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	440b      	add	r3, r1
 8003b0c:	3308      	adds	r3, #8
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	88db      	ldrh	r3, [r3, #6]
 8003b12:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8003b14:	4b4d      	ldr	r3, [pc, #308]	; (8003c4c <DrawChar+0x168>)
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	494d      	ldr	r1, [pc, #308]	; (8003c50 <DrawChar+0x16c>)
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	005b      	lsls	r3, r3, #1
 8003b1e:	4413      	add	r3, r2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	440b      	add	r3, r1
 8003b24:	3308      	adds	r3, #8
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	889b      	ldrh	r3, [r3, #4]
 8003b2a:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 8003b2c:	8a3b      	ldrh	r3, [r7, #16]
 8003b2e:	3307      	adds	r3, #7
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	da00      	bge.n	8003b36 <DrawChar+0x52>
 8003b34:	3307      	adds	r3, #7
 8003b36:	10db      	asrs	r3, r3, #3
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	00db      	lsls	r3, r3, #3
 8003b3c:	b2da      	uxtb	r2, r3
 8003b3e:	8a3b      	ldrh	r3, [r7, #16]
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 8003b46:	2300      	movs	r3, #0
 8003b48:	61fb      	str	r3, [r7, #28]
 8003b4a:	e076      	b.n	8003c3a <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8003b4c:	8a3b      	ldrh	r3, [r7, #16]
 8003b4e:	3307      	adds	r3, #7
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	da00      	bge.n	8003b56 <DrawChar+0x72>
 8003b54:	3307      	adds	r3, #7
 8003b56:	10db      	asrs	r3, r3, #3
 8003b58:	461a      	mov	r2, r3
 8003b5a:	69fb      	ldr	r3, [r7, #28]
 8003b5c:	fb03 f302 	mul.w	r3, r3, r2
 8003b60:	683a      	ldr	r2, [r7, #0]
 8003b62:	4413      	add	r3, r2
 8003b64:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 8003b66:	8a3b      	ldrh	r3, [r7, #16]
 8003b68:	3307      	adds	r3, #7
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	da00      	bge.n	8003b70 <DrawChar+0x8c>
 8003b6e:	3307      	adds	r3, #7
 8003b70:	10db      	asrs	r3, r3, #3
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d002      	beq.n	8003b7c <DrawChar+0x98>
 8003b76:	2b02      	cmp	r3, #2
 8003b78:	d004      	beq.n	8003b84 <DrawChar+0xa0>
 8003b7a:	e00c      	b.n	8003b96 <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	781b      	ldrb	r3, [r3, #0]
 8003b80:	617b      	str	r3, [r7, #20]
      break;
 8003b82:	e016      	b.n	8003bb2 <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	781b      	ldrb	r3, [r3, #0]
 8003b88:	021b      	lsls	r3, r3, #8
 8003b8a:	68ba      	ldr	r2, [r7, #8]
 8003b8c:	3201      	adds	r2, #1
 8003b8e:	7812      	ldrb	r2, [r2, #0]
 8003b90:	4313      	orrs	r3, r2
 8003b92:	617b      	str	r3, [r7, #20]
      break;
 8003b94:	e00d      	b.n	8003bb2 <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	041a      	lsls	r2, r3, #16
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	3301      	adds	r3, #1
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	021b      	lsls	r3, r3, #8
 8003ba4:	4313      	orrs	r3, r2
 8003ba6:	68ba      	ldr	r2, [r7, #8]
 8003ba8:	3202      	adds	r2, #2
 8003baa:	7812      	ldrb	r2, [r2, #0]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	617b      	str	r3, [r7, #20]
      break;
 8003bb0:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	61bb      	str	r3, [r7, #24]
 8003bb6:	e036      	b.n	8003c26 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8003bb8:	8a3a      	ldrh	r2, [r7, #16]
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	1ad2      	subs	r2, r2, r3
 8003bbe:	7bfb      	ldrb	r3, [r7, #15]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003bca:	461a      	mov	r2, r3
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	4013      	ands	r3, r2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d012      	beq.n	8003bfa <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	b29a      	uxth	r2, r3
 8003bd8:	88fb      	ldrh	r3, [r7, #6]
 8003bda:	4413      	add	r3, r2
 8003bdc:	b298      	uxth	r0, r3
 8003bde:	4b1b      	ldr	r3, [pc, #108]	; (8003c4c <DrawChar+0x168>)
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	491b      	ldr	r1, [pc, #108]	; (8003c50 <DrawChar+0x16c>)
 8003be4:	4613      	mov	r3, r2
 8003be6:	005b      	lsls	r3, r3, #1
 8003be8:	4413      	add	r3, r2
 8003bea:	009b      	lsls	r3, r3, #2
 8003bec:	440b      	add	r3, r1
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	88bb      	ldrh	r3, [r7, #4]
 8003bf2:	4619      	mov	r1, r3
 8003bf4:	f7ff fc4e 	bl	8003494 <BSP_LCD_DrawPixel>
 8003bf8:	e012      	b.n	8003c20 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8003bfa:	69bb      	ldr	r3, [r7, #24]
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	88fb      	ldrh	r3, [r7, #6]
 8003c00:	4413      	add	r3, r2
 8003c02:	b298      	uxth	r0, r3
 8003c04:	4b11      	ldr	r3, [pc, #68]	; (8003c4c <DrawChar+0x168>)
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	4911      	ldr	r1, [pc, #68]	; (8003c50 <DrawChar+0x16c>)
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	4413      	add	r3, r2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	440b      	add	r3, r1
 8003c14:	3304      	adds	r3, #4
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	88bb      	ldrh	r3, [r7, #4]
 8003c1a:	4619      	mov	r1, r3
 8003c1c:	f7ff fc3a 	bl	8003494 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	3301      	adds	r3, #1
 8003c24:	61bb      	str	r3, [r7, #24]
 8003c26:	8a3b      	ldrh	r3, [r7, #16]
 8003c28:	69ba      	ldr	r2, [r7, #24]
 8003c2a:	429a      	cmp	r2, r3
 8003c2c:	d3c4      	bcc.n	8003bb8 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 8003c2e:	88bb      	ldrh	r3, [r7, #4]
 8003c30:	3301      	adds	r3, #1
 8003c32:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	3301      	adds	r3, #1
 8003c38:	61fb      	str	r3, [r7, #28]
 8003c3a:	8a7b      	ldrh	r3, [r7, #18]
 8003c3c:	69fa      	ldr	r2, [r7, #28]
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d384      	bcc.n	8003b4c <DrawChar+0x68>
  }
}
 8003c42:	bf00      	nop
 8003c44:	bf00      	nop
 8003c46:	3720      	adds	r7, #32
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	bd80      	pop	{r7, pc}
 8003c4c:	200008f8 	.word	0x200008f8
 8003c50:	200008fc 	.word	0x200008fc

08003c54 <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b086      	sub	sp, #24
 8003c58:	af02      	add	r7, sp, #8
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
 8003c60:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 8003c62:	4b1e      	ldr	r3, [pc, #120]	; (8003cdc <LL_FillBuffer+0x88>)
 8003c64:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003c68:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8003c6a:	4b1d      	ldr	r3, [pc, #116]	; (8003ce0 <LL_FillBuffer+0x8c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	4a1d      	ldr	r2, [pc, #116]	; (8003ce4 <LL_FillBuffer+0x90>)
 8003c70:	2134      	movs	r1, #52	; 0x34
 8003c72:	fb01 f303 	mul.w	r3, r1, r3
 8003c76:	4413      	add	r3, r2
 8003c78:	3348      	adds	r3, #72	; 0x48
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d103      	bne.n	8003c88 <LL_FillBuffer+0x34>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 8003c80:	4b16      	ldr	r3, [pc, #88]	; (8003cdc <LL_FillBuffer+0x88>)
 8003c82:	2202      	movs	r2, #2
 8003c84:	609a      	str	r2, [r3, #8]
 8003c86:	e002      	b.n	8003c8e <LL_FillBuffer+0x3a>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003c88:	4b14      	ldr	r3, [pc, #80]	; (8003cdc <LL_FillBuffer+0x88>)
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8003c8e:	4a13      	ldr	r2, [pc, #76]	; (8003cdc <LL_FillBuffer+0x88>)
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8003c94:	4b11      	ldr	r3, [pc, #68]	; (8003cdc <LL_FillBuffer+0x88>)
 8003c96:	4a14      	ldr	r2, [pc, #80]	; (8003ce8 <LL_FillBuffer+0x94>)
 8003c98:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8003c9a:	4810      	ldr	r0, [pc, #64]	; (8003cdc <LL_FillBuffer+0x88>)
 8003c9c:	f002 fb26 	bl	80062ec <HAL_DMA2D_Init>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d115      	bne.n	8003cd2 <LL_FillBuffer+0x7e>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 8003ca6:	68f9      	ldr	r1, [r7, #12]
 8003ca8:	480c      	ldr	r0, [pc, #48]	; (8003cdc <LL_FillBuffer+0x88>)
 8003caa:	f002 fd8d 	bl	80067c8 <HAL_DMA2D_ConfigLayer>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10e      	bne.n	8003cd2 <LL_FillBuffer+0x7e>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	69f9      	ldr	r1, [r7, #28]
 8003cbe:	4807      	ldr	r0, [pc, #28]	; (8003cdc <LL_FillBuffer+0x88>)
 8003cc0:	f002 fb5e 	bl	8006380 <HAL_DMA2D_Start>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d103      	bne.n	8003cd2 <LL_FillBuffer+0x7e>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8003cca:	210a      	movs	r1, #10
 8003ccc:	4803      	ldr	r0, [pc, #12]	; (8003cdc <LL_FillBuffer+0x88>)
 8003cce:	f002 fb82 	bl	80063d6 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003cd2:	bf00      	nop
 8003cd4:	3710      	adds	r7, #16
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	bf00      	nop
 8003cdc:	200008b8 	.word	0x200008b8
 8003ce0:	200008f8 	.word	0x200008f8
 8003ce4:	20008adc 	.word	0x20008adc
 8003ce8:	4002b000 	.word	0x4002b000

08003cec <LL_ConvertLineToARGB8888>:
  * @param  xSize: Buffer width
  * @param  ColorMode: Input color mode   
  * @retval None
  */
static void LL_ConvertLineToARGB8888(void *pSrc, void *pDst, uint32_t xSize, uint32_t ColorMode)
{    
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af02      	add	r7, sp, #8
 8003cf2:	60f8      	str	r0, [r7, #12]
 8003cf4:	60b9      	str	r1, [r7, #8]
 8003cf6:	607a      	str	r2, [r7, #4]
 8003cf8:	603b      	str	r3, [r7, #0]
  /* Configure the DMA2D Mode, Color Mode and output offset */
  hDma2dHandler.Init.Mode         = DMA2D_M2M_PFC;
 8003cfa:	4b1c      	ldr	r3, [pc, #112]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003cfc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003d00:	605a      	str	r2, [r3, #4]
  hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8003d02:	4b1a      	ldr	r3, [pc, #104]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	609a      	str	r2, [r3, #8]
  hDma2dHandler.Init.OutputOffset = 0;     
 8003d08:	4b18      	ldr	r3, [pc, #96]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	60da      	str	r2, [r3, #12]
  
  /* Foreground Configuration */
  hDma2dHandler.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8003d0e:	4b17      	ldr	r3, [pc, #92]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d10:	2200      	movs	r2, #0
 8003d12:	631a      	str	r2, [r3, #48]	; 0x30
  hDma2dHandler.LayerCfg[1].InputAlpha = 0xFF;
 8003d14:	4b15      	ldr	r3, [pc, #84]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d16:	22ff      	movs	r2, #255	; 0xff
 8003d18:	635a      	str	r2, [r3, #52]	; 0x34
  hDma2dHandler.LayerCfg[1].InputColorMode = ColorMode;
 8003d1a:	4a14      	ldr	r2, [pc, #80]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	62d3      	str	r3, [r2, #44]	; 0x2c
  hDma2dHandler.LayerCfg[1].InputOffset = 0;
 8003d20:	4b12      	ldr	r3, [pc, #72]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	629a      	str	r2, [r3, #40]	; 0x28
  
  hDma2dHandler.Instance = DMA2D; 
 8003d26:	4b11      	ldr	r3, [pc, #68]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d28:	4a11      	ldr	r2, [pc, #68]	; (8003d70 <LL_ConvertLineToARGB8888+0x84>)
 8003d2a:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 8003d2c:	480f      	ldr	r0, [pc, #60]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d2e:	f002 fadd 	bl	80062ec <HAL_DMA2D_Init>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d115      	bne.n	8003d64 <LL_ConvertLineToARGB8888+0x78>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, 1) == HAL_OK) 
 8003d38:	2101      	movs	r1, #1
 8003d3a:	480c      	ldr	r0, [pc, #48]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d3c:	f002 fd44 	bl	80067c8 <HAL_DMA2D_ConfigLayer>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10e      	bne.n	8003d64 <LL_ConvertLineToARGB8888+0x78>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, (uint32_t)pSrc, (uint32_t)pDst, xSize, 1) == HAL_OK)
 8003d46:	68f9      	ldr	r1, [r7, #12]
 8003d48:	68ba      	ldr	r2, [r7, #8]
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	9300      	str	r3, [sp, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4806      	ldr	r0, [pc, #24]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d52:	f002 fb15 	bl	8006380 <HAL_DMA2D_Start>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d103      	bne.n	8003d64 <LL_ConvertLineToARGB8888+0x78>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 10);
 8003d5c:	210a      	movs	r1, #10
 8003d5e:	4803      	ldr	r0, [pc, #12]	; (8003d6c <LL_ConvertLineToARGB8888+0x80>)
 8003d60:	f002 fb39 	bl	80063d6 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8003d64:	bf00      	nop
 8003d66:	3710      	adds	r7, #16
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}
 8003d6c:	200008b8 	.word	0x200008b8
 8003d70:	4002b000 	.word	0x4002b000

08003d74 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8003d74:	b580      	push	{r7, lr}
 8003d76:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8003d78:	4b29      	ldr	r3, [pc, #164]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003d7a:	4a2a      	ldr	r2, [pc, #168]	; (8003e24 <BSP_SDRAM_Init+0xb0>)
 8003d7c:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SD clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 8003d7e:	4b2a      	ldr	r3, [pc, #168]	; (8003e28 <BSP_SDRAM_Init+0xb4>)
 8003d80:	2202      	movs	r2, #2
 8003d82:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8003d84:	4b28      	ldr	r3, [pc, #160]	; (8003e28 <BSP_SDRAM_Init+0xb4>)
 8003d86:	2207      	movs	r2, #7
 8003d88:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 8003d8a:	4b27      	ldr	r3, [pc, #156]	; (8003e28 <BSP_SDRAM_Init+0xb4>)
 8003d8c:	2204      	movs	r2, #4
 8003d8e:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8003d90:	4b25      	ldr	r3, [pc, #148]	; (8003e28 <BSP_SDRAM_Init+0xb4>)
 8003d92:	2207      	movs	r2, #7
 8003d94:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8003d96:	4b24      	ldr	r3, [pc, #144]	; (8003e28 <BSP_SDRAM_Init+0xb4>)
 8003d98:	2202      	movs	r2, #2
 8003d9a:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 8003d9c:	4b22      	ldr	r3, [pc, #136]	; (8003e28 <BSP_SDRAM_Init+0xb4>)
 8003d9e:	2202      	movs	r2, #2
 8003da0:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 8003da2:	4b21      	ldr	r3, [pc, #132]	; (8003e28 <BSP_SDRAM_Init+0xb4>)
 8003da4:	2202      	movs	r2, #2
 8003da6:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 8003da8:	4b1d      	ldr	r3, [pc, #116]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003daa:	2200      	movs	r2, #0
 8003dac:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8003dae:	4b1c      	ldr	r3, [pc, #112]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8003db4:	4b1a      	ldr	r3, [pc, #104]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003db6:	2204      	movs	r2, #4
 8003db8:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8003dba:	4b19      	ldr	r3, [pc, #100]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003dbc:	2210      	movs	r2, #16
 8003dbe:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8003dc0:	4b17      	ldr	r3, [pc, #92]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003dc2:	2240      	movs	r2, #64	; 0x40
 8003dc4:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_2;
 8003dc6:	4b16      	ldr	r3, [pc, #88]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003dc8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003dcc:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8003dce:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8003dd4:	4b12      	ldr	r3, [pc, #72]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003dd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003dda:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 8003ddc:	4b10      	ldr	r3, [pc, #64]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003dde:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003de2:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 8003de4:	4b0e      	ldr	r3, [pc, #56]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 8003dea:	2100      	movs	r1, #0
 8003dec:	480c      	ldr	r0, [pc, #48]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003dee:	f000 f87f 	bl	8003ef0 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 8003df2:	490d      	ldr	r1, [pc, #52]	; (8003e28 <BSP_SDRAM_Init+0xb4>)
 8003df4:	480a      	ldr	r0, [pc, #40]	; (8003e20 <BSP_SDRAM_Init+0xac>)
 8003df6:	f006 f8eb 	bl	8009fd0 <HAL_SDRAM_Init>
 8003dfa:	4603      	mov	r3, r0
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d003      	beq.n	8003e08 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8003e00:	4b0a      	ldr	r3, [pc, #40]	; (8003e2c <BSP_SDRAM_Init+0xb8>)
 8003e02:	2201      	movs	r2, #1
 8003e04:	701a      	strb	r2, [r3, #0]
 8003e06:	e002      	b.n	8003e0e <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8003e08:	4b08      	ldr	r3, [pc, #32]	; (8003e2c <BSP_SDRAM_Init+0xb8>)
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8003e0e:	f240 6003 	movw	r0, #1539	; 0x603
 8003e12:	f000 f80d 	bl	8003e30 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8003e16:	4b05      	ldr	r3, [pc, #20]	; (8003e2c <BSP_SDRAM_Init+0xb8>)
 8003e18:	781b      	ldrb	r3, [r3, #0]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	20008b84 	.word	0x20008b84
 8003e24:	a0000140 	.word	0xa0000140
 8003e28:	20000998 	.word	0x20000998
 8003e2c:	2000003c 	.word	0x2000003c

08003e30 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b084      	sub	sp, #16
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8003e3c:	4b2a      	ldr	r3, [pc, #168]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e3e:	2201      	movs	r2, #1
 8003e40:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003e42:	4b29      	ldr	r3, [pc, #164]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e44:	2210      	movs	r2, #16
 8003e46:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003e48:	4b27      	ldr	r3, [pc, #156]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003e4e:	4b26      	ldr	r3, [pc, #152]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003e54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e58:	4923      	ldr	r1, [pc, #140]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e5a:	4824      	ldr	r0, [pc, #144]	; (8003eec <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e5c:	f006 f8ec 	bl	800a038 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8003e60:	2001      	movs	r0, #1
 8003e62:	f001 faa5 	bl	80053b0 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8003e66:	4b20      	ldr	r3, [pc, #128]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e68:	2202      	movs	r2, #2
 8003e6a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003e6c:	4b1e      	ldr	r3, [pc, #120]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e6e:	2210      	movs	r2, #16
 8003e70:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003e72:	4b1d      	ldr	r3, [pc, #116]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e74:	2201      	movs	r2, #1
 8003e76:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003e78:	4b1b      	ldr	r3, [pc, #108]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 8003e7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e82:	4919      	ldr	r1, [pc, #100]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e84:	4819      	ldr	r0, [pc, #100]	; (8003eec <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003e86:	f006 f8d7 	bl	800a038 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8003e8a:	4b17      	ldr	r3, [pc, #92]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e8c:	2203      	movs	r2, #3
 8003e8e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003e90:	4b15      	ldr	r3, [pc, #84]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e92:	2210      	movs	r2, #16
 8003e94:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8003e96:	4b14      	ldr	r3, [pc, #80]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e98:	2208      	movs	r2, #8
 8003e9a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8003e9c:	4b12      	ldr	r3, [pc, #72]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003ea2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ea6:	4910      	ldr	r1, [pc, #64]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ea8:	4810      	ldr	r0, [pc, #64]	; (8003eec <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003eaa:	f006 f8c5 	bl	800a038 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8003eae:	f44f 7308 	mov.w	r3, #544	; 0x220
 8003eb2:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 8003eb4:	4b0c      	ldr	r3, [pc, #48]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003eb6:	2204      	movs	r2, #4
 8003eb8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8003eba:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ebc:	2210      	movs	r2, #16
 8003ebe:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8003ec0:	4b09      	ldr	r3, [pc, #36]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	4a07      	ldr	r2, [pc, #28]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003eca:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8003ecc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003ed0:	4905      	ldr	r1, [pc, #20]	; (8003ee8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8003ed2:	4806      	ldr	r0, [pc, #24]	; (8003eec <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003ed4:	f006 f8b0 	bl	800a038 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8003ed8:	6879      	ldr	r1, [r7, #4]
 8003eda:	4804      	ldr	r0, [pc, #16]	; (8003eec <BSP_SDRAM_Initialization_sequence+0xbc>)
 8003edc:	f006 f8e1 	bl	800a0a2 <HAL_SDRAM_ProgramRefreshRate>
}
 8003ee0:	bf00      	nop
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	200009b4 	.word	0x200009b4
 8003eec:	20008b84 	.word	0x20008b84

08003ef0 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 8003ef0:	b580      	push	{r7, lr}
 8003ef2:	b090      	sub	sp, #64	; 0x40
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003efa:	4b70      	ldr	r3, [pc, #448]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003efe:	4a6f      	ldr	r2, [pc, #444]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f00:	f043 0301 	orr.w	r3, r3, #1
 8003f04:	6393      	str	r3, [r2, #56]	; 0x38
 8003f06:	4b6d      	ldr	r3, [pc, #436]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f0a:	f003 0301 	and.w	r3, r3, #1
 8003f0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8003f12:	4b6a      	ldr	r3, [pc, #424]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f16:	4a69      	ldr	r2, [pc, #420]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f18:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f1e:	4b67      	ldr	r3, [pc, #412]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f26:	627b      	str	r3, [r7, #36]	; 0x24
 8003f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f2a:	4b64      	ldr	r3, [pc, #400]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2e:	4a63      	ldr	r2, [pc, #396]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f30:	f043 0304 	orr.w	r3, r3, #4
 8003f34:	6313      	str	r3, [r2, #48]	; 0x30
 8003f36:	4b61      	ldr	r3, [pc, #388]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3a:	f003 0304 	and.w	r3, r3, #4
 8003f3e:	623b      	str	r3, [r7, #32]
 8003f40:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f42:	4b5e      	ldr	r3, [pc, #376]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f46:	4a5d      	ldr	r2, [pc, #372]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f48:	f043 0308 	orr.w	r3, r3, #8
 8003f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f4e:	4b5b      	ldr	r3, [pc, #364]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f52:	f003 0308 	and.w	r3, r3, #8
 8003f56:	61fb      	str	r3, [r7, #28]
 8003f58:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f5a:	4b58      	ldr	r3, [pc, #352]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f5e:	4a57      	ldr	r2, [pc, #348]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f60:	f043 0310 	orr.w	r3, r3, #16
 8003f64:	6313      	str	r3, [r2, #48]	; 0x30
 8003f66:	4b55      	ldr	r3, [pc, #340]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f6a:	f003 0310 	and.w	r3, r3, #16
 8003f6e:	61bb      	str	r3, [r7, #24]
 8003f70:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003f72:	4b52      	ldr	r3, [pc, #328]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f76:	4a51      	ldr	r2, [pc, #324]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f78:	f043 0320 	orr.w	r3, r3, #32
 8003f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f7e:	4b4f      	ldr	r3, [pc, #316]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f82:	f003 0320 	and.w	r3, r3, #32
 8003f86:	617b      	str	r3, [r7, #20]
 8003f88:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003f8a:	4b4c      	ldr	r3, [pc, #304]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f8e:	4a4b      	ldr	r2, [pc, #300]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f94:	6313      	str	r3, [r2, #48]	; 0x30
 8003f96:	4b49      	ldr	r3, [pc, #292]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f9e:	613b      	str	r3, [r7, #16]
 8003fa0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003fa2:	4b46      	ldr	r3, [pc, #280]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa6:	4a45      	ldr	r2, [pc, #276]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003fa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fac:	6313      	str	r3, [r2, #48]	; 0x30
 8003fae:	4b43      	ldr	r3, [pc, #268]	; (80040bc <BSP_SDRAM_MspInit+0x1cc>)
 8003fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fb6:	60fb      	str	r3, [r7, #12]
 8003fb8:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8003fba:	2302      	movs	r3, #2
 8003fbc:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_FAST;
 8003fc2:	2302      	movs	r3, #2
 8003fc4:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 8003fc6:	230c      	movs	r3, #12
 8003fc8:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOC configuration */
  gpio_init_structure.Pin   = GPIO_PIN_3;
 8003fca:	2308      	movs	r3, #8
 8003fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &gpio_init_structure);
 8003fce:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	483a      	ldr	r0, [pc, #232]	; (80040c0 <BSP_SDRAM_MspInit+0x1d0>)
 8003fd6:	f002 fd25 	bl	8006a24 <HAL_GPIO_Init>

  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8 | GPIO_PIN_9 |
 8003fda:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003fde:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 8003fe0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4837      	ldr	r0, [pc, #220]	; (80040c4 <BSP_SDRAM_MspInit+0x1d4>)
 8003fe8:	f002 fd1c 	bl	8006a24 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 8003fec:	f64f 7383 	movw	r3, #65411	; 0xff83
 8003ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 8003ff2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	4833      	ldr	r0, [pc, #204]	; (80040c8 <BSP_SDRAM_MspInit+0x1d8>)
 8003ffa:	f002 fd13 	bl	8006a24 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 8003ffe:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8004002:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 8004004:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004008:	4619      	mov	r1, r3
 800400a:	4830      	ldr	r0, [pc, #192]	; (80040cc <BSP_SDRAM_MspInit+0x1dc>)
 800400c:	f002 fd0a 	bl	8006a24 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4| GPIO_PIN_5 | GPIO_PIN_8 |\
 8004010:	f248 1333 	movw	r3, #33075	; 0x8133
 8004014:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8004016:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800401a:	4619      	mov	r1, r3
 800401c:	482c      	ldr	r0, [pc, #176]	; (80040d0 <BSP_SDRAM_MspInit+0x1e0>)
 800401e:	f002 fd01 	bl	8006a24 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_3 | GPIO_PIN_5;
 8004022:	2328      	movs	r3, #40	; 0x28
 8004024:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8004026:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800402a:	4619      	mov	r1, r3
 800402c:	4829      	ldr	r0, [pc, #164]	; (80040d4 <BSP_SDRAM_MspInit+0x1e4>)
 800402e:	f002 fcf9 	bl	8006a24 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8004032:	4b29      	ldr	r3, [pc, #164]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004034:	2200      	movs	r2, #0
 8004036:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8004038:	4b27      	ldr	r3, [pc, #156]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 800403a:	2280      	movs	r2, #128	; 0x80
 800403c:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800403e:	4b26      	ldr	r3, [pc, #152]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004040:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004044:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 8004046:	4b24      	ldr	r3, [pc, #144]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004048:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800404c:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800404e:	4b22      	ldr	r3, [pc, #136]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004050:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004054:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8004056:	4b20      	ldr	r3, [pc, #128]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004058:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800405c:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 800405e:	4b1e      	ldr	r3, [pc, #120]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004060:	2200      	movs	r2, #0
 8004062:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8004064:	4b1c      	ldr	r3, [pc, #112]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004066:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800406a:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 800406c:	4b1a      	ldr	r3, [pc, #104]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 800406e:	2200      	movs	r2, #0
 8004070:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004072:	4b19      	ldr	r3, [pc, #100]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004074:	2203      	movs	r2, #3
 8004076:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004078:	4b17      	ldr	r3, [pc, #92]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 800407a:	2200      	movs	r2, #0
 800407c:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800407e:	4b16      	ldr	r3, [pc, #88]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004080:	2200      	movs	r2, #0
 8004082:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8004084:	4b14      	ldr	r3, [pc, #80]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004086:	4a15      	ldr	r2, [pc, #84]	; (80040dc <BSP_SDRAM_MspInit+0x1ec>)
 8004088:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	4a12      	ldr	r2, [pc, #72]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 800408e:	631a      	str	r2, [r3, #48]	; 0x30
 8004090:	4a11      	ldr	r2, [pc, #68]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 8004096:	4810      	ldr	r0, [pc, #64]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 8004098:	f002 f818 	bl	80060cc <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 800409c:	480e      	ldr	r0, [pc, #56]	; (80040d8 <BSP_SDRAM_MspInit+0x1e8>)
 800409e:	f001 ff67 	bl	8005f70 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80040a2:	2200      	movs	r2, #0
 80040a4:	210f      	movs	r1, #15
 80040a6:	2038      	movs	r0, #56	; 0x38
 80040a8:	f001 fe58 	bl	8005d5c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80040ac:	2038      	movs	r0, #56	; 0x38
 80040ae:	f001 fe71 	bl	8005d94 <HAL_NVIC_EnableIRQ>
}
 80040b2:	bf00      	nop
 80040b4:	3740      	adds	r7, #64	; 0x40
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	40023800 	.word	0x40023800
 80040c0:	40020800 	.word	0x40020800
 80040c4:	40020c00 	.word	0x40020c00
 80040c8:	40021000 	.word	0x40021000
 80040cc:	40021400 	.word	0x40021400
 80040d0:	40021800 	.word	0x40021800
 80040d4:	40021c00 	.word	0x40021c00
 80040d8:	200009c4 	.word	0x200009c4
 80040dc:	40026410 	.word	0x40026410

080040e0 <BSP_TS_Init>:
  * @param  ts_SizeX: Maximum X size of the TS area on LCD
  * @param  ts_SizeY: Maximum Y size of the TS area on LCD
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t ts_SizeX, uint16_t ts_SizeY)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	4603      	mov	r3, r0
 80040e8:	460a      	mov	r2, r1
 80040ea:	80fb      	strh	r3, [r7, #6]
 80040ec:	4613      	mov	r3, r2
 80040ee:	80bb      	strh	r3, [r7, #4]
  uint8_t status = TS_OK;
 80040f0:	2300      	movs	r3, #0
 80040f2:	73fb      	strb	r3, [r7, #15]
  tsXBoundary = ts_SizeX;
 80040f4:	4a14      	ldr	r2, [pc, #80]	; (8004148 <BSP_TS_Init+0x68>)
 80040f6:	88fb      	ldrh	r3, [r7, #6]
 80040f8:	8013      	strh	r3, [r2, #0]
  tsYBoundary = ts_SizeY;
 80040fa:	4a14      	ldr	r2, [pc, #80]	; (800414c <BSP_TS_Init+0x6c>)
 80040fc:	88bb      	ldrh	r3, [r7, #4]
 80040fe:	8013      	strh	r3, [r2, #0]
  
  /* Read ID and verify if the touch screen driver is ready */
  ft5336_ts_drv.Init(TS_I2C_ADDRESS);
 8004100:	4b13      	ldr	r3, [pc, #76]	; (8004150 <BSP_TS_Init+0x70>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2070      	movs	r0, #112	; 0x70
 8004106:	4798      	blx	r3
  if(ft5336_ts_drv.ReadID(TS_I2C_ADDRESS) == FT5336_ID_VALUE)
 8004108:	4b11      	ldr	r3, [pc, #68]	; (8004150 <BSP_TS_Init+0x70>)
 800410a:	685b      	ldr	r3, [r3, #4]
 800410c:	2070      	movs	r0, #112	; 0x70
 800410e:	4798      	blx	r3
 8004110:	4603      	mov	r3, r0
 8004112:	2b51      	cmp	r3, #81	; 0x51
 8004114:	d111      	bne.n	800413a <BSP_TS_Init+0x5a>
  { 
    /* Initialize the TS driver structure */
    tsDriver = &ft5336_ts_drv;
 8004116:	4b0f      	ldr	r3, [pc, #60]	; (8004154 <BSP_TS_Init+0x74>)
 8004118:	4a0d      	ldr	r2, [pc, #52]	; (8004150 <BSP_TS_Init+0x70>)
 800411a:	601a      	str	r2, [r3, #0]
    I2cAddress = TS_I2C_ADDRESS;
 800411c:	4b0e      	ldr	r3, [pc, #56]	; (8004158 <BSP_TS_Init+0x78>)
 800411e:	2270      	movs	r2, #112	; 0x70
 8004120:	701a      	strb	r2, [r3, #0]
    tsOrientation = TS_SWAP_XY;
 8004122:	4b0e      	ldr	r3, [pc, #56]	; (800415c <BSP_TS_Init+0x7c>)
 8004124:	2208      	movs	r2, #8
 8004126:	701a      	strb	r2, [r3, #0]

    /* Initialize the TS driver */
    tsDriver->Start(I2cAddress);
 8004128:	4b0a      	ldr	r3, [pc, #40]	; (8004154 <BSP_TS_Init+0x74>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	4a0a      	ldr	r2, [pc, #40]	; (8004158 <BSP_TS_Init+0x78>)
 8004130:	7812      	ldrb	r2, [r2, #0]
 8004132:	b292      	uxth	r2, r2
 8004134:	4610      	mov	r0, r2
 8004136:	4798      	blx	r3
 8004138:	e001      	b.n	800413e <BSP_TS_Init+0x5e>
  }
  else
  {
    status = TS_DEVICE_NOT_FOUND;
 800413a:	2303      	movs	r3, #3
 800413c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800413e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004140:	4618      	mov	r0, r3
 8004142:	3710      	adds	r7, #16
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}
 8004148:	20000a28 	.word	0x20000a28
 800414c:	20000a2a 	.word	0x20000a2a
 8004150:	20000000 	.word	0x20000000
 8004154:	20000a24 	.word	0x20000a24
 8004158:	20000a2d 	.word	0x20000a2d
 800415c:	20000a2c 	.word	0x20000a2c

08004160 <BSP_TS_GetState>:
  * @brief  Returns status and positions of the touch screen.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_GetState(TS_StateTypeDef *TS_State)
{
 8004160:	b590      	push	{r4, r7, lr}
 8004162:	b097      	sub	sp, #92	; 0x5c
 8004164:	af02      	add	r7, sp, #8
 8004166:	6078      	str	r0, [r7, #4]
  static uint32_t _x[TS_MAX_NB_TOUCH] = {0, 0};
  static uint32_t _y[TS_MAX_NB_TOUCH] = {0, 0};
  uint8_t ts_status = TS_OK;
 8004168:	2300      	movs	r3, #0
 800416a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  uint16_t brute_y[TS_MAX_NB_TOUCH];
  uint16_t x_diff;
  uint16_t y_diff;
  uint32_t index;
#if (TS_MULTI_TOUCH_SUPPORTED == 1)
  uint32_t weight = 0;
 800416e:	2300      	movs	r3, #0
 8004170:	613b      	str	r3, [r7, #16]
  uint32_t area = 0;
 8004172:	2300      	movs	r3, #0
 8004174:	60fb      	str	r3, [r7, #12]
  uint32_t event = 0;
 8004176:	2300      	movs	r3, #0
 8004178:	60bb      	str	r3, [r7, #8]
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  /* Check and update the number of touches active detected */
  TS_State->touchDetected = tsDriver->DetectTouch(I2cAddress);
 800417a:	4b97      	ldr	r3, [pc, #604]	; (80043d8 <BSP_TS_GetState+0x278>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	691b      	ldr	r3, [r3, #16]
 8004180:	4a96      	ldr	r2, [pc, #600]	; (80043dc <BSP_TS_GetState+0x27c>)
 8004182:	7812      	ldrb	r2, [r2, #0]
 8004184:	b292      	uxth	r2, r2
 8004186:	4610      	mov	r0, r2
 8004188:	4798      	blx	r3
 800418a:	4603      	mov	r3, r0
 800418c:	461a      	mov	r2, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	701a      	strb	r2, [r3, #0]
  
  if(TS_State->touchDetected)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	781b      	ldrb	r3, [r3, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	f000 81a8 	beq.w	80044ec <BSP_TS_GetState+0x38c>
  {
    for(index=0; index < TS_State->touchDetected; index++)
 800419c:	2300      	movs	r3, #0
 800419e:	64bb      	str	r3, [r7, #72]	; 0x48
 80041a0:	e197      	b.n	80044d2 <BSP_TS_GetState+0x372>
    {
      /* Get each touch coordinates */
      tsDriver->GetXY(I2cAddress, &(brute_x[index]), &(brute_y[index]));
 80041a2:	4b8d      	ldr	r3, [pc, #564]	; (80043d8 <BSP_TS_GetState+0x278>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	695b      	ldr	r3, [r3, #20]
 80041a8:	4a8c      	ldr	r2, [pc, #560]	; (80043dc <BSP_TS_GetState+0x27c>)
 80041aa:	7812      	ldrb	r2, [r2, #0]
 80041ac:	b290      	uxth	r0, r2
 80041ae:	f107 0120 	add.w	r1, r7, #32
 80041b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041b4:	0052      	lsls	r2, r2, #1
 80041b6:	188c      	adds	r4, r1, r2
 80041b8:	f107 0114 	add.w	r1, r7, #20
 80041bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041be:	0052      	lsls	r2, r2, #1
 80041c0:	440a      	add	r2, r1
 80041c2:	4621      	mov	r1, r4
 80041c4:	4798      	blx	r3

      if(tsOrientation == TS_SWAP_NONE)
 80041c6:	4b86      	ldr	r3, [pc, #536]	; (80043e0 <BSP_TS_GetState+0x280>)
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d11b      	bne.n	8004206 <BSP_TS_GetState+0xa6>
      {
        x[index] = brute_x[index];
 80041ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80041d6:	4413      	add	r3, r2
 80041d8:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 80041dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041de:	005b      	lsls	r3, r3, #1
 80041e0:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80041e4:	440b      	add	r3, r1
 80041e6:	f823 2c18 	strh.w	r2, [r3, #-24]
        y[index] = brute_y[index];
 80041ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041ec:	005b      	lsls	r3, r3, #1
 80041ee:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80041f2:	4413      	add	r3, r2
 80041f4:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 80041f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8004200:	440b      	add	r3, r1
 8004202:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_X)
 8004206:	4b76      	ldr	r3, [pc, #472]	; (80043e0 <BSP_TS_GetState+0x280>)
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	2b00      	cmp	r3, #0
 8004210:	d010      	beq.n	8004234 <BSP_TS_GetState+0xd4>
      {
        x[index] = 4096 - brute_x[index];
 8004212:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800421a:	4413      	add	r3, r2
 800421c:	f833 3c30 	ldrh.w	r3, [r3, #-48]
 8004220:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8004224:	b29a      	uxth	r2, r3
 8004226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800422e:	440b      	add	r3, r1
 8004230:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      if(tsOrientation & TS_SWAP_Y)
 8004234:	4b6a      	ldr	r3, [pc, #424]	; (80043e0 <BSP_TS_GetState+0x280>)
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	f003 0304 	and.w	r3, r3, #4
 800423c:	2b00      	cmp	r3, #0
 800423e:	d010      	beq.n	8004262 <BSP_TS_GetState+0x102>
      {
        y[index] = 4096 - brute_y[index];
 8004240:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004248:	4413      	add	r3, r2
 800424a:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 800424e:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8004252:	b29a      	uxth	r2, r3
 8004254:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004256:	005b      	lsls	r3, r3, #1
 8004258:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800425c:	440b      	add	r3, r1
 800425e:	f823 2c24 	strh.w	r2, [r3, #-36]
      }

      if(tsOrientation & TS_SWAP_XY)
 8004262:	4b5f      	ldr	r3, [pc, #380]	; (80043e0 <BSP_TS_GetState+0x280>)
 8004264:	781b      	ldrb	r3, [r3, #0]
 8004266:	f003 0308 	and.w	r3, r3, #8
 800426a:	2b00      	cmp	r3, #0
 800426c:	d01b      	beq.n	80042a6 <BSP_TS_GetState+0x146>
      {
        y[index] = brute_x[index];
 800426e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004276:	4413      	add	r3, r2
 8004278:	f833 2c30 	ldrh.w	r2, [r3, #-48]
 800427c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8004284:	440b      	add	r3, r1
 8004286:	f823 2c24 	strh.w	r2, [r3, #-36]
        x[index] = brute_y[index];
 800428a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800428c:	005b      	lsls	r3, r3, #1
 800428e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004292:	4413      	add	r3, r2
 8004294:	f833 2c3c 	ldrh.w	r2, [r3, #-60]
 8004298:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80042a0:	440b      	add	r3, r1
 80042a2:	f823 2c18 	strh.w	r2, [r3, #-24]
      }

      x_diff = x[index] > _x[index]? (x[index] - _x[index]): (_x[index] - x[index]);
 80042a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80042ae:	4413      	add	r3, r2
 80042b0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80042b4:	4619      	mov	r1, r3
 80042b6:	4a4b      	ldr	r2, [pc, #300]	; (80043e4 <BSP_TS_GetState+0x284>)
 80042b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042be:	4299      	cmp	r1, r3
 80042c0:	d90e      	bls.n	80042e0 <BSP_TS_GetState+0x180>
 80042c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80042ca:	4413      	add	r3, r2
 80042cc:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 80042d0:	4944      	ldr	r1, [pc, #272]	; (80043e4 <BSP_TS_GetState+0x284>)
 80042d2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042d4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80042d8:	b29b      	uxth	r3, r3
 80042da:	1ad3      	subs	r3, r2, r3
 80042dc:	b29b      	uxth	r3, r3
 80042de:	e00d      	b.n	80042fc <BSP_TS_GetState+0x19c>
 80042e0:	4a40      	ldr	r2, [pc, #256]	; (80043e4 <BSP_TS_GetState+0x284>)
 80042e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042e8:	b29a      	uxth	r2, r3
 80042ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	f107 0150 	add.w	r1, r7, #80	; 0x50
 80042f2:	440b      	add	r3, r1
 80042f4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      y_diff = y[index] > _y[index]? (y[index] - _y[index]): (_y[index] - y[index]);
 8004300:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004308:	4413      	add	r3, r2
 800430a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800430e:	4619      	mov	r1, r3
 8004310:	4a35      	ldr	r2, [pc, #212]	; (80043e8 <BSP_TS_GetState+0x288>)
 8004312:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004318:	4299      	cmp	r1, r3
 800431a:	d90e      	bls.n	800433a <BSP_TS_GetState+0x1da>
 800431c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004324:	4413      	add	r3, r2
 8004326:	f833 2c24 	ldrh.w	r2, [r3, #-36]
 800432a:	492f      	ldr	r1, [pc, #188]	; (80043e8 <BSP_TS_GetState+0x288>)
 800432c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800432e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004332:	b29b      	uxth	r3, r3
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	b29b      	uxth	r3, r3
 8004338:	e00d      	b.n	8004356 <BSP_TS_GetState+0x1f6>
 800433a:	4a2b      	ldr	r2, [pc, #172]	; (80043e8 <BSP_TS_GetState+0x288>)
 800433c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800433e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004342:	b29a      	uxth	r2, r3
 8004344:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800434c:	440b      	add	r3, r1
 800434e:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8004352:	1ad3      	subs	r3, r2, r3
 8004354:	b29b      	uxth	r3, r3
 8004356:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

      if ((x_diff + y_diff) > 5)
 800435a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 800435e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004362:	4413      	add	r3, r2
 8004364:	2b05      	cmp	r3, #5
 8004366:	dd17      	ble.n	8004398 <BSP_TS_GetState+0x238>
      {
        _x[index] = x[index];
 8004368:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800436a:	005b      	lsls	r3, r3, #1
 800436c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004370:	4413      	add	r3, r2
 8004372:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8004376:	4619      	mov	r1, r3
 8004378:	4a1a      	ldr	r2, [pc, #104]	; (80043e4 <BSP_TS_GetState+0x284>)
 800437a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800437c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        _y[index] = y[index];
 8004380:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004382:	005b      	lsls	r3, r3, #1
 8004384:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004388:	4413      	add	r3, r2
 800438a:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 800438e:	4619      	mov	r1, r3
 8004390:	4a15      	ldr	r2, [pc, #84]	; (80043e8 <BSP_TS_GetState+0x288>)
 8004392:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004394:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      }

      if(I2cAddress == FT5336_I2C_SLAVE_ADDRESS)
 8004398:	4b10      	ldr	r3, [pc, #64]	; (80043dc <BSP_TS_GetState+0x27c>)
 800439a:	781b      	ldrb	r3, [r3, #0]
 800439c:	2b70      	cmp	r3, #112	; 0x70
 800439e:	d125      	bne.n	80043ec <BSP_TS_GetState+0x28c>
      {
        TS_State->touchX[index] = x[index];
 80043a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043a2:	005b      	lsls	r3, r3, #1
 80043a4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80043a8:	4413      	add	r3, r2
 80043aa:	f833 1c18 	ldrh.w	r1, [r3, #-24]
 80043ae:	687a      	ldr	r2, [r7, #4]
 80043b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043b2:	005b      	lsls	r3, r3, #1
 80043b4:	4413      	add	r3, r2
 80043b6:	460a      	mov	r2, r1
 80043b8:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = y[index];
 80043ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043bc:	005b      	lsls	r3, r3, #1
 80043be:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80043c2:	4413      	add	r3, r2
 80043c4:	f833 1c24 	ldrh.w	r1, [r3, #-36]
 80043c8:	687a      	ldr	r2, [r7, #4]
 80043ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043cc:	3304      	adds	r3, #4
 80043ce:	005b      	lsls	r3, r3, #1
 80043d0:	4413      	add	r3, r2
 80043d2:	460a      	mov	r2, r1
 80043d4:	809a      	strh	r2, [r3, #4]
 80043d6:	e02c      	b.n	8004432 <BSP_TS_GetState+0x2d2>
 80043d8:	20000a24 	.word	0x20000a24
 80043dc:	20000a2d 	.word	0x20000a2d
 80043e0:	20000a2c 	.word	0x20000a2c
 80043e4:	20000a30 	.word	0x20000a30
 80043e8:	20000a44 	.word	0x20000a44
      }
      else
      {
        /* 2^12 = 4096 : indexes are expressed on a dynamic of 4096 */
        TS_State->touchX[index] = (tsXBoundary * _x[index]) >> 12;
 80043ec:	4b42      	ldr	r3, [pc, #264]	; (80044f8 <BSP_TS_GetState+0x398>)
 80043ee:	881b      	ldrh	r3, [r3, #0]
 80043f0:	4619      	mov	r1, r3
 80043f2:	4a42      	ldr	r2, [pc, #264]	; (80044fc <BSP_TS_GetState+0x39c>)
 80043f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043fa:	fb03 f301 	mul.w	r3, r3, r1
 80043fe:	0b1b      	lsrs	r3, r3, #12
 8004400:	b299      	uxth	r1, r3
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	4413      	add	r3, r2
 800440a:	460a      	mov	r2, r1
 800440c:	805a      	strh	r2, [r3, #2]
        TS_State->touchY[index] = (tsYBoundary * _y[index]) >> 12;
 800440e:	4b3c      	ldr	r3, [pc, #240]	; (8004500 <BSP_TS_GetState+0x3a0>)
 8004410:	881b      	ldrh	r3, [r3, #0]
 8004412:	4619      	mov	r1, r3
 8004414:	4a3b      	ldr	r2, [pc, #236]	; (8004504 <BSP_TS_GetState+0x3a4>)
 8004416:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800441c:	fb03 f301 	mul.w	r3, r3, r1
 8004420:	0b1b      	lsrs	r3, r3, #12
 8004422:	b299      	uxth	r1, r3
 8004424:	687a      	ldr	r2, [r7, #4]
 8004426:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004428:	3304      	adds	r3, #4
 800442a:	005b      	lsls	r3, r3, #1
 800442c:	4413      	add	r3, r2
 800442e:	460a      	mov	r2, r1
 8004430:	809a      	strh	r2, [r3, #4]
      }

#if (TS_MULTI_TOUCH_SUPPORTED == 1)

      /* Get touch info related to the current touch */
      ft5336_TS_GetTouchInfo(I2cAddress, index, &weight, &area, &event);
 8004432:	4b35      	ldr	r3, [pc, #212]	; (8004508 <BSP_TS_GetState+0x3a8>)
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	b298      	uxth	r0, r3
 8004438:	f107 010c 	add.w	r1, r7, #12
 800443c:	f107 0210 	add.w	r2, r7, #16
 8004440:	f107 0308 	add.w	r3, r7, #8
 8004444:	9300      	str	r3, [sp, #0]
 8004446:	460b      	mov	r3, r1
 8004448:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800444a:	f7fc fab3 	bl	80009b4 <ft5336_TS_GetTouchInfo>

      /* Update TS_State structure */
      TS_State->touchWeight[index] = weight;
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	b2d9      	uxtb	r1, r3
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004456:	4413      	add	r3, r2
 8004458:	3316      	adds	r3, #22
 800445a:	460a      	mov	r2, r1
 800445c:	701a      	strb	r2, [r3, #0]
      TS_State->touchArea[index]   = area;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	b2d9      	uxtb	r1, r3
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004466:	4413      	add	r3, r2
 8004468:	3320      	adds	r3, #32
 800446a:	460a      	mov	r2, r1
 800446c:	701a      	strb	r2, [r3, #0]

      /* Remap touch event */
      switch(event)
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	2b03      	cmp	r3, #3
 8004472:	d827      	bhi.n	80044c4 <BSP_TS_GetState+0x364>
 8004474:	a201      	add	r2, pc, #4	; (adr r2, 800447c <BSP_TS_GetState+0x31c>)
 8004476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800447a:	bf00      	nop
 800447c:	0800448d 	.word	0x0800448d
 8004480:	0800449b 	.word	0x0800449b
 8004484:	080044a9 	.word	0x080044a9
 8004488:	080044b7 	.word	0x080044b7
      {
        case FT5336_TOUCH_EVT_FLAG_PRESS_DOWN	:
          TS_State->touchEventId[index] = TOUCH_EVENT_PRESS_DOWN;
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004490:	4413      	add	r3, r2
 8004492:	331b      	adds	r3, #27
 8004494:	2201      	movs	r2, #1
 8004496:	701a      	strb	r2, [r3, #0]
          break;
 8004498:	e018      	b.n	80044cc <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_LIFT_UP :
          TS_State->touchEventId[index] = TOUCH_EVENT_LIFT_UP;
 800449a:	687a      	ldr	r2, [r7, #4]
 800449c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800449e:	4413      	add	r3, r2
 80044a0:	331b      	adds	r3, #27
 80044a2:	2202      	movs	r2, #2
 80044a4:	701a      	strb	r2, [r3, #0]
          break;
 80044a6:	e011      	b.n	80044cc <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_CONTACT :
          TS_State->touchEventId[index] = TOUCH_EVENT_CONTACT;
 80044a8:	687a      	ldr	r2, [r7, #4]
 80044aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044ac:	4413      	add	r3, r2
 80044ae:	331b      	adds	r3, #27
 80044b0:	2203      	movs	r2, #3
 80044b2:	701a      	strb	r2, [r3, #0]
          break;
 80044b4:	e00a      	b.n	80044cc <BSP_TS_GetState+0x36c>
        case FT5336_TOUCH_EVT_FLAG_NO_EVENT :
          TS_State->touchEventId[index] = TOUCH_EVENT_NO_EVT;
 80044b6:	687a      	ldr	r2, [r7, #4]
 80044b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044ba:	4413      	add	r3, r2
 80044bc:	331b      	adds	r3, #27
 80044be:	2200      	movs	r2, #0
 80044c0:	701a      	strb	r2, [r3, #0]
          break;
 80044c2:	e003      	b.n	80044cc <BSP_TS_GetState+0x36c>
        default :
          ts_status = TS_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
          break;
 80044ca:	bf00      	nop
    for(index=0; index < TS_State->touchDetected; index++)
 80044cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044ce:	3301      	adds	r3, #1
 80044d0:	64bb      	str	r3, [r7, #72]	; 0x48
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	461a      	mov	r2, r3
 80044d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044da:	4293      	cmp	r3, r2
 80044dc:	f4ff ae61 	bcc.w	80041a2 <BSP_TS_GetState+0x42>

    } /* of for(index=0; index < TS_State->touchDetected; index++) */

#if (TS_MULTI_TOUCH_SUPPORTED == 1)
    /* Get gesture Id */
    ts_status = BSP_TS_Get_GestureId(TS_State);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 f813 	bl	800450c <BSP_TS_Get_GestureId>
 80044e6:	4603      	mov	r3, r0
 80044e8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
#endif /* TS_MULTI_TOUCH_SUPPORTED == 1 */

  } /* end of if(TS_State->touchDetected != 0) */

  return (ts_status);
 80044ec:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3754      	adds	r7, #84	; 0x54
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd90      	pop	{r4, r7, pc}
 80044f8:	20000a28 	.word	0x20000a28
 80044fc:	20000a30 	.word	0x20000a30
 8004500:	20000a2a 	.word	0x20000a2a
 8004504:	20000a44 	.word	0x20000a44
 8004508:	20000a2d 	.word	0x20000a2d

0800450c <BSP_TS_Get_GestureId>:
  * @brief  Update gesture Id following a touch detected.
  * @param  TS_State: Pointer to touch screen current state structure
  * @retval TS_OK if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Get_GestureId(TS_StateTypeDef *TS_State)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  uint32_t gestureId = 0;
 8004514:	2300      	movs	r3, #0
 8004516:	60bb      	str	r3, [r7, #8]
  uint8_t  ts_status = TS_OK;
 8004518:	2300      	movs	r3, #0
 800451a:	73fb      	strb	r3, [r7, #15]

  /* Get gesture Id */
  ft5336_TS_GetGestureID(I2cAddress, &gestureId);
 800451c:	4b3b      	ldr	r3, [pc, #236]	; (800460c <BSP_TS_Get_GestureId+0x100>)
 800451e:	781b      	ldrb	r3, [r3, #0]
 8004520:	b29b      	uxth	r3, r3
 8004522:	f107 0208 	add.w	r2, r7, #8
 8004526:	4611      	mov	r1, r2
 8004528:	4618      	mov	r0, r3
 800452a:	f7fc fa2a 	bl	8000982 <ft5336_TS_GetGestureID>

  /* Remap gesture Id to a TS_GestureIdTypeDef value */
  switch(gestureId)
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	2b49      	cmp	r3, #73	; 0x49
 8004532:	d05e      	beq.n	80045f2 <BSP_TS_Get_GestureId+0xe6>
 8004534:	2b49      	cmp	r3, #73	; 0x49
 8004536:	d860      	bhi.n	80045fa <BSP_TS_Get_GestureId+0xee>
 8004538:	2b1c      	cmp	r3, #28
 800453a:	d83f      	bhi.n	80045bc <BSP_TS_Get_GestureId+0xb0>
 800453c:	2b1c      	cmp	r3, #28
 800453e:	d85c      	bhi.n	80045fa <BSP_TS_Get_GestureId+0xee>
 8004540:	a201      	add	r2, pc, #4	; (adr r2, 8004548 <BSP_TS_Get_GestureId+0x3c>)
 8004542:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004546:	bf00      	nop
 8004548:	080045c3 	.word	0x080045c3
 800454c:	080045fb 	.word	0x080045fb
 8004550:	080045fb 	.word	0x080045fb
 8004554:	080045fb 	.word	0x080045fb
 8004558:	080045fb 	.word	0x080045fb
 800455c:	080045fb 	.word	0x080045fb
 8004560:	080045fb 	.word	0x080045fb
 8004564:	080045fb 	.word	0x080045fb
 8004568:	080045fb 	.word	0x080045fb
 800456c:	080045fb 	.word	0x080045fb
 8004570:	080045fb 	.word	0x080045fb
 8004574:	080045fb 	.word	0x080045fb
 8004578:	080045fb 	.word	0x080045fb
 800457c:	080045fb 	.word	0x080045fb
 8004580:	080045fb 	.word	0x080045fb
 8004584:	080045fb 	.word	0x080045fb
 8004588:	080045cb 	.word	0x080045cb
 800458c:	080045fb 	.word	0x080045fb
 8004590:	080045fb 	.word	0x080045fb
 8004594:	080045fb 	.word	0x080045fb
 8004598:	080045d3 	.word	0x080045d3
 800459c:	080045fb 	.word	0x080045fb
 80045a0:	080045fb 	.word	0x080045fb
 80045a4:	080045fb 	.word	0x080045fb
 80045a8:	080045db 	.word	0x080045db
 80045ac:	080045fb 	.word	0x080045fb
 80045b0:	080045fb 	.word	0x080045fb
 80045b4:	080045fb 	.word	0x080045fb
 80045b8:	080045e3 	.word	0x080045e3
 80045bc:	2b40      	cmp	r3, #64	; 0x40
 80045be:	d014      	beq.n	80045ea <BSP_TS_Get_GestureId+0xde>
 80045c0:	e01b      	b.n	80045fa <BSP_TS_Get_GestureId+0xee>
  {
    case FT5336_GEST_ID_NO_GESTURE :
      TS_State->gestureId = GEST_ID_NO_GESTURE;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2200      	movs	r2, #0
 80045c6:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80045c8:	e01a      	b.n	8004600 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_UP :
      TS_State->gestureId = GEST_ID_MOVE_UP;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2201      	movs	r2, #1
 80045ce:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80045d0:	e016      	b.n	8004600 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_RIGHT :
      TS_State->gestureId = GEST_ID_MOVE_RIGHT;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2202      	movs	r2, #2
 80045d6:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80045d8:	e012      	b.n	8004600 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_DOWN :
      TS_State->gestureId = GEST_ID_MOVE_DOWN;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2203      	movs	r2, #3
 80045de:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80045e0:	e00e      	b.n	8004600 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_MOVE_LEFT :
      TS_State->gestureId = GEST_ID_MOVE_LEFT;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2204      	movs	r2, #4
 80045e6:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80045e8:	e00a      	b.n	8004600 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_IN :
      TS_State->gestureId = GEST_ID_ZOOM_IN;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	2205      	movs	r2, #5
 80045ee:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80045f0:	e006      	b.n	8004600 <BSP_TS_Get_GestureId+0xf4>
    case FT5336_GEST_ID_ZOOM_OUT :
      TS_State->gestureId = GEST_ID_ZOOM_OUT;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2206      	movs	r2, #6
 80045f6:	629a      	str	r2, [r3, #40]	; 0x28
      break;
 80045f8:	e002      	b.n	8004600 <BSP_TS_Get_GestureId+0xf4>
    default :
      ts_status = TS_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	73fb      	strb	r3, [r7, #15]
      break;
 80045fe:	bf00      	nop
  } /* of switch(gestureId) */

  return(ts_status);
 8004600:	7bfb      	ldrb	r3, [r7, #15]
}
 8004602:	4618      	mov	r0, r3
 8004604:	3710      	adds	r7, #16
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	20000a2d 	.word	0x20000a2d

08004610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004616:	4b11      	ldr	r3, [pc, #68]	; (800465c <HAL_MspInit+0x4c>)
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	4a10      	ldr	r2, [pc, #64]	; (800465c <HAL_MspInit+0x4c>)
 800461c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004620:	6413      	str	r3, [r2, #64]	; 0x40
 8004622:	4b0e      	ldr	r3, [pc, #56]	; (800465c <HAL_MspInit+0x4c>)
 8004624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800462a:	607b      	str	r3, [r7, #4]
 800462c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800462e:	4b0b      	ldr	r3, [pc, #44]	; (800465c <HAL_MspInit+0x4c>)
 8004630:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004632:	4a0a      	ldr	r2, [pc, #40]	; (800465c <HAL_MspInit+0x4c>)
 8004634:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004638:	6453      	str	r3, [r2, #68]	; 0x44
 800463a:	4b08      	ldr	r3, [pc, #32]	; (800465c <HAL_MspInit+0x4c>)
 800463c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800463e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004642:	603b      	str	r3, [r7, #0]
 8004644:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004646:	2200      	movs	r2, #0
 8004648:	210f      	movs	r1, #15
 800464a:	f06f 0001 	mvn.w	r0, #1
 800464e:	f001 fb85 	bl	8005d5c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004652:	bf00      	nop
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	40023800 	.word	0x40023800

08004660 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b08c      	sub	sp, #48	; 0x30
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004668:	f107 031c 	add.w	r3, r7, #28
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]
 8004670:	605a      	str	r2, [r3, #4]
 8004672:	609a      	str	r2, [r3, #8]
 8004674:	60da      	str	r2, [r3, #12]
 8004676:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a2a      	ldr	r2, [pc, #168]	; (8004728 <HAL_ADC_MspInit+0xc8>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d124      	bne.n	80046cc <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004682:	4b2a      	ldr	r3, [pc, #168]	; (800472c <HAL_ADC_MspInit+0xcc>)
 8004684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004686:	4a29      	ldr	r2, [pc, #164]	; (800472c <HAL_ADC_MspInit+0xcc>)
 8004688:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800468c:	6453      	str	r3, [r2, #68]	; 0x44
 800468e:	4b27      	ldr	r3, [pc, #156]	; (800472c <HAL_ADC_MspInit+0xcc>)
 8004690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004692:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004696:	61bb      	str	r3, [r7, #24]
 8004698:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800469a:	4b24      	ldr	r3, [pc, #144]	; (800472c <HAL_ADC_MspInit+0xcc>)
 800469c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800469e:	4a23      	ldr	r2, [pc, #140]	; (800472c <HAL_ADC_MspInit+0xcc>)
 80046a0:	f043 0301 	orr.w	r3, r3, #1
 80046a4:	6313      	str	r3, [r2, #48]	; 0x30
 80046a6:	4b21      	ldr	r3, [pc, #132]	; (800472c <HAL_ADC_MspInit+0xcc>)
 80046a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046aa:	f003 0301 	and.w	r3, r3, #1
 80046ae:	617b      	str	r3, [r7, #20]
 80046b0:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80046b2:	2301      	movs	r3, #1
 80046b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046b6:	2303      	movs	r3, #3
 80046b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046ba:	2300      	movs	r3, #0
 80046bc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80046be:	f107 031c 	add.w	r3, r7, #28
 80046c2:	4619      	mov	r1, r3
 80046c4:	481a      	ldr	r0, [pc, #104]	; (8004730 <HAL_ADC_MspInit+0xd0>)
 80046c6:	f002 f9ad 	bl	8006a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80046ca:	e029      	b.n	8004720 <HAL_ADC_MspInit+0xc0>
  else if(hadc->Instance==ADC3)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4a18      	ldr	r2, [pc, #96]	; (8004734 <HAL_ADC_MspInit+0xd4>)
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d124      	bne.n	8004720 <HAL_ADC_MspInit+0xc0>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80046d6:	4b15      	ldr	r3, [pc, #84]	; (800472c <HAL_ADC_MspInit+0xcc>)
 80046d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046da:	4a14      	ldr	r2, [pc, #80]	; (800472c <HAL_ADC_MspInit+0xcc>)
 80046dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80046e0:	6453      	str	r3, [r2, #68]	; 0x44
 80046e2:	4b12      	ldr	r3, [pc, #72]	; (800472c <HAL_ADC_MspInit+0xcc>)
 80046e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ea:	613b      	str	r3, [r7, #16]
 80046ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80046ee:	4b0f      	ldr	r3, [pc, #60]	; (800472c <HAL_ADC_MspInit+0xcc>)
 80046f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f2:	4a0e      	ldr	r2, [pc, #56]	; (800472c <HAL_ADC_MspInit+0xcc>)
 80046f4:	f043 0320 	orr.w	r3, r3, #32
 80046f8:	6313      	str	r3, [r2, #48]	; 0x30
 80046fa:	4b0c      	ldr	r3, [pc, #48]	; (800472c <HAL_ADC_MspInit+0xcc>)
 80046fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046fe:	f003 0320 	and.w	r3, r3, #32
 8004702:	60fb      	str	r3, [r7, #12]
 8004704:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|ARDUINO_A2_Pin|ARDUINO_A3_Pin;
 8004706:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800470a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800470c:	2303      	movs	r3, #3
 800470e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004710:	2300      	movs	r3, #0
 8004712:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004714:	f107 031c 	add.w	r3, r7, #28
 8004718:	4619      	mov	r1, r3
 800471a:	4807      	ldr	r0, [pc, #28]	; (8004738 <HAL_ADC_MspInit+0xd8>)
 800471c:	f002 f982 	bl	8006a24 <HAL_GPIO_Init>
}
 8004720:	bf00      	nop
 8004722:	3730      	adds	r7, #48	; 0x30
 8004724:	46bd      	mov	sp, r7
 8004726:	bd80      	pop	{r7, pc}
 8004728:	40012000 	.word	0x40012000
 800472c:	40023800 	.word	0x40023800
 8004730:	40020000 	.word	0x40020000
 8004734:	40012200 	.word	0x40012200
 8004738:	40021400 	.word	0x40021400

0800473c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b08a      	sub	sp, #40	; 0x28
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004744:	f107 0314 	add.w	r3, r7, #20
 8004748:	2200      	movs	r2, #0
 800474a:	601a      	str	r2, [r3, #0]
 800474c:	605a      	str	r2, [r3, #4]
 800474e:	609a      	str	r2, [r3, #8]
 8004750:	60da      	str	r2, [r3, #12]
 8004752:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a19      	ldr	r2, [pc, #100]	; (80047c0 <HAL_DAC_MspInit+0x84>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d12b      	bne.n	80047b6 <HAL_DAC_MspInit+0x7a>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800475e:	4b19      	ldr	r3, [pc, #100]	; (80047c4 <HAL_DAC_MspInit+0x88>)
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	4a18      	ldr	r2, [pc, #96]	; (80047c4 <HAL_DAC_MspInit+0x88>)
 8004764:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004768:	6413      	str	r3, [r2, #64]	; 0x40
 800476a:	4b16      	ldr	r3, [pc, #88]	; (80047c4 <HAL_DAC_MspInit+0x88>)
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004772:	613b      	str	r3, [r7, #16]
 8004774:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004776:	4b13      	ldr	r3, [pc, #76]	; (80047c4 <HAL_DAC_MspInit+0x88>)
 8004778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800477a:	4a12      	ldr	r2, [pc, #72]	; (80047c4 <HAL_DAC_MspInit+0x88>)
 800477c:	f043 0301 	orr.w	r3, r3, #1
 8004780:	6313      	str	r3, [r2, #48]	; 0x30
 8004782:	4b10      	ldr	r3, [pc, #64]	; (80047c4 <HAL_DAC_MspInit+0x88>)
 8004784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	60fb      	str	r3, [r7, #12]
 800478c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800478e:	2310      	movs	r3, #16
 8004790:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004792:	2303      	movs	r3, #3
 8004794:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004796:	2300      	movs	r3, #0
 8004798:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800479a:	f107 0314 	add.w	r3, r7, #20
 800479e:	4619      	mov	r1, r3
 80047a0:	4809      	ldr	r0, [pc, #36]	; (80047c8 <HAL_DAC_MspInit+0x8c>)
 80047a2:	f002 f93f 	bl	8006a24 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 80047a6:	2200      	movs	r2, #0
 80047a8:	210f      	movs	r1, #15
 80047aa:	2036      	movs	r0, #54	; 0x36
 80047ac:	f001 fad6 	bl	8005d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80047b0:	2036      	movs	r0, #54	; 0x36
 80047b2:	f001 faef 	bl	8005d94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80047b6:	bf00      	nop
 80047b8:	3728      	adds	r7, #40	; 0x28
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bd80      	pop	{r7, pc}
 80047be:	bf00      	nop
 80047c0:	40007400 	.word	0x40007400
 80047c4:	40023800 	.word	0x40023800
 80047c8:	40020000 	.word	0x40020000

080047cc <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a0d      	ldr	r2, [pc, #52]	; (8004810 <HAL_DMA2D_MspInit+0x44>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d113      	bne.n	8004806 <HAL_DMA2D_MspInit+0x3a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 80047de:	4b0d      	ldr	r3, [pc, #52]	; (8004814 <HAL_DMA2D_MspInit+0x48>)
 80047e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e2:	4a0c      	ldr	r2, [pc, #48]	; (8004814 <HAL_DMA2D_MspInit+0x48>)
 80047e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80047e8:	6313      	str	r3, [r2, #48]	; 0x30
 80047ea:	4b0a      	ldr	r3, [pc, #40]	; (8004814 <HAL_DMA2D_MspInit+0x48>)
 80047ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ee:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047f2:	60fb      	str	r3, [r7, #12]
 80047f4:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 80047f6:	2200      	movs	r2, #0
 80047f8:	2105      	movs	r1, #5
 80047fa:	205a      	movs	r0, #90	; 0x5a
 80047fc:	f001 faae 	bl	8005d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8004800:	205a      	movs	r0, #90	; 0x5a
 8004802:	f001 fac7 	bl	8005d94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 8004806:	bf00      	nop
 8004808:	3710      	adds	r7, #16
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}
 800480e:	bf00      	nop
 8004810:	4002b000 	.word	0x4002b000
 8004814:	40023800 	.word	0x40023800

08004818 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	b0ac      	sub	sp, #176	; 0xb0
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004820:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004824:	2200      	movs	r2, #0
 8004826:	601a      	str	r2, [r3, #0]
 8004828:	605a      	str	r2, [r3, #4]
 800482a:	609a      	str	r2, [r3, #8]
 800482c:	60da      	str	r2, [r3, #12]
 800482e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004830:	f107 0318 	add.w	r3, r7, #24
 8004834:	2284      	movs	r2, #132	; 0x84
 8004836:	2100      	movs	r1, #0
 8004838:	4618      	mov	r0, r3
 800483a:	f00a fa91 	bl	800ed60 <memset>
  if(hi2c->Instance==I2C1)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a44      	ldr	r2, [pc, #272]	; (8004954 <HAL_I2C_MspInit+0x13c>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d13d      	bne.n	80048c4 <HAL_I2C_MspInit+0xac>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004848:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800484c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800484e:	2300      	movs	r3, #0
 8004850:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004852:	f107 0318 	add.w	r3, r7, #24
 8004856:	4618      	mov	r0, r3
 8004858:	f004 faa6 	bl	8008da8 <HAL_RCCEx_PeriphCLKConfig>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d001      	beq.n	8004866 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004862:	f7fe f86f 	bl	8002944 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004866:	4b3c      	ldr	r3, [pc, #240]	; (8004958 <HAL_I2C_MspInit+0x140>)
 8004868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486a:	4a3b      	ldr	r2, [pc, #236]	; (8004958 <HAL_I2C_MspInit+0x140>)
 800486c:	f043 0302 	orr.w	r3, r3, #2
 8004870:	6313      	str	r3, [r2, #48]	; 0x30
 8004872:	4b39      	ldr	r3, [pc, #228]	; (8004958 <HAL_I2C_MspInit+0x140>)
 8004874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004876:	f003 0302 	and.w	r3, r3, #2
 800487a:	617b      	str	r3, [r7, #20]
 800487c:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800487e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004882:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004886:	2312      	movs	r3, #18
 8004888:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800488c:	2300      	movs	r3, #0
 800488e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004892:	2303      	movs	r3, #3
 8004894:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004898:	2304      	movs	r3, #4
 800489a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800489e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80048a2:	4619      	mov	r1, r3
 80048a4:	482d      	ldr	r0, [pc, #180]	; (800495c <HAL_I2C_MspInit+0x144>)
 80048a6:	f002 f8bd 	bl	8006a24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80048aa:	4b2b      	ldr	r3, [pc, #172]	; (8004958 <HAL_I2C_MspInit+0x140>)
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	4a2a      	ldr	r2, [pc, #168]	; (8004958 <HAL_I2C_MspInit+0x140>)
 80048b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80048b4:	6413      	str	r3, [r2, #64]	; 0x40
 80048b6:	4b28      	ldr	r3, [pc, #160]	; (8004958 <HAL_I2C_MspInit+0x140>)
 80048b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048be:	613b      	str	r3, [r7, #16]
 80048c0:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80048c2:	e042      	b.n	800494a <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	4a25      	ldr	r2, [pc, #148]	; (8004960 <HAL_I2C_MspInit+0x148>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d13d      	bne.n	800494a <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80048ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80048d2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80048d4:	2300      	movs	r3, #0
 80048d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80048da:	f107 0318 	add.w	r3, r7, #24
 80048de:	4618      	mov	r0, r3
 80048e0:	f004 fa62 	bl	8008da8 <HAL_RCCEx_PeriphCLKConfig>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d001      	beq.n	80048ee <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 80048ea:	f7fe f82b 	bl	8002944 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80048ee:	4b1a      	ldr	r3, [pc, #104]	; (8004958 <HAL_I2C_MspInit+0x140>)
 80048f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f2:	4a19      	ldr	r2, [pc, #100]	; (8004958 <HAL_I2C_MspInit+0x140>)
 80048f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80048f8:	6313      	str	r3, [r2, #48]	; 0x30
 80048fa:	4b17      	ldr	r3, [pc, #92]	; (8004958 <HAL_I2C_MspInit+0x140>)
 80048fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004902:	60fb      	str	r3, [r7, #12]
 8004904:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8004906:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800490a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800490e:	2312      	movs	r3, #18
 8004910:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004914:	2301      	movs	r3, #1
 8004916:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800491a:	2303      	movs	r3, #3
 800491c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8004920:	2304      	movs	r3, #4
 8004922:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8004926:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800492a:	4619      	mov	r1, r3
 800492c:	480d      	ldr	r0, [pc, #52]	; (8004964 <HAL_I2C_MspInit+0x14c>)
 800492e:	f002 f879 	bl	8006a24 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8004932:	4b09      	ldr	r3, [pc, #36]	; (8004958 <HAL_I2C_MspInit+0x140>)
 8004934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004936:	4a08      	ldr	r2, [pc, #32]	; (8004958 <HAL_I2C_MspInit+0x140>)
 8004938:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800493c:	6413      	str	r3, [r2, #64]	; 0x40
 800493e:	4b06      	ldr	r3, [pc, #24]	; (8004958 <HAL_I2C_MspInit+0x140>)
 8004940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004942:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004946:	60bb      	str	r3, [r7, #8]
 8004948:	68bb      	ldr	r3, [r7, #8]
}
 800494a:	bf00      	nop
 800494c:	37b0      	adds	r7, #176	; 0xb0
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	40005400 	.word	0x40005400
 8004958:	40023800 	.word	0x40023800
 800495c:	40020400 	.word	0x40020400
 8004960:	40005c00 	.word	0x40005c00
 8004964:	40021c00 	.word	0x40021c00

08004968 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b082      	sub	sp, #8
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	4a15      	ldr	r2, [pc, #84]	; (80049cc <HAL_I2C_MspDeInit+0x64>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d110      	bne.n	800499c <HAL_I2C_MspDeInit+0x34>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800497a:	4b15      	ldr	r3, [pc, #84]	; (80049d0 <HAL_I2C_MspDeInit+0x68>)
 800497c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497e:	4a14      	ldr	r2, [pc, #80]	; (80049d0 <HAL_I2C_MspDeInit+0x68>)
 8004980:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004984:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8004986:	f44f 7180 	mov.w	r1, #256	; 0x100
 800498a:	4812      	ldr	r0, [pc, #72]	; (80049d4 <HAL_I2C_MspDeInit+0x6c>)
 800498c:	f002 f9f6 	bl	8006d7c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8004990:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004994:	480f      	ldr	r0, [pc, #60]	; (80049d4 <HAL_I2C_MspDeInit+0x6c>)
 8004996:	f002 f9f1 	bl	8006d7c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 800499a:	e013      	b.n	80049c4 <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a0d      	ldr	r2, [pc, #52]	; (80049d8 <HAL_I2C_MspDeInit+0x70>)
 80049a2:	4293      	cmp	r3, r2
 80049a4:	d10e      	bne.n	80049c4 <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 80049a6:	4b0a      	ldr	r3, [pc, #40]	; (80049d0 <HAL_I2C_MspDeInit+0x68>)
 80049a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049aa:	4a09      	ldr	r2, [pc, #36]	; (80049d0 <HAL_I2C_MspDeInit+0x68>)
 80049ac:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80049b0:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 80049b2:	2180      	movs	r1, #128	; 0x80
 80049b4:	4809      	ldr	r0, [pc, #36]	; (80049dc <HAL_I2C_MspDeInit+0x74>)
 80049b6:	f002 f9e1 	bl	8006d7c <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 80049ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80049be:	4807      	ldr	r0, [pc, #28]	; (80049dc <HAL_I2C_MspDeInit+0x74>)
 80049c0:	f002 f9dc 	bl	8006d7c <HAL_GPIO_DeInit>
}
 80049c4:	bf00      	nop
 80049c6:	3708      	adds	r7, #8
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}
 80049cc:	40005400 	.word	0x40005400
 80049d0:	40023800 	.word	0x40023800
 80049d4:	40020400 	.word	0x40020400
 80049d8:	40005c00 	.word	0x40005c00
 80049dc:	40021c00 	.word	0x40021c00

080049e0 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b08e      	sub	sp, #56	; 0x38
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049ec:	2200      	movs	r2, #0
 80049ee:	601a      	str	r2, [r3, #0]
 80049f0:	605a      	str	r2, [r3, #4]
 80049f2:	609a      	str	r2, [r3, #8]
 80049f4:	60da      	str	r2, [r3, #12]
 80049f6:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	4a55      	ldr	r2, [pc, #340]	; (8004b54 <HAL_LTDC_MspInit+0x174>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	f040 80a3 	bne.w	8004b4a <HAL_LTDC_MspInit+0x16a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8004a04:	4b54      	ldr	r3, [pc, #336]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a08:	4a53      	ldr	r2, [pc, #332]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a0a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004a0e:	6453      	str	r3, [r2, #68]	; 0x44
 8004a10:	4b51      	ldr	r3, [pc, #324]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a14:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004a18:	623b      	str	r3, [r7, #32]
 8004a1a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8004a1c:	4b4e      	ldr	r3, [pc, #312]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a20:	4a4d      	ldr	r2, [pc, #308]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a22:	f043 0310 	orr.w	r3, r3, #16
 8004a26:	6313      	str	r3, [r2, #48]	; 0x30
 8004a28:	4b4b      	ldr	r3, [pc, #300]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2c:	f003 0310 	and.w	r3, r3, #16
 8004a30:	61fb      	str	r3, [r7, #28]
 8004a32:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8004a34:	4b48      	ldr	r3, [pc, #288]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a38:	4a47      	ldr	r2, [pc, #284]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a3e:	6313      	str	r3, [r2, #48]	; 0x30
 8004a40:	4b45      	ldr	r3, [pc, #276]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a48:	61bb      	str	r3, [r7, #24]
 8004a4a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 8004a4c:	4b42      	ldr	r3, [pc, #264]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a50:	4a41      	ldr	r2, [pc, #260]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a56:	6313      	str	r3, [r2, #48]	; 0x30
 8004a58:	4b3f      	ldr	r3, [pc, #252]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a5c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a60:	617b      	str	r3, [r7, #20]
 8004a62:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004a64:	4b3c      	ldr	r3, [pc, #240]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a68:	4a3b      	ldr	r2, [pc, #236]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a6e:	6313      	str	r3, [r2, #48]	; 0x30
 8004a70:	4b39      	ldr	r3, [pc, #228]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a78:	613b      	str	r3, [r7, #16]
 8004a7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004a7c:	4b36      	ldr	r3, [pc, #216]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a80:	4a35      	ldr	r2, [pc, #212]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a86:	6313      	str	r3, [r2, #48]	; 0x30
 8004a88:	4b33      	ldr	r3, [pc, #204]	; (8004b58 <HAL_LTDC_MspInit+0x178>)
 8004a8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a90:	60fb      	str	r3, [r7, #12]
 8004a92:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 8004a94:	2310      	movs	r3, #16
 8004a96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a98:	2302      	movs	r3, #2
 8004a9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004aa4:	230e      	movs	r3, #14
 8004aa6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8004aa8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004aac:	4619      	mov	r1, r3
 8004aae:	482b      	ldr	r0, [pc, #172]	; (8004b5c <HAL_LTDC_MspInit+0x17c>)
 8004ab0:	f001 ffb8 	bl	8006a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 8004ab4:	f64e 73ff 	movw	r3, #61439	; 0xefff
 8004ab8:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aba:	2302      	movs	r3, #2
 8004abc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004ac6:	230e      	movs	r3, #14
 8004ac8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8004aca:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ace:	4619      	mov	r1, r3
 8004ad0:	4823      	ldr	r0, [pc, #140]	; (8004b60 <HAL_LTDC_MspInit+0x180>)
 8004ad2:	f001 ffa7 	bl	8006a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 8004ad6:	23f7      	movs	r3, #247	; 0xf7
 8004ad8:	627b      	str	r3, [r7, #36]	; 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ada:	2302      	movs	r3, #2
 8004adc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004ae6:	230e      	movs	r3, #14
 8004ae8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8004aea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004aee:	4619      	mov	r1, r3
 8004af0:	481c      	ldr	r0, [pc, #112]	; (8004b64 <HAL_LTDC_MspInit+0x184>)
 8004af2:	f001 ff97 	bl	8006a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 8004af6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004afa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004afc:	2302      	movs	r3, #2
 8004afe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b00:	2300      	movs	r3, #0
 8004b02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b04:	2300      	movs	r3, #0
 8004b06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8004b08:	2309      	movs	r3, #9
 8004b0a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8004b0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b10:	4619      	mov	r1, r3
 8004b12:	4815      	ldr	r0, [pc, #84]	; (8004b68 <HAL_LTDC_MspInit+0x188>)
 8004b14:	f001 ff86 	bl	8006a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8004b18:	f44f 4346 	mov.w	r3, #50688	; 0xc600
 8004b1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b1e:	2302      	movs	r3, #2
 8004b20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b22:	2300      	movs	r3, #0
 8004b24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b26:	2300      	movs	r3, #0
 8004b28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8004b2a:	230e      	movs	r3, #14
 8004b2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004b2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b32:	4619      	mov	r1, r3
 8004b34:	480d      	ldr	r0, [pc, #52]	; (8004b6c <HAL_LTDC_MspInit+0x18c>)
 8004b36:	f001 ff75 	bl	8006a24 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	2105      	movs	r1, #5
 8004b3e:	2058      	movs	r0, #88	; 0x58
 8004b40:	f001 f90c 	bl	8005d5c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8004b44:	2058      	movs	r0, #88	; 0x58
 8004b46:	f001 f925 	bl	8005d94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8004b4a:	bf00      	nop
 8004b4c:	3738      	adds	r7, #56	; 0x38
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	40016800 	.word	0x40016800
 8004b58:	40023800 	.word	0x40023800
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	40022400 	.word	0x40022400
 8004b64:	40022800 	.word	0x40022800
 8004b68:	40021800 	.word	0x40021800
 8004b6c:	40022000 	.word	0x40022000

08004b70 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b085      	sub	sp, #20
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a0a      	ldr	r2, [pc, #40]	; (8004ba8 <HAL_RNG_MspInit+0x38>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d10b      	bne.n	8004b9a <HAL_RNG_MspInit+0x2a>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8004b82:	4b0a      	ldr	r3, [pc, #40]	; (8004bac <HAL_RNG_MspInit+0x3c>)
 8004b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b86:	4a09      	ldr	r2, [pc, #36]	; (8004bac <HAL_RNG_MspInit+0x3c>)
 8004b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b8c:	6353      	str	r3, [r2, #52]	; 0x34
 8004b8e:	4b07      	ldr	r3, [pc, #28]	; (8004bac <HAL_RNG_MspInit+0x3c>)
 8004b90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b96:	60fb      	str	r3, [r7, #12]
 8004b98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8004b9a:	bf00      	nop
 8004b9c:	3714      	adds	r7, #20
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	50060800 	.word	0x50060800
 8004bac:	40023800 	.word	0x40023800

08004bb0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b0a4      	sub	sp, #144	; 0x90
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004bb8:	f107 030c 	add.w	r3, r7, #12
 8004bbc:	2284      	movs	r2, #132	; 0x84
 8004bbe:	2100      	movs	r1, #0
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f00a f8cd 	bl	800ed60 <memset>
  if(hrtc->Instance==RTC)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a0e      	ldr	r2, [pc, #56]	; (8004c04 <HAL_RTC_MspInit+0x54>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d114      	bne.n	8004bfa <HAL_RTC_MspInit+0x4a>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004bd0:	2320      	movs	r3, #32
 8004bd2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004bd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004bd8:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004bda:	f107 030c 	add.w	r3, r7, #12
 8004bde:	4618      	mov	r0, r3
 8004be0:	f004 f8e2 	bl	8008da8 <HAL_RCCEx_PeriphCLKConfig>
 8004be4:	4603      	mov	r3, r0
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8004bea:	f7fd feab 	bl	8002944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004bee:	4b06      	ldr	r3, [pc, #24]	; (8004c08 <HAL_RTC_MspInit+0x58>)
 8004bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bf2:	4a05      	ldr	r2, [pc, #20]	; (8004c08 <HAL_RTC_MspInit+0x58>)
 8004bf4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bf8:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004bfa:	bf00      	nop
 8004bfc:	3790      	adds	r7, #144	; 0x90
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	bd80      	pop	{r7, pc}
 8004c02:	bf00      	nop
 8004c04:	40002800 	.word	0x40002800
 8004c08:	40023800 	.word	0x40023800

08004c0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c0c:	b580      	push	{r7, lr}
 8004c0e:	b08a      	sub	sp, #40	; 0x28
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c14:	f107 0314 	add.w	r3, r7, #20
 8004c18:	2200      	movs	r2, #0
 8004c1a:	601a      	str	r2, [r3, #0]
 8004c1c:	605a      	str	r2, [r3, #4]
 8004c1e:	609a      	str	r2, [r3, #8]
 8004c20:	60da      	str	r2, [r3, #12]
 8004c22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a25      	ldr	r2, [pc, #148]	; (8004cc0 <HAL_SPI_MspInit+0xb4>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d144      	bne.n	8004cb8 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c2e:	4b25      	ldr	r3, [pc, #148]	; (8004cc4 <HAL_SPI_MspInit+0xb8>)
 8004c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c32:	4a24      	ldr	r2, [pc, #144]	; (8004cc4 <HAL_SPI_MspInit+0xb8>)
 8004c34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c38:	6413      	str	r3, [r2, #64]	; 0x40
 8004c3a:	4b22      	ldr	r3, [pc, #136]	; (8004cc4 <HAL_SPI_MspInit+0xb8>)
 8004c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c42:	613b      	str	r3, [r7, #16]
 8004c44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004c46:	4b1f      	ldr	r3, [pc, #124]	; (8004cc4 <HAL_SPI_MspInit+0xb8>)
 8004c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c4a:	4a1e      	ldr	r2, [pc, #120]	; (8004cc4 <HAL_SPI_MspInit+0xb8>)
 8004c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c50:	6313      	str	r3, [r2, #48]	; 0x30
 8004c52:	4b1c      	ldr	r3, [pc, #112]	; (8004cc4 <HAL_SPI_MspInit+0xb8>)
 8004c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c5a:	60fb      	str	r3, [r7, #12]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c5e:	4b19      	ldr	r3, [pc, #100]	; (8004cc4 <HAL_SPI_MspInit+0xb8>)
 8004c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c62:	4a18      	ldr	r2, [pc, #96]	; (8004cc4 <HAL_SPI_MspInit+0xb8>)
 8004c64:	f043 0302 	orr.w	r3, r3, #2
 8004c68:	6313      	str	r3, [r2, #48]	; 0x30
 8004c6a:	4b16      	ldr	r3, [pc, #88]	; (8004cc4 <HAL_SPI_MspInit+0xb8>)
 8004c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	60bb      	str	r3, [r7, #8]
 8004c74:	68bb      	ldr	r3, [r7, #8]
    PI1     ------> SPI2_SCK
    PI0     ------> SPI2_NSS
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8004c76:	2303      	movs	r3, #3
 8004c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c7a:	2302      	movs	r3, #2
 8004c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c82:	2303      	movs	r3, #3
 8004c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004c86:	2305      	movs	r3, #5
 8004c88:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004c8a:	f107 0314 	add.w	r3, r7, #20
 8004c8e:	4619      	mov	r1, r3
 8004c90:	480d      	ldr	r0, [pc, #52]	; (8004cc8 <HAL_SPI_MspInit+0xbc>)
 8004c92:	f001 fec7 	bl	8006a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 8004c96:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8004c9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004ca8:	2305      	movs	r3, #5
 8004caa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cac:	f107 0314 	add.w	r3, r7, #20
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4806      	ldr	r0, [pc, #24]	; (8004ccc <HAL_SPI_MspInit+0xc0>)
 8004cb4:	f001 feb6 	bl	8006a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004cb8:	bf00      	nop
 8004cba:	3728      	adds	r7, #40	; 0x28
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}
 8004cc0:	40003800 	.word	0x40003800
 8004cc4:	40023800 	.word	0x40023800
 8004cc8:	40022000 	.word	0x40022000
 8004ccc:	40020400 	.word	0x40020400

08004cd0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b08e      	sub	sp, #56	; 0x38
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cdc:	2200      	movs	r2, #0
 8004cde:	601a      	str	r2, [r3, #0]
 8004ce0:	605a      	str	r2, [r3, #4]
 8004ce2:	609a      	str	r2, [r3, #8]
 8004ce4:	60da      	str	r2, [r3, #12]
 8004ce6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a3b      	ldr	r2, [pc, #236]	; (8004ddc <HAL_TIM_Base_MspInit+0x10c>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d10c      	bne.n	8004d0c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004cf2:	4b3b      	ldr	r3, [pc, #236]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cf6:	4a3a      	ldr	r2, [pc, #232]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004cf8:	f043 0301 	orr.w	r3, r3, #1
 8004cfc:	6453      	str	r3, [r2, #68]	; 0x44
 8004cfe:	4b38      	ldr	r3, [pc, #224]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	623b      	str	r3, [r7, #32]
 8004d08:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004d0a:	e062      	b.n	8004dd2 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM2)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d14:	d10c      	bne.n	8004d30 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004d16:	4b32      	ldr	r3, [pc, #200]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1a:	4a31      	ldr	r2, [pc, #196]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d1c:	f043 0301 	orr.w	r3, r3, #1
 8004d20:	6413      	str	r3, [r2, #64]	; 0x40
 8004d22:	4b2f      	ldr	r3, [pc, #188]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d26:	f003 0301 	and.w	r3, r3, #1
 8004d2a:	61fb      	str	r3, [r7, #28]
 8004d2c:	69fb      	ldr	r3, [r7, #28]
}
 8004d2e:	e050      	b.n	8004dd2 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM3)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a2b      	ldr	r2, [pc, #172]	; (8004de4 <HAL_TIM_Base_MspInit+0x114>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d10c      	bne.n	8004d54 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004d3a:	4b29      	ldr	r3, [pc, #164]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d3e:	4a28      	ldr	r2, [pc, #160]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d40:	f043 0302 	orr.w	r3, r3, #2
 8004d44:	6413      	str	r3, [r2, #64]	; 0x40
 8004d46:	4b26      	ldr	r3, [pc, #152]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4a:	f003 0302 	and.w	r3, r3, #2
 8004d4e:	61bb      	str	r3, [r7, #24]
 8004d50:	69bb      	ldr	r3, [r7, #24]
}
 8004d52:	e03e      	b.n	8004dd2 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM5)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4a23      	ldr	r2, [pc, #140]	; (8004de8 <HAL_TIM_Base_MspInit+0x118>)
 8004d5a:	4293      	cmp	r3, r2
 8004d5c:	d10c      	bne.n	8004d78 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004d5e:	4b20      	ldr	r3, [pc, #128]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d62:	4a1f      	ldr	r2, [pc, #124]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d64:	f043 0308 	orr.w	r3, r3, #8
 8004d68:	6413      	str	r3, [r2, #64]	; 0x40
 8004d6a:	4b1d      	ldr	r3, [pc, #116]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6e:	f003 0308 	and.w	r3, r3, #8
 8004d72:	617b      	str	r3, [r7, #20]
 8004d74:	697b      	ldr	r3, [r7, #20]
}
 8004d76:	e02c      	b.n	8004dd2 <HAL_TIM_Base_MspInit+0x102>
  else if(htim_base->Instance==TIM8)
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a1b      	ldr	r2, [pc, #108]	; (8004dec <HAL_TIM_Base_MspInit+0x11c>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d127      	bne.n	8004dd2 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004d82:	4b17      	ldr	r3, [pc, #92]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d86:	4a16      	ldr	r2, [pc, #88]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d88:	f043 0302 	orr.w	r3, r3, #2
 8004d8c:	6453      	str	r3, [r2, #68]	; 0x44
 8004d8e:	4b14      	ldr	r3, [pc, #80]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d92:	f003 0302 	and.w	r3, r3, #2
 8004d96:	613b      	str	r3, [r7, #16]
 8004d98:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8004d9a:	4b11      	ldr	r3, [pc, #68]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d9e:	4a10      	ldr	r2, [pc, #64]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004da0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004da4:	6313      	str	r3, [r2, #48]	; 0x30
 8004da6:	4b0e      	ldr	r3, [pc, #56]	; (8004de0 <HAL_TIM_Base_MspInit+0x110>)
 8004da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dae:	60fb      	str	r3, [r7, #12]
 8004db0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004db2:	2304      	movs	r3, #4
 8004db4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004db6:	2302      	movs	r3, #2
 8004db8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004dbe:	2300      	movs	r3, #0
 8004dc0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004dc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004dca:	4619      	mov	r1, r3
 8004dcc:	4808      	ldr	r0, [pc, #32]	; (8004df0 <HAL_TIM_Base_MspInit+0x120>)
 8004dce:	f001 fe29 	bl	8006a24 <HAL_GPIO_Init>
}
 8004dd2:	bf00      	nop
 8004dd4:	3738      	adds	r7, #56	; 0x38
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	bd80      	pop	{r7, pc}
 8004dda:	bf00      	nop
 8004ddc:	40010000 	.word	0x40010000
 8004de0:	40023800 	.word	0x40023800
 8004de4:	40000400 	.word	0x40000400
 8004de8:	40000c00 	.word	0x40000c00
 8004dec:	40010400 	.word	0x40010400
 8004df0:	40022000 	.word	0x40022000

08004df4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b0b0      	sub	sp, #192	; 0xc0
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dfc:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	605a      	str	r2, [r3, #4]
 8004e06:	609a      	str	r2, [r3, #8]
 8004e08:	60da      	str	r2, [r3, #12]
 8004e0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004e0c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004e10:	2284      	movs	r2, #132	; 0x84
 8004e12:	2100      	movs	r1, #0
 8004e14:	4618      	mov	r0, r3
 8004e16:	f009 ffa3 	bl	800ed60 <memset>
  if(huart->Instance==UART7)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a75      	ldr	r2, [pc, #468]	; (8004ff4 <HAL_UART_MspInit+0x200>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d13d      	bne.n	8004ea0 <HAL_UART_MspInit+0xac>
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART7;
 8004e24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e28:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Uart7ClockSelection = RCC_UART7CLKSOURCE_PCLK1;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004e30:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004e34:	4618      	mov	r0, r3
 8004e36:	f003 ffb7 	bl	8008da8 <HAL_RCCEx_PeriphCLKConfig>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d001      	beq.n	8004e44 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8004e40:	f7fd fd80 	bl	8002944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 8004e44:	4b6c      	ldr	r3, [pc, #432]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e48:	4a6b      	ldr	r2, [pc, #428]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004e4a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004e4e:	6413      	str	r3, [r2, #64]	; 0x40
 8004e50:	4b69      	ldr	r3, [pc, #420]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e54:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004e58:	627b      	str	r3, [r7, #36]	; 0x24
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8004e5c:	4b66      	ldr	r3, [pc, #408]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e60:	4a65      	ldr	r2, [pc, #404]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004e62:	f043 0320 	orr.w	r3, r3, #32
 8004e66:	6313      	str	r3, [r2, #48]	; 0x30
 8004e68:	4b63      	ldr	r3, [pc, #396]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e6c:	f003 0320 	and.w	r3, r3, #32
 8004e70:	623b      	str	r3, [r7, #32]
 8004e72:	6a3b      	ldr	r3, [r7, #32]
    /**UART7 GPIO Configuration
    PF7     ------> UART7_TX
    PF6     ------> UART7_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8004e74:	23c0      	movs	r3, #192	; 0xc0
 8004e76:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e80:	2300      	movs	r3, #0
 8004e82:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e86:	2303      	movs	r3, #3
 8004e88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8004e8c:	2308      	movs	r3, #8
 8004e8e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004e92:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004e96:	4619      	mov	r1, r3
 8004e98:	4858      	ldr	r0, [pc, #352]	; (8004ffc <HAL_UART_MspInit+0x208>)
 8004e9a:	f001 fdc3 	bl	8006a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8004e9e:	e0a4      	b.n	8004fea <HAL_UART_MspInit+0x1f6>
  else if(huart->Instance==USART1)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a56      	ldr	r2, [pc, #344]	; (8005000 <HAL_UART_MspInit+0x20c>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d15d      	bne.n	8004f66 <HAL_UART_MspInit+0x172>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004eaa:	2340      	movs	r3, #64	; 0x40
 8004eac:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004eb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f003 ff76 	bl	8008da8 <HAL_RCCEx_PeriphCLKConfig>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8004ec2:	f7fd fd3f 	bl	8002944 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8004ec6:	4b4c      	ldr	r3, [pc, #304]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eca:	4a4b      	ldr	r2, [pc, #300]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004ecc:	f043 0310 	orr.w	r3, r3, #16
 8004ed0:	6453      	str	r3, [r2, #68]	; 0x44
 8004ed2:	4b49      	ldr	r3, [pc, #292]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ed6:	f003 0310 	and.w	r3, r3, #16
 8004eda:	61fb      	str	r3, [r7, #28]
 8004edc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ede:	4b46      	ldr	r3, [pc, #280]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004ee0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee2:	4a45      	ldr	r2, [pc, #276]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004ee4:	f043 0302 	orr.w	r3, r3, #2
 8004ee8:	6313      	str	r3, [r2, #48]	; 0x30
 8004eea:	4b43      	ldr	r3, [pc, #268]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	61bb      	str	r3, [r7, #24]
 8004ef4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ef6:	4b40      	ldr	r3, [pc, #256]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004efa:	4a3f      	ldr	r2, [pc, #252]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004efc:	f043 0301 	orr.w	r3, r3, #1
 8004f00:	6313      	str	r3, [r2, #48]	; 0x30
 8004f02:	4b3d      	ldr	r3, [pc, #244]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	617b      	str	r3, [r7, #20]
 8004f0c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8004f0e:	2380      	movs	r3, #128	; 0x80
 8004f10:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f14:	2302      	movs	r3, #2
 8004f16:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f20:	2300      	movs	r3, #0
 8004f22:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f26:	2307      	movs	r3, #7
 8004f28:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8004f2c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004f30:	4619      	mov	r1, r3
 8004f32:	4834      	ldr	r0, [pc, #208]	; (8005004 <HAL_UART_MspInit+0x210>)
 8004f34:	f001 fd76 	bl	8006a24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8004f38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f3c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f40:	2302      	movs	r3, #2
 8004f42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f46:	2300      	movs	r3, #0
 8004f48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004f52:	2307      	movs	r3, #7
 8004f54:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8004f58:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004f5c:	4619      	mov	r1, r3
 8004f5e:	482a      	ldr	r0, [pc, #168]	; (8005008 <HAL_UART_MspInit+0x214>)
 8004f60:	f001 fd60 	bl	8006a24 <HAL_GPIO_Init>
}
 8004f64:	e041      	b.n	8004fea <HAL_UART_MspInit+0x1f6>
  else if(huart->Instance==USART6)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a28      	ldr	r2, [pc, #160]	; (800500c <HAL_UART_MspInit+0x218>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d13c      	bne.n	8004fea <HAL_UART_MspInit+0x1f6>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8004f70:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004f74:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8004f76:	2300      	movs	r3, #0
 8004f78:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004f7c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004f80:	4618      	mov	r0, r3
 8004f82:	f003 ff11 	bl	8008da8 <HAL_RCCEx_PeriphCLKConfig>
 8004f86:	4603      	mov	r3, r0
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d001      	beq.n	8004f90 <HAL_UART_MspInit+0x19c>
      Error_Handler();
 8004f8c:	f7fd fcda 	bl	8002944 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004f90:	4b19      	ldr	r3, [pc, #100]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004f92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f94:	4a18      	ldr	r2, [pc, #96]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004f96:	f043 0320 	orr.w	r3, r3, #32
 8004f9a:	6453      	str	r3, [r2, #68]	; 0x44
 8004f9c:	4b16      	ldr	r3, [pc, #88]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004f9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fa0:	f003 0320 	and.w	r3, r3, #32
 8004fa4:	613b      	str	r3, [r7, #16]
 8004fa6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fa8:	4b13      	ldr	r3, [pc, #76]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fac:	4a12      	ldr	r2, [pc, #72]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004fae:	f043 0304 	orr.w	r3, r3, #4
 8004fb2:	6313      	str	r3, [r2, #48]	; 0x30
 8004fb4:	4b10      	ldr	r3, [pc, #64]	; (8004ff8 <HAL_UART_MspInit+0x204>)
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8004fc0:	23c0      	movs	r3, #192	; 0xc0
 8004fc2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fc6:	2302      	movs	r3, #2
 8004fc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004fd8:	2308      	movs	r3, #8
 8004fda:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fde:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	480a      	ldr	r0, [pc, #40]	; (8005010 <HAL_UART_MspInit+0x21c>)
 8004fe6:	f001 fd1d 	bl	8006a24 <HAL_GPIO_Init>
}
 8004fea:	bf00      	nop
 8004fec:	37c0      	adds	r7, #192	; 0xc0
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	40007800 	.word	0x40007800
 8004ff8:	40023800 	.word	0x40023800
 8004ffc:	40021400 	.word	0x40021400
 8005000:	40011000 	.word	0x40011000
 8005004:	40020400 	.word	0x40020400
 8005008:	40020000 	.word	0x40020000
 800500c:	40011400 	.word	0x40011400
 8005010:	40020800 	.word	0x40020800

08005014 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8005014:	b580      	push	{r7, lr}
 8005016:	b086      	sub	sp, #24
 8005018:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800501a:	1d3b      	adds	r3, r7, #4
 800501c:	2200      	movs	r2, #0
 800501e:	601a      	str	r2, [r3, #0]
 8005020:	605a      	str	r2, [r3, #4]
 8005022:	609a      	str	r2, [r3, #8]
 8005024:	60da      	str	r2, [r3, #12]
 8005026:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8005028:	4b3a      	ldr	r3, [pc, #232]	; (8005114 <HAL_FMC_MspInit+0x100>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d16d      	bne.n	800510c <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8005030:	4b38      	ldr	r3, [pc, #224]	; (8005114 <HAL_FMC_MspInit+0x100>)
 8005032:	2201      	movs	r2, #1
 8005034:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005036:	4b38      	ldr	r3, [pc, #224]	; (8005118 <HAL_FMC_MspInit+0x104>)
 8005038:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800503a:	4a37      	ldr	r2, [pc, #220]	; (8005118 <HAL_FMC_MspInit+0x104>)
 800503c:	f043 0301 	orr.w	r3, r3, #1
 8005040:	6393      	str	r3, [r2, #56]	; 0x38
 8005042:	4b35      	ldr	r3, [pc, #212]	; (8005118 <HAL_FMC_MspInit+0x104>)
 8005044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005046:	f003 0301 	and.w	r3, r3, #1
 800504a:	603b      	str	r3, [r7, #0]
 800504c:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 800504e:	f64f 7383 	movw	r3, #65411	; 0xff83
 8005052:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005054:	2302      	movs	r3, #2
 8005056:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005058:	2300      	movs	r3, #0
 800505a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800505c:	2303      	movs	r3, #3
 800505e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005060:	230c      	movs	r3, #12
 8005062:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005064:	1d3b      	adds	r3, r7, #4
 8005066:	4619      	mov	r1, r3
 8005068:	482c      	ldr	r0, [pc, #176]	; (800511c <HAL_FMC_MspInit+0x108>)
 800506a:	f001 fcdb 	bl	8006a24 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 800506e:	f248 1333 	movw	r3, #33075	; 0x8133
 8005072:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005074:	2302      	movs	r3, #2
 8005076:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005078:	2300      	movs	r3, #0
 800507a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800507c:	2303      	movs	r3, #3
 800507e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8005080:	230c      	movs	r3, #12
 8005082:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8005084:	1d3b      	adds	r3, r7, #4
 8005086:	4619      	mov	r1, r3
 8005088:	4825      	ldr	r0, [pc, #148]	; (8005120 <HAL_FMC_MspInit+0x10c>)
 800508a:	f001 fccb 	bl	8006a24 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 800508e:	f24c 7303 	movw	r3, #50947	; 0xc703
 8005092:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005094:	2302      	movs	r3, #2
 8005096:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005098:	2300      	movs	r3, #0
 800509a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800509c:	2303      	movs	r3, #3
 800509e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80050a0:	230c      	movs	r3, #12
 80050a2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80050a4:	1d3b      	adds	r3, r7, #4
 80050a6:	4619      	mov	r1, r3
 80050a8:	481e      	ldr	r0, [pc, #120]	; (8005124 <HAL_FMC_MspInit+0x110>)
 80050aa:	f001 fcbb 	bl	8006a24 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 80050ae:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80050b2:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050b4:	2302      	movs	r3, #2
 80050b6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050b8:	2300      	movs	r3, #0
 80050ba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050bc:	2303      	movs	r3, #3
 80050be:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80050c0:	230c      	movs	r3, #12
 80050c2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80050c4:	1d3b      	adds	r3, r7, #4
 80050c6:	4619      	mov	r1, r3
 80050c8:	4817      	ldr	r0, [pc, #92]	; (8005128 <HAL_FMC_MspInit+0x114>)
 80050ca:	f001 fcab 	bl	8006a24 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 80050ce:	2328      	movs	r3, #40	; 0x28
 80050d0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050d2:	2302      	movs	r3, #2
 80050d4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050d6:	2300      	movs	r3, #0
 80050d8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050da:	2303      	movs	r3, #3
 80050dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80050de:	230c      	movs	r3, #12
 80050e0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80050e2:	1d3b      	adds	r3, r7, #4
 80050e4:	4619      	mov	r1, r3
 80050e6:	4811      	ldr	r0, [pc, #68]	; (800512c <HAL_FMC_MspInit+0x118>)
 80050e8:	f001 fc9c 	bl	8006a24 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 80050ec:	2308      	movs	r3, #8
 80050ee:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050f0:	2302      	movs	r3, #2
 80050f2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050f4:	2300      	movs	r3, #0
 80050f6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80050f8:	2303      	movs	r3, #3
 80050fa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80050fc:	230c      	movs	r3, #12
 80050fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8005100:	1d3b      	adds	r3, r7, #4
 8005102:	4619      	mov	r1, r3
 8005104:	480a      	ldr	r0, [pc, #40]	; (8005130 <HAL_FMC_MspInit+0x11c>)
 8005106:	f001 fc8d 	bl	8006a24 <HAL_GPIO_Init>
 800510a:	e000      	b.n	800510e <HAL_FMC_MspInit+0xfa>
    return;
 800510c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800510e:	3718      	adds	r7, #24
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}
 8005114:	20000a58 	.word	0x20000a58
 8005118:	40023800 	.word	0x40023800
 800511c:	40021000 	.word	0x40021000
 8005120:	40021800 	.word	0x40021800
 8005124:	40020c00 	.word	0x40020c00
 8005128:	40021400 	.word	0x40021400
 800512c:	40021c00 	.word	0x40021c00
 8005130:	40020800 	.word	0x40020800

08005134 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800513c:	f7ff ff6a 	bl	8005014 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8005140:	bf00      	nop
 8005142:	3708      	adds	r7, #8
 8005144:	46bd      	mov	sp, r7
 8005146:	bd80      	pop	{r7, pc}

08005148 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b08c      	sub	sp, #48	; 0x30
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005150:	2300      	movs	r3, #0
 8005152:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005154:	2300      	movs	r3, #0
 8005156:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8005158:	2200      	movs	r2, #0
 800515a:	6879      	ldr	r1, [r7, #4]
 800515c:	2036      	movs	r0, #54	; 0x36
 800515e:	f000 fdfd 	bl	8005d5c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005162:	2036      	movs	r0, #54	; 0x36
 8005164:	f000 fe16 	bl	8005d94 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8005168:	4b1f      	ldr	r3, [pc, #124]	; (80051e8 <HAL_InitTick+0xa0>)
 800516a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800516c:	4a1e      	ldr	r2, [pc, #120]	; (80051e8 <HAL_InitTick+0xa0>)
 800516e:	f043 0310 	orr.w	r3, r3, #16
 8005172:	6413      	str	r3, [r2, #64]	; 0x40
 8005174:	4b1c      	ldr	r3, [pc, #112]	; (80051e8 <HAL_InitTick+0xa0>)
 8005176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005178:	f003 0310 	and.w	r3, r3, #16
 800517c:	60fb      	str	r3, [r7, #12]
 800517e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005180:	f107 0210 	add.w	r2, r7, #16
 8005184:	f107 0314 	add.w	r3, r7, #20
 8005188:	4611      	mov	r1, r2
 800518a:	4618      	mov	r0, r3
 800518c:	f003 fdda 	bl	8008d44 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005190:	f003 fdb0 	bl	8008cf4 <HAL_RCC_GetPCLK1Freq>
 8005194:	4603      	mov	r3, r0
 8005196:	005b      	lsls	r3, r3, #1
 8005198:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800519a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800519c:	4a13      	ldr	r2, [pc, #76]	; (80051ec <HAL_InitTick+0xa4>)
 800519e:	fba2 2303 	umull	r2, r3, r2, r3
 80051a2:	0c9b      	lsrs	r3, r3, #18
 80051a4:	3b01      	subs	r3, #1
 80051a6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80051a8:	4b11      	ldr	r3, [pc, #68]	; (80051f0 <HAL_InitTick+0xa8>)
 80051aa:	4a12      	ldr	r2, [pc, #72]	; (80051f4 <HAL_InitTick+0xac>)
 80051ac:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80051ae:	4b10      	ldr	r3, [pc, #64]	; (80051f0 <HAL_InitTick+0xa8>)
 80051b0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80051b4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80051b6:	4a0e      	ldr	r2, [pc, #56]	; (80051f0 <HAL_InitTick+0xa8>)
 80051b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051ba:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80051bc:	4b0c      	ldr	r3, [pc, #48]	; (80051f0 <HAL_InitTick+0xa8>)
 80051be:	2200      	movs	r2, #0
 80051c0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051c2:	4b0b      	ldr	r3, [pc, #44]	; (80051f0 <HAL_InitTick+0xa8>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80051c8:	4809      	ldr	r0, [pc, #36]	; (80051f0 <HAL_InitTick+0xa8>)
 80051ca:	f005 f83d 	bl	800a248 <HAL_TIM_Base_Init>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d104      	bne.n	80051de <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80051d4:	4806      	ldr	r0, [pc, #24]	; (80051f0 <HAL_InitTick+0xa8>)
 80051d6:	f005 f88f 	bl	800a2f8 <HAL_TIM_Base_Start_IT>
 80051da:	4603      	mov	r3, r0
 80051dc:	e000      	b.n	80051e0 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3730      	adds	r7, #48	; 0x30
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}
 80051e8:	40023800 	.word	0x40023800
 80051ec:	431bde83 	.word	0x431bde83
 80051f0:	20008bb8 	.word	0x20008bb8
 80051f4:	40001000 	.word	0x40001000

080051f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80051f8:	b480      	push	{r7}
 80051fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80051fc:	e7fe      	b.n	80051fc <NMI_Handler+0x4>

080051fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80051fe:	b480      	push	{r7}
 8005200:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005202:	e7fe      	b.n	8005202 <HardFault_Handler+0x4>

08005204 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005204:	b480      	push	{r7}
 8005206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005208:	e7fe      	b.n	8005208 <MemManage_Handler+0x4>

0800520a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800520a:	b480      	push	{r7}
 800520c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800520e:	e7fe      	b.n	800520e <BusFault_Handler+0x4>

08005210 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005210:	b480      	push	{r7}
 8005212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005214:	e7fe      	b.n	8005214 <UsageFault_Handler+0x4>

08005216 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005216:	b480      	push	{r7}
 8005218:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800521a:	bf00      	nop
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8005228:	4b06      	ldr	r3, [pc, #24]	; (8005244 <TIM6_DAC_IRQHandler+0x20>)
 800522a:	791b      	ldrb	r3, [r3, #4]
 800522c:	b2db      	uxtb	r3, r3
 800522e:	2b00      	cmp	r3, #0
 8005230:	d002      	beq.n	8005238 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 8005232:	4804      	ldr	r0, [pc, #16]	; (8005244 <TIM6_DAC_IRQHandler+0x20>)
 8005234:	f000 fdde 	bl	8005df4 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8005238:	4803      	ldr	r0, [pc, #12]	; (8005248 <TIM6_DAC_IRQHandler+0x24>)
 800523a:	f005 f8d5 	bl	800a3e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800523e:	bf00      	nop
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	200088f8 	.word	0x200088f8
 8005248:	20008bb8 	.word	0x20008bb8

0800524c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8005250:	4802      	ldr	r0, [pc, #8]	; (800525c <LTDC_IRQHandler+0x10>)
 8005252:	f002 fdf5 	bl	8007e40 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8005256:	bf00      	nop
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	20008734 	.word	0x20008734

08005260 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8005264:	4802      	ldr	r0, [pc, #8]	; (8005270 <DMA2D_IRQHandler+0x10>)
 8005266:	f001 f99f 	bl	80065a8 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800526a:	bf00      	nop
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	20008a14 	.word	0x20008a14

08005274 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b086      	sub	sp, #24
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800527c:	4a14      	ldr	r2, [pc, #80]	; (80052d0 <_sbrk+0x5c>)
 800527e:	4b15      	ldr	r3, [pc, #84]	; (80052d4 <_sbrk+0x60>)
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005288:	4b13      	ldr	r3, [pc, #76]	; (80052d8 <_sbrk+0x64>)
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d102      	bne.n	8005296 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005290:	4b11      	ldr	r3, [pc, #68]	; (80052d8 <_sbrk+0x64>)
 8005292:	4a12      	ldr	r2, [pc, #72]	; (80052dc <_sbrk+0x68>)
 8005294:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005296:	4b10      	ldr	r3, [pc, #64]	; (80052d8 <_sbrk+0x64>)
 8005298:	681a      	ldr	r2, [r3, #0]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	4413      	add	r3, r2
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d207      	bcs.n	80052b4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80052a4:	f009 fd22 	bl	800ecec <__errno>
 80052a8:	4603      	mov	r3, r0
 80052aa:	220c      	movs	r2, #12
 80052ac:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80052ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052b2:	e009      	b.n	80052c8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80052b4:	4b08      	ldr	r3, [pc, #32]	; (80052d8 <_sbrk+0x64>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80052ba:	4b07      	ldr	r3, [pc, #28]	; (80052d8 <_sbrk+0x64>)
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4413      	add	r3, r2
 80052c2:	4a05      	ldr	r2, [pc, #20]	; (80052d8 <_sbrk+0x64>)
 80052c4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80052c6:	68fb      	ldr	r3, [r7, #12]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3718      	adds	r7, #24
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}
 80052d0:	20050000 	.word	0x20050000
 80052d4:	00000400 	.word	0x00000400
 80052d8:	20000a5c 	.word	0x20000a5c
 80052dc:	20008c58 	.word	0x20008c58

080052e0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80052e0:	b480      	push	{r7}
 80052e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80052e4:	4b06      	ldr	r3, [pc, #24]	; (8005300 <SystemInit+0x20>)
 80052e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052ea:	4a05      	ldr	r2, [pc, #20]	; (8005300 <SystemInit+0x20>)
 80052ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80052f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80052f4:	bf00      	nop
 80052f6:	46bd      	mov	sp, r7
 80052f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fc:	4770      	bx	lr
 80052fe:	bf00      	nop
 8005300:	e000ed00 	.word	0xe000ed00

08005304 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005304:	f8df d034 	ldr.w	sp, [pc, #52]	; 800533c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005308:	480d      	ldr	r0, [pc, #52]	; (8005340 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800530a:	490e      	ldr	r1, [pc, #56]	; (8005344 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800530c:	4a0e      	ldr	r2, [pc, #56]	; (8005348 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800530e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005310:	e002      	b.n	8005318 <LoopCopyDataInit>

08005312 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005312:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005314:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005316:	3304      	adds	r3, #4

08005318 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005318:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800531a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800531c:	d3f9      	bcc.n	8005312 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800531e:	4a0b      	ldr	r2, [pc, #44]	; (800534c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005320:	4c0b      	ldr	r4, [pc, #44]	; (8005350 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005322:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005324:	e001      	b.n	800532a <LoopFillZerobss>

08005326 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005326:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005328:	3204      	adds	r2, #4

0800532a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800532a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800532c:	d3fb      	bcc.n	8005326 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800532e:	f7ff ffd7 	bl	80052e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005332:	f009 fce1 	bl	800ecf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005336:	f7fb fc15 	bl	8000b64 <main>
  bx  lr    
 800533a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800533c:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8005340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005344:	200000b4 	.word	0x200000b4
  ldr r2, =_sidata
 8005348:	0801279c 	.word	0x0801279c
  ldr r2, =_sbss
 800534c:	200000b4 	.word	0x200000b4
  ldr r4, =_ebss
 8005350:	20008c58 	.word	0x20008c58

08005354 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005354:	e7fe      	b.n	8005354 <ADC_IRQHandler>

08005356 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800535a:	2003      	movs	r0, #3
 800535c:	f000 fcf3 	bl	8005d46 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005360:	200f      	movs	r0, #15
 8005362:	f7ff fef1 	bl	8005148 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005366:	f7ff f953 	bl	8004610 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800536a:	2300      	movs	r3, #0
}
 800536c:	4618      	mov	r0, r3
 800536e:	bd80      	pop	{r7, pc}

08005370 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005370:	b480      	push	{r7}
 8005372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005374:	4b06      	ldr	r3, [pc, #24]	; (8005390 <HAL_IncTick+0x20>)
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	461a      	mov	r2, r3
 800537a:	4b06      	ldr	r3, [pc, #24]	; (8005394 <HAL_IncTick+0x24>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4413      	add	r3, r2
 8005380:	4a04      	ldr	r2, [pc, #16]	; (8005394 <HAL_IncTick+0x24>)
 8005382:	6013      	str	r3, [r2, #0]
}
 8005384:	bf00      	nop
 8005386:	46bd      	mov	sp, r7
 8005388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538c:	4770      	bx	lr
 800538e:	bf00      	nop
 8005390:	20000048 	.word	0x20000048
 8005394:	20008c04 	.word	0x20008c04

08005398 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005398:	b480      	push	{r7}
 800539a:	af00      	add	r7, sp, #0
  return uwTick;
 800539c:	4b03      	ldr	r3, [pc, #12]	; (80053ac <HAL_GetTick+0x14>)
 800539e:	681b      	ldr	r3, [r3, #0]
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	46bd      	mov	sp, r7
 80053a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a8:	4770      	bx	lr
 80053aa:	bf00      	nop
 80053ac:	20008c04 	.word	0x20008c04

080053b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b084      	sub	sp, #16
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80053b8:	f7ff ffee 	bl	8005398 <HAL_GetTick>
 80053bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053c8:	d005      	beq.n	80053d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80053ca:	4b0a      	ldr	r3, [pc, #40]	; (80053f4 <HAL_Delay+0x44>)
 80053cc:	781b      	ldrb	r3, [r3, #0]
 80053ce:	461a      	mov	r2, r3
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	4413      	add	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80053d6:	bf00      	nop
 80053d8:	f7ff ffde 	bl	8005398 <HAL_GetTick>
 80053dc:	4602      	mov	r2, r0
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	68fa      	ldr	r2, [r7, #12]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d8f7      	bhi.n	80053d8 <HAL_Delay+0x28>
  {
  }
}
 80053e8:	bf00      	nop
 80053ea:	bf00      	nop
 80053ec:	3710      	adds	r7, #16
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	20000048 	.word	0x20000048

080053f8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005400:	2300      	movs	r3, #0
 8005402:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d101      	bne.n	800540e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e031      	b.n	8005472 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005412:	2b00      	cmp	r3, #0
 8005414:	d109      	bne.n	800542a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f7ff f922 	bl	8004660 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542e:	f003 0310 	and.w	r3, r3, #16
 8005432:	2b00      	cmp	r3, #0
 8005434:	d116      	bne.n	8005464 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800543a:	4b10      	ldr	r3, [pc, #64]	; (800547c <HAL_ADC_Init+0x84>)
 800543c:	4013      	ands	r3, r2
 800543e:	f043 0202 	orr.w	r2, r3, #2
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005446:	6878      	ldr	r0, [r7, #4]
 8005448:	f000 fad6 	bl	80059f8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005456:	f023 0303 	bic.w	r3, r3, #3
 800545a:	f043 0201 	orr.w	r2, r3, #1
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	641a      	str	r2, [r3, #64]	; 0x40
 8005462:	e001      	b.n	8005468 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005470:	7bfb      	ldrb	r3, [r7, #15]
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	ffffeefd 	.word	0xffffeefd

08005480 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8005480:	b480      	push	{r7}
 8005482:	b085      	sub	sp, #20
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8005488:	2300      	movs	r3, #0
 800548a:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005492:	2b01      	cmp	r3, #1
 8005494:	d101      	bne.n	800549a <HAL_ADC_Start+0x1a>
 8005496:	2302      	movs	r3, #2
 8005498:	e0ad      	b.n	80055f6 <HAL_ADC_Start+0x176>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	2201      	movs	r2, #1
 800549e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f003 0301 	and.w	r3, r3, #1
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d018      	beq.n	80054e2 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689a      	ldr	r2, [r3, #8]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f042 0201 	orr.w	r2, r2, #1
 80054be:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80054c0:	4b50      	ldr	r3, [pc, #320]	; (8005604 <HAL_ADC_Start+0x184>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a50      	ldr	r2, [pc, #320]	; (8005608 <HAL_ADC_Start+0x188>)
 80054c6:	fba2 2303 	umull	r2, r3, r2, r3
 80054ca:	0c9a      	lsrs	r2, r3, #18
 80054cc:	4613      	mov	r3, r2
 80054ce:	005b      	lsls	r3, r3, #1
 80054d0:	4413      	add	r3, r2
 80054d2:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80054d4:	e002      	b.n	80054dc <HAL_ADC_Start+0x5c>
    {
      counter--;
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	3b01      	subs	r3, #1
 80054da:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d1f9      	bne.n	80054d6 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	689b      	ldr	r3, [r3, #8]
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	2b01      	cmp	r3, #1
 80054ee:	d175      	bne.n	80055dc <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80054f4:	4b45      	ldr	r3, [pc, #276]	; (800560c <HAL_ADC_Start+0x18c>)
 80054f6:	4013      	ands	r3, r2
 80054f8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	685b      	ldr	r3, [r3, #4]
 8005506:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800550a:	2b00      	cmp	r3, #0
 800550c:	d007      	beq.n	800551e <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005512:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005516:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005522:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005526:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800552a:	d106      	bne.n	800553a <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005530:	f023 0206 	bic.w	r2, r3, #6
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	645a      	str	r2, [r3, #68]	; 0x44
 8005538:	e002      	b.n	8005540 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005550:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8005552:	4b2f      	ldr	r3, [pc, #188]	; (8005610 <HAL_ADC_Start+0x190>)
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f003 031f 	and.w	r3, r3, #31
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10f      	bne.n	800557e <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005568:	2b00      	cmp	r3, #0
 800556a:	d143      	bne.n	80055f4 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689a      	ldr	r2, [r3, #8]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800557a:	609a      	str	r2, [r3, #8]
 800557c:	e03a      	b.n	80055f4 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a24      	ldr	r2, [pc, #144]	; (8005614 <HAL_ADC_Start+0x194>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d10e      	bne.n	80055a6 <HAL_ADC_Start+0x126>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d107      	bne.n	80055a6 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	689a      	ldr	r2, [r3, #8]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80055a4:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80055a6:	4b1a      	ldr	r3, [pc, #104]	; (8005610 <HAL_ADC_Start+0x190>)
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f003 0310 	and.w	r3, r3, #16
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d120      	bne.n	80055f4 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4a18      	ldr	r2, [pc, #96]	; (8005618 <HAL_ADC_Start+0x198>)
 80055b8:	4293      	cmp	r3, r2
 80055ba:	d11b      	bne.n	80055f4 <HAL_ADC_Start+0x174>
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d114      	bne.n	80055f4 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	689a      	ldr	r2, [r3, #8]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80055d8:	609a      	str	r2, [r3, #8]
 80055da:	e00b      	b.n	80055f4 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055e0:	f043 0210 	orr.w	r2, r3, #16
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055ec:	f043 0201 	orr.w	r2, r3, #1
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3714      	adds	r7, #20
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	20000040 	.word	0x20000040
 8005608:	431bde83 	.word	0x431bde83
 800560c:	fffff8fe 	.word	0xfffff8fe
 8005610:	40012300 	.word	0x40012300
 8005614:	40012000 	.word	0x40012000
 8005618:	40012200 	.word	0x40012200

0800561c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b084      	sub	sp, #16
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
 8005624:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005626:	2300      	movs	r3, #0
 8005628:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005634:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005638:	d113      	bne.n	8005662 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	689b      	ldr	r3, [r3, #8]
 8005640:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005644:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005648:	d10b      	bne.n	8005662 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564e:	f043 0220 	orr.w	r2, r3, #32
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2200      	movs	r2, #0
 800565a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e063      	b.n	800572a <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8005662:	f7ff fe99 	bl	8005398 <HAL_GetTick>
 8005666:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005668:	e021      	b.n	80056ae <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005670:	d01d      	beq.n	80056ae <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d007      	beq.n	8005688 <HAL_ADC_PollForConversion+0x6c>
 8005678:	f7ff fe8e 	bl	8005398 <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	683a      	ldr	r2, [r7, #0]
 8005684:	429a      	cmp	r2, r3
 8005686:	d212      	bcs.n	80056ae <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	f003 0302 	and.w	r3, r3, #2
 8005692:	2b02      	cmp	r3, #2
 8005694:	d00b      	beq.n	80056ae <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569a:	f043 0204 	orr.w	r2, r3, #4
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2200      	movs	r2, #0
 80056a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	e03d      	b.n	800572a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 0302 	and.w	r3, r3, #2
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d1d6      	bne.n	800566a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f06f 0212 	mvn.w	r2, #18
 80056c4:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ca:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d123      	bne.n	8005728 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d11f      	bne.n	8005728 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ee:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d006      	beq.n	8005704 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005700:	2b00      	cmp	r3, #0
 8005702:	d111      	bne.n	8005728 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005708:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005714:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d105      	bne.n	8005728 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005720:	f043 0201 	orr.w	r2, r3, #1
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005728:	2300      	movs	r3, #0
}
 800572a:	4618      	mov	r0, r3
 800572c:	3710      	adds	r7, #16
 800572e:	46bd      	mov	sp, r7
 8005730:	bd80      	pop	{r7, pc}

08005732 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005732:	b480      	push	{r7}
 8005734:	b083      	sub	sp, #12
 8005736:	af00      	add	r7, sp, #0
 8005738:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005740:	4618      	mov	r0, r3
 8005742:	370c      	adds	r7, #12
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr

0800574c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800574c:	b480      	push	{r7}
 800574e:	b085      	sub	sp, #20
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8005756:	2300      	movs	r3, #0
 8005758:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005760:	2b01      	cmp	r3, #1
 8005762:	d101      	bne.n	8005768 <HAL_ADC_ConfigChannel+0x1c>
 8005764:	2302      	movs	r3, #2
 8005766:	e136      	b.n	80059d6 <HAL_ADC_ConfigChannel+0x28a>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2b09      	cmp	r3, #9
 8005776:	d93a      	bls.n	80057ee <HAL_ADC_ConfigChannel+0xa2>
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005780:	d035      	beq.n	80057ee <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	68d9      	ldr	r1, [r3, #12]
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	b29b      	uxth	r3, r3
 800578e:	461a      	mov	r2, r3
 8005790:	4613      	mov	r3, r2
 8005792:	005b      	lsls	r3, r3, #1
 8005794:	4413      	add	r3, r2
 8005796:	3b1e      	subs	r3, #30
 8005798:	2207      	movs	r2, #7
 800579a:	fa02 f303 	lsl.w	r3, r2, r3
 800579e:	43da      	mvns	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	400a      	ands	r2, r1
 80057a6:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	4a8d      	ldr	r2, [pc, #564]	; (80059e4 <HAL_ADC_ConfigChannel+0x298>)
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d10a      	bne.n	80057c8 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68d9      	ldr	r1, [r3, #12]
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	061a      	lsls	r2, r3, #24
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	430a      	orrs	r2, r1
 80057c4:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80057c6:	e035      	b.n	8005834 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	68d9      	ldr	r1, [r3, #12]
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	689a      	ldr	r2, [r3, #8]
 80057d2:	683b      	ldr	r3, [r7, #0]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	4618      	mov	r0, r3
 80057da:	4603      	mov	r3, r0
 80057dc:	005b      	lsls	r3, r3, #1
 80057de:	4403      	add	r3, r0
 80057e0:	3b1e      	subs	r3, #30
 80057e2:	409a      	lsls	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	430a      	orrs	r2, r1
 80057ea:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80057ec:	e022      	b.n	8005834 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	6919      	ldr	r1, [r3, #16]
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	461a      	mov	r2, r3
 80057fc:	4613      	mov	r3, r2
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	4413      	add	r3, r2
 8005802:	2207      	movs	r2, #7
 8005804:	fa02 f303 	lsl.w	r3, r2, r3
 8005808:	43da      	mvns	r2, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	400a      	ands	r2, r1
 8005810:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	6919      	ldr	r1, [r3, #16]
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	689a      	ldr	r2, [r3, #8]
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	b29b      	uxth	r3, r3
 8005822:	4618      	mov	r0, r3
 8005824:	4603      	mov	r3, r0
 8005826:	005b      	lsls	r3, r3, #1
 8005828:	4403      	add	r3, r0
 800582a:	409a      	lsls	r2, r3
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	430a      	orrs	r2, r1
 8005832:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	2b06      	cmp	r3, #6
 800583a:	d824      	bhi.n	8005886 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	685a      	ldr	r2, [r3, #4]
 8005846:	4613      	mov	r3, r2
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	4413      	add	r3, r2
 800584c:	3b05      	subs	r3, #5
 800584e:	221f      	movs	r2, #31
 8005850:	fa02 f303 	lsl.w	r3, r2, r3
 8005854:	43da      	mvns	r2, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	400a      	ands	r2, r1
 800585c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	b29b      	uxth	r3, r3
 800586a:	4618      	mov	r0, r3
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	685a      	ldr	r2, [r3, #4]
 8005870:	4613      	mov	r3, r2
 8005872:	009b      	lsls	r3, r3, #2
 8005874:	4413      	add	r3, r2
 8005876:	3b05      	subs	r3, #5
 8005878:	fa00 f203 	lsl.w	r2, r0, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	430a      	orrs	r2, r1
 8005882:	635a      	str	r2, [r3, #52]	; 0x34
 8005884:	e04c      	b.n	8005920 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	2b0c      	cmp	r3, #12
 800588c:	d824      	bhi.n	80058d8 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	685a      	ldr	r2, [r3, #4]
 8005898:	4613      	mov	r3, r2
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	4413      	add	r3, r2
 800589e:	3b23      	subs	r3, #35	; 0x23
 80058a0:	221f      	movs	r2, #31
 80058a2:	fa02 f303 	lsl.w	r3, r2, r3
 80058a6:	43da      	mvns	r2, r3
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	400a      	ands	r2, r1
 80058ae:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80058b6:	683b      	ldr	r3, [r7, #0]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	4618      	mov	r0, r3
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	685a      	ldr	r2, [r3, #4]
 80058c2:	4613      	mov	r3, r2
 80058c4:	009b      	lsls	r3, r3, #2
 80058c6:	4413      	add	r3, r2
 80058c8:	3b23      	subs	r3, #35	; 0x23
 80058ca:	fa00 f203 	lsl.w	r2, r0, r3
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	430a      	orrs	r2, r1
 80058d4:	631a      	str	r2, [r3, #48]	; 0x30
 80058d6:	e023      	b.n	8005920 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	4613      	mov	r3, r2
 80058e4:	009b      	lsls	r3, r3, #2
 80058e6:	4413      	add	r3, r2
 80058e8:	3b41      	subs	r3, #65	; 0x41
 80058ea:	221f      	movs	r2, #31
 80058ec:	fa02 f303 	lsl.w	r3, r2, r3
 80058f0:	43da      	mvns	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	400a      	ands	r2, r1
 80058f8:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	b29b      	uxth	r3, r3
 8005906:	4618      	mov	r0, r3
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	685a      	ldr	r2, [r3, #4]
 800590c:	4613      	mov	r3, r2
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	4413      	add	r3, r2
 8005912:	3b41      	subs	r3, #65	; 0x41
 8005914:	fa00 f203 	lsl.w	r2, r0, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	430a      	orrs	r2, r1
 800591e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a30      	ldr	r2, [pc, #192]	; (80059e8 <HAL_ADC_ConfigChannel+0x29c>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d10a      	bne.n	8005940 <HAL_ADC_ConfigChannel+0x1f4>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005932:	d105      	bne.n	8005940 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005934:	4b2d      	ldr	r3, [pc, #180]	; (80059ec <HAL_ADC_ConfigChannel+0x2a0>)
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	4a2c      	ldr	r2, [pc, #176]	; (80059ec <HAL_ADC_ConfigChannel+0x2a0>)
 800593a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800593e:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a28      	ldr	r2, [pc, #160]	; (80059e8 <HAL_ADC_ConfigChannel+0x29c>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d10f      	bne.n	800596a <HAL_ADC_ConfigChannel+0x21e>
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	2b12      	cmp	r3, #18
 8005950:	d10b      	bne.n	800596a <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8005952:	4b26      	ldr	r3, [pc, #152]	; (80059ec <HAL_ADC_ConfigChannel+0x2a0>)
 8005954:	685b      	ldr	r3, [r3, #4]
 8005956:	4a25      	ldr	r2, [pc, #148]	; (80059ec <HAL_ADC_ConfigChannel+0x2a0>)
 8005958:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800595c:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800595e:	4b23      	ldr	r3, [pc, #140]	; (80059ec <HAL_ADC_ConfigChannel+0x2a0>)
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	4a22      	ldr	r2, [pc, #136]	; (80059ec <HAL_ADC_ConfigChannel+0x2a0>)
 8005964:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005968:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	4a1e      	ldr	r2, [pc, #120]	; (80059e8 <HAL_ADC_ConfigChannel+0x29c>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d12b      	bne.n	80059cc <HAL_ADC_ConfigChannel+0x280>
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a1a      	ldr	r2, [pc, #104]	; (80059e4 <HAL_ADC_ConfigChannel+0x298>)
 800597a:	4293      	cmp	r3, r2
 800597c:	d003      	beq.n	8005986 <HAL_ADC_ConfigChannel+0x23a>
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	2b11      	cmp	r3, #17
 8005984:	d122      	bne.n	80059cc <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8005986:	4b19      	ldr	r3, [pc, #100]	; (80059ec <HAL_ADC_ConfigChannel+0x2a0>)
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	4a18      	ldr	r2, [pc, #96]	; (80059ec <HAL_ADC_ConfigChannel+0x2a0>)
 800598c:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005990:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8005992:	4b16      	ldr	r3, [pc, #88]	; (80059ec <HAL_ADC_ConfigChannel+0x2a0>)
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	4a15      	ldr	r2, [pc, #84]	; (80059ec <HAL_ADC_ConfigChannel+0x2a0>)
 8005998:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800599c:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	4a10      	ldr	r2, [pc, #64]	; (80059e4 <HAL_ADC_ConfigChannel+0x298>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d111      	bne.n	80059cc <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80059a8:	4b11      	ldr	r3, [pc, #68]	; (80059f0 <HAL_ADC_ConfigChannel+0x2a4>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	4a11      	ldr	r2, [pc, #68]	; (80059f4 <HAL_ADC_ConfigChannel+0x2a8>)
 80059ae:	fba2 2303 	umull	r2, r3, r2, r3
 80059b2:	0c9a      	lsrs	r2, r3, #18
 80059b4:	4613      	mov	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4413      	add	r3, r2
 80059ba:	005b      	lsls	r3, r3, #1
 80059bc:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80059be:	e002      	b.n	80059c6 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	3b01      	subs	r3, #1
 80059c4:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d1f9      	bne.n	80059c0 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3714      	adds	r7, #20
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	10000012 	.word	0x10000012
 80059e8:	40012000 	.word	0x40012000
 80059ec:	40012300 	.word	0x40012300
 80059f0:	20000040 	.word	0x20000040
 80059f4:	431bde83 	.word	0x431bde83

080059f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8005a00:	4b78      	ldr	r3, [pc, #480]	; (8005be4 <ADC_Init+0x1ec>)
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	4a77      	ldr	r2, [pc, #476]	; (8005be4 <ADC_Init+0x1ec>)
 8005a06:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005a0a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005a0c:	4b75      	ldr	r3, [pc, #468]	; (8005be4 <ADC_Init+0x1ec>)
 8005a0e:	685a      	ldr	r2, [r3, #4]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	4973      	ldr	r1, [pc, #460]	; (8005be4 <ADC_Init+0x1ec>)
 8005a16:	4313      	orrs	r3, r2
 8005a18:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	685a      	ldr	r2, [r3, #4]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005a28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	6859      	ldr	r1, [r3, #4]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	691b      	ldr	r3, [r3, #16]
 8005a34:	021a      	lsls	r2, r3, #8
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	430a      	orrs	r2, r1
 8005a3c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	685a      	ldr	r2, [r3, #4]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005a4c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	6859      	ldr	r1, [r3, #4]
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	689a      	ldr	r2, [r3, #8]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	430a      	orrs	r2, r1
 8005a5e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	689a      	ldr	r2, [r3, #8]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a6e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	6899      	ldr	r1, [r3, #8]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	68da      	ldr	r2, [r3, #12]
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a86:	4a58      	ldr	r2, [pc, #352]	; (8005be8 <ADC_Init+0x1f0>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d022      	beq.n	8005ad2 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689a      	ldr	r2, [r3, #8]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005a9a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	6899      	ldr	r1, [r3, #8]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	430a      	orrs	r2, r1
 8005aac:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	689a      	ldr	r2, [r3, #8]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005abc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	6899      	ldr	r1, [r3, #8]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	430a      	orrs	r2, r1
 8005ace:	609a      	str	r2, [r3, #8]
 8005ad0:	e00f      	b.n	8005af2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005ae0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689a      	ldr	r2, [r3, #8]
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005af0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f022 0202 	bic.w	r2, r2, #2
 8005b00:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	6899      	ldr	r1, [r3, #8]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	699b      	ldr	r3, [r3, #24]
 8005b0c:	005a      	lsls	r2, r3, #1
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	430a      	orrs	r2, r1
 8005b14:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d01b      	beq.n	8005b58 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	685a      	ldr	r2, [r3, #4]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b2e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	685a      	ldr	r2, [r3, #4]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005b3e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	6859      	ldr	r1, [r3, #4]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b4a:	3b01      	subs	r3, #1
 8005b4c:	035a      	lsls	r2, r3, #13
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	430a      	orrs	r2, r1
 8005b54:	605a      	str	r2, [r3, #4]
 8005b56:	e007      	b.n	8005b68 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b66:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005b76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	69db      	ldr	r3, [r3, #28]
 8005b82:	3b01      	subs	r3, #1
 8005b84:	051a      	lsls	r2, r3, #20
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	430a      	orrs	r2, r1
 8005b8c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	689a      	ldr	r2, [r3, #8]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005b9c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	6899      	ldr	r1, [r3, #8]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005baa:	025a      	lsls	r2, r3, #9
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	430a      	orrs	r2, r1
 8005bb2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	689a      	ldr	r2, [r3, #8]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bc2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	6899      	ldr	r1, [r3, #8]
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	029a      	lsls	r2, r3, #10
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	430a      	orrs	r2, r1
 8005bd6:	609a      	str	r2, [r3, #8]
}
 8005bd8:	bf00      	nop
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr
 8005be4:	40012300 	.word	0x40012300
 8005be8:	0f000001 	.word	0x0f000001

08005bec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b085      	sub	sp, #20
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f003 0307 	and.w	r3, r3, #7
 8005bfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005bfc:	4b0b      	ldr	r3, [pc, #44]	; (8005c2c <__NVIC_SetPriorityGrouping+0x40>)
 8005bfe:	68db      	ldr	r3, [r3, #12]
 8005c00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005c08:	4013      	ands	r3, r2
 8005c0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005c14:	4b06      	ldr	r3, [pc, #24]	; (8005c30 <__NVIC_SetPriorityGrouping+0x44>)
 8005c16:	4313      	orrs	r3, r2
 8005c18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005c1a:	4a04      	ldr	r2, [pc, #16]	; (8005c2c <__NVIC_SetPriorityGrouping+0x40>)
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	60d3      	str	r3, [r2, #12]
}
 8005c20:	bf00      	nop
 8005c22:	3714      	adds	r7, #20
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr
 8005c2c:	e000ed00 	.word	0xe000ed00
 8005c30:	05fa0000 	.word	0x05fa0000

08005c34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005c34:	b480      	push	{r7}
 8005c36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005c38:	4b04      	ldr	r3, [pc, #16]	; (8005c4c <__NVIC_GetPriorityGrouping+0x18>)
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	0a1b      	lsrs	r3, r3, #8
 8005c3e:	f003 0307 	and.w	r3, r3, #7
}
 8005c42:	4618      	mov	r0, r3
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr
 8005c4c:	e000ed00 	.word	0xe000ed00

08005c50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c50:	b480      	push	{r7}
 8005c52:	b083      	sub	sp, #12
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	4603      	mov	r3, r0
 8005c58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	db0b      	blt.n	8005c7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005c62:	79fb      	ldrb	r3, [r7, #7]
 8005c64:	f003 021f 	and.w	r2, r3, #31
 8005c68:	4907      	ldr	r1, [pc, #28]	; (8005c88 <__NVIC_EnableIRQ+0x38>)
 8005c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c6e:	095b      	lsrs	r3, r3, #5
 8005c70:	2001      	movs	r0, #1
 8005c72:	fa00 f202 	lsl.w	r2, r0, r2
 8005c76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005c7a:	bf00      	nop
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr
 8005c86:	bf00      	nop
 8005c88:	e000e100 	.word	0xe000e100

08005c8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	4603      	mov	r3, r0
 8005c94:	6039      	str	r1, [r7, #0]
 8005c96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	db0a      	blt.n	8005cb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	b2da      	uxtb	r2, r3
 8005ca4:	490c      	ldr	r1, [pc, #48]	; (8005cd8 <__NVIC_SetPriority+0x4c>)
 8005ca6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005caa:	0112      	lsls	r2, r2, #4
 8005cac:	b2d2      	uxtb	r2, r2
 8005cae:	440b      	add	r3, r1
 8005cb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005cb4:	e00a      	b.n	8005ccc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	b2da      	uxtb	r2, r3
 8005cba:	4908      	ldr	r1, [pc, #32]	; (8005cdc <__NVIC_SetPriority+0x50>)
 8005cbc:	79fb      	ldrb	r3, [r7, #7]
 8005cbe:	f003 030f 	and.w	r3, r3, #15
 8005cc2:	3b04      	subs	r3, #4
 8005cc4:	0112      	lsls	r2, r2, #4
 8005cc6:	b2d2      	uxtb	r2, r2
 8005cc8:	440b      	add	r3, r1
 8005cca:	761a      	strb	r2, [r3, #24]
}
 8005ccc:	bf00      	nop
 8005cce:	370c      	adds	r7, #12
 8005cd0:	46bd      	mov	sp, r7
 8005cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd6:	4770      	bx	lr
 8005cd8:	e000e100 	.word	0xe000e100
 8005cdc:	e000ed00 	.word	0xe000ed00

08005ce0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b089      	sub	sp, #36	; 0x24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	60f8      	str	r0, [r7, #12]
 8005ce8:	60b9      	str	r1, [r7, #8]
 8005cea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f003 0307 	and.w	r3, r3, #7
 8005cf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	f1c3 0307 	rsb	r3, r3, #7
 8005cfa:	2b04      	cmp	r3, #4
 8005cfc:	bf28      	it	cs
 8005cfe:	2304      	movcs	r3, #4
 8005d00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005d02:	69fb      	ldr	r3, [r7, #28]
 8005d04:	3304      	adds	r3, #4
 8005d06:	2b06      	cmp	r3, #6
 8005d08:	d902      	bls.n	8005d10 <NVIC_EncodePriority+0x30>
 8005d0a:	69fb      	ldr	r3, [r7, #28]
 8005d0c:	3b03      	subs	r3, #3
 8005d0e:	e000      	b.n	8005d12 <NVIC_EncodePriority+0x32>
 8005d10:	2300      	movs	r3, #0
 8005d12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d14:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d1e:	43da      	mvns	r2, r3
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	401a      	ands	r2, r3
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005d28:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	fa01 f303 	lsl.w	r3, r1, r3
 8005d32:	43d9      	mvns	r1, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005d38:	4313      	orrs	r3, r2
         );
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3724      	adds	r7, #36	; 0x24
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d46:	b580      	push	{r7, lr}
 8005d48:	b082      	sub	sp, #8
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f7ff ff4c 	bl	8005bec <__NVIC_SetPriorityGrouping>
}
 8005d54:	bf00      	nop
 8005d56:	3708      	adds	r7, #8
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b086      	sub	sp, #24
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	4603      	mov	r3, r0
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
 8005d68:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005d6e:	f7ff ff61 	bl	8005c34 <__NVIC_GetPriorityGrouping>
 8005d72:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	68b9      	ldr	r1, [r7, #8]
 8005d78:	6978      	ldr	r0, [r7, #20]
 8005d7a:	f7ff ffb1 	bl	8005ce0 <NVIC_EncodePriority>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d84:	4611      	mov	r1, r2
 8005d86:	4618      	mov	r0, r3
 8005d88:	f7ff ff80 	bl	8005c8c <__NVIC_SetPriority>
}
 8005d8c:	bf00      	nop
 8005d8e:	3718      	adds	r7, #24
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b082      	sub	sp, #8
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f7ff ff54 	bl	8005c50 <__NVIC_EnableIRQ>
}
 8005da8:	bf00      	nop
 8005daa:	3708      	adds	r7, #8
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b082      	sub	sp, #8
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d101      	bne.n	8005dc2 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e014      	b.n	8005dec <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	791b      	ldrb	r3, [r3, #4]
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d105      	bne.n	8005dd8 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f7fe fcb2 	bl	800473c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2202      	movs	r2, #2
 8005ddc:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2200      	movs	r2, #0
 8005de2:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2201      	movs	r2, #1
 8005de8:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3708      	adds	r7, #8
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}

08005df4 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b082      	sub	sp, #8
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e0a:	d120      	bne.n	8005e4e <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005e16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e1a:	d118      	bne.n	8005e4e <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2204      	movs	r2, #4
 8005e20:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	691b      	ldr	r3, [r3, #16]
 8005e26:	f043 0201 	orr.w	r2, r3, #1
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005e36:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005e46:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 f82d 	bl	8005ea8 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e58:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e5c:	d120      	bne.n	8005ea0 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e68:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e6c:	d118      	bne.n	8005ea0 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2204      	movs	r2, #4
 8005e72:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	691b      	ldr	r3, [r3, #16]
 8005e78:	f043 0202 	orr.w	r2, r3, #2
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005e88:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	681a      	ldr	r2, [r3, #0]
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8005e98:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f85d 	bl	8005f5a <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8005ea0:	bf00      	nop
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005eb0:	bf00      	nop
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b087      	sub	sp, #28
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	795b      	ldrb	r3, [r3, #5]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d101      	bne.n	8005ed4 <HAL_DAC_ConfigChannel+0x18>
 8005ed0:	2302      	movs	r3, #2
 8005ed2:	e03c      	b.n	8005f4e <HAL_DAC_ConfigChannel+0x92>
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2202      	movs	r2, #2
 8005ede:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f003 0310 	and.w	r3, r3, #16
 8005eee:	f640 72fe 	movw	r2, #4094	; 0xffe
 8005ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef6:	43db      	mvns	r3, r3
 8005ef8:	697a      	ldr	r2, [r7, #20]
 8005efa:	4013      	ands	r3, r2
 8005efc:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f003 0310 	and.w	r3, r3, #16
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	fa02 f303 	lsl.w	r3, r2, r3
 8005f16:	697a      	ldr	r2, [r7, #20]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	697a      	ldr	r2, [r7, #20]
 8005f22:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	6819      	ldr	r1, [r3, #0]
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	f003 0310 	and.w	r3, r3, #16
 8005f30:	22c0      	movs	r2, #192	; 0xc0
 8005f32:	fa02 f303 	lsl.w	r3, r2, r3
 8005f36:	43da      	mvns	r2, r3
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	400a      	ands	r2, r1
 8005f3e:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2201      	movs	r2, #1
 8005f44:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	371c      	adds	r7, #28
 8005f52:	46bd      	mov	sp, r7
 8005f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f58:	4770      	bx	lr

08005f5a <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005f5a:	b480      	push	{r7}
 8005f5c:	b083      	sub	sp, #12
 8005f5e:	af00      	add	r7, sp, #0
 8005f60:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005f62:	bf00      	nop
 8005f64:	370c      	adds	r7, #12
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
	...

08005f70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b086      	sub	sp, #24
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005f78:	2300      	movs	r3, #0
 8005f7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005f7c:	f7ff fa0c 	bl	8005398 <HAL_GetTick>
 8005f80:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d101      	bne.n	8005f8c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e099      	b.n	80060c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2200      	movs	r2, #0
 8005f98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f022 0201 	bic.w	r2, r2, #1
 8005faa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fac:	e00f      	b.n	8005fce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005fae:	f7ff f9f3 	bl	8005398 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	2b05      	cmp	r3, #5
 8005fba:	d908      	bls.n	8005fce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2220      	movs	r2, #32
 8005fc0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2203      	movs	r2, #3
 8005fc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005fca:	2303      	movs	r3, #3
 8005fcc:	e078      	b.n	80060c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0301 	and.w	r3, r3, #1
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d1e8      	bne.n	8005fae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	4b38      	ldr	r3, [pc, #224]	; (80060c8 <HAL_DMA_Init+0x158>)
 8005fe8:	4013      	ands	r3, r2
 8005fea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685a      	ldr	r2, [r3, #4]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ffa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	691b      	ldr	r3, [r3, #16]
 8006000:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006006:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	699b      	ldr	r3, [r3, #24]
 800600c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006012:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a1b      	ldr	r3, [r3, #32]
 8006018:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800601a:	697a      	ldr	r2, [r7, #20]
 800601c:	4313      	orrs	r3, r2
 800601e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006024:	2b04      	cmp	r3, #4
 8006026:	d107      	bne.n	8006038 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006030:	4313      	orrs	r3, r2
 8006032:	697a      	ldr	r2, [r7, #20]
 8006034:	4313      	orrs	r3, r2
 8006036:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	697a      	ldr	r2, [r7, #20]
 800603e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	f023 0307 	bic.w	r3, r3, #7
 800604e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006054:	697a      	ldr	r2, [r7, #20]
 8006056:	4313      	orrs	r3, r2
 8006058:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800605e:	2b04      	cmp	r3, #4
 8006060:	d117      	bne.n	8006092 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006066:	697a      	ldr	r2, [r7, #20]
 8006068:	4313      	orrs	r3, r2
 800606a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00e      	beq.n	8006092 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006074:	6878      	ldr	r0, [r7, #4]
 8006076:	f000 f8bd 	bl	80061f4 <DMA_CheckFifoParam>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d008      	beq.n	8006092 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2240      	movs	r2, #64	; 0x40
 8006084:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800608e:	2301      	movs	r3, #1
 8006090:	e016      	b.n	80060c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	697a      	ldr	r2, [r7, #20]
 8006098:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 f874 	bl	8006188 <DMA_CalcBaseAndBitshift>
 80060a0:	4603      	mov	r3, r0
 80060a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060a8:	223f      	movs	r2, #63	; 0x3f
 80060aa:	409a      	lsls	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2200      	movs	r2, #0
 80060b4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2201      	movs	r2, #1
 80060ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80060be:	2300      	movs	r3, #0
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3718      	adds	r7, #24
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	f010803f 	.word	0xf010803f

080060cc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d101      	bne.n	80060de <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e050      	b.n	8006180 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	2b02      	cmp	r3, #2
 80060e8:	d101      	bne.n	80060ee <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80060ea:	2302      	movs	r3, #2
 80060ec:	e048      	b.n	8006180 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f022 0201 	bic.w	r2, r2, #1
 80060fc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2200      	movs	r2, #0
 8006104:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2200      	movs	r2, #0
 800610c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	2200      	movs	r2, #0
 8006114:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	2200      	movs	r2, #0
 800611c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	2200      	movs	r2, #0
 8006124:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	2221      	movs	r2, #33	; 0x21
 800612c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 f82a 	bl	8006188 <DMA_CalcBaseAndBitshift>
 8006134:	4603      	mov	r3, r0
 8006136:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800613c:	223f      	movs	r2, #63	; 0x3f
 800613e:	409a      	lsls	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2200      	movs	r2, #0
 8006154:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2200      	movs	r2, #0
 8006160:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	2200      	movs	r2, #0
 8006166:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2200      	movs	r2, #0
 800617a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800617e:	2300      	movs	r3, #0
}
 8006180:	4618      	mov	r0, r3
 8006182:	3710      	adds	r7, #16
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}

08006188 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006188:	b480      	push	{r7}
 800618a:	b085      	sub	sp, #20
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	b2db      	uxtb	r3, r3
 8006196:	3b10      	subs	r3, #16
 8006198:	4a13      	ldr	r2, [pc, #76]	; (80061e8 <DMA_CalcBaseAndBitshift+0x60>)
 800619a:	fba2 2303 	umull	r2, r3, r2, r3
 800619e:	091b      	lsrs	r3, r3, #4
 80061a0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80061a2:	4a12      	ldr	r2, [pc, #72]	; (80061ec <DMA_CalcBaseAndBitshift+0x64>)
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	4413      	add	r3, r2
 80061a8:	781b      	ldrb	r3, [r3, #0]
 80061aa:	461a      	mov	r2, r3
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	2b03      	cmp	r3, #3
 80061b4:	d908      	bls.n	80061c8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	461a      	mov	r2, r3
 80061bc:	4b0c      	ldr	r3, [pc, #48]	; (80061f0 <DMA_CalcBaseAndBitshift+0x68>)
 80061be:	4013      	ands	r3, r2
 80061c0:	1d1a      	adds	r2, r3, #4
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	659a      	str	r2, [r3, #88]	; 0x58
 80061c6:	e006      	b.n	80061d6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	461a      	mov	r2, r3
 80061ce:	4b08      	ldr	r3, [pc, #32]	; (80061f0 <DMA_CalcBaseAndBitshift+0x68>)
 80061d0:	4013      	ands	r3, r2
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80061da:	4618      	mov	r0, r3
 80061dc:	3714      	adds	r7, #20
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	aaaaaaab 	.word	0xaaaaaaab
 80061ec:	080126f0 	.word	0x080126f0
 80061f0:	fffffc00 	.word	0xfffffc00

080061f4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80061f4:	b480      	push	{r7}
 80061f6:	b085      	sub	sp, #20
 80061f8:	af00      	add	r7, sp, #0
 80061fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061fc:	2300      	movs	r3, #0
 80061fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006204:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d11f      	bne.n	800624e <DMA_CheckFifoParam+0x5a>
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	2b03      	cmp	r3, #3
 8006212:	d856      	bhi.n	80062c2 <DMA_CheckFifoParam+0xce>
 8006214:	a201      	add	r2, pc, #4	; (adr r2, 800621c <DMA_CheckFifoParam+0x28>)
 8006216:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800621a:	bf00      	nop
 800621c:	0800622d 	.word	0x0800622d
 8006220:	0800623f 	.word	0x0800623f
 8006224:	0800622d 	.word	0x0800622d
 8006228:	080062c3 	.word	0x080062c3
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006230:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d046      	beq.n	80062c6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006238:	2301      	movs	r3, #1
 800623a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800623c:	e043      	b.n	80062c6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006242:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006246:	d140      	bne.n	80062ca <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800624c:	e03d      	b.n	80062ca <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006256:	d121      	bne.n	800629c <DMA_CheckFifoParam+0xa8>
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	2b03      	cmp	r3, #3
 800625c:	d837      	bhi.n	80062ce <DMA_CheckFifoParam+0xda>
 800625e:	a201      	add	r2, pc, #4	; (adr r2, 8006264 <DMA_CheckFifoParam+0x70>)
 8006260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006264:	08006275 	.word	0x08006275
 8006268:	0800627b 	.word	0x0800627b
 800626c:	08006275 	.word	0x08006275
 8006270:	0800628d 	.word	0x0800628d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006274:	2301      	movs	r3, #1
 8006276:	73fb      	strb	r3, [r7, #15]
      break;
 8006278:	e030      	b.n	80062dc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800627e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d025      	beq.n	80062d2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800628a:	e022      	b.n	80062d2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006290:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006294:	d11f      	bne.n	80062d6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006296:	2301      	movs	r3, #1
 8006298:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800629a:	e01c      	b.n	80062d6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	2b02      	cmp	r3, #2
 80062a0:	d903      	bls.n	80062aa <DMA_CheckFifoParam+0xb6>
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	2b03      	cmp	r3, #3
 80062a6:	d003      	beq.n	80062b0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80062a8:	e018      	b.n	80062dc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	73fb      	strb	r3, [r7, #15]
      break;
 80062ae:	e015      	b.n	80062dc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00e      	beq.n	80062da <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	73fb      	strb	r3, [r7, #15]
      break;
 80062c0:	e00b      	b.n	80062da <DMA_CheckFifoParam+0xe6>
      break;
 80062c2:	bf00      	nop
 80062c4:	e00a      	b.n	80062dc <DMA_CheckFifoParam+0xe8>
      break;
 80062c6:	bf00      	nop
 80062c8:	e008      	b.n	80062dc <DMA_CheckFifoParam+0xe8>
      break;
 80062ca:	bf00      	nop
 80062cc:	e006      	b.n	80062dc <DMA_CheckFifoParam+0xe8>
      break;
 80062ce:	bf00      	nop
 80062d0:	e004      	b.n	80062dc <DMA_CheckFifoParam+0xe8>
      break;
 80062d2:	bf00      	nop
 80062d4:	e002      	b.n	80062dc <DMA_CheckFifoParam+0xe8>
      break;   
 80062d6:	bf00      	nop
 80062d8:	e000      	b.n	80062dc <DMA_CheckFifoParam+0xe8>
      break;
 80062da:	bf00      	nop
    }
  } 
  
  return status; 
 80062dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3714      	adds	r7, #20
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop

080062ec <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80062fa:	2301      	movs	r3, #1
 80062fc:	e039      	b.n	8006372 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006304:	b2db      	uxtb	r3, r3
 8006306:	2b00      	cmp	r3, #0
 8006308:	d106      	bne.n	8006318 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2200      	movs	r2, #0
 800630e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8006312:	6878      	ldr	r0, [r7, #4]
 8006314:	f7fe fa5a 	bl	80047cc <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2202      	movs	r2, #2
 800631c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685a      	ldr	r2, [r3, #4]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	430a      	orrs	r2, r1
 8006334:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800633c:	f023 0107 	bic.w	r1, r3, #7
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	689a      	ldr	r2, [r3, #8]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	430a      	orrs	r2, r1
 800634a:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006352:	4b0a      	ldr	r3, [pc, #40]	; (800637c <HAL_DMA2D_Init+0x90>)
 8006354:	4013      	ands	r3, r2
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	68d1      	ldr	r1, [r2, #12]
 800635a:	687a      	ldr	r2, [r7, #4]
 800635c:	6812      	ldr	r2, [r2, #0]
 800635e:	430b      	orrs	r3, r1
 8006360:	6413      	str	r3, [r2, #64]	; 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2201      	movs	r2, #1
 800636c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8006370:	2300      	movs	r3, #0
}
 8006372:	4618      	mov	r0, r3
 8006374:	3708      	adds	r7, #8
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	bf00      	nop
 800637c:	ffffc000 	.word	0xffffc000

08006380 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8006380:	b580      	push	{r7, lr}
 8006382:	b086      	sub	sp, #24
 8006384:	af02      	add	r7, sp, #8
 8006386:	60f8      	str	r0, [r7, #12]
 8006388:	60b9      	str	r1, [r7, #8]
 800638a:	607a      	str	r2, [r7, #4]
 800638c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006394:	2b01      	cmp	r3, #1
 8006396:	d101      	bne.n	800639c <HAL_DMA2D_Start+0x1c>
 8006398:	2302      	movs	r3, #2
 800639a:	e018      	b.n	80063ce <HAL_DMA2D_Start+0x4e>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	2202      	movs	r2, #2
 80063a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80063ac:	69bb      	ldr	r3, [r7, #24]
 80063ae:	9300      	str	r3, [sp, #0]
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	687a      	ldr	r2, [r7, #4]
 80063b4:	68b9      	ldr	r1, [r7, #8]
 80063b6:	68f8      	ldr	r0, [r7, #12]
 80063b8:	f000 fa98 	bl	80068ec <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f042 0201 	orr.w	r2, r2, #1
 80063ca:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80063cc:	2300      	movs	r3, #0
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3710      	adds	r7, #16
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b086      	sub	sp, #24
 80063da:	af00      	add	r7, sp, #0
 80063dc:	6078      	str	r0, [r7, #4]
 80063de:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80063e0:	2300      	movs	r3, #0
 80063e2:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0301 	and.w	r3, r3, #1
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d056      	beq.n	80064a0 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80063f2:	f7fe ffd1 	bl	8005398 <HAL_GetTick>
 80063f6:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80063f8:	e04b      	b.n	8006492 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8006408:	2b00      	cmp	r3, #0
 800640a:	d023      	beq.n	8006454 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	f003 0320 	and.w	r3, r3, #32
 8006412:	2b00      	cmp	r3, #0
 8006414:	d005      	beq.n	8006422 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800641a:	f043 0202 	orr.w	r2, r3, #2
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	f003 0301 	and.w	r3, r3, #1
 8006428:	2b00      	cmp	r3, #0
 800642a:	d005      	beq.n	8006438 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006430:	f043 0201 	orr.w	r2, r3, #1
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	2221      	movs	r2, #33	; 0x21
 800643e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2204      	movs	r2, #4
 8006444:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8006450:	2301      	movs	r3, #1
 8006452:	e0a5      	b.n	80065a0 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800645a:	d01a      	beq.n	8006492 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800645c:	f7fe ff9c 	bl	8005398 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	683a      	ldr	r2, [r7, #0]
 8006468:	429a      	cmp	r2, r3
 800646a:	d302      	bcc.n	8006472 <HAL_DMA2D_PollForTransfer+0x9c>
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d10f      	bne.n	8006492 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006476:	f043 0220 	orr.w	r2, r3, #32
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2203      	movs	r2, #3
 8006482:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800648e:	2303      	movs	r3, #3
 8006490:	e086      	b.n	80065a0 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	685b      	ldr	r3, [r3, #4]
 8006498:	f003 0302 	and.w	r3, r3, #2
 800649c:	2b00      	cmp	r3, #0
 800649e:	d0ac      	beq.n	80063fa <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	69db      	ldr	r3, [r3, #28]
 80064a6:	f003 0320 	and.w	r3, r3, #32
 80064aa:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b2:	f003 0320 	and.w	r3, r3, #32
 80064b6:	693a      	ldr	r2, [r7, #16]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d061      	beq.n	8006586 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80064c2:	f7fe ff69 	bl	8005398 <HAL_GetTick>
 80064c6:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80064c8:	e056      	b.n	8006578 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d02e      	beq.n	800653a <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f003 0308 	and.w	r3, r3, #8
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d005      	beq.n	80064f2 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064ea:	f043 0204 	orr.w	r2, r3, #4
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f003 0320 	and.w	r3, r3, #32
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d005      	beq.n	8006508 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006500:	f043 0202 	orr.w	r2, r3, #2
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f003 0301 	and.w	r3, r3, #1
 800650e:	2b00      	cmp	r3, #0
 8006510:	d005      	beq.n	800651e <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006516:	f043 0201 	orr.w	r2, r3, #1
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	2229      	movs	r2, #41	; 0x29
 8006524:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	2204      	movs	r2, #4
 800652a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e032      	b.n	80065a0 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006540:	d01a      	beq.n	8006578 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006542:	f7fe ff29 	bl	8005398 <HAL_GetTick>
 8006546:	4602      	mov	r2, r0
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	1ad3      	subs	r3, r2, r3
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	429a      	cmp	r2, r3
 8006550:	d302      	bcc.n	8006558 <HAL_DMA2D_PollForTransfer+0x182>
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d10f      	bne.n	8006578 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800655c:	f043 0220 	orr.w	r2, r3, #32
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	2203      	movs	r2, #3
 8006568:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e013      	b.n	80065a0 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	f003 0310 	and.w	r3, r3, #16
 8006582:	2b00      	cmp	r3, #0
 8006584:	d0a1      	beq.n	80064ca <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	2212      	movs	r2, #18
 800658c:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	2201      	movs	r2, #1
 8006592:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800659e:	2300      	movs	r3, #0
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	3718      	adds	r7, #24
 80065a4:	46bd      	mov	sp, r7
 80065a6:	bd80      	pop	{r7, pc}

080065a8 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b084      	sub	sp, #16
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f003 0301 	and.w	r3, r3, #1
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d026      	beq.n	8006618 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d021      	beq.n	8006618 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681a      	ldr	r2, [r3, #0]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065e2:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065e8:	f043 0201 	orr.w	r2, r3, #1
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	2201      	movs	r2, #1
 80065f6:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	2204      	movs	r2, #4
 80065fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2200      	movs	r2, #0
 8006604:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	695b      	ldr	r3, [r3, #20]
 800660c:	2b00      	cmp	r3, #0
 800660e:	d003      	beq.n	8006618 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	695b      	ldr	r3, [r3, #20]
 8006614:	6878      	ldr	r0, [r7, #4]
 8006616:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f003 0320 	and.w	r3, r3, #32
 800661e:	2b00      	cmp	r3, #0
 8006620:	d026      	beq.n	8006670 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006628:	2b00      	cmp	r3, #0
 800662a:	d021      	beq.n	8006670 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800663a:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2220      	movs	r2, #32
 8006642:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006648:	f043 0202 	orr.w	r2, r3, #2
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	2204      	movs	r2, #4
 8006654:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	695b      	ldr	r3, [r3, #20]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d003      	beq.n	8006670 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	695b      	ldr	r3, [r3, #20]
 800666c:	6878      	ldr	r0, [r7, #4]
 800666e:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f003 0308 	and.w	r3, r3, #8
 8006676:	2b00      	cmp	r3, #0
 8006678:	d026      	beq.n	80066c8 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006680:	2b00      	cmp	r3, #0
 8006682:	d021      	beq.n	80066c8 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	681a      	ldr	r2, [r3, #0]
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006692:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	2208      	movs	r2, #8
 800669a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066a0:	f043 0204 	orr.w	r2, r3, #4
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2204      	movs	r2, #4
 80066ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	695b      	ldr	r3, [r3, #20]
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d003      	beq.n	80066c8 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	695b      	ldr	r3, [r3, #20]
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f003 0304 	and.w	r3, r3, #4
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d013      	beq.n	80066fa <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d00e      	beq.n	80066fa <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066ea:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	2204      	movs	r2, #4
 80066f2:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f000 f853 	bl	80067a0 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f003 0302 	and.w	r3, r3, #2
 8006700:	2b00      	cmp	r3, #0
 8006702:	d024      	beq.n	800674e <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800670a:	2b00      	cmp	r3, #0
 800670c:	d01f      	beq.n	800674e <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800671c:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2202      	movs	r2, #2
 8006724:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2200      	movs	r2, #0
 800673a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if (hdma2d->XferCpltCallback != NULL)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	691b      	ldr	r3, [r3, #16]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d003      	beq.n	800674e <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f003 0310 	and.w	r3, r3, #16
 8006754:	2b00      	cmp	r3, #0
 8006756:	d01f      	beq.n	8006798 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d01a      	beq.n	8006798 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681a      	ldr	r2, [r3, #0]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006770:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	2210      	movs	r2, #16
 8006778:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2201      	movs	r2, #1
 8006786:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 f80e 	bl	80067b4 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8006798:	bf00      	nop
 800679a:	3710      	adds	r7, #16
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}

080067a0 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80067a0:	b480      	push	{r7}
 80067a2:	b083      	sub	sp, #12
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr

080067b4 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80067bc:	bf00      	nop
 80067be:	370c      	adds	r7, #12
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b087      	sub	sp, #28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	685b      	ldr	r3, [r3, #4]
 80067d6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80067e0:	2b01      	cmp	r3, #1
 80067e2:	d101      	bne.n	80067e8 <HAL_DMA2D_ConfigLayer+0x20>
 80067e4:	2302      	movs	r3, #2
 80067e6:	e079      	b.n	80068dc <HAL_DMA2D_ConfigLayer+0x114>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2202      	movs	r2, #2
 80067f4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	011b      	lsls	r3, r3, #4
 80067fc:	3318      	adds	r3, #24
 80067fe:	687a      	ldr	r2, [r7, #4]
 8006800:	4413      	add	r3, r2
 8006802:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	685a      	ldr	r2, [r3, #4]
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	041b      	lsls	r3, r3, #16
 800680e:	4313      	orrs	r3, r2
 8006810:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8006812:	4b35      	ldr	r3, [pc, #212]	; (80068e8 <HAL_DMA2D_ConfigLayer+0x120>)
 8006814:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006816:	693b      	ldr	r3, [r7, #16]
 8006818:	685b      	ldr	r3, [r3, #4]
 800681a:	2b0a      	cmp	r3, #10
 800681c:	d003      	beq.n	8006826 <HAL_DMA2D_ConfigLayer+0x5e>
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	2b09      	cmp	r3, #9
 8006824:	d107      	bne.n	8006836 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800682e:	697a      	ldr	r2, [r7, #20]
 8006830:	4313      	orrs	r3, r2
 8006832:	617b      	str	r3, [r7, #20]
 8006834:	e005      	b.n	8006842 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006836:	693b      	ldr	r3, [r7, #16]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	061b      	lsls	r3, r3, #24
 800683c:	697a      	ldr	r2, [r7, #20]
 800683e:	4313      	orrs	r3, r2
 8006840:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8006842:	683b      	ldr	r3, [r7, #0]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d120      	bne.n	800688a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	43db      	mvns	r3, r3
 8006852:	ea02 0103 	and.w	r1, r2, r3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	430a      	orrs	r2, r1
 800685e:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	6812      	ldr	r2, [r2, #0]
 8006868:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	2b0a      	cmp	r3, #10
 8006870:	d003      	beq.n	800687a <HAL_DMA2D_ConfigLayer+0xb2>
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	2b09      	cmp	r3, #9
 8006878:	d127      	bne.n	80068ca <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800687a:	693b      	ldr	r3, [r7, #16]
 800687c:	68da      	ldr	r2, [r3, #12]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8006886:	629a      	str	r2, [r3, #40]	; 0x28
 8006888:	e01f      	b.n	80068ca <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	69da      	ldr	r2, [r3, #28]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	43db      	mvns	r3, r3
 8006894:	ea02 0103 	and.w	r1, r2, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	697a      	ldr	r2, [r7, #20]
 800689e:	430a      	orrs	r2, r1
 80068a0:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	6812      	ldr	r2, [r2, #0]
 80068aa:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80068ac:	693b      	ldr	r3, [r7, #16]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	2b0a      	cmp	r3, #10
 80068b2:	d003      	beq.n	80068bc <HAL_DMA2D_ConfigLayer+0xf4>
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	2b09      	cmp	r3, #9
 80068ba:	d106      	bne.n	80068ca <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	68da      	ldr	r2, [r3, #12]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80068c8:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2201      	movs	r2, #1
 80068ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2200      	movs	r2, #0
 80068d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80068da:	2300      	movs	r3, #0
}
 80068dc:	4618      	mov	r0, r3
 80068de:	371c      	adds	r7, #28
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr
 80068e8:	ff03000f 	.word	0xff03000f

080068ec <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b08b      	sub	sp, #44	; 0x2c
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	60f8      	str	r0, [r7, #12]
 80068f4:	60b9      	str	r1, [r7, #8]
 80068f6:	607a      	str	r2, [r7, #4]
 80068f8:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006900:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	041a      	lsls	r2, r3, #16
 8006908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800690a:	431a      	orrs	r2, r3
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	430a      	orrs	r2, r1
 8006912:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	687a      	ldr	r2, [r7, #4]
 800691a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8006924:	d174      	bne.n	8006a10 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800692c:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006934:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8006936:	68bb      	ldr	r3, [r7, #8]
 8006938:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800693c:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	b2db      	uxtb	r3, r3
 8006942:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d108      	bne.n	800695e <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 800694c:	69ba      	ldr	r2, [r7, #24]
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	431a      	orrs	r2, r3
 8006952:	6a3b      	ldr	r3, [r7, #32]
 8006954:	4313      	orrs	r3, r2
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	4313      	orrs	r3, r2
 800695a:	627b      	str	r3, [r7, #36]	; 0x24
 800695c:	e053      	b.n	8006a06 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	2b01      	cmp	r3, #1
 8006964:	d106      	bne.n	8006974 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8006966:	69ba      	ldr	r2, [r7, #24]
 8006968:	69fb      	ldr	r3, [r7, #28]
 800696a:	4313      	orrs	r3, r2
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	4313      	orrs	r3, r2
 8006970:	627b      	str	r3, [r7, #36]	; 0x24
 8006972:	e048      	b.n	8006a06 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	2b02      	cmp	r3, #2
 800697a:	d111      	bne.n	80069a0 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800697c:	69fb      	ldr	r3, [r7, #28]
 800697e:	0cdb      	lsrs	r3, r3, #19
 8006980:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8006982:	69bb      	ldr	r3, [r7, #24]
 8006984:	0a9b      	lsrs	r3, r3, #10
 8006986:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	08db      	lsrs	r3, r3, #3
 800698c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800698e:	69bb      	ldr	r3, [r7, #24]
 8006990:	015a      	lsls	r2, r3, #5
 8006992:	69fb      	ldr	r3, [r7, #28]
 8006994:	02db      	lsls	r3, r3, #11
 8006996:	4313      	orrs	r3, r2
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	4313      	orrs	r3, r2
 800699c:	627b      	str	r3, [r7, #36]	; 0x24
 800699e:	e032      	b.n	8006a06 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	2b03      	cmp	r3, #3
 80069a6:	d117      	bne.n	80069d8 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80069a8:	6a3b      	ldr	r3, [r7, #32]
 80069aa:	0fdb      	lsrs	r3, r3, #31
 80069ac:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80069ae:	69fb      	ldr	r3, [r7, #28]
 80069b0:	0cdb      	lsrs	r3, r3, #19
 80069b2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80069b4:	69bb      	ldr	r3, [r7, #24]
 80069b6:	0adb      	lsrs	r3, r3, #11
 80069b8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	08db      	lsrs	r3, r3, #3
 80069be:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80069c0:	69bb      	ldr	r3, [r7, #24]
 80069c2:	015a      	lsls	r2, r3, #5
 80069c4:	69fb      	ldr	r3, [r7, #28]
 80069c6:	029b      	lsls	r3, r3, #10
 80069c8:	431a      	orrs	r2, r3
 80069ca:	6a3b      	ldr	r3, [r7, #32]
 80069cc:	03db      	lsls	r3, r3, #15
 80069ce:	4313      	orrs	r3, r2
 80069d0:	697a      	ldr	r2, [r7, #20]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	627b      	str	r3, [r7, #36]	; 0x24
 80069d6:	e016      	b.n	8006a06 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80069d8:	6a3b      	ldr	r3, [r7, #32]
 80069da:	0f1b      	lsrs	r3, r3, #28
 80069dc:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80069de:	69fb      	ldr	r3, [r7, #28]
 80069e0:	0d1b      	lsrs	r3, r3, #20
 80069e2:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80069e4:	69bb      	ldr	r3, [r7, #24]
 80069e6:	0b1b      	lsrs	r3, r3, #12
 80069e8:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 80069ea:	697b      	ldr	r3, [r7, #20]
 80069ec:	091b      	lsrs	r3, r3, #4
 80069ee:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80069f0:	69bb      	ldr	r3, [r7, #24]
 80069f2:	011a      	lsls	r2, r3, #4
 80069f4:	69fb      	ldr	r3, [r7, #28]
 80069f6:	021b      	lsls	r3, r3, #8
 80069f8:	431a      	orrs	r2, r3
 80069fa:	6a3b      	ldr	r3, [r7, #32]
 80069fc:	031b      	lsls	r3, r3, #12
 80069fe:	4313      	orrs	r3, r2
 8006a00:	697a      	ldr	r2, [r7, #20]
 8006a02:	4313      	orrs	r3, r2
 8006a04:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a0c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8006a0e:	e003      	b.n	8006a18 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68ba      	ldr	r2, [r7, #8]
 8006a16:	60da      	str	r2, [r3, #12]
}
 8006a18:	bf00      	nop
 8006a1a:	372c      	adds	r7, #44	; 0x2c
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b089      	sub	sp, #36	; 0x24
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8006a2e:	2300      	movs	r3, #0
 8006a30:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8006a32:	2300      	movs	r3, #0
 8006a34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8006a36:	2300      	movs	r3, #0
 8006a38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006a3e:	2300      	movs	r3, #0
 8006a40:	61fb      	str	r3, [r7, #28]
 8006a42:	e175      	b.n	8006d30 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006a44:	2201      	movs	r2, #1
 8006a46:	69fb      	ldr	r3, [r7, #28]
 8006a48:	fa02 f303 	lsl.w	r3, r2, r3
 8006a4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	697a      	ldr	r2, [r7, #20]
 8006a54:	4013      	ands	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006a58:	693a      	ldr	r2, [r7, #16]
 8006a5a:	697b      	ldr	r3, [r7, #20]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	f040 8164 	bne.w	8006d2a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	f003 0303 	and.w	r3, r3, #3
 8006a6a:	2b01      	cmp	r3, #1
 8006a6c:	d005      	beq.n	8006a7a <HAL_GPIO_Init+0x56>
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	685b      	ldr	r3, [r3, #4]
 8006a72:	f003 0303 	and.w	r3, r3, #3
 8006a76:	2b02      	cmp	r3, #2
 8006a78:	d130      	bne.n	8006adc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	005b      	lsls	r3, r3, #1
 8006a84:	2203      	movs	r2, #3
 8006a86:	fa02 f303 	lsl.w	r3, r2, r3
 8006a8a:	43db      	mvns	r3, r3
 8006a8c:	69ba      	ldr	r2, [r7, #24]
 8006a8e:	4013      	ands	r3, r2
 8006a90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	68da      	ldr	r2, [r3, #12]
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	005b      	lsls	r3, r3, #1
 8006a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a9e:	69ba      	ldr	r2, [r7, #24]
 8006aa0:	4313      	orrs	r3, r2
 8006aa2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	69ba      	ldr	r2, [r7, #24]
 8006aa8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006ab0:	2201      	movs	r2, #1
 8006ab2:	69fb      	ldr	r3, [r7, #28]
 8006ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab8:	43db      	mvns	r3, r3
 8006aba:	69ba      	ldr	r2, [r7, #24]
 8006abc:	4013      	ands	r3, r2
 8006abe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	091b      	lsrs	r3, r3, #4
 8006ac6:	f003 0201 	and.w	r2, r3, #1
 8006aca:	69fb      	ldr	r3, [r7, #28]
 8006acc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ad0:	69ba      	ldr	r2, [r7, #24]
 8006ad2:	4313      	orrs	r3, r2
 8006ad4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	69ba      	ldr	r2, [r7, #24]
 8006ada:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f003 0303 	and.w	r3, r3, #3
 8006ae4:	2b03      	cmp	r3, #3
 8006ae6:	d017      	beq.n	8006b18 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	005b      	lsls	r3, r3, #1
 8006af2:	2203      	movs	r2, #3
 8006af4:	fa02 f303 	lsl.w	r3, r2, r3
 8006af8:	43db      	mvns	r3, r3
 8006afa:	69ba      	ldr	r2, [r7, #24]
 8006afc:	4013      	ands	r3, r2
 8006afe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	689a      	ldr	r2, [r3, #8]
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	005b      	lsls	r3, r3, #1
 8006b08:	fa02 f303 	lsl.w	r3, r2, r3
 8006b0c:	69ba      	ldr	r2, [r7, #24]
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	69ba      	ldr	r2, [r7, #24]
 8006b16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	f003 0303 	and.w	r3, r3, #3
 8006b20:	2b02      	cmp	r3, #2
 8006b22:	d123      	bne.n	8006b6c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	08da      	lsrs	r2, r3, #3
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	3208      	adds	r2, #8
 8006b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006b32:	69fb      	ldr	r3, [r7, #28]
 8006b34:	f003 0307 	and.w	r3, r3, #7
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	220f      	movs	r2, #15
 8006b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b40:	43db      	mvns	r3, r3
 8006b42:	69ba      	ldr	r2, [r7, #24]
 8006b44:	4013      	ands	r3, r2
 8006b46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	691a      	ldr	r2, [r3, #16]
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	f003 0307 	and.w	r3, r3, #7
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	fa02 f303 	lsl.w	r3, r2, r3
 8006b58:	69ba      	ldr	r2, [r7, #24]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8006b5e:	69fb      	ldr	r3, [r7, #28]
 8006b60:	08da      	lsrs	r2, r3, #3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	3208      	adds	r2, #8
 8006b66:	69b9      	ldr	r1, [r7, #24]
 8006b68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	005b      	lsls	r3, r3, #1
 8006b76:	2203      	movs	r2, #3
 8006b78:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7c:	43db      	mvns	r3, r3
 8006b7e:	69ba      	ldr	r2, [r7, #24]
 8006b80:	4013      	ands	r3, r2
 8006b82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f003 0203 	and.w	r2, r3, #3
 8006b8c:	69fb      	ldr	r3, [r7, #28]
 8006b8e:	005b      	lsls	r3, r3, #1
 8006b90:	fa02 f303 	lsl.w	r3, r2, r3
 8006b94:	69ba      	ldr	r2, [r7, #24]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	69ba      	ldr	r2, [r7, #24]
 8006b9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	f000 80be 	beq.w	8006d2a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006bae:	4b66      	ldr	r3, [pc, #408]	; (8006d48 <HAL_GPIO_Init+0x324>)
 8006bb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bb2:	4a65      	ldr	r2, [pc, #404]	; (8006d48 <HAL_GPIO_Init+0x324>)
 8006bb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006bb8:	6453      	str	r3, [r2, #68]	; 0x44
 8006bba:	4b63      	ldr	r3, [pc, #396]	; (8006d48 <HAL_GPIO_Init+0x324>)
 8006bbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bc2:	60fb      	str	r3, [r7, #12]
 8006bc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8006bc6:	4a61      	ldr	r2, [pc, #388]	; (8006d4c <HAL_GPIO_Init+0x328>)
 8006bc8:	69fb      	ldr	r3, [r7, #28]
 8006bca:	089b      	lsrs	r3, r3, #2
 8006bcc:	3302      	adds	r3, #2
 8006bce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006bd4:	69fb      	ldr	r3, [r7, #28]
 8006bd6:	f003 0303 	and.w	r3, r3, #3
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	220f      	movs	r2, #15
 8006bde:	fa02 f303 	lsl.w	r3, r2, r3
 8006be2:	43db      	mvns	r3, r3
 8006be4:	69ba      	ldr	r2, [r7, #24]
 8006be6:	4013      	ands	r3, r2
 8006be8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a58      	ldr	r2, [pc, #352]	; (8006d50 <HAL_GPIO_Init+0x32c>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d037      	beq.n	8006c62 <HAL_GPIO_Init+0x23e>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a57      	ldr	r2, [pc, #348]	; (8006d54 <HAL_GPIO_Init+0x330>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d031      	beq.n	8006c5e <HAL_GPIO_Init+0x23a>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a56      	ldr	r2, [pc, #344]	; (8006d58 <HAL_GPIO_Init+0x334>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d02b      	beq.n	8006c5a <HAL_GPIO_Init+0x236>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a55      	ldr	r2, [pc, #340]	; (8006d5c <HAL_GPIO_Init+0x338>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d025      	beq.n	8006c56 <HAL_GPIO_Init+0x232>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a54      	ldr	r2, [pc, #336]	; (8006d60 <HAL_GPIO_Init+0x33c>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d01f      	beq.n	8006c52 <HAL_GPIO_Init+0x22e>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	4a53      	ldr	r2, [pc, #332]	; (8006d64 <HAL_GPIO_Init+0x340>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d019      	beq.n	8006c4e <HAL_GPIO_Init+0x22a>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a52      	ldr	r2, [pc, #328]	; (8006d68 <HAL_GPIO_Init+0x344>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d013      	beq.n	8006c4a <HAL_GPIO_Init+0x226>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a51      	ldr	r2, [pc, #324]	; (8006d6c <HAL_GPIO_Init+0x348>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d00d      	beq.n	8006c46 <HAL_GPIO_Init+0x222>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a50      	ldr	r2, [pc, #320]	; (8006d70 <HAL_GPIO_Init+0x34c>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d007      	beq.n	8006c42 <HAL_GPIO_Init+0x21e>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a4f      	ldr	r2, [pc, #316]	; (8006d74 <HAL_GPIO_Init+0x350>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d101      	bne.n	8006c3e <HAL_GPIO_Init+0x21a>
 8006c3a:	2309      	movs	r3, #9
 8006c3c:	e012      	b.n	8006c64 <HAL_GPIO_Init+0x240>
 8006c3e:	230a      	movs	r3, #10
 8006c40:	e010      	b.n	8006c64 <HAL_GPIO_Init+0x240>
 8006c42:	2308      	movs	r3, #8
 8006c44:	e00e      	b.n	8006c64 <HAL_GPIO_Init+0x240>
 8006c46:	2307      	movs	r3, #7
 8006c48:	e00c      	b.n	8006c64 <HAL_GPIO_Init+0x240>
 8006c4a:	2306      	movs	r3, #6
 8006c4c:	e00a      	b.n	8006c64 <HAL_GPIO_Init+0x240>
 8006c4e:	2305      	movs	r3, #5
 8006c50:	e008      	b.n	8006c64 <HAL_GPIO_Init+0x240>
 8006c52:	2304      	movs	r3, #4
 8006c54:	e006      	b.n	8006c64 <HAL_GPIO_Init+0x240>
 8006c56:	2303      	movs	r3, #3
 8006c58:	e004      	b.n	8006c64 <HAL_GPIO_Init+0x240>
 8006c5a:	2302      	movs	r3, #2
 8006c5c:	e002      	b.n	8006c64 <HAL_GPIO_Init+0x240>
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e000      	b.n	8006c64 <HAL_GPIO_Init+0x240>
 8006c62:	2300      	movs	r3, #0
 8006c64:	69fa      	ldr	r2, [r7, #28]
 8006c66:	f002 0203 	and.w	r2, r2, #3
 8006c6a:	0092      	lsls	r2, r2, #2
 8006c6c:	4093      	lsls	r3, r2
 8006c6e:	69ba      	ldr	r2, [r7, #24]
 8006c70:	4313      	orrs	r3, r2
 8006c72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8006c74:	4935      	ldr	r1, [pc, #212]	; (8006d4c <HAL_GPIO_Init+0x328>)
 8006c76:	69fb      	ldr	r3, [r7, #28]
 8006c78:	089b      	lsrs	r3, r3, #2
 8006c7a:	3302      	adds	r3, #2
 8006c7c:	69ba      	ldr	r2, [r7, #24]
 8006c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006c82:	4b3d      	ldr	r3, [pc, #244]	; (8006d78 <HAL_GPIO_Init+0x354>)
 8006c84:	689b      	ldr	r3, [r3, #8]
 8006c86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	43db      	mvns	r3, r3
 8006c8c:	69ba      	ldr	r2, [r7, #24]
 8006c8e:	4013      	ands	r3, r2
 8006c90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d003      	beq.n	8006ca6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8006c9e:	69ba      	ldr	r2, [r7, #24]
 8006ca0:	693b      	ldr	r3, [r7, #16]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006ca6:	4a34      	ldr	r2, [pc, #208]	; (8006d78 <HAL_GPIO_Init+0x354>)
 8006ca8:	69bb      	ldr	r3, [r7, #24]
 8006caa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006cac:	4b32      	ldr	r3, [pc, #200]	; (8006d78 <HAL_GPIO_Init+0x354>)
 8006cae:	68db      	ldr	r3, [r3, #12]
 8006cb0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	43db      	mvns	r3, r3
 8006cb6:	69ba      	ldr	r2, [r7, #24]
 8006cb8:	4013      	ands	r3, r2
 8006cba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006cbc:	683b      	ldr	r3, [r7, #0]
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d003      	beq.n	8006cd0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8006cc8:	69ba      	ldr	r2, [r7, #24]
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006cd0:	4a29      	ldr	r2, [pc, #164]	; (8006d78 <HAL_GPIO_Init+0x354>)
 8006cd2:	69bb      	ldr	r3, [r7, #24]
 8006cd4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006cd6:	4b28      	ldr	r3, [pc, #160]	; (8006d78 <HAL_GPIO_Init+0x354>)
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	43db      	mvns	r3, r3
 8006ce0:	69ba      	ldr	r2, [r7, #24]
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d003      	beq.n	8006cfa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8006cf2:	69ba      	ldr	r2, [r7, #24]
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006cfa:	4a1f      	ldr	r2, [pc, #124]	; (8006d78 <HAL_GPIO_Init+0x354>)
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006d00:	4b1d      	ldr	r3, [pc, #116]	; (8006d78 <HAL_GPIO_Init+0x354>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	43db      	mvns	r3, r3
 8006d0a:	69ba      	ldr	r2, [r7, #24]
 8006d0c:	4013      	ands	r3, r2
 8006d0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d003      	beq.n	8006d24 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8006d1c:	69ba      	ldr	r2, [r7, #24]
 8006d1e:	693b      	ldr	r3, [r7, #16]
 8006d20:	4313      	orrs	r3, r2
 8006d22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006d24:	4a14      	ldr	r2, [pc, #80]	; (8006d78 <HAL_GPIO_Init+0x354>)
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	3301      	adds	r3, #1
 8006d2e:	61fb      	str	r3, [r7, #28]
 8006d30:	69fb      	ldr	r3, [r7, #28]
 8006d32:	2b0f      	cmp	r3, #15
 8006d34:	f67f ae86 	bls.w	8006a44 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8006d38:	bf00      	nop
 8006d3a:	bf00      	nop
 8006d3c:	3724      	adds	r7, #36	; 0x24
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr
 8006d46:	bf00      	nop
 8006d48:	40023800 	.word	0x40023800
 8006d4c:	40013800 	.word	0x40013800
 8006d50:	40020000 	.word	0x40020000
 8006d54:	40020400 	.word	0x40020400
 8006d58:	40020800 	.word	0x40020800
 8006d5c:	40020c00 	.word	0x40020c00
 8006d60:	40021000 	.word	0x40021000
 8006d64:	40021400 	.word	0x40021400
 8006d68:	40021800 	.word	0x40021800
 8006d6c:	40021c00 	.word	0x40021c00
 8006d70:	40022000 	.word	0x40022000
 8006d74:	40022400 	.word	0x40022400
 8006d78:	40013c00 	.word	0x40013c00

08006d7c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b087      	sub	sp, #28
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
 8006d84:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8006d86:	2300      	movs	r3, #0
 8006d88:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8006d92:	2300      	movs	r3, #0
 8006d94:	617b      	str	r3, [r7, #20]
 8006d96:	e0d9      	b.n	8006f4c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8006d98:	2201      	movs	r2, #1
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006da0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8006da2:	683a      	ldr	r2, [r7, #0]
 8006da4:	693b      	ldr	r3, [r7, #16]
 8006da6:	4013      	ands	r3, r2
 8006da8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006daa:	68fa      	ldr	r2, [r7, #12]
 8006dac:	693b      	ldr	r3, [r7, #16]
 8006dae:	429a      	cmp	r2, r3
 8006db0:	f040 80c9 	bne.w	8006f46 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 8006db4:	4a6b      	ldr	r2, [pc, #428]	; (8006f64 <HAL_GPIO_DeInit+0x1e8>)
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	089b      	lsrs	r3, r3, #2
 8006dba:	3302      	adds	r3, #2
 8006dbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dc0:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 8006dc2:	697b      	ldr	r3, [r7, #20]
 8006dc4:	f003 0303 	and.w	r3, r3, #3
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	220f      	movs	r2, #15
 8006dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8006dd0:	68ba      	ldr	r2, [r7, #8]
 8006dd2:	4013      	ands	r3, r2
 8006dd4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	4a63      	ldr	r2, [pc, #396]	; (8006f68 <HAL_GPIO_DeInit+0x1ec>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d037      	beq.n	8006e4e <HAL_GPIO_DeInit+0xd2>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	4a62      	ldr	r2, [pc, #392]	; (8006f6c <HAL_GPIO_DeInit+0x1f0>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d031      	beq.n	8006e4a <HAL_GPIO_DeInit+0xce>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	4a61      	ldr	r2, [pc, #388]	; (8006f70 <HAL_GPIO_DeInit+0x1f4>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d02b      	beq.n	8006e46 <HAL_GPIO_DeInit+0xca>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	4a60      	ldr	r2, [pc, #384]	; (8006f74 <HAL_GPIO_DeInit+0x1f8>)
 8006df2:	4293      	cmp	r3, r2
 8006df4:	d025      	beq.n	8006e42 <HAL_GPIO_DeInit+0xc6>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	4a5f      	ldr	r2, [pc, #380]	; (8006f78 <HAL_GPIO_DeInit+0x1fc>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d01f      	beq.n	8006e3e <HAL_GPIO_DeInit+0xc2>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	4a5e      	ldr	r2, [pc, #376]	; (8006f7c <HAL_GPIO_DeInit+0x200>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d019      	beq.n	8006e3a <HAL_GPIO_DeInit+0xbe>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	4a5d      	ldr	r2, [pc, #372]	; (8006f80 <HAL_GPIO_DeInit+0x204>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d013      	beq.n	8006e36 <HAL_GPIO_DeInit+0xba>
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	4a5c      	ldr	r2, [pc, #368]	; (8006f84 <HAL_GPIO_DeInit+0x208>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d00d      	beq.n	8006e32 <HAL_GPIO_DeInit+0xb6>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4a5b      	ldr	r2, [pc, #364]	; (8006f88 <HAL_GPIO_DeInit+0x20c>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d007      	beq.n	8006e2e <HAL_GPIO_DeInit+0xb2>
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	4a5a      	ldr	r2, [pc, #360]	; (8006f8c <HAL_GPIO_DeInit+0x210>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d101      	bne.n	8006e2a <HAL_GPIO_DeInit+0xae>
 8006e26:	2309      	movs	r3, #9
 8006e28:	e012      	b.n	8006e50 <HAL_GPIO_DeInit+0xd4>
 8006e2a:	230a      	movs	r3, #10
 8006e2c:	e010      	b.n	8006e50 <HAL_GPIO_DeInit+0xd4>
 8006e2e:	2308      	movs	r3, #8
 8006e30:	e00e      	b.n	8006e50 <HAL_GPIO_DeInit+0xd4>
 8006e32:	2307      	movs	r3, #7
 8006e34:	e00c      	b.n	8006e50 <HAL_GPIO_DeInit+0xd4>
 8006e36:	2306      	movs	r3, #6
 8006e38:	e00a      	b.n	8006e50 <HAL_GPIO_DeInit+0xd4>
 8006e3a:	2305      	movs	r3, #5
 8006e3c:	e008      	b.n	8006e50 <HAL_GPIO_DeInit+0xd4>
 8006e3e:	2304      	movs	r3, #4
 8006e40:	e006      	b.n	8006e50 <HAL_GPIO_DeInit+0xd4>
 8006e42:	2303      	movs	r3, #3
 8006e44:	e004      	b.n	8006e50 <HAL_GPIO_DeInit+0xd4>
 8006e46:	2302      	movs	r3, #2
 8006e48:	e002      	b.n	8006e50 <HAL_GPIO_DeInit+0xd4>
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e000      	b.n	8006e50 <HAL_GPIO_DeInit+0xd4>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	697a      	ldr	r2, [r7, #20]
 8006e52:	f002 0203 	and.w	r2, r2, #3
 8006e56:	0092      	lsls	r2, r2, #2
 8006e58:	4093      	lsls	r3, r2
 8006e5a:	68ba      	ldr	r2, [r7, #8]
 8006e5c:	429a      	cmp	r2, r3
 8006e5e:	d132      	bne.n	8006ec6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006e60:	4b4b      	ldr	r3, [pc, #300]	; (8006f90 <HAL_GPIO_DeInit+0x214>)
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	43db      	mvns	r3, r3
 8006e68:	4949      	ldr	r1, [pc, #292]	; (8006f90 <HAL_GPIO_DeInit+0x214>)
 8006e6a:	4013      	ands	r3, r2
 8006e6c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006e6e:	4b48      	ldr	r3, [pc, #288]	; (8006f90 <HAL_GPIO_DeInit+0x214>)
 8006e70:	685a      	ldr	r2, [r3, #4]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	43db      	mvns	r3, r3
 8006e76:	4946      	ldr	r1, [pc, #280]	; (8006f90 <HAL_GPIO_DeInit+0x214>)
 8006e78:	4013      	ands	r3, r2
 8006e7a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006e7c:	4b44      	ldr	r3, [pc, #272]	; (8006f90 <HAL_GPIO_DeInit+0x214>)
 8006e7e:	68da      	ldr	r2, [r3, #12]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	43db      	mvns	r3, r3
 8006e84:	4942      	ldr	r1, [pc, #264]	; (8006f90 <HAL_GPIO_DeInit+0x214>)
 8006e86:	4013      	ands	r3, r2
 8006e88:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006e8a:	4b41      	ldr	r3, [pc, #260]	; (8006f90 <HAL_GPIO_DeInit+0x214>)
 8006e8c:	689a      	ldr	r2, [r3, #8]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	43db      	mvns	r3, r3
 8006e92:	493f      	ldr	r1, [pc, #252]	; (8006f90 <HAL_GPIO_DeInit+0x214>)
 8006e94:	4013      	ands	r3, r2
 8006e96:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f003 0303 	and.w	r3, r3, #3
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	220f      	movs	r2, #15
 8006ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea6:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8006ea8:	4a2e      	ldr	r2, [pc, #184]	; (8006f64 <HAL_GPIO_DeInit+0x1e8>)
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	089b      	lsrs	r3, r3, #2
 8006eae:	3302      	adds	r3, #2
 8006eb0:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	43da      	mvns	r2, r3
 8006eb8:	482a      	ldr	r0, [pc, #168]	; (8006f64 <HAL_GPIO_DeInit+0x1e8>)
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	089b      	lsrs	r3, r3, #2
 8006ebe:	400a      	ands	r2, r1
 8006ec0:	3302      	adds	r3, #2
 8006ec2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	005b      	lsls	r3, r3, #1
 8006ece:	2103      	movs	r1, #3
 8006ed0:	fa01 f303 	lsl.w	r3, r1, r3
 8006ed4:	43db      	mvns	r3, r3
 8006ed6:	401a      	ands	r2, r3
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8006edc:	697b      	ldr	r3, [r7, #20]
 8006ede:	08da      	lsrs	r2, r3, #3
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	3208      	adds	r2, #8
 8006ee4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	f003 0307 	and.w	r3, r3, #7
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	220f      	movs	r2, #15
 8006ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef6:	43db      	mvns	r3, r3
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	08d2      	lsrs	r2, r2, #3
 8006efc:	4019      	ands	r1, r3
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	3208      	adds	r2, #8
 8006f02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	68da      	ldr	r2, [r3, #12]
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	005b      	lsls	r3, r3, #1
 8006f0e:	2103      	movs	r1, #3
 8006f10:	fa01 f303 	lsl.w	r3, r1, r3
 8006f14:	43db      	mvns	r3, r3
 8006f16:	401a      	ands	r2, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	685a      	ldr	r2, [r3, #4]
 8006f20:	2101      	movs	r1, #1
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	fa01 f303 	lsl.w	r3, r1, r3
 8006f28:	43db      	mvns	r3, r3
 8006f2a:	401a      	ands	r2, r3
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	689a      	ldr	r2, [r3, #8]
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	005b      	lsls	r3, r3, #1
 8006f38:	2103      	movs	r1, #3
 8006f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8006f3e:	43db      	mvns	r3, r3
 8006f40:	401a      	ands	r2, r3
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	609a      	str	r2, [r3, #8]
  for(position = 0; position < GPIO_NUMBER; position++)
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	3301      	adds	r3, #1
 8006f4a:	617b      	str	r3, [r7, #20]
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	2b0f      	cmp	r3, #15
 8006f50:	f67f af22 	bls.w	8006d98 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006f54:	bf00      	nop
 8006f56:	bf00      	nop
 8006f58:	371c      	adds	r7, #28
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr
 8006f62:	bf00      	nop
 8006f64:	40013800 	.word	0x40013800
 8006f68:	40020000 	.word	0x40020000
 8006f6c:	40020400 	.word	0x40020400
 8006f70:	40020800 	.word	0x40020800
 8006f74:	40020c00 	.word	0x40020c00
 8006f78:	40021000 	.word	0x40021000
 8006f7c:	40021400 	.word	0x40021400
 8006f80:	40021800 	.word	0x40021800
 8006f84:	40021c00 	.word	0x40021c00
 8006f88:	40022000 	.word	0x40022000
 8006f8c:	40022400 	.word	0x40022400
 8006f90:	40013c00 	.word	0x40013c00

08006f94 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b085      	sub	sp, #20
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	460b      	mov	r3, r1
 8006f9e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	691a      	ldr	r2, [r3, #16]
 8006fa4:	887b      	ldrh	r3, [r7, #2]
 8006fa6:	4013      	ands	r3, r2
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d002      	beq.n	8006fb2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006fac:	2301      	movs	r3, #1
 8006fae:	73fb      	strb	r3, [r7, #15]
 8006fb0:	e001      	b.n	8006fb6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006fb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	3714      	adds	r7, #20
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b083      	sub	sp, #12
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	460b      	mov	r3, r1
 8006fce:	807b      	strh	r3, [r7, #2]
 8006fd0:	4613      	mov	r3, r2
 8006fd2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006fd4:	787b      	ldrb	r3, [r7, #1]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d003      	beq.n	8006fe2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006fda:	887a      	ldrh	r2, [r7, #2]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8006fe0:	e003      	b.n	8006fea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8006fe2:	887b      	ldrh	r3, [r7, #2]
 8006fe4:	041a      	lsls	r2, r3, #16
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	619a      	str	r2, [r3, #24]
}
 8006fea:	bf00      	nop
 8006fec:	370c      	adds	r7, #12
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff4:	4770      	bx	lr

08006ff6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006ff6:	b480      	push	{r7}
 8006ff8:	b085      	sub	sp, #20
 8006ffa:	af00      	add	r7, sp, #0
 8006ffc:	6078      	str	r0, [r7, #4]
 8006ffe:	460b      	mov	r3, r1
 8007000:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007008:	887a      	ldrh	r2, [r7, #2]
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	4013      	ands	r3, r2
 800700e:	041a      	lsls	r2, r3, #16
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	43d9      	mvns	r1, r3
 8007014:	887b      	ldrh	r3, [r7, #2]
 8007016:	400b      	ands	r3, r1
 8007018:	431a      	orrs	r2, r3
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	619a      	str	r2, [r3, #24]
}
 800701e:	bf00      	nop
 8007020:	3714      	adds	r7, #20
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr
	...

0800702c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d101      	bne.n	800703e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e07f      	b.n	800713e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007044:	b2db      	uxtb	r3, r3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d106      	bne.n	8007058 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7fd fbe0 	bl	8004818 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2224      	movs	r2, #36	; 0x24
 800705c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	681a      	ldr	r2, [r3, #0]
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f022 0201 	bic.w	r2, r2, #1
 800706e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	685a      	ldr	r2, [r3, #4]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800707c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	689a      	ldr	r2, [r3, #8]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800708c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	2b01      	cmp	r3, #1
 8007094:	d107      	bne.n	80070a6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	689a      	ldr	r2, [r3, #8]
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80070a2:	609a      	str	r2, [r3, #8]
 80070a4:	e006      	b.n	80070b4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	689a      	ldr	r2, [r3, #8]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80070b2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	2b02      	cmp	r3, #2
 80070ba:	d104      	bne.n	80070c6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80070c4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	6859      	ldr	r1, [r3, #4]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681a      	ldr	r2, [r3, #0]
 80070d0:	4b1d      	ldr	r3, [pc, #116]	; (8007148 <HAL_I2C_Init+0x11c>)
 80070d2:	430b      	orrs	r3, r1
 80070d4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	68da      	ldr	r2, [r3, #12]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80070e4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	691a      	ldr	r2, [r3, #16]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	695b      	ldr	r3, [r3, #20]
 80070ee:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	699b      	ldr	r3, [r3, #24]
 80070f6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	430a      	orrs	r2, r1
 80070fe:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	69d9      	ldr	r1, [r3, #28]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6a1a      	ldr	r2, [r3, #32]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	430a      	orrs	r2, r1
 800710e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	681a      	ldr	r2, [r3, #0]
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f042 0201 	orr.w	r2, r2, #1
 800711e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2200      	movs	r2, #0
 8007124:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2220      	movs	r2, #32
 800712a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2200      	movs	r2, #0
 8007138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800713c:	2300      	movs	r3, #0
}
 800713e:	4618      	mov	r0, r3
 8007140:	3708      	adds	r7, #8
 8007142:	46bd      	mov	sp, r7
 8007144:	bd80      	pop	{r7, pc}
 8007146:	bf00      	nop
 8007148:	02008000 	.word	0x02008000

0800714c <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b082      	sub	sp, #8
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d101      	bne.n	800715e <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800715a:	2301      	movs	r3, #1
 800715c:	e021      	b.n	80071a2 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2224      	movs	r2, #36	; 0x24
 8007162:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	681a      	ldr	r2, [r3, #0]
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	f022 0201 	bic.w	r2, r2, #1
 8007174:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	f7fd fbf6 	bl	8004968 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2200      	movs	r2, #0
 8007180:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2200      	movs	r2, #0
 8007186:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2200      	movs	r2, #0
 8007194:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80071a0:	2300      	movs	r3, #0
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3708      	adds	r7, #8
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd80      	pop	{r7, pc}
	...

080071ac <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b088      	sub	sp, #32
 80071b0:	af02      	add	r7, sp, #8
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	4608      	mov	r0, r1
 80071b6:	4611      	mov	r1, r2
 80071b8:	461a      	mov	r2, r3
 80071ba:	4603      	mov	r3, r0
 80071bc:	817b      	strh	r3, [r7, #10]
 80071be:	460b      	mov	r3, r1
 80071c0:	813b      	strh	r3, [r7, #8]
 80071c2:	4613      	mov	r3, r2
 80071c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80071cc:	b2db      	uxtb	r3, r3
 80071ce:	2b20      	cmp	r3, #32
 80071d0:	f040 80f9 	bne.w	80073c6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80071d4:	6a3b      	ldr	r3, [r7, #32]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d002      	beq.n	80071e0 <HAL_I2C_Mem_Write+0x34>
 80071da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d105      	bne.n	80071ec <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80071e6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80071e8:	2301      	movs	r3, #1
 80071ea:	e0ed      	b.n	80073c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d101      	bne.n	80071fa <HAL_I2C_Mem_Write+0x4e>
 80071f6:	2302      	movs	r3, #2
 80071f8:	e0e6      	b.n	80073c8 <HAL_I2C_Mem_Write+0x21c>
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2201      	movs	r2, #1
 80071fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007202:	f7fe f8c9 	bl	8005398 <HAL_GetTick>
 8007206:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	2319      	movs	r3, #25
 800720e:	2201      	movs	r2, #1
 8007210:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007214:	68f8      	ldr	r0, [r7, #12]
 8007216:	f000 fad1 	bl	80077bc <I2C_WaitOnFlagUntilTimeout>
 800721a:	4603      	mov	r3, r0
 800721c:	2b00      	cmp	r3, #0
 800721e:	d001      	beq.n	8007224 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e0d1      	b.n	80073c8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2221      	movs	r2, #33	; 0x21
 8007228:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2240      	movs	r2, #64	; 0x40
 8007230:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	2200      	movs	r2, #0
 8007238:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6a3a      	ldr	r2, [r7, #32]
 800723e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007244:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800724c:	88f8      	ldrh	r0, [r7, #6]
 800724e:	893a      	ldrh	r2, [r7, #8]
 8007250:	8979      	ldrh	r1, [r7, #10]
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	9301      	str	r3, [sp, #4]
 8007256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007258:	9300      	str	r3, [sp, #0]
 800725a:	4603      	mov	r3, r0
 800725c:	68f8      	ldr	r0, [r7, #12]
 800725e:	f000 f9e1 	bl	8007624 <I2C_RequestMemoryWrite>
 8007262:	4603      	mov	r3, r0
 8007264:	2b00      	cmp	r3, #0
 8007266:	d005      	beq.n	8007274 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	2200      	movs	r2, #0
 800726c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007270:	2301      	movs	r3, #1
 8007272:	e0a9      	b.n	80073c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007278:	b29b      	uxth	r3, r3
 800727a:	2bff      	cmp	r3, #255	; 0xff
 800727c:	d90e      	bls.n	800729c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	22ff      	movs	r2, #255	; 0xff
 8007282:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007288:	b2da      	uxtb	r2, r3
 800728a:	8979      	ldrh	r1, [r7, #10]
 800728c:	2300      	movs	r3, #0
 800728e:	9300      	str	r3, [sp, #0]
 8007290:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007294:	68f8      	ldr	r0, [r7, #12]
 8007296:	f000 fc39 	bl	8007b0c <I2C_TransferConfig>
 800729a:	e00f      	b.n	80072bc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072a0:	b29a      	uxth	r2, r3
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072aa:	b2da      	uxtb	r2, r3
 80072ac:	8979      	ldrh	r1, [r7, #10]
 80072ae:	2300      	movs	r3, #0
 80072b0:	9300      	str	r3, [sp, #0]
 80072b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80072b6:	68f8      	ldr	r0, [r7, #12]
 80072b8:	f000 fc28 	bl	8007b0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072bc:	697a      	ldr	r2, [r7, #20]
 80072be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80072c0:	68f8      	ldr	r0, [r7, #12]
 80072c2:	f000 fabb 	bl	800783c <I2C_WaitOnTXISFlagUntilTimeout>
 80072c6:	4603      	mov	r3, r0
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d001      	beq.n	80072d0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e07b      	b.n	80073c8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072d4:	781a      	ldrb	r2, [r3, #0]
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e0:	1c5a      	adds	r2, r3, #1
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072ea:	b29b      	uxth	r3, r3
 80072ec:	3b01      	subs	r3, #1
 80072ee:	b29a      	uxth	r2, r3
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072f8:	3b01      	subs	r3, #1
 80072fa:	b29a      	uxth	r2, r3
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007304:	b29b      	uxth	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	d034      	beq.n	8007374 <HAL_I2C_Mem_Write+0x1c8>
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800730e:	2b00      	cmp	r3, #0
 8007310:	d130      	bne.n	8007374 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	9300      	str	r3, [sp, #0]
 8007316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007318:	2200      	movs	r2, #0
 800731a:	2180      	movs	r1, #128	; 0x80
 800731c:	68f8      	ldr	r0, [r7, #12]
 800731e:	f000 fa4d 	bl	80077bc <I2C_WaitOnFlagUntilTimeout>
 8007322:	4603      	mov	r3, r0
 8007324:	2b00      	cmp	r3, #0
 8007326:	d001      	beq.n	800732c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8007328:	2301      	movs	r3, #1
 800732a:	e04d      	b.n	80073c8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007330:	b29b      	uxth	r3, r3
 8007332:	2bff      	cmp	r3, #255	; 0xff
 8007334:	d90e      	bls.n	8007354 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	22ff      	movs	r2, #255	; 0xff
 800733a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007340:	b2da      	uxtb	r2, r3
 8007342:	8979      	ldrh	r1, [r7, #10]
 8007344:	2300      	movs	r3, #0
 8007346:	9300      	str	r3, [sp, #0]
 8007348:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800734c:	68f8      	ldr	r0, [r7, #12]
 800734e:	f000 fbdd 	bl	8007b0c <I2C_TransferConfig>
 8007352:	e00f      	b.n	8007374 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007358:	b29a      	uxth	r2, r3
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007362:	b2da      	uxtb	r2, r3
 8007364:	8979      	ldrh	r1, [r7, #10]
 8007366:	2300      	movs	r3, #0
 8007368:	9300      	str	r3, [sp, #0]
 800736a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800736e:	68f8      	ldr	r0, [r7, #12]
 8007370:	f000 fbcc 	bl	8007b0c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007378:	b29b      	uxth	r3, r3
 800737a:	2b00      	cmp	r3, #0
 800737c:	d19e      	bne.n	80072bc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800737e:	697a      	ldr	r2, [r7, #20]
 8007380:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007382:	68f8      	ldr	r0, [r7, #12]
 8007384:	f000 fa9a 	bl	80078bc <I2C_WaitOnSTOPFlagUntilTimeout>
 8007388:	4603      	mov	r3, r0
 800738a:	2b00      	cmp	r3, #0
 800738c:	d001      	beq.n	8007392 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800738e:	2301      	movs	r3, #1
 8007390:	e01a      	b.n	80073c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	2220      	movs	r2, #32
 8007398:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	6859      	ldr	r1, [r3, #4]
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	4b0a      	ldr	r3, [pc, #40]	; (80073d0 <HAL_I2C_Mem_Write+0x224>)
 80073a6:	400b      	ands	r3, r1
 80073a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2220      	movs	r2, #32
 80073ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80073c2:	2300      	movs	r3, #0
 80073c4:	e000      	b.n	80073c8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80073c6:	2302      	movs	r3, #2
  }
}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3718      	adds	r7, #24
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	fe00e800 	.word	0xfe00e800

080073d4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073d4:	b580      	push	{r7, lr}
 80073d6:	b088      	sub	sp, #32
 80073d8:	af02      	add	r7, sp, #8
 80073da:	60f8      	str	r0, [r7, #12]
 80073dc:	4608      	mov	r0, r1
 80073de:	4611      	mov	r1, r2
 80073e0:	461a      	mov	r2, r3
 80073e2:	4603      	mov	r3, r0
 80073e4:	817b      	strh	r3, [r7, #10]
 80073e6:	460b      	mov	r3, r1
 80073e8:	813b      	strh	r3, [r7, #8]
 80073ea:	4613      	mov	r3, r2
 80073ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b20      	cmp	r3, #32
 80073f8:	f040 80fd 	bne.w	80075f6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80073fc:	6a3b      	ldr	r3, [r7, #32]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d002      	beq.n	8007408 <HAL_I2C_Mem_Read+0x34>
 8007402:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007404:	2b00      	cmp	r3, #0
 8007406:	d105      	bne.n	8007414 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800740e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007410:	2301      	movs	r3, #1
 8007412:	e0f1      	b.n	80075f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800741a:	2b01      	cmp	r3, #1
 800741c:	d101      	bne.n	8007422 <HAL_I2C_Mem_Read+0x4e>
 800741e:	2302      	movs	r3, #2
 8007420:	e0ea      	b.n	80075f8 <HAL_I2C_Mem_Read+0x224>
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2201      	movs	r2, #1
 8007426:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800742a:	f7fd ffb5 	bl	8005398 <HAL_GetTick>
 800742e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007430:	697b      	ldr	r3, [r7, #20]
 8007432:	9300      	str	r3, [sp, #0]
 8007434:	2319      	movs	r3, #25
 8007436:	2201      	movs	r2, #1
 8007438:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800743c:	68f8      	ldr	r0, [r7, #12]
 800743e:	f000 f9bd 	bl	80077bc <I2C_WaitOnFlagUntilTimeout>
 8007442:	4603      	mov	r3, r0
 8007444:	2b00      	cmp	r3, #0
 8007446:	d001      	beq.n	800744c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8007448:	2301      	movs	r3, #1
 800744a:	e0d5      	b.n	80075f8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2222      	movs	r2, #34	; 0x22
 8007450:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	2240      	movs	r2, #64	; 0x40
 8007458:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2200      	movs	r2, #0
 8007460:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	6a3a      	ldr	r2, [r7, #32]
 8007466:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800746c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2200      	movs	r2, #0
 8007472:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007474:	88f8      	ldrh	r0, [r7, #6]
 8007476:	893a      	ldrh	r2, [r7, #8]
 8007478:	8979      	ldrh	r1, [r7, #10]
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	9301      	str	r3, [sp, #4]
 800747e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007480:	9300      	str	r3, [sp, #0]
 8007482:	4603      	mov	r3, r0
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	f000 f921 	bl	80076cc <I2C_RequestMemoryRead>
 800748a:	4603      	mov	r3, r0
 800748c:	2b00      	cmp	r3, #0
 800748e:	d005      	beq.n	800749c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2200      	movs	r2, #0
 8007494:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007498:	2301      	movs	r3, #1
 800749a:	e0ad      	b.n	80075f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074a0:	b29b      	uxth	r3, r3
 80074a2:	2bff      	cmp	r3, #255	; 0xff
 80074a4:	d90e      	bls.n	80074c4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	22ff      	movs	r2, #255	; 0xff
 80074aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074b0:	b2da      	uxtb	r2, r3
 80074b2:	8979      	ldrh	r1, [r7, #10]
 80074b4:	4b52      	ldr	r3, [pc, #328]	; (8007600 <HAL_I2C_Mem_Read+0x22c>)
 80074b6:	9300      	str	r3, [sp, #0]
 80074b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f000 fb25 	bl	8007b0c <I2C_TransferConfig>
 80074c2:	e00f      	b.n	80074e4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074c8:	b29a      	uxth	r2, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074d2:	b2da      	uxtb	r2, r3
 80074d4:	8979      	ldrh	r1, [r7, #10]
 80074d6:	4b4a      	ldr	r3, [pc, #296]	; (8007600 <HAL_I2C_Mem_Read+0x22c>)
 80074d8:	9300      	str	r3, [sp, #0]
 80074da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80074de:	68f8      	ldr	r0, [r7, #12]
 80074e0:	f000 fb14 	bl	8007b0c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	9300      	str	r3, [sp, #0]
 80074e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ea:	2200      	movs	r2, #0
 80074ec:	2104      	movs	r1, #4
 80074ee:	68f8      	ldr	r0, [r7, #12]
 80074f0:	f000 f964 	bl	80077bc <I2C_WaitOnFlagUntilTimeout>
 80074f4:	4603      	mov	r3, r0
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d001      	beq.n	80074fe <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80074fa:	2301      	movs	r3, #1
 80074fc:	e07c      	b.n	80075f8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007508:	b2d2      	uxtb	r2, r2
 800750a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007510:	1c5a      	adds	r2, r3, #1
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800751a:	3b01      	subs	r3, #1
 800751c:	b29a      	uxth	r2, r3
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007526:	b29b      	uxth	r3, r3
 8007528:	3b01      	subs	r3, #1
 800752a:	b29a      	uxth	r2, r3
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007534:	b29b      	uxth	r3, r3
 8007536:	2b00      	cmp	r3, #0
 8007538:	d034      	beq.n	80075a4 <HAL_I2C_Mem_Read+0x1d0>
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800753e:	2b00      	cmp	r3, #0
 8007540:	d130      	bne.n	80075a4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007542:	697b      	ldr	r3, [r7, #20]
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007548:	2200      	movs	r2, #0
 800754a:	2180      	movs	r1, #128	; 0x80
 800754c:	68f8      	ldr	r0, [r7, #12]
 800754e:	f000 f935 	bl	80077bc <I2C_WaitOnFlagUntilTimeout>
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d001      	beq.n	800755c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e04d      	b.n	80075f8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007560:	b29b      	uxth	r3, r3
 8007562:	2bff      	cmp	r3, #255	; 0xff
 8007564:	d90e      	bls.n	8007584 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	22ff      	movs	r2, #255	; 0xff
 800756a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007570:	b2da      	uxtb	r2, r3
 8007572:	8979      	ldrh	r1, [r7, #10]
 8007574:	2300      	movs	r3, #0
 8007576:	9300      	str	r3, [sp, #0]
 8007578:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800757c:	68f8      	ldr	r0, [r7, #12]
 800757e:	f000 fac5 	bl	8007b0c <I2C_TransferConfig>
 8007582:	e00f      	b.n	80075a4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007588:	b29a      	uxth	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007592:	b2da      	uxtb	r2, r3
 8007594:	8979      	ldrh	r1, [r7, #10]
 8007596:	2300      	movs	r3, #0
 8007598:	9300      	str	r3, [sp, #0]
 800759a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800759e:	68f8      	ldr	r0, [r7, #12]
 80075a0:	f000 fab4 	bl	8007b0c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075a8:	b29b      	uxth	r3, r3
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d19a      	bne.n	80074e4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80075ae:	697a      	ldr	r2, [r7, #20]
 80075b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f000 f982 	bl	80078bc <I2C_WaitOnSTOPFlagUntilTimeout>
 80075b8:	4603      	mov	r3, r0
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d001      	beq.n	80075c2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	e01a      	b.n	80075f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2220      	movs	r2, #32
 80075c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	6859      	ldr	r1, [r3, #4]
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681a      	ldr	r2, [r3, #0]
 80075d4:	4b0b      	ldr	r3, [pc, #44]	; (8007604 <HAL_I2C_Mem_Read+0x230>)
 80075d6:	400b      	ands	r3, r1
 80075d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2220      	movs	r2, #32
 80075de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2200      	movs	r2, #0
 80075e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	e000      	b.n	80075f8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80075f6:	2302      	movs	r3, #2
  }
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3718      	adds	r7, #24
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}
 8007600:	80002400 	.word	0x80002400
 8007604:	fe00e800 	.word	0xfe00e800

08007608 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007616:	b2db      	uxtb	r3, r3
}
 8007618:	4618      	mov	r0, r3
 800761a:	370c      	adds	r7, #12
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr

08007624 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b086      	sub	sp, #24
 8007628:	af02      	add	r7, sp, #8
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	4608      	mov	r0, r1
 800762e:	4611      	mov	r1, r2
 8007630:	461a      	mov	r2, r3
 8007632:	4603      	mov	r3, r0
 8007634:	817b      	strh	r3, [r7, #10]
 8007636:	460b      	mov	r3, r1
 8007638:	813b      	strh	r3, [r7, #8]
 800763a:	4613      	mov	r3, r2
 800763c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800763e:	88fb      	ldrh	r3, [r7, #6]
 8007640:	b2da      	uxtb	r2, r3
 8007642:	8979      	ldrh	r1, [r7, #10]
 8007644:	4b20      	ldr	r3, [pc, #128]	; (80076c8 <I2C_RequestMemoryWrite+0xa4>)
 8007646:	9300      	str	r3, [sp, #0]
 8007648:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 fa5d 	bl	8007b0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007652:	69fa      	ldr	r2, [r7, #28]
 8007654:	69b9      	ldr	r1, [r7, #24]
 8007656:	68f8      	ldr	r0, [r7, #12]
 8007658:	f000 f8f0 	bl	800783c <I2C_WaitOnTXISFlagUntilTimeout>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d001      	beq.n	8007666 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e02c      	b.n	80076c0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007666:	88fb      	ldrh	r3, [r7, #6]
 8007668:	2b01      	cmp	r3, #1
 800766a:	d105      	bne.n	8007678 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800766c:	893b      	ldrh	r3, [r7, #8]
 800766e:	b2da      	uxtb	r2, r3
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	629a      	str	r2, [r3, #40]	; 0x28
 8007676:	e015      	b.n	80076a4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007678:	893b      	ldrh	r3, [r7, #8]
 800767a:	0a1b      	lsrs	r3, r3, #8
 800767c:	b29b      	uxth	r3, r3
 800767e:	b2da      	uxtb	r2, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007686:	69fa      	ldr	r2, [r7, #28]
 8007688:	69b9      	ldr	r1, [r7, #24]
 800768a:	68f8      	ldr	r0, [r7, #12]
 800768c:	f000 f8d6 	bl	800783c <I2C_WaitOnTXISFlagUntilTimeout>
 8007690:	4603      	mov	r3, r0
 8007692:	2b00      	cmp	r3, #0
 8007694:	d001      	beq.n	800769a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8007696:	2301      	movs	r3, #1
 8007698:	e012      	b.n	80076c0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800769a:	893b      	ldrh	r3, [r7, #8]
 800769c:	b2da      	uxtb	r2, r3
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80076a4:	69fb      	ldr	r3, [r7, #28]
 80076a6:	9300      	str	r3, [sp, #0]
 80076a8:	69bb      	ldr	r3, [r7, #24]
 80076aa:	2200      	movs	r2, #0
 80076ac:	2180      	movs	r1, #128	; 0x80
 80076ae:	68f8      	ldr	r0, [r7, #12]
 80076b0:	f000 f884 	bl	80077bc <I2C_WaitOnFlagUntilTimeout>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d001      	beq.n	80076be <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e000      	b.n	80076c0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3710      	adds	r7, #16
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	80002000 	.word	0x80002000

080076cc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b086      	sub	sp, #24
 80076d0:	af02      	add	r7, sp, #8
 80076d2:	60f8      	str	r0, [r7, #12]
 80076d4:	4608      	mov	r0, r1
 80076d6:	4611      	mov	r1, r2
 80076d8:	461a      	mov	r2, r3
 80076da:	4603      	mov	r3, r0
 80076dc:	817b      	strh	r3, [r7, #10]
 80076de:	460b      	mov	r3, r1
 80076e0:	813b      	strh	r3, [r7, #8]
 80076e2:	4613      	mov	r3, r2
 80076e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80076e6:	88fb      	ldrh	r3, [r7, #6]
 80076e8:	b2da      	uxtb	r2, r3
 80076ea:	8979      	ldrh	r1, [r7, #10]
 80076ec:	4b20      	ldr	r3, [pc, #128]	; (8007770 <I2C_RequestMemoryRead+0xa4>)
 80076ee:	9300      	str	r3, [sp, #0]
 80076f0:	2300      	movs	r3, #0
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	f000 fa0a 	bl	8007b0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80076f8:	69fa      	ldr	r2, [r7, #28]
 80076fa:	69b9      	ldr	r1, [r7, #24]
 80076fc:	68f8      	ldr	r0, [r7, #12]
 80076fe:	f000 f89d 	bl	800783c <I2C_WaitOnTXISFlagUntilTimeout>
 8007702:	4603      	mov	r3, r0
 8007704:	2b00      	cmp	r3, #0
 8007706:	d001      	beq.n	800770c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007708:	2301      	movs	r3, #1
 800770a:	e02c      	b.n	8007766 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800770c:	88fb      	ldrh	r3, [r7, #6]
 800770e:	2b01      	cmp	r3, #1
 8007710:	d105      	bne.n	800771e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007712:	893b      	ldrh	r3, [r7, #8]
 8007714:	b2da      	uxtb	r2, r3
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	629a      	str	r2, [r3, #40]	; 0x28
 800771c:	e015      	b.n	800774a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800771e:	893b      	ldrh	r3, [r7, #8]
 8007720:	0a1b      	lsrs	r3, r3, #8
 8007722:	b29b      	uxth	r3, r3
 8007724:	b2da      	uxtb	r2, r3
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800772c:	69fa      	ldr	r2, [r7, #28]
 800772e:	69b9      	ldr	r1, [r7, #24]
 8007730:	68f8      	ldr	r0, [r7, #12]
 8007732:	f000 f883 	bl	800783c <I2C_WaitOnTXISFlagUntilTimeout>
 8007736:	4603      	mov	r3, r0
 8007738:	2b00      	cmp	r3, #0
 800773a:	d001      	beq.n	8007740 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800773c:	2301      	movs	r3, #1
 800773e:	e012      	b.n	8007766 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007740:	893b      	ldrh	r3, [r7, #8]
 8007742:	b2da      	uxtb	r2, r3
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800774a:	69fb      	ldr	r3, [r7, #28]
 800774c:	9300      	str	r3, [sp, #0]
 800774e:	69bb      	ldr	r3, [r7, #24]
 8007750:	2200      	movs	r2, #0
 8007752:	2140      	movs	r1, #64	; 0x40
 8007754:	68f8      	ldr	r0, [r7, #12]
 8007756:	f000 f831 	bl	80077bc <I2C_WaitOnFlagUntilTimeout>
 800775a:	4603      	mov	r3, r0
 800775c:	2b00      	cmp	r3, #0
 800775e:	d001      	beq.n	8007764 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8007760:	2301      	movs	r3, #1
 8007762:	e000      	b.n	8007766 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8007764:	2300      	movs	r3, #0
}
 8007766:	4618      	mov	r0, r3
 8007768:	3710      	adds	r7, #16
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	80002000 	.word	0x80002000

08007774 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007774:	b480      	push	{r7}
 8007776:	b083      	sub	sp, #12
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	f003 0302 	and.w	r3, r3, #2
 8007786:	2b02      	cmp	r3, #2
 8007788:	d103      	bne.n	8007792 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	2200      	movs	r2, #0
 8007790:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	699b      	ldr	r3, [r3, #24]
 8007798:	f003 0301 	and.w	r3, r3, #1
 800779c:	2b01      	cmp	r3, #1
 800779e:	d007      	beq.n	80077b0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	699a      	ldr	r2, [r3, #24]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f042 0201 	orr.w	r2, r2, #1
 80077ae:	619a      	str	r2, [r3, #24]
  }
}
 80077b0:	bf00      	nop
 80077b2:	370c      	adds	r7, #12
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b084      	sub	sp, #16
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	60f8      	str	r0, [r7, #12]
 80077c4:	60b9      	str	r1, [r7, #8]
 80077c6:	603b      	str	r3, [r7, #0]
 80077c8:	4613      	mov	r3, r2
 80077ca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80077cc:	e022      	b.n	8007814 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077d4:	d01e      	beq.n	8007814 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077d6:	f7fd fddf 	bl	8005398 <HAL_GetTick>
 80077da:	4602      	mov	r2, r0
 80077dc:	69bb      	ldr	r3, [r7, #24]
 80077de:	1ad3      	subs	r3, r2, r3
 80077e0:	683a      	ldr	r2, [r7, #0]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d302      	bcc.n	80077ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80077e6:	683b      	ldr	r3, [r7, #0]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d113      	bne.n	8007814 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077f0:	f043 0220 	orr.w	r2, r3, #32
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2220      	movs	r2, #32
 80077fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2200      	movs	r2, #0
 8007804:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	2200      	movs	r2, #0
 800780c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e00f      	b.n	8007834 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	699a      	ldr	r2, [r3, #24]
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	4013      	ands	r3, r2
 800781e:	68ba      	ldr	r2, [r7, #8]
 8007820:	429a      	cmp	r2, r3
 8007822:	bf0c      	ite	eq
 8007824:	2301      	moveq	r3, #1
 8007826:	2300      	movne	r3, #0
 8007828:	b2db      	uxtb	r3, r3
 800782a:	461a      	mov	r2, r3
 800782c:	79fb      	ldrb	r3, [r7, #7]
 800782e:	429a      	cmp	r2, r3
 8007830:	d0cd      	beq.n	80077ce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007832:	2300      	movs	r3, #0
}
 8007834:	4618      	mov	r0, r3
 8007836:	3710      	adds	r7, #16
 8007838:	46bd      	mov	sp, r7
 800783a:	bd80      	pop	{r7, pc}

0800783c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	60f8      	str	r0, [r7, #12]
 8007844:	60b9      	str	r1, [r7, #8]
 8007846:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007848:	e02c      	b.n	80078a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800784a:	687a      	ldr	r2, [r7, #4]
 800784c:	68b9      	ldr	r1, [r7, #8]
 800784e:	68f8      	ldr	r0, [r7, #12]
 8007850:	f000 f870 	bl	8007934 <I2C_IsErrorOccurred>
 8007854:	4603      	mov	r3, r0
 8007856:	2b00      	cmp	r3, #0
 8007858:	d001      	beq.n	800785e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e02a      	b.n	80078b4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007864:	d01e      	beq.n	80078a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007866:	f7fd fd97 	bl	8005398 <HAL_GetTick>
 800786a:	4602      	mov	r2, r0
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	1ad3      	subs	r3, r2, r3
 8007870:	68ba      	ldr	r2, [r7, #8]
 8007872:	429a      	cmp	r2, r3
 8007874:	d302      	bcc.n	800787c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007876:	68bb      	ldr	r3, [r7, #8]
 8007878:	2b00      	cmp	r3, #0
 800787a:	d113      	bne.n	80078a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007880:	f043 0220 	orr.w	r2, r3, #32
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2220      	movs	r2, #32
 800788c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	2200      	movs	r2, #0
 8007894:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	2200      	movs	r2, #0
 800789c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80078a0:	2301      	movs	r3, #1
 80078a2:	e007      	b.n	80078b4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	699b      	ldr	r3, [r3, #24]
 80078aa:	f003 0302 	and.w	r3, r3, #2
 80078ae:	2b02      	cmp	r3, #2
 80078b0:	d1cb      	bne.n	800784a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80078b2:	2300      	movs	r3, #0
}
 80078b4:	4618      	mov	r0, r3
 80078b6:	3710      	adds	r7, #16
 80078b8:	46bd      	mov	sp, r7
 80078ba:	bd80      	pop	{r7, pc}

080078bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80078bc:	b580      	push	{r7, lr}
 80078be:	b084      	sub	sp, #16
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	60f8      	str	r0, [r7, #12]
 80078c4:	60b9      	str	r1, [r7, #8]
 80078c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80078c8:	e028      	b.n	800791c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	68b9      	ldr	r1, [r7, #8]
 80078ce:	68f8      	ldr	r0, [r7, #12]
 80078d0:	f000 f830 	bl	8007934 <I2C_IsErrorOccurred>
 80078d4:	4603      	mov	r3, r0
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d001      	beq.n	80078de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80078da:	2301      	movs	r3, #1
 80078dc:	e026      	b.n	800792c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078de:	f7fd fd5b 	bl	8005398 <HAL_GetTick>
 80078e2:	4602      	mov	r2, r0
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	1ad3      	subs	r3, r2, r3
 80078e8:	68ba      	ldr	r2, [r7, #8]
 80078ea:	429a      	cmp	r2, r3
 80078ec:	d302      	bcc.n	80078f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d113      	bne.n	800791c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078f8:	f043 0220 	orr.w	r2, r3, #32
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2220      	movs	r2, #32
 8007904:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	e007      	b.n	800792c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	699b      	ldr	r3, [r3, #24]
 8007922:	f003 0320 	and.w	r3, r3, #32
 8007926:	2b20      	cmp	r3, #32
 8007928:	d1cf      	bne.n	80078ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b08a      	sub	sp, #40	; 0x28
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007940:	2300      	movs	r3, #0
 8007942:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	699b      	ldr	r3, [r3, #24]
 800794c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800794e:	2300      	movs	r3, #0
 8007950:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	f003 0310 	and.w	r3, r3, #16
 800795c:	2b00      	cmp	r3, #0
 800795e:	d075      	beq.n	8007a4c <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	2210      	movs	r2, #16
 8007966:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007968:	e056      	b.n	8007a18 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007970:	d052      	beq.n	8007a18 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007972:	f7fd fd11 	bl	8005398 <HAL_GetTick>
 8007976:	4602      	mov	r2, r0
 8007978:	69fb      	ldr	r3, [r7, #28]
 800797a:	1ad3      	subs	r3, r2, r3
 800797c:	68ba      	ldr	r2, [r7, #8]
 800797e:	429a      	cmp	r2, r3
 8007980:	d302      	bcc.n	8007988 <I2C_IsErrorOccurred+0x54>
 8007982:	68bb      	ldr	r3, [r7, #8]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d147      	bne.n	8007a18 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007992:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800799a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	699b      	ldr	r3, [r3, #24]
 80079a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80079a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80079aa:	d12e      	bne.n	8007a0a <I2C_IsErrorOccurred+0xd6>
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079b2:	d02a      	beq.n	8007a0a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 80079b4:	7cfb      	ldrb	r3, [r7, #19]
 80079b6:	2b20      	cmp	r3, #32
 80079b8:	d027      	beq.n	8007a0a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	685a      	ldr	r2, [r3, #4]
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80079c8:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80079ca:	f7fd fce5 	bl	8005398 <HAL_GetTick>
 80079ce:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80079d0:	e01b      	b.n	8007a0a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80079d2:	f7fd fce1 	bl	8005398 <HAL_GetTick>
 80079d6:	4602      	mov	r2, r0
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	1ad3      	subs	r3, r2, r3
 80079dc:	2b19      	cmp	r3, #25
 80079de:	d914      	bls.n	8007a0a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079e4:	f043 0220 	orr.w	r2, r3, #32
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	2220      	movs	r2, #32
 80079f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	2200      	movs	r2, #0
 80079f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	2200      	movs	r2, #0
 8007a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 8007a04:	2301      	movs	r3, #1
 8007a06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	699b      	ldr	r3, [r3, #24]
 8007a10:	f003 0320 	and.w	r3, r3, #32
 8007a14:	2b20      	cmp	r3, #32
 8007a16:	d1dc      	bne.n	80079d2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	699b      	ldr	r3, [r3, #24]
 8007a1e:	f003 0320 	and.w	r3, r3, #32
 8007a22:	2b20      	cmp	r3, #32
 8007a24:	d003      	beq.n	8007a2e <I2C_IsErrorOccurred+0xfa>
 8007a26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d09d      	beq.n	800796a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007a2e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d103      	bne.n	8007a3e <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2220      	movs	r2, #32
 8007a3c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007a3e:	6a3b      	ldr	r3, [r7, #32]
 8007a40:	f043 0304 	orr.w	r3, r3, #4
 8007a44:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00b      	beq.n	8007a76 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007a5e:	6a3b      	ldr	r3, [r7, #32]
 8007a60:	f043 0301 	orr.w	r3, r3, #1
 8007a64:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007a6e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007a70:	2301      	movs	r3, #1
 8007a72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007a76:	69bb      	ldr	r3, [r7, #24]
 8007a78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00b      	beq.n	8007a98 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007a80:	6a3b      	ldr	r3, [r7, #32]
 8007a82:	f043 0308 	orr.w	r3, r3, #8
 8007a86:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007a90:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007a92:	2301      	movs	r3, #1
 8007a94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007a98:	69bb      	ldr	r3, [r7, #24]
 8007a9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d00b      	beq.n	8007aba <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007aa2:	6a3b      	ldr	r3, [r7, #32]
 8007aa4:	f043 0302 	orr.w	r3, r3, #2
 8007aa8:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ab2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8007aba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d01c      	beq.n	8007afc <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007ac2:	68f8      	ldr	r0, [r7, #12]
 8007ac4:	f7ff fe56 	bl	8007774 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	6859      	ldr	r1, [r3, #4]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	4b0d      	ldr	r3, [pc, #52]	; (8007b08 <I2C_IsErrorOccurred+0x1d4>)
 8007ad4:	400b      	ands	r3, r1
 8007ad6:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007adc:	6a3b      	ldr	r3, [r7, #32]
 8007ade:	431a      	orrs	r2, r3
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	2220      	movs	r2, #32
 8007ae8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	2200      	movs	r2, #0
 8007af0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2200      	movs	r2, #0
 8007af8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8007afc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007b00:	4618      	mov	r0, r3
 8007b02:	3728      	adds	r7, #40	; 0x28
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bd80      	pop	{r7, pc}
 8007b08:	fe00e800 	.word	0xfe00e800

08007b0c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007b0c:	b480      	push	{r7}
 8007b0e:	b087      	sub	sp, #28
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	607b      	str	r3, [r7, #4]
 8007b16:	460b      	mov	r3, r1
 8007b18:	817b      	strh	r3, [r7, #10]
 8007b1a:	4613      	mov	r3, r2
 8007b1c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007b1e:	897b      	ldrh	r3, [r7, #10]
 8007b20:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007b24:	7a7b      	ldrb	r3, [r7, #9]
 8007b26:	041b      	lsls	r3, r3, #16
 8007b28:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007b2c:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007b32:	6a3b      	ldr	r3, [r7, #32]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007b3a:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	685a      	ldr	r2, [r3, #4]
 8007b42:	6a3b      	ldr	r3, [r7, #32]
 8007b44:	0d5b      	lsrs	r3, r3, #21
 8007b46:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8007b4a:	4b08      	ldr	r3, [pc, #32]	; (8007b6c <I2C_TransferConfig+0x60>)
 8007b4c:	430b      	orrs	r3, r1
 8007b4e:	43db      	mvns	r3, r3
 8007b50:	ea02 0103 	and.w	r1, r2, r3
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	697a      	ldr	r2, [r7, #20]
 8007b5a:	430a      	orrs	r2, r1
 8007b5c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007b5e:	bf00      	nop
 8007b60:	371c      	adds	r7, #28
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr
 8007b6a:	bf00      	nop
 8007b6c:	03ff63ff 	.word	0x03ff63ff

08007b70 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
 8007b78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b80:	b2db      	uxtb	r3, r3
 8007b82:	2b20      	cmp	r3, #32
 8007b84:	d138      	bne.n	8007bf8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b8c:	2b01      	cmp	r3, #1
 8007b8e:	d101      	bne.n	8007b94 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007b90:	2302      	movs	r3, #2
 8007b92:	e032      	b.n	8007bfa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2224      	movs	r2, #36	; 0x24
 8007ba0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	681a      	ldr	r2, [r3, #0]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f022 0201 	bic.w	r2, r2, #1
 8007bb2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007bc2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	6819      	ldr	r1, [r3, #0]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	683a      	ldr	r2, [r7, #0]
 8007bd0:	430a      	orrs	r2, r1
 8007bd2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f042 0201 	orr.w	r2, r2, #1
 8007be2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2220      	movs	r2, #32
 8007be8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	e000      	b.n	8007bfa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007bf8:	2302      	movs	r3, #2
  }
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	370c      	adds	r7, #12
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c04:	4770      	bx	lr

08007c06 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007c06:	b480      	push	{r7}
 8007c08:	b085      	sub	sp, #20
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
 8007c0e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c16:	b2db      	uxtb	r3, r3
 8007c18:	2b20      	cmp	r3, #32
 8007c1a:	d139      	bne.n	8007c90 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d101      	bne.n	8007c2a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007c26:	2302      	movs	r3, #2
 8007c28:	e033      	b.n	8007c92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2224      	movs	r2, #36	; 0x24
 8007c36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	681a      	ldr	r2, [r3, #0]
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f022 0201 	bic.w	r2, r2, #1
 8007c48:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007c58:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	021b      	lsls	r3, r3, #8
 8007c5e:	68fa      	ldr	r2, [r7, #12]
 8007c60:	4313      	orrs	r3, r2
 8007c62:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	68fa      	ldr	r2, [r7, #12]
 8007c6a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681a      	ldr	r2, [r3, #0]
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	f042 0201 	orr.w	r2, r2, #1
 8007c7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2220      	movs	r2, #32
 8007c80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2200      	movs	r2, #0
 8007c88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	e000      	b.n	8007c92 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007c90:	2302      	movs	r3, #2
  }
}
 8007c92:	4618      	mov	r0, r3
 8007c94:	3714      	adds	r7, #20
 8007c96:	46bd      	mov	sp, r7
 8007c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c9c:	4770      	bx	lr
	...

08007ca0 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b084      	sub	sp, #16
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d101      	bne.n	8007cb2 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e0bf      	b.n	8007e32 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d106      	bne.n	8007ccc <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8007cc6:	6878      	ldr	r0, [r7, #4]
 8007cc8:	f7fc fe8a 	bl	80049e0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2202      	movs	r2, #2
 8007cd0:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	699a      	ldr	r2, [r3, #24]
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8007ce2:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	6999      	ldr	r1, [r3, #24]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685a      	ldr	r2, [r3, #4]
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007cf8:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	430a      	orrs	r2, r1
 8007d06:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	6899      	ldr	r1, [r3, #8]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	4b4a      	ldr	r3, [pc, #296]	; (8007e3c <HAL_LTDC_Init+0x19c>)
 8007d14:	400b      	ands	r3, r1
 8007d16:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	695b      	ldr	r3, [r3, #20]
 8007d1c:	041b      	lsls	r3, r3, #16
 8007d1e:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	6899      	ldr	r1, [r3, #8]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	699a      	ldr	r2, [r3, #24]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	431a      	orrs	r2, r3
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	430a      	orrs	r2, r1
 8007d34:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	68d9      	ldr	r1, [r3, #12]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	4b3e      	ldr	r3, [pc, #248]	; (8007e3c <HAL_LTDC_Init+0x19c>)
 8007d42:	400b      	ands	r3, r1
 8007d44:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	69db      	ldr	r3, [r3, #28]
 8007d4a:	041b      	lsls	r3, r3, #16
 8007d4c:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	68d9      	ldr	r1, [r3, #12]
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	6a1a      	ldr	r2, [r3, #32]
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	431a      	orrs	r2, r3
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	430a      	orrs	r2, r1
 8007d62:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	6919      	ldr	r1, [r3, #16]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	4b33      	ldr	r3, [pc, #204]	; (8007e3c <HAL_LTDC_Init+0x19c>)
 8007d70:	400b      	ands	r3, r1
 8007d72:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d78:	041b      	lsls	r3, r3, #16
 8007d7a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	6919      	ldr	r1, [r3, #16]
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	430a      	orrs	r2, r1
 8007d90:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	6959      	ldr	r1, [r3, #20]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	4b27      	ldr	r3, [pc, #156]	; (8007e3c <HAL_LTDC_Init+0x19c>)
 8007d9e:	400b      	ands	r3, r1
 8007da0:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007da6:	041b      	lsls	r3, r3, #16
 8007da8:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	6959      	ldr	r1, [r3, #20]
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	431a      	orrs	r2, r3
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	430a      	orrs	r2, r1
 8007dbe:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007dc6:	021b      	lsls	r3, r3, #8
 8007dc8:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8007dd0:	041b      	lsls	r3, r3, #16
 8007dd2:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8007de2:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007dea:	68ba      	ldr	r2, [r7, #8]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	687a      	ldr	r2, [r7, #4]
 8007df2:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8007df6:	431a      	orrs	r2, r3
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	430a      	orrs	r2, r1
 8007dfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f042 0206 	orr.w	r2, r2, #6
 8007e0e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	699a      	ldr	r2, [r3, #24]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f042 0201 	orr.w	r2, r2, #1
 8007e1e:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2201      	movs	r2, #1
 8007e2c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8007e30:	2300      	movs	r3, #0
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	3710      	adds	r7, #16
 8007e36:	46bd      	mov	sp, r7
 8007e38:	bd80      	pop	{r7, pc}
 8007e3a:	bf00      	nop
 8007e3c:	f000f800 	.word	0xf000f800

08007e40 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e4e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e56:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	f003 0304 	and.w	r3, r3, #4
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d023      	beq.n	8007eaa <HAL_LTDC_IRQHandler+0x6a>
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	f003 0304 	and.w	r3, r3, #4
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d01e      	beq.n	8007eaa <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f022 0204 	bic.w	r2, r2, #4
 8007e7a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	2204      	movs	r2, #4
 8007e82:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007e8a:	f043 0201 	orr.w	r2, r3, #1
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2204      	movs	r2, #4
 8007e98:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f000 f86f 	bl	8007f88 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	f003 0302 	and.w	r3, r3, #2
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d023      	beq.n	8007efc <HAL_LTDC_IRQHandler+0xbc>
 8007eb4:	68bb      	ldr	r3, [r7, #8]
 8007eb6:	f003 0302 	and.w	r3, r3, #2
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d01e      	beq.n	8007efc <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f022 0202 	bic.w	r2, r2, #2
 8007ecc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	2202      	movs	r2, #2
 8007ed4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8007edc:	f043 0202 	orr.w	r2, r3, #2
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	2204      	movs	r2, #4
 8007eea:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	f000 f846 	bl	8007f88 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	f003 0301 	and.w	r3, r3, #1
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d01b      	beq.n	8007f3e <HAL_LTDC_IRQHandler+0xfe>
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	f003 0301 	and.w	r3, r3, #1
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d016      	beq.n	8007f3e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f022 0201 	bic.w	r2, r2, #1
 8007f1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2201      	movs	r2, #1
 8007f26:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007f38:	6878      	ldr	r0, [r7, #4]
 8007f3a:	f000 f82f 	bl	8007f9c <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	f003 0308 	and.w	r3, r3, #8
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d01b      	beq.n	8007f80 <HAL_LTDC_IRQHandler+0x140>
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	f003 0308 	and.w	r3, r3, #8
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d016      	beq.n	8007f80 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f022 0208 	bic.w	r2, r2, #8
 8007f60:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2208      	movs	r2, #8
 8007f68:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007f7a:	6878      	ldr	r0, [r7, #4]
 8007f7c:	f000 f818 	bl	8007fb0 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007f80:	bf00      	nop
 8007f82:	3710      	adds	r7, #16
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}

08007f88 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b083      	sub	sp, #12
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8007f90:	bf00      	nop
 8007f92:	370c      	adds	r7, #12
 8007f94:	46bd      	mov	sp, r7
 8007f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9a:	4770      	bx	lr

08007f9c <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007f9c:	b480      	push	{r7}
 8007f9e:	b083      	sub	sp, #12
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8007fa4:	bf00      	nop
 8007fa6:	370c      	adds	r7, #12
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr

08007fb0 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b083      	sub	sp, #12
 8007fb4:	af00      	add	r7, sp, #0
 8007fb6:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007fb8:	bf00      	nop
 8007fba:	370c      	adds	r7, #12
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007fc4:	b5b0      	push	{r4, r5, r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	60f8      	str	r0, [r7, #12]
 8007fcc:	60b9      	str	r1, [r7, #8]
 8007fce:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d101      	bne.n	8007fde <HAL_LTDC_ConfigLayer+0x1a>
 8007fda:	2302      	movs	r3, #2
 8007fdc:	e02c      	b.n	8008038 <HAL_LTDC_ConfigLayer+0x74>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	2201      	movs	r2, #1
 8007fe2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	2202      	movs	r2, #2
 8007fea:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007fee:	68fa      	ldr	r2, [r7, #12]
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2134      	movs	r1, #52	; 0x34
 8007ff4:	fb01 f303 	mul.w	r3, r1, r3
 8007ff8:	4413      	add	r3, r2
 8007ffa:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	4614      	mov	r4, r2
 8008002:	461d      	mov	r5, r3
 8008004:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008006:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008008:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800800a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800800c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800800e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008010:	682b      	ldr	r3, [r5, #0]
 8008012:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	68b9      	ldr	r1, [r7, #8]
 8008018:	68f8      	ldr	r0, [r7, #12]
 800801a:	f000 f81f 	bl	800805c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	2201      	movs	r2, #1
 8008024:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2201      	movs	r2, #1
 800802a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	2200      	movs	r2, #0
 8008032:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8008036:	2300      	movs	r3, #0
}
 8008038:	4618      	mov	r0, r3
 800803a:	3710      	adds	r7, #16
 800803c:	46bd      	mov	sp, r7
 800803e:	bdb0      	pop	{r4, r5, r7, pc}

08008040 <HAL_LTDC_GetState>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL state
  */
HAL_LTDC_StateTypeDef HAL_LTDC_GetState(LTDC_HandleTypeDef *hltdc)
{
 8008040:	b480      	push	{r7}
 8008042:	b083      	sub	sp, #12
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  return hltdc->State;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800804e:	b2db      	uxtb	r3, r3
}
 8008050:	4618      	mov	r0, r3
 8008052:	370c      	adds	r7, #12
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800805c:	b480      	push	{r7}
 800805e:	b089      	sub	sp, #36	; 0x24
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	685a      	ldr	r2, [r3, #4]
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	68db      	ldr	r3, [r3, #12]
 8008072:	0c1b      	lsrs	r3, r3, #16
 8008074:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008078:	4413      	add	r3, r2
 800807a:	041b      	lsls	r3, r3, #16
 800807c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	461a      	mov	r2, r3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	01db      	lsls	r3, r3, #7
 8008088:	4413      	add	r3, r2
 800808a:	3384      	adds	r3, #132	; 0x84
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	6812      	ldr	r2, [r2, #0]
 8008092:	4611      	mov	r1, r2
 8008094:	687a      	ldr	r2, [r7, #4]
 8008096:	01d2      	lsls	r2, r2, #7
 8008098:	440a      	add	r2, r1
 800809a:	3284      	adds	r2, #132	; 0x84
 800809c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80080a0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	681a      	ldr	r2, [r3, #0]
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	68db      	ldr	r3, [r3, #12]
 80080ac:	0c1b      	lsrs	r3, r3, #16
 80080ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80080b2:	4413      	add	r3, r2
 80080b4:	1c5a      	adds	r2, r3, #1
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4619      	mov	r1, r3
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	01db      	lsls	r3, r3, #7
 80080c0:	440b      	add	r3, r1
 80080c2:	3384      	adds	r3, #132	; 0x84
 80080c4:	4619      	mov	r1, r3
 80080c6:	69fb      	ldr	r3, [r7, #28]
 80080c8:	4313      	orrs	r3, r2
 80080ca:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	68da      	ldr	r2, [r3, #12]
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	68db      	ldr	r3, [r3, #12]
 80080d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80080da:	4413      	add	r3, r2
 80080dc:	041b      	lsls	r3, r3, #16
 80080de:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	461a      	mov	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	01db      	lsls	r3, r3, #7
 80080ea:	4413      	add	r3, r2
 80080ec:	3384      	adds	r3, #132	; 0x84
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	68fa      	ldr	r2, [r7, #12]
 80080f2:	6812      	ldr	r2, [r2, #0]
 80080f4:	4611      	mov	r1, r2
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	01d2      	lsls	r2, r2, #7
 80080fa:	440a      	add	r2, r1
 80080fc:	3284      	adds	r2, #132	; 0x84
 80080fe:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8008102:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	689a      	ldr	r2, [r3, #8]
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008112:	4413      	add	r3, r2
 8008114:	1c5a      	adds	r2, r3, #1
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4619      	mov	r1, r3
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	01db      	lsls	r3, r3, #7
 8008120:	440b      	add	r3, r1
 8008122:	3384      	adds	r3, #132	; 0x84
 8008124:	4619      	mov	r1, r3
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	4313      	orrs	r3, r2
 800812a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	461a      	mov	r2, r3
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	01db      	lsls	r3, r3, #7
 8008136:	4413      	add	r3, r2
 8008138:	3384      	adds	r3, #132	; 0x84
 800813a:	691b      	ldr	r3, [r3, #16]
 800813c:	68fa      	ldr	r2, [r7, #12]
 800813e:	6812      	ldr	r2, [r2, #0]
 8008140:	4611      	mov	r1, r2
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	01d2      	lsls	r2, r2, #7
 8008146:	440a      	add	r2, r1
 8008148:	3284      	adds	r2, #132	; 0x84
 800814a:	f023 0307 	bic.w	r3, r3, #7
 800814e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	461a      	mov	r2, r3
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	01db      	lsls	r3, r3, #7
 800815a:	4413      	add	r3, r2
 800815c:	3384      	adds	r3, #132	; 0x84
 800815e:	461a      	mov	r2, r3
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	691b      	ldr	r3, [r3, #16]
 8008164:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800816c:	021b      	lsls	r3, r3, #8
 800816e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8008170:	68bb      	ldr	r3, [r7, #8]
 8008172:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8008176:	041b      	lsls	r3, r3, #16
 8008178:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	699b      	ldr	r3, [r3, #24]
 800817e:	061b      	lsls	r3, r3, #24
 8008180:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	461a      	mov	r2, r3
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	01db      	lsls	r3, r3, #7
 800818c:	4413      	add	r3, r2
 800818e:	3384      	adds	r3, #132	; 0x84
 8008190:	699b      	ldr	r3, [r3, #24]
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	461a      	mov	r2, r3
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	01db      	lsls	r3, r3, #7
 800819c:	4413      	add	r3, r2
 800819e:	3384      	adds	r3, #132	; 0x84
 80081a0:	461a      	mov	r2, r3
 80081a2:	2300      	movs	r3, #0
 80081a4:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80081ac:	461a      	mov	r2, r3
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	431a      	orrs	r2, r3
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	431a      	orrs	r2, r3
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	4619      	mov	r1, r3
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	01db      	lsls	r3, r3, #7
 80081c0:	440b      	add	r3, r1
 80081c2:	3384      	adds	r3, #132	; 0x84
 80081c4:	4619      	mov	r1, r3
 80081c6:	697b      	ldr	r3, [r7, #20]
 80081c8:	4313      	orrs	r3, r2
 80081ca:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	461a      	mov	r2, r3
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	01db      	lsls	r3, r3, #7
 80081d6:	4413      	add	r3, r2
 80081d8:	3384      	adds	r3, #132	; 0x84
 80081da:	695b      	ldr	r3, [r3, #20]
 80081dc:	68fa      	ldr	r2, [r7, #12]
 80081de:	6812      	ldr	r2, [r2, #0]
 80081e0:	4611      	mov	r1, r2
 80081e2:	687a      	ldr	r2, [r7, #4]
 80081e4:	01d2      	lsls	r2, r2, #7
 80081e6:	440a      	add	r2, r1
 80081e8:	3284      	adds	r2, #132	; 0x84
 80081ea:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80081ee:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	461a      	mov	r2, r3
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	01db      	lsls	r3, r3, #7
 80081fa:	4413      	add	r3, r2
 80081fc:	3384      	adds	r3, #132	; 0x84
 80081fe:	461a      	mov	r2, r3
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	695b      	ldr	r3, [r3, #20]
 8008204:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	461a      	mov	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	01db      	lsls	r3, r3, #7
 8008210:	4413      	add	r3, r2
 8008212:	3384      	adds	r3, #132	; 0x84
 8008214:	69da      	ldr	r2, [r3, #28]
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4619      	mov	r1, r3
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	01db      	lsls	r3, r3, #7
 8008220:	440b      	add	r3, r1
 8008222:	3384      	adds	r3, #132	; 0x84
 8008224:	4619      	mov	r1, r3
 8008226:	4b58      	ldr	r3, [pc, #352]	; (8008388 <LTDC_SetConfig+0x32c>)
 8008228:	4013      	ands	r3, r2
 800822a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800822c:	68bb      	ldr	r3, [r7, #8]
 800822e:	69da      	ldr	r2, [r3, #28]
 8008230:	68bb      	ldr	r3, [r7, #8]
 8008232:	6a1b      	ldr	r3, [r3, #32]
 8008234:	68f9      	ldr	r1, [r7, #12]
 8008236:	6809      	ldr	r1, [r1, #0]
 8008238:	4608      	mov	r0, r1
 800823a:	6879      	ldr	r1, [r7, #4]
 800823c:	01c9      	lsls	r1, r1, #7
 800823e:	4401      	add	r1, r0
 8008240:	3184      	adds	r1, #132	; 0x84
 8008242:	4313      	orrs	r3, r2
 8008244:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	461a      	mov	r2, r3
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	01db      	lsls	r3, r3, #7
 8008250:	4413      	add	r3, r2
 8008252:	3384      	adds	r3, #132	; 0x84
 8008254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	461a      	mov	r2, r3
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	01db      	lsls	r3, r3, #7
 8008260:	4413      	add	r3, r2
 8008262:	3384      	adds	r3, #132	; 0x84
 8008264:	461a      	mov	r2, r3
 8008266:	2300      	movs	r3, #0
 8008268:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	461a      	mov	r2, r3
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	01db      	lsls	r3, r3, #7
 8008274:	4413      	add	r3, r2
 8008276:	3384      	adds	r3, #132	; 0x84
 8008278:	461a      	mov	r2, r3
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800827e:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	691b      	ldr	r3, [r3, #16]
 8008284:	2b00      	cmp	r3, #0
 8008286:	d102      	bne.n	800828e <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8008288:	2304      	movs	r3, #4
 800828a:	61fb      	str	r3, [r7, #28]
 800828c:	e01b      	b.n	80082c6 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	691b      	ldr	r3, [r3, #16]
 8008292:	2b01      	cmp	r3, #1
 8008294:	d102      	bne.n	800829c <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8008296:	2303      	movs	r3, #3
 8008298:	61fb      	str	r3, [r7, #28]
 800829a:	e014      	b.n	80082c6 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	691b      	ldr	r3, [r3, #16]
 80082a0:	2b04      	cmp	r3, #4
 80082a2:	d00b      	beq.n	80082bc <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80082a8:	2b02      	cmp	r3, #2
 80082aa:	d007      	beq.n	80082bc <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80082ac:	68bb      	ldr	r3, [r7, #8]
 80082ae:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80082b0:	2b03      	cmp	r3, #3
 80082b2:	d003      	beq.n	80082bc <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80082b4:	68bb      	ldr	r3, [r7, #8]
 80082b6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80082b8:	2b07      	cmp	r3, #7
 80082ba:	d102      	bne.n	80082c2 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80082bc:	2302      	movs	r3, #2
 80082be:	61fb      	str	r3, [r7, #28]
 80082c0:	e001      	b.n	80082c6 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80082c2:	2301      	movs	r3, #1
 80082c4:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	461a      	mov	r2, r3
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	01db      	lsls	r3, r3, #7
 80082d0:	4413      	add	r3, r2
 80082d2:	3384      	adds	r3, #132	; 0x84
 80082d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d6:	68fa      	ldr	r2, [r7, #12]
 80082d8:	6812      	ldr	r2, [r2, #0]
 80082da:	4611      	mov	r1, r2
 80082dc:	687a      	ldr	r2, [r7, #4]
 80082de:	01d2      	lsls	r2, r2, #7
 80082e0:	440a      	add	r2, r1
 80082e2:	3284      	adds	r2, #132	; 0x84
 80082e4:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80082e8:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ee:	69fa      	ldr	r2, [r7, #28]
 80082f0:	fb02 f303 	mul.w	r3, r2, r3
 80082f4:	041a      	lsls	r2, r3, #16
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	6859      	ldr	r1, [r3, #4]
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	1acb      	subs	r3, r1, r3
 8008300:	69f9      	ldr	r1, [r7, #28]
 8008302:	fb01 f303 	mul.w	r3, r1, r3
 8008306:	3303      	adds	r3, #3
 8008308:	68f9      	ldr	r1, [r7, #12]
 800830a:	6809      	ldr	r1, [r1, #0]
 800830c:	4608      	mov	r0, r1
 800830e:	6879      	ldr	r1, [r7, #4]
 8008310:	01c9      	lsls	r1, r1, #7
 8008312:	4401      	add	r1, r0
 8008314:	3184      	adds	r1, #132	; 0x84
 8008316:	4313      	orrs	r3, r2
 8008318:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	461a      	mov	r2, r3
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	01db      	lsls	r3, r3, #7
 8008324:	4413      	add	r3, r2
 8008326:	3384      	adds	r3, #132	; 0x84
 8008328:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4619      	mov	r1, r3
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	01db      	lsls	r3, r3, #7
 8008334:	440b      	add	r3, r1
 8008336:	3384      	adds	r3, #132	; 0x84
 8008338:	4619      	mov	r1, r3
 800833a:	4b14      	ldr	r3, [pc, #80]	; (800838c <LTDC_SetConfig+0x330>)
 800833c:	4013      	ands	r3, r2
 800833e:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	461a      	mov	r2, r3
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	01db      	lsls	r3, r3, #7
 800834a:	4413      	add	r3, r2
 800834c:	3384      	adds	r3, #132	; 0x84
 800834e:	461a      	mov	r2, r3
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008354:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	461a      	mov	r2, r3
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	01db      	lsls	r3, r3, #7
 8008360:	4413      	add	r3, r2
 8008362:	3384      	adds	r3, #132	; 0x84
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	68fa      	ldr	r2, [r7, #12]
 8008368:	6812      	ldr	r2, [r2, #0]
 800836a:	4611      	mov	r1, r2
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	01d2      	lsls	r2, r2, #7
 8008370:	440a      	add	r2, r1
 8008372:	3284      	adds	r2, #132	; 0x84
 8008374:	f043 0301 	orr.w	r3, r3, #1
 8008378:	6013      	str	r3, [r2, #0]
}
 800837a:	bf00      	nop
 800837c:	3724      	adds	r7, #36	; 0x24
 800837e:	46bd      	mov	sp, r7
 8008380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008384:	4770      	bx	lr
 8008386:	bf00      	nop
 8008388:	fffff8f8 	.word	0xfffff8f8
 800838c:	fffff800 	.word	0xfffff800

08008390 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008390:	b480      	push	{r7}
 8008392:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008394:	4b05      	ldr	r3, [pc, #20]	; (80083ac <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	4a04      	ldr	r2, [pc, #16]	; (80083ac <HAL_PWR_EnableBkUpAccess+0x1c>)
 800839a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800839e:	6013      	str	r3, [r2, #0]
}
 80083a0:	bf00      	nop
 80083a2:	46bd      	mov	sp, r7
 80083a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a8:	4770      	bx	lr
 80083aa:	bf00      	nop
 80083ac:	40007000 	.word	0x40007000

080083b0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b082      	sub	sp, #8
 80083b4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80083b6:	2300      	movs	r3, #0
 80083b8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80083ba:	4b23      	ldr	r3, [pc, #140]	; (8008448 <HAL_PWREx_EnableOverDrive+0x98>)
 80083bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083be:	4a22      	ldr	r2, [pc, #136]	; (8008448 <HAL_PWREx_EnableOverDrive+0x98>)
 80083c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083c4:	6413      	str	r3, [r2, #64]	; 0x40
 80083c6:	4b20      	ldr	r3, [pc, #128]	; (8008448 <HAL_PWREx_EnableOverDrive+0x98>)
 80083c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083ce:	603b      	str	r3, [r7, #0]
 80083d0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80083d2:	4b1e      	ldr	r3, [pc, #120]	; (800844c <HAL_PWREx_EnableOverDrive+0x9c>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a1d      	ldr	r2, [pc, #116]	; (800844c <HAL_PWREx_EnableOverDrive+0x9c>)
 80083d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80083dc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80083de:	f7fc ffdb 	bl	8005398 <HAL_GetTick>
 80083e2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80083e4:	e009      	b.n	80083fa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80083e6:	f7fc ffd7 	bl	8005398 <HAL_GetTick>
 80083ea:	4602      	mov	r2, r0
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	1ad3      	subs	r3, r2, r3
 80083f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80083f4:	d901      	bls.n	80083fa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80083f6:	2303      	movs	r3, #3
 80083f8:	e022      	b.n	8008440 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80083fa:	4b14      	ldr	r3, [pc, #80]	; (800844c <HAL_PWREx_EnableOverDrive+0x9c>)
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008402:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008406:	d1ee      	bne.n	80083e6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008408:	4b10      	ldr	r3, [pc, #64]	; (800844c <HAL_PWREx_EnableOverDrive+0x9c>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	4a0f      	ldr	r2, [pc, #60]	; (800844c <HAL_PWREx_EnableOverDrive+0x9c>)
 800840e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008412:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008414:	f7fc ffc0 	bl	8005398 <HAL_GetTick>
 8008418:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800841a:	e009      	b.n	8008430 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800841c:	f7fc ffbc 	bl	8005398 <HAL_GetTick>
 8008420:	4602      	mov	r2, r0
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	1ad3      	subs	r3, r2, r3
 8008426:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800842a:	d901      	bls.n	8008430 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800842c:	2303      	movs	r3, #3
 800842e:	e007      	b.n	8008440 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008430:	4b06      	ldr	r3, [pc, #24]	; (800844c <HAL_PWREx_EnableOverDrive+0x9c>)
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008438:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800843c:	d1ee      	bne.n	800841c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800843e:	2300      	movs	r3, #0
}
 8008440:	4618      	mov	r0, r3
 8008442:	3708      	adds	r7, #8
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}
 8008448:	40023800 	.word	0x40023800
 800844c:	40007000 	.word	0x40007000

08008450 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b086      	sub	sp, #24
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8008458:	2300      	movs	r3, #0
 800845a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d101      	bne.n	8008466 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8008462:	2301      	movs	r3, #1
 8008464:	e291      	b.n	800898a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f003 0301 	and.w	r3, r3, #1
 800846e:	2b00      	cmp	r3, #0
 8008470:	f000 8087 	beq.w	8008582 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008474:	4b96      	ldr	r3, [pc, #600]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008476:	689b      	ldr	r3, [r3, #8]
 8008478:	f003 030c 	and.w	r3, r3, #12
 800847c:	2b04      	cmp	r3, #4
 800847e:	d00c      	beq.n	800849a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008480:	4b93      	ldr	r3, [pc, #588]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	f003 030c 	and.w	r3, r3, #12
 8008488:	2b08      	cmp	r3, #8
 800848a:	d112      	bne.n	80084b2 <HAL_RCC_OscConfig+0x62>
 800848c:	4b90      	ldr	r3, [pc, #576]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 800848e:	685b      	ldr	r3, [r3, #4]
 8008490:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008494:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008498:	d10b      	bne.n	80084b2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800849a:	4b8d      	ldr	r3, [pc, #564]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d06c      	beq.n	8008580 <HAL_RCC_OscConfig+0x130>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d168      	bne.n	8008580 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80084ae:	2301      	movs	r3, #1
 80084b0:	e26b      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	685b      	ldr	r3, [r3, #4]
 80084b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80084ba:	d106      	bne.n	80084ca <HAL_RCC_OscConfig+0x7a>
 80084bc:	4b84      	ldr	r3, [pc, #528]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a83      	ldr	r2, [pc, #524]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80084c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084c6:	6013      	str	r3, [r2, #0]
 80084c8:	e02e      	b.n	8008528 <HAL_RCC_OscConfig+0xd8>
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d10c      	bne.n	80084ec <HAL_RCC_OscConfig+0x9c>
 80084d2:	4b7f      	ldr	r3, [pc, #508]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a7e      	ldr	r2, [pc, #504]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80084d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084dc:	6013      	str	r3, [r2, #0]
 80084de:	4b7c      	ldr	r3, [pc, #496]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	4a7b      	ldr	r2, [pc, #492]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80084e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80084e8:	6013      	str	r3, [r2, #0]
 80084ea:	e01d      	b.n	8008528 <HAL_RCC_OscConfig+0xd8>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80084f4:	d10c      	bne.n	8008510 <HAL_RCC_OscConfig+0xc0>
 80084f6:	4b76      	ldr	r3, [pc, #472]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	4a75      	ldr	r2, [pc, #468]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80084fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008500:	6013      	str	r3, [r2, #0]
 8008502:	4b73      	ldr	r3, [pc, #460]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a72      	ldr	r2, [pc, #456]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008508:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800850c:	6013      	str	r3, [r2, #0]
 800850e:	e00b      	b.n	8008528 <HAL_RCC_OscConfig+0xd8>
 8008510:	4b6f      	ldr	r3, [pc, #444]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	4a6e      	ldr	r2, [pc, #440]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008516:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800851a:	6013      	str	r3, [r2, #0]
 800851c:	4b6c      	ldr	r3, [pc, #432]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a6b      	ldr	r2, [pc, #428]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008522:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008526:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d013      	beq.n	8008558 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008530:	f7fc ff32 	bl	8005398 <HAL_GetTick>
 8008534:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008536:	e008      	b.n	800854a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008538:	f7fc ff2e 	bl	8005398 <HAL_GetTick>
 800853c:	4602      	mov	r2, r0
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	1ad3      	subs	r3, r2, r3
 8008542:	2b64      	cmp	r3, #100	; 0x64
 8008544:	d901      	bls.n	800854a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008546:	2303      	movs	r3, #3
 8008548:	e21f      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800854a:	4b61      	ldr	r3, [pc, #388]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008552:	2b00      	cmp	r3, #0
 8008554:	d0f0      	beq.n	8008538 <HAL_RCC_OscConfig+0xe8>
 8008556:	e014      	b.n	8008582 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008558:	f7fc ff1e 	bl	8005398 <HAL_GetTick>
 800855c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800855e:	e008      	b.n	8008572 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008560:	f7fc ff1a 	bl	8005398 <HAL_GetTick>
 8008564:	4602      	mov	r2, r0
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	1ad3      	subs	r3, r2, r3
 800856a:	2b64      	cmp	r3, #100	; 0x64
 800856c:	d901      	bls.n	8008572 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800856e:	2303      	movs	r3, #3
 8008570:	e20b      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008572:	4b57      	ldr	r3, [pc, #348]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800857a:	2b00      	cmp	r3, #0
 800857c:	d1f0      	bne.n	8008560 <HAL_RCC_OscConfig+0x110>
 800857e:	e000      	b.n	8008582 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008580:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f003 0302 	and.w	r3, r3, #2
 800858a:	2b00      	cmp	r3, #0
 800858c:	d069      	beq.n	8008662 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800858e:	4b50      	ldr	r3, [pc, #320]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008590:	689b      	ldr	r3, [r3, #8]
 8008592:	f003 030c 	and.w	r3, r3, #12
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00b      	beq.n	80085b2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800859a:	4b4d      	ldr	r3, [pc, #308]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 800859c:	689b      	ldr	r3, [r3, #8]
 800859e:	f003 030c 	and.w	r3, r3, #12
 80085a2:	2b08      	cmp	r3, #8
 80085a4:	d11c      	bne.n	80085e0 <HAL_RCC_OscConfig+0x190>
 80085a6:	4b4a      	ldr	r3, [pc, #296]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80085a8:	685b      	ldr	r3, [r3, #4]
 80085aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d116      	bne.n	80085e0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80085b2:	4b47      	ldr	r3, [pc, #284]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f003 0302 	and.w	r3, r3, #2
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d005      	beq.n	80085ca <HAL_RCC_OscConfig+0x17a>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	68db      	ldr	r3, [r3, #12]
 80085c2:	2b01      	cmp	r3, #1
 80085c4:	d001      	beq.n	80085ca <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80085c6:	2301      	movs	r3, #1
 80085c8:	e1df      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085ca:	4b41      	ldr	r3, [pc, #260]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	691b      	ldr	r3, [r3, #16]
 80085d6:	00db      	lsls	r3, r3, #3
 80085d8:	493d      	ldr	r1, [pc, #244]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80085da:	4313      	orrs	r3, r2
 80085dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80085de:	e040      	b.n	8008662 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	68db      	ldr	r3, [r3, #12]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d023      	beq.n	8008630 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80085e8:	4b39      	ldr	r3, [pc, #228]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a38      	ldr	r2, [pc, #224]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80085ee:	f043 0301 	orr.w	r3, r3, #1
 80085f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085f4:	f7fc fed0 	bl	8005398 <HAL_GetTick>
 80085f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085fa:	e008      	b.n	800860e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80085fc:	f7fc fecc 	bl	8005398 <HAL_GetTick>
 8008600:	4602      	mov	r2, r0
 8008602:	693b      	ldr	r3, [r7, #16]
 8008604:	1ad3      	subs	r3, r2, r3
 8008606:	2b02      	cmp	r3, #2
 8008608:	d901      	bls.n	800860e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800860a:	2303      	movs	r3, #3
 800860c:	e1bd      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800860e:	4b30      	ldr	r3, [pc, #192]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f003 0302 	and.w	r3, r3, #2
 8008616:	2b00      	cmp	r3, #0
 8008618:	d0f0      	beq.n	80085fc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800861a:	4b2d      	ldr	r3, [pc, #180]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	691b      	ldr	r3, [r3, #16]
 8008626:	00db      	lsls	r3, r3, #3
 8008628:	4929      	ldr	r1, [pc, #164]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 800862a:	4313      	orrs	r3, r2
 800862c:	600b      	str	r3, [r1, #0]
 800862e:	e018      	b.n	8008662 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008630:	4b27      	ldr	r3, [pc, #156]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a26      	ldr	r2, [pc, #152]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008636:	f023 0301 	bic.w	r3, r3, #1
 800863a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800863c:	f7fc feac 	bl	8005398 <HAL_GetTick>
 8008640:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008642:	e008      	b.n	8008656 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008644:	f7fc fea8 	bl	8005398 <HAL_GetTick>
 8008648:	4602      	mov	r2, r0
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	1ad3      	subs	r3, r2, r3
 800864e:	2b02      	cmp	r3, #2
 8008650:	d901      	bls.n	8008656 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008652:	2303      	movs	r3, #3
 8008654:	e199      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008656:	4b1e      	ldr	r3, [pc, #120]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	f003 0302 	and.w	r3, r3, #2
 800865e:	2b00      	cmp	r3, #0
 8008660:	d1f0      	bne.n	8008644 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 0308 	and.w	r3, r3, #8
 800866a:	2b00      	cmp	r3, #0
 800866c:	d038      	beq.n	80086e0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	695b      	ldr	r3, [r3, #20]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d019      	beq.n	80086aa <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008676:	4b16      	ldr	r3, [pc, #88]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 8008678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800867a:	4a15      	ldr	r2, [pc, #84]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 800867c:	f043 0301 	orr.w	r3, r3, #1
 8008680:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008682:	f7fc fe89 	bl	8005398 <HAL_GetTick>
 8008686:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008688:	e008      	b.n	800869c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800868a:	f7fc fe85 	bl	8005398 <HAL_GetTick>
 800868e:	4602      	mov	r2, r0
 8008690:	693b      	ldr	r3, [r7, #16]
 8008692:	1ad3      	subs	r3, r2, r3
 8008694:	2b02      	cmp	r3, #2
 8008696:	d901      	bls.n	800869c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008698:	2303      	movs	r3, #3
 800869a:	e176      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800869c:	4b0c      	ldr	r3, [pc, #48]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 800869e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086a0:	f003 0302 	and.w	r3, r3, #2
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d0f0      	beq.n	800868a <HAL_RCC_OscConfig+0x23a>
 80086a8:	e01a      	b.n	80086e0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80086aa:	4b09      	ldr	r3, [pc, #36]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80086ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086ae:	4a08      	ldr	r2, [pc, #32]	; (80086d0 <HAL_RCC_OscConfig+0x280>)
 80086b0:	f023 0301 	bic.w	r3, r3, #1
 80086b4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80086b6:	f7fc fe6f 	bl	8005398 <HAL_GetTick>
 80086ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80086bc:	e00a      	b.n	80086d4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80086be:	f7fc fe6b 	bl	8005398 <HAL_GetTick>
 80086c2:	4602      	mov	r2, r0
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	1ad3      	subs	r3, r2, r3
 80086c8:	2b02      	cmp	r3, #2
 80086ca:	d903      	bls.n	80086d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80086cc:	2303      	movs	r3, #3
 80086ce:	e15c      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
 80086d0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80086d4:	4b91      	ldr	r3, [pc, #580]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80086d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80086d8:	f003 0302 	and.w	r3, r3, #2
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d1ee      	bne.n	80086be <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f003 0304 	and.w	r3, r3, #4
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	f000 80a4 	beq.w	8008836 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80086ee:	4b8b      	ldr	r3, [pc, #556]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80086f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d10d      	bne.n	8008716 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80086fa:	4b88      	ldr	r3, [pc, #544]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80086fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086fe:	4a87      	ldr	r2, [pc, #540]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008704:	6413      	str	r3, [r2, #64]	; 0x40
 8008706:	4b85      	ldr	r3, [pc, #532]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800870a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800870e:	60bb      	str	r3, [r7, #8]
 8008710:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008712:	2301      	movs	r3, #1
 8008714:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008716:	4b82      	ldr	r3, [pc, #520]	; (8008920 <HAL_RCC_OscConfig+0x4d0>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800871e:	2b00      	cmp	r3, #0
 8008720:	d118      	bne.n	8008754 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8008722:	4b7f      	ldr	r3, [pc, #508]	; (8008920 <HAL_RCC_OscConfig+0x4d0>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a7e      	ldr	r2, [pc, #504]	; (8008920 <HAL_RCC_OscConfig+0x4d0>)
 8008728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800872c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800872e:	f7fc fe33 	bl	8005398 <HAL_GetTick>
 8008732:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008734:	e008      	b.n	8008748 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008736:	f7fc fe2f 	bl	8005398 <HAL_GetTick>
 800873a:	4602      	mov	r2, r0
 800873c:	693b      	ldr	r3, [r7, #16]
 800873e:	1ad3      	subs	r3, r2, r3
 8008740:	2b64      	cmp	r3, #100	; 0x64
 8008742:	d901      	bls.n	8008748 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8008744:	2303      	movs	r3, #3
 8008746:	e120      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008748:	4b75      	ldr	r3, [pc, #468]	; (8008920 <HAL_RCC_OscConfig+0x4d0>)
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008750:	2b00      	cmp	r3, #0
 8008752:	d0f0      	beq.n	8008736 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	689b      	ldr	r3, [r3, #8]
 8008758:	2b01      	cmp	r3, #1
 800875a:	d106      	bne.n	800876a <HAL_RCC_OscConfig+0x31a>
 800875c:	4b6f      	ldr	r3, [pc, #444]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 800875e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008760:	4a6e      	ldr	r2, [pc, #440]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008762:	f043 0301 	orr.w	r3, r3, #1
 8008766:	6713      	str	r3, [r2, #112]	; 0x70
 8008768:	e02d      	b.n	80087c6 <HAL_RCC_OscConfig+0x376>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	689b      	ldr	r3, [r3, #8]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d10c      	bne.n	800878c <HAL_RCC_OscConfig+0x33c>
 8008772:	4b6a      	ldr	r3, [pc, #424]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008774:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008776:	4a69      	ldr	r2, [pc, #420]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008778:	f023 0301 	bic.w	r3, r3, #1
 800877c:	6713      	str	r3, [r2, #112]	; 0x70
 800877e:	4b67      	ldr	r3, [pc, #412]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008780:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008782:	4a66      	ldr	r2, [pc, #408]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008784:	f023 0304 	bic.w	r3, r3, #4
 8008788:	6713      	str	r3, [r2, #112]	; 0x70
 800878a:	e01c      	b.n	80087c6 <HAL_RCC_OscConfig+0x376>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	689b      	ldr	r3, [r3, #8]
 8008790:	2b05      	cmp	r3, #5
 8008792:	d10c      	bne.n	80087ae <HAL_RCC_OscConfig+0x35e>
 8008794:	4b61      	ldr	r3, [pc, #388]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008798:	4a60      	ldr	r2, [pc, #384]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 800879a:	f043 0304 	orr.w	r3, r3, #4
 800879e:	6713      	str	r3, [r2, #112]	; 0x70
 80087a0:	4b5e      	ldr	r3, [pc, #376]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80087a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087a4:	4a5d      	ldr	r2, [pc, #372]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80087a6:	f043 0301 	orr.w	r3, r3, #1
 80087aa:	6713      	str	r3, [r2, #112]	; 0x70
 80087ac:	e00b      	b.n	80087c6 <HAL_RCC_OscConfig+0x376>
 80087ae:	4b5b      	ldr	r3, [pc, #364]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80087b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087b2:	4a5a      	ldr	r2, [pc, #360]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80087b4:	f023 0301 	bic.w	r3, r3, #1
 80087b8:	6713      	str	r3, [r2, #112]	; 0x70
 80087ba:	4b58      	ldr	r3, [pc, #352]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80087bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087be:	4a57      	ldr	r2, [pc, #348]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80087c0:	f023 0304 	bic.w	r3, r3, #4
 80087c4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d015      	beq.n	80087fa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087ce:	f7fc fde3 	bl	8005398 <HAL_GetTick>
 80087d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087d4:	e00a      	b.n	80087ec <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087d6:	f7fc fddf 	bl	8005398 <HAL_GetTick>
 80087da:	4602      	mov	r2, r0
 80087dc:	693b      	ldr	r3, [r7, #16]
 80087de:	1ad3      	subs	r3, r2, r3
 80087e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d901      	bls.n	80087ec <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80087e8:	2303      	movs	r3, #3
 80087ea:	e0ce      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80087ec:	4b4b      	ldr	r3, [pc, #300]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80087ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087f0:	f003 0302 	and.w	r3, r3, #2
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d0ee      	beq.n	80087d6 <HAL_RCC_OscConfig+0x386>
 80087f8:	e014      	b.n	8008824 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087fa:	f7fc fdcd 	bl	8005398 <HAL_GetTick>
 80087fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008800:	e00a      	b.n	8008818 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008802:	f7fc fdc9 	bl	8005398 <HAL_GetTick>
 8008806:	4602      	mov	r2, r0
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	1ad3      	subs	r3, r2, r3
 800880c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008810:	4293      	cmp	r3, r2
 8008812:	d901      	bls.n	8008818 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8008814:	2303      	movs	r3, #3
 8008816:	e0b8      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008818:	4b40      	ldr	r3, [pc, #256]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 800881a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800881c:	f003 0302 	and.w	r3, r3, #2
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1ee      	bne.n	8008802 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008824:	7dfb      	ldrb	r3, [r7, #23]
 8008826:	2b01      	cmp	r3, #1
 8008828:	d105      	bne.n	8008836 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800882a:	4b3c      	ldr	r3, [pc, #240]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 800882c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800882e:	4a3b      	ldr	r2, [pc, #236]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008830:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008834:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	699b      	ldr	r3, [r3, #24]
 800883a:	2b00      	cmp	r3, #0
 800883c:	f000 80a4 	beq.w	8008988 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008840:	4b36      	ldr	r3, [pc, #216]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008842:	689b      	ldr	r3, [r3, #8]
 8008844:	f003 030c 	and.w	r3, r3, #12
 8008848:	2b08      	cmp	r3, #8
 800884a:	d06b      	beq.n	8008924 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	2b02      	cmp	r3, #2
 8008852:	d149      	bne.n	80088e8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008854:	4b31      	ldr	r3, [pc, #196]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a30      	ldr	r2, [pc, #192]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 800885a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800885e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008860:	f7fc fd9a 	bl	8005398 <HAL_GetTick>
 8008864:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008866:	e008      	b.n	800887a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008868:	f7fc fd96 	bl	8005398 <HAL_GetTick>
 800886c:	4602      	mov	r2, r0
 800886e:	693b      	ldr	r3, [r7, #16]
 8008870:	1ad3      	subs	r3, r2, r3
 8008872:	2b02      	cmp	r3, #2
 8008874:	d901      	bls.n	800887a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8008876:	2303      	movs	r3, #3
 8008878:	e087      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800887a:	4b28      	ldr	r3, [pc, #160]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008882:	2b00      	cmp	r3, #0
 8008884:	d1f0      	bne.n	8008868 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	69da      	ldr	r2, [r3, #28]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	6a1b      	ldr	r3, [r3, #32]
 800888e:	431a      	orrs	r2, r3
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008894:	019b      	lsls	r3, r3, #6
 8008896:	431a      	orrs	r2, r3
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800889c:	085b      	lsrs	r3, r3, #1
 800889e:	3b01      	subs	r3, #1
 80088a0:	041b      	lsls	r3, r3, #16
 80088a2:	431a      	orrs	r2, r3
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088a8:	061b      	lsls	r3, r3, #24
 80088aa:	4313      	orrs	r3, r2
 80088ac:	4a1b      	ldr	r2, [pc, #108]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80088ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80088b2:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80088b4:	4b19      	ldr	r3, [pc, #100]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a18      	ldr	r2, [pc, #96]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80088ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80088be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088c0:	f7fc fd6a 	bl	8005398 <HAL_GetTick>
 80088c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80088c6:	e008      	b.n	80088da <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088c8:	f7fc fd66 	bl	8005398 <HAL_GetTick>
 80088cc:	4602      	mov	r2, r0
 80088ce:	693b      	ldr	r3, [r7, #16]
 80088d0:	1ad3      	subs	r3, r2, r3
 80088d2:	2b02      	cmp	r3, #2
 80088d4:	d901      	bls.n	80088da <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80088d6:	2303      	movs	r3, #3
 80088d8:	e057      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80088da:	4b10      	ldr	r3, [pc, #64]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d0f0      	beq.n	80088c8 <HAL_RCC_OscConfig+0x478>
 80088e6:	e04f      	b.n	8008988 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80088e8:	4b0c      	ldr	r3, [pc, #48]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a0b      	ldr	r2, [pc, #44]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 80088ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80088f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088f4:	f7fc fd50 	bl	8005398 <HAL_GetTick>
 80088f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80088fa:	e008      	b.n	800890e <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80088fc:	f7fc fd4c 	bl	8005398 <HAL_GetTick>
 8008900:	4602      	mov	r2, r0
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	1ad3      	subs	r3, r2, r3
 8008906:	2b02      	cmp	r3, #2
 8008908:	d901      	bls.n	800890e <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800890a:	2303      	movs	r3, #3
 800890c:	e03d      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800890e:	4b03      	ldr	r3, [pc, #12]	; (800891c <HAL_RCC_OscConfig+0x4cc>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008916:	2b00      	cmp	r3, #0
 8008918:	d1f0      	bne.n	80088fc <HAL_RCC_OscConfig+0x4ac>
 800891a:	e035      	b.n	8008988 <HAL_RCC_OscConfig+0x538>
 800891c:	40023800 	.word	0x40023800
 8008920:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8008924:	4b1b      	ldr	r3, [pc, #108]	; (8008994 <HAL_RCC_OscConfig+0x544>)
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	699b      	ldr	r3, [r3, #24]
 800892e:	2b01      	cmp	r3, #1
 8008930:	d028      	beq.n	8008984 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800893c:	429a      	cmp	r2, r3
 800893e:	d121      	bne.n	8008984 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800894a:	429a      	cmp	r2, r3
 800894c:	d11a      	bne.n	8008984 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800894e:	68fa      	ldr	r2, [r7, #12]
 8008950:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008954:	4013      	ands	r3, r2
 8008956:	687a      	ldr	r2, [r7, #4]
 8008958:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800895a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800895c:	4293      	cmp	r3, r2
 800895e:	d111      	bne.n	8008984 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800896a:	085b      	lsrs	r3, r3, #1
 800896c:	3b01      	subs	r3, #1
 800896e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008970:	429a      	cmp	r2, r3
 8008972:	d107      	bne.n	8008984 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800897e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8008980:	429a      	cmp	r2, r3
 8008982:	d001      	beq.n	8008988 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8008984:	2301      	movs	r3, #1
 8008986:	e000      	b.n	800898a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8008988:	2300      	movs	r3, #0
}
 800898a:	4618      	mov	r0, r3
 800898c:	3718      	adds	r7, #24
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}
 8008992:	bf00      	nop
 8008994:	40023800 	.word	0x40023800

08008998 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
 80089a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80089a2:	2300      	movs	r3, #0
 80089a4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d101      	bne.n	80089b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80089ac:	2301      	movs	r3, #1
 80089ae:	e0d0      	b.n	8008b52 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80089b0:	4b6a      	ldr	r3, [pc, #424]	; (8008b5c <HAL_RCC_ClockConfig+0x1c4>)
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f003 030f 	and.w	r3, r3, #15
 80089b8:	683a      	ldr	r2, [r7, #0]
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d910      	bls.n	80089e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089be:	4b67      	ldr	r3, [pc, #412]	; (8008b5c <HAL_RCC_ClockConfig+0x1c4>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	f023 020f 	bic.w	r2, r3, #15
 80089c6:	4965      	ldr	r1, [pc, #404]	; (8008b5c <HAL_RCC_ClockConfig+0x1c4>)
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	4313      	orrs	r3, r2
 80089cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80089ce:	4b63      	ldr	r3, [pc, #396]	; (8008b5c <HAL_RCC_ClockConfig+0x1c4>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f003 030f 	and.w	r3, r3, #15
 80089d6:	683a      	ldr	r2, [r7, #0]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d001      	beq.n	80089e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	e0b8      	b.n	8008b52 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f003 0302 	and.w	r3, r3, #2
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d020      	beq.n	8008a2e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f003 0304 	and.w	r3, r3, #4
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d005      	beq.n	8008a04 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80089f8:	4b59      	ldr	r3, [pc, #356]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 80089fa:	689b      	ldr	r3, [r3, #8]
 80089fc:	4a58      	ldr	r2, [pc, #352]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 80089fe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008a02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	f003 0308 	and.w	r3, r3, #8
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d005      	beq.n	8008a1c <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008a10:	4b53      	ldr	r3, [pc, #332]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008a12:	689b      	ldr	r3, [r3, #8]
 8008a14:	4a52      	ldr	r2, [pc, #328]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008a16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008a1a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008a1c:	4b50      	ldr	r3, [pc, #320]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008a1e:	689b      	ldr	r3, [r3, #8]
 8008a20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	494d      	ldr	r1, [pc, #308]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008a2a:	4313      	orrs	r3, r2
 8008a2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	f003 0301 	and.w	r3, r3, #1
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d040      	beq.n	8008abc <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	685b      	ldr	r3, [r3, #4]
 8008a3e:	2b01      	cmp	r3, #1
 8008a40:	d107      	bne.n	8008a52 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008a42:	4b47      	ldr	r3, [pc, #284]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	d115      	bne.n	8008a7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008a4e:	2301      	movs	r3, #1
 8008a50:	e07f      	b.n	8008b52 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	685b      	ldr	r3, [r3, #4]
 8008a56:	2b02      	cmp	r3, #2
 8008a58:	d107      	bne.n	8008a6a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008a5a:	4b41      	ldr	r3, [pc, #260]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d109      	bne.n	8008a7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008a66:	2301      	movs	r3, #1
 8008a68:	e073      	b.n	8008b52 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a6a:	4b3d      	ldr	r3, [pc, #244]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	f003 0302 	and.w	r3, r3, #2
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d101      	bne.n	8008a7a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8008a76:	2301      	movs	r3, #1
 8008a78:	e06b      	b.n	8008b52 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008a7a:	4b39      	ldr	r3, [pc, #228]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	f023 0203 	bic.w	r2, r3, #3
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	685b      	ldr	r3, [r3, #4]
 8008a86:	4936      	ldr	r1, [pc, #216]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008a8c:	f7fc fc84 	bl	8005398 <HAL_GetTick>
 8008a90:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a92:	e00a      	b.n	8008aaa <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a94:	f7fc fc80 	bl	8005398 <HAL_GetTick>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	1ad3      	subs	r3, r2, r3
 8008a9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008aa2:	4293      	cmp	r3, r2
 8008aa4:	d901      	bls.n	8008aaa <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8008aa6:	2303      	movs	r3, #3
 8008aa8:	e053      	b.n	8008b52 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008aaa:	4b2d      	ldr	r3, [pc, #180]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008aac:	689b      	ldr	r3, [r3, #8]
 8008aae:	f003 020c 	and.w	r2, r3, #12
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d1eb      	bne.n	8008a94 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008abc:	4b27      	ldr	r3, [pc, #156]	; (8008b5c <HAL_RCC_ClockConfig+0x1c4>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	f003 030f 	and.w	r3, r3, #15
 8008ac4:	683a      	ldr	r2, [r7, #0]
 8008ac6:	429a      	cmp	r2, r3
 8008ac8:	d210      	bcs.n	8008aec <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008aca:	4b24      	ldr	r3, [pc, #144]	; (8008b5c <HAL_RCC_ClockConfig+0x1c4>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f023 020f 	bic.w	r2, r3, #15
 8008ad2:	4922      	ldr	r1, [pc, #136]	; (8008b5c <HAL_RCC_ClockConfig+0x1c4>)
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008ada:	4b20      	ldr	r3, [pc, #128]	; (8008b5c <HAL_RCC_ClockConfig+0x1c4>)
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f003 030f 	and.w	r3, r3, #15
 8008ae2:	683a      	ldr	r2, [r7, #0]
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d001      	beq.n	8008aec <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8008ae8:	2301      	movs	r3, #1
 8008aea:	e032      	b.n	8008b52 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	f003 0304 	and.w	r3, r3, #4
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d008      	beq.n	8008b0a <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008af8:	4b19      	ldr	r3, [pc, #100]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008afa:	689b      	ldr	r3, [r3, #8]
 8008afc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	68db      	ldr	r3, [r3, #12]
 8008b04:	4916      	ldr	r1, [pc, #88]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008b06:	4313      	orrs	r3, r2
 8008b08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f003 0308 	and.w	r3, r3, #8
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d009      	beq.n	8008b2a <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8008b16:	4b12      	ldr	r3, [pc, #72]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008b18:	689b      	ldr	r3, [r3, #8]
 8008b1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	691b      	ldr	r3, [r3, #16]
 8008b22:	00db      	lsls	r3, r3, #3
 8008b24:	490e      	ldr	r1, [pc, #56]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008b26:	4313      	orrs	r3, r2
 8008b28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8008b2a:	f000 f821 	bl	8008b70 <HAL_RCC_GetSysClockFreq>
 8008b2e:	4602      	mov	r2, r0
 8008b30:	4b0b      	ldr	r3, [pc, #44]	; (8008b60 <HAL_RCC_ClockConfig+0x1c8>)
 8008b32:	689b      	ldr	r3, [r3, #8]
 8008b34:	091b      	lsrs	r3, r3, #4
 8008b36:	f003 030f 	and.w	r3, r3, #15
 8008b3a:	490a      	ldr	r1, [pc, #40]	; (8008b64 <HAL_RCC_ClockConfig+0x1cc>)
 8008b3c:	5ccb      	ldrb	r3, [r1, r3]
 8008b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8008b42:	4a09      	ldr	r2, [pc, #36]	; (8008b68 <HAL_RCC_ClockConfig+0x1d0>)
 8008b44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8008b46:	4b09      	ldr	r3, [pc, #36]	; (8008b6c <HAL_RCC_ClockConfig+0x1d4>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	f7fc fafc 	bl	8005148 <HAL_InitTick>

  return HAL_OK;
 8008b50:	2300      	movs	r3, #0
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}
 8008b5a:	bf00      	nop
 8008b5c:	40023c00 	.word	0x40023c00
 8008b60:	40023800 	.word	0x40023800
 8008b64:	080126d8 	.word	0x080126d8
 8008b68:	20000040 	.word	0x20000040
 8008b6c:	20000044 	.word	0x20000044

08008b70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008b70:	b5b0      	push	{r4, r5, r7, lr}
 8008b72:	b084      	sub	sp, #16
 8008b74:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8008b76:	2100      	movs	r1, #0
 8008b78:	6079      	str	r1, [r7, #4]
 8008b7a:	2100      	movs	r1, #0
 8008b7c:	60f9      	str	r1, [r7, #12]
 8008b7e:	2100      	movs	r1, #0
 8008b80:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0;
 8008b82:	2100      	movs	r1, #0
 8008b84:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b86:	4952      	ldr	r1, [pc, #328]	; (8008cd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b88:	6889      	ldr	r1, [r1, #8]
 8008b8a:	f001 010c 	and.w	r1, r1, #12
 8008b8e:	2908      	cmp	r1, #8
 8008b90:	d00d      	beq.n	8008bae <HAL_RCC_GetSysClockFreq+0x3e>
 8008b92:	2908      	cmp	r1, #8
 8008b94:	f200 8094 	bhi.w	8008cc0 <HAL_RCC_GetSysClockFreq+0x150>
 8008b98:	2900      	cmp	r1, #0
 8008b9a:	d002      	beq.n	8008ba2 <HAL_RCC_GetSysClockFreq+0x32>
 8008b9c:	2904      	cmp	r1, #4
 8008b9e:	d003      	beq.n	8008ba8 <HAL_RCC_GetSysClockFreq+0x38>
 8008ba0:	e08e      	b.n	8008cc0 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008ba2:	4b4c      	ldr	r3, [pc, #304]	; (8008cd4 <HAL_RCC_GetSysClockFreq+0x164>)
 8008ba4:	60bb      	str	r3, [r7, #8]
      break;
 8008ba6:	e08e      	b.n	8008cc6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008ba8:	4b4b      	ldr	r3, [pc, #300]	; (8008cd8 <HAL_RCC_GetSysClockFreq+0x168>)
 8008baa:	60bb      	str	r3, [r7, #8]
      break;
 8008bac:	e08b      	b.n	8008cc6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008bae:	4948      	ldr	r1, [pc, #288]	; (8008cd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8008bb0:	6849      	ldr	r1, [r1, #4]
 8008bb2:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8008bb6:	6079      	str	r1, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8008bb8:	4945      	ldr	r1, [pc, #276]	; (8008cd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8008bba:	6849      	ldr	r1, [r1, #4]
 8008bbc:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8008bc0:	2900      	cmp	r1, #0
 8008bc2:	d024      	beq.n	8008c0e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008bc4:	4942      	ldr	r1, [pc, #264]	; (8008cd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8008bc6:	6849      	ldr	r1, [r1, #4]
 8008bc8:	0989      	lsrs	r1, r1, #6
 8008bca:	4608      	mov	r0, r1
 8008bcc:	f04f 0100 	mov.w	r1, #0
 8008bd0:	f240 14ff 	movw	r4, #511	; 0x1ff
 8008bd4:	f04f 0500 	mov.w	r5, #0
 8008bd8:	ea00 0204 	and.w	r2, r0, r4
 8008bdc:	ea01 0305 	and.w	r3, r1, r5
 8008be0:	493d      	ldr	r1, [pc, #244]	; (8008cd8 <HAL_RCC_GetSysClockFreq+0x168>)
 8008be2:	fb01 f003 	mul.w	r0, r1, r3
 8008be6:	2100      	movs	r1, #0
 8008be8:	fb01 f102 	mul.w	r1, r1, r2
 8008bec:	1844      	adds	r4, r0, r1
 8008bee:	493a      	ldr	r1, [pc, #232]	; (8008cd8 <HAL_RCC_GetSysClockFreq+0x168>)
 8008bf0:	fba2 0101 	umull	r0, r1, r2, r1
 8008bf4:	1863      	adds	r3, r4, r1
 8008bf6:	4619      	mov	r1, r3
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	461a      	mov	r2, r3
 8008bfc:	f04f 0300 	mov.w	r3, #0
 8008c00:	f7f7 fb5e 	bl	80002c0 <__aeabi_uldivmod>
 8008c04:	4602      	mov	r2, r0
 8008c06:	460b      	mov	r3, r1
 8008c08:	4613      	mov	r3, r2
 8008c0a:	60fb      	str	r3, [r7, #12]
 8008c0c:	e04a      	b.n	8008ca4 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008c0e:	4b30      	ldr	r3, [pc, #192]	; (8008cd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	099b      	lsrs	r3, r3, #6
 8008c14:	461a      	mov	r2, r3
 8008c16:	f04f 0300 	mov.w	r3, #0
 8008c1a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008c1e:	f04f 0100 	mov.w	r1, #0
 8008c22:	ea02 0400 	and.w	r4, r2, r0
 8008c26:	ea03 0501 	and.w	r5, r3, r1
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	4629      	mov	r1, r5
 8008c2e:	f04f 0200 	mov.w	r2, #0
 8008c32:	f04f 0300 	mov.w	r3, #0
 8008c36:	014b      	lsls	r3, r1, #5
 8008c38:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008c3c:	0142      	lsls	r2, r0, #5
 8008c3e:	4610      	mov	r0, r2
 8008c40:	4619      	mov	r1, r3
 8008c42:	1b00      	subs	r0, r0, r4
 8008c44:	eb61 0105 	sbc.w	r1, r1, r5
 8008c48:	f04f 0200 	mov.w	r2, #0
 8008c4c:	f04f 0300 	mov.w	r3, #0
 8008c50:	018b      	lsls	r3, r1, #6
 8008c52:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008c56:	0182      	lsls	r2, r0, #6
 8008c58:	1a12      	subs	r2, r2, r0
 8008c5a:	eb63 0301 	sbc.w	r3, r3, r1
 8008c5e:	f04f 0000 	mov.w	r0, #0
 8008c62:	f04f 0100 	mov.w	r1, #0
 8008c66:	00d9      	lsls	r1, r3, #3
 8008c68:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008c6c:	00d0      	lsls	r0, r2, #3
 8008c6e:	4602      	mov	r2, r0
 8008c70:	460b      	mov	r3, r1
 8008c72:	1912      	adds	r2, r2, r4
 8008c74:	eb45 0303 	adc.w	r3, r5, r3
 8008c78:	f04f 0000 	mov.w	r0, #0
 8008c7c:	f04f 0100 	mov.w	r1, #0
 8008c80:	0299      	lsls	r1, r3, #10
 8008c82:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008c86:	0290      	lsls	r0, r2, #10
 8008c88:	4602      	mov	r2, r0
 8008c8a:	460b      	mov	r3, r1
 8008c8c:	4610      	mov	r0, r2
 8008c8e:	4619      	mov	r1, r3
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	461a      	mov	r2, r3
 8008c94:	f04f 0300 	mov.w	r3, #0
 8008c98:	f7f7 fb12 	bl	80002c0 <__aeabi_uldivmod>
 8008c9c:	4602      	mov	r2, r0
 8008c9e:	460b      	mov	r3, r1
 8008ca0:	4613      	mov	r3, r2
 8008ca2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8008ca4:	4b0a      	ldr	r3, [pc, #40]	; (8008cd0 <HAL_RCC_GetSysClockFreq+0x160>)
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	0c1b      	lsrs	r3, r3, #16
 8008caa:	f003 0303 	and.w	r3, r3, #3
 8008cae:	3301      	adds	r3, #1
 8008cb0:	005b      	lsls	r3, r3, #1
 8008cb2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 8008cb4:	68fa      	ldr	r2, [r7, #12]
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cbc:	60bb      	str	r3, [r7, #8]
      break;
 8008cbe:	e002      	b.n	8008cc6 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008cc0:	4b04      	ldr	r3, [pc, #16]	; (8008cd4 <HAL_RCC_GetSysClockFreq+0x164>)
 8008cc2:	60bb      	str	r3, [r7, #8]
      break;
 8008cc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008cc6:	68bb      	ldr	r3, [r7, #8]
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3710      	adds	r7, #16
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bdb0      	pop	{r4, r5, r7, pc}
 8008cd0:	40023800 	.word	0x40023800
 8008cd4:	00f42400 	.word	0x00f42400
 8008cd8:	017d7840 	.word	0x017d7840

08008cdc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008ce0:	4b03      	ldr	r3, [pc, #12]	; (8008cf0 <HAL_RCC_GetHCLKFreq+0x14>)
 8008ce2:	681b      	ldr	r3, [r3, #0]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	46bd      	mov	sp, r7
 8008ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cec:	4770      	bx	lr
 8008cee:	bf00      	nop
 8008cf0:	20000040 	.word	0x20000040

08008cf4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008cf8:	f7ff fff0 	bl	8008cdc <HAL_RCC_GetHCLKFreq>
 8008cfc:	4602      	mov	r2, r0
 8008cfe:	4b05      	ldr	r3, [pc, #20]	; (8008d14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008d00:	689b      	ldr	r3, [r3, #8]
 8008d02:	0a9b      	lsrs	r3, r3, #10
 8008d04:	f003 0307 	and.w	r3, r3, #7
 8008d08:	4903      	ldr	r1, [pc, #12]	; (8008d18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008d0a:	5ccb      	ldrb	r3, [r1, r3]
 8008d0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d10:	4618      	mov	r0, r3
 8008d12:	bd80      	pop	{r7, pc}
 8008d14:	40023800 	.word	0x40023800
 8008d18:	080126e8 	.word	0x080126e8

08008d1c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008d20:	f7ff ffdc 	bl	8008cdc <HAL_RCC_GetHCLKFreq>
 8008d24:	4602      	mov	r2, r0
 8008d26:	4b05      	ldr	r3, [pc, #20]	; (8008d3c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008d28:	689b      	ldr	r3, [r3, #8]
 8008d2a:	0b5b      	lsrs	r3, r3, #13
 8008d2c:	f003 0307 	and.w	r3, r3, #7
 8008d30:	4903      	ldr	r1, [pc, #12]	; (8008d40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008d32:	5ccb      	ldrb	r3, [r1, r3]
 8008d34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	bd80      	pop	{r7, pc}
 8008d3c:	40023800 	.word	0x40023800
 8008d40:	080126e8 	.word	0x080126e8

08008d44 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	220f      	movs	r2, #15
 8008d52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008d54:	4b12      	ldr	r3, [pc, #72]	; (8008da0 <HAL_RCC_GetClockConfig+0x5c>)
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	f003 0203 	and.w	r2, r3, #3
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008d60:	4b0f      	ldr	r3, [pc, #60]	; (8008da0 <HAL_RCC_GetClockConfig+0x5c>)
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008d6c:	4b0c      	ldr	r3, [pc, #48]	; (8008da0 <HAL_RCC_GetClockConfig+0x5c>)
 8008d6e:	689b      	ldr	r3, [r3, #8]
 8008d70:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8008d78:	4b09      	ldr	r3, [pc, #36]	; (8008da0 <HAL_RCC_GetClockConfig+0x5c>)
 8008d7a:	689b      	ldr	r3, [r3, #8]
 8008d7c:	08db      	lsrs	r3, r3, #3
 8008d7e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008d86:	4b07      	ldr	r3, [pc, #28]	; (8008da4 <HAL_RCC_GetClockConfig+0x60>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	f003 020f 	and.w	r2, r3, #15
 8008d8e:	683b      	ldr	r3, [r7, #0]
 8008d90:	601a      	str	r2, [r3, #0]
}
 8008d92:	bf00      	nop
 8008d94:	370c      	adds	r7, #12
 8008d96:	46bd      	mov	sp, r7
 8008d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9c:	4770      	bx	lr
 8008d9e:	bf00      	nop
 8008da0:	40023800 	.word	0x40023800
 8008da4:	40023c00 	.word	0x40023c00

08008da8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b088      	sub	sp, #32
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008db0:	2300      	movs	r3, #0
 8008db2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8008db4:	2300      	movs	r3, #0
 8008db6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8008db8:	2300      	movs	r3, #0
 8008dba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	f003 0301 	and.w	r3, r3, #1
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d012      	beq.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008dd0:	4b69      	ldr	r3, [pc, #420]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dd2:	689b      	ldr	r3, [r3, #8]
 8008dd4:	4a68      	ldr	r2, [pc, #416]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dd6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8008dda:	6093      	str	r3, [r2, #8]
 8008ddc:	4b66      	ldr	r3, [pc, #408]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008dde:	689a      	ldr	r2, [r3, #8]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008de4:	4964      	ldr	r1, [pc, #400]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008de6:	4313      	orrs	r3, r2
 8008de8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d101      	bne.n	8008df6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8008df2:	2301      	movs	r3, #1
 8008df4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d017      	beq.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008e02:	4b5d      	ldr	r3, [pc, #372]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e08:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e10:	4959      	ldr	r1, [pc, #356]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e12:	4313      	orrs	r3, r2
 8008e14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e1c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e20:	d101      	bne.n	8008e26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8008e22:	2301      	movs	r3, #1
 8008e24:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d101      	bne.n	8008e32 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8008e2e:	2301      	movs	r3, #1
 8008e30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d017      	beq.n	8008e6e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8008e3e:	4b4e      	ldr	r3, [pc, #312]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e40:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008e44:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e4c:	494a      	ldr	r1, [pc, #296]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e4e:	4313      	orrs	r3, r2
 8008e50:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008e5c:	d101      	bne.n	8008e62 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8008e5e:	2301      	movs	r3, #1
 8008e60:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d101      	bne.n	8008e6e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d001      	beq.n	8008e7e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f003 0320 	and.w	r3, r3, #32
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	f000 808b 	beq.w	8008fa2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008e8c:	4b3a      	ldr	r3, [pc, #232]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e90:	4a39      	ldr	r2, [pc, #228]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e96:	6413      	str	r3, [r2, #64]	; 0x40
 8008e98:	4b37      	ldr	r3, [pc, #220]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008ea0:	60bb      	str	r3, [r7, #8]
 8008ea2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008ea4:	4b35      	ldr	r3, [pc, #212]	; (8008f7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a34      	ldr	r2, [pc, #208]	; (8008f7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008eaa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008eae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008eb0:	f7fc fa72 	bl	8005398 <HAL_GetTick>
 8008eb4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008eb6:	e008      	b.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008eb8:	f7fc fa6e 	bl	8005398 <HAL_GetTick>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	1ad3      	subs	r3, r2, r3
 8008ec2:	2b64      	cmp	r3, #100	; 0x64
 8008ec4:	d901      	bls.n	8008eca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8008ec6:	2303      	movs	r3, #3
 8008ec8:	e357      	b.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8008eca:	4b2c      	ldr	r3, [pc, #176]	; (8008f7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d0f0      	beq.n	8008eb8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008ed6:	4b28      	ldr	r3, [pc, #160]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008eda:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008ede:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d035      	beq.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008eee:	693a      	ldr	r2, [r7, #16]
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d02e      	beq.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008ef4:	4b20      	ldr	r3, [pc, #128]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ef8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008efc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008efe:	4b1e      	ldr	r3, [pc, #120]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f02:	4a1d      	ldr	r2, [pc, #116]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008f08:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008f0a:	4b1b      	ldr	r3, [pc, #108]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f0e:	4a1a      	ldr	r2, [pc, #104]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008f14:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8008f16:	4a18      	ldr	r2, [pc, #96]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008f1c:	4b16      	ldr	r3, [pc, #88]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f20:	f003 0301 	and.w	r3, r3, #1
 8008f24:	2b01      	cmp	r3, #1
 8008f26:	d114      	bne.n	8008f52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008f28:	f7fc fa36 	bl	8005398 <HAL_GetTick>
 8008f2c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f2e:	e00a      	b.n	8008f46 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008f30:	f7fc fa32 	bl	8005398 <HAL_GetTick>
 8008f34:	4602      	mov	r2, r0
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	1ad3      	subs	r3, r2, r3
 8008f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d901      	bls.n	8008f46 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8008f42:	2303      	movs	r3, #3
 8008f44:	e319      	b.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f46:	4b0c      	ldr	r3, [pc, #48]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f4a:	f003 0302 	and.w	r3, r3, #2
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d0ee      	beq.n	8008f30 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f5a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f5e:	d111      	bne.n	8008f84 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8008f60:	4b05      	ldr	r3, [pc, #20]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f62:	689b      	ldr	r3, [r3, #8]
 8008f64:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008f6c:	4b04      	ldr	r3, [pc, #16]	; (8008f80 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8008f6e:	400b      	ands	r3, r1
 8008f70:	4901      	ldr	r1, [pc, #4]	; (8008f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8008f72:	4313      	orrs	r3, r2
 8008f74:	608b      	str	r3, [r1, #8]
 8008f76:	e00b      	b.n	8008f90 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8008f78:	40023800 	.word	0x40023800
 8008f7c:	40007000 	.word	0x40007000
 8008f80:	0ffffcff 	.word	0x0ffffcff
 8008f84:	4bb1      	ldr	r3, [pc, #708]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f86:	689b      	ldr	r3, [r3, #8]
 8008f88:	4ab0      	ldr	r2, [pc, #704]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f8a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8008f8e:	6093      	str	r3, [r2, #8]
 8008f90:	4bae      	ldr	r3, [pc, #696]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f92:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f9c:	49ab      	ldr	r1, [pc, #684]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f003 0310 	and.w	r3, r3, #16
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d010      	beq.n	8008fd0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008fae:	4ba7      	ldr	r3, [pc, #668]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008fb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008fb4:	4aa5      	ldr	r2, [pc, #660]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008fb6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008fba:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8008fbe:	4ba3      	ldr	r3, [pc, #652]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008fc0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fc8:	49a0      	ldr	r1, [pc, #640]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d00a      	beq.n	8008ff2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008fdc:	4b9b      	ldr	r3, [pc, #620]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008fe2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fea:	4998      	ldr	r1, [pc, #608]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8008fec:	4313      	orrs	r3, r2
 8008fee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d00a      	beq.n	8009014 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008ffe:	4b93      	ldr	r3, [pc, #588]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009000:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009004:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800900c:	498f      	ldr	r1, [pc, #572]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800900e:	4313      	orrs	r3, r2
 8009010:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800901c:	2b00      	cmp	r3, #0
 800901e:	d00a      	beq.n	8009036 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009020:	4b8a      	ldr	r3, [pc, #552]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009026:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800902e:	4987      	ldr	r1, [pc, #540]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009030:	4313      	orrs	r3, r2
 8009032:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800903e:	2b00      	cmp	r3, #0
 8009040:	d00a      	beq.n	8009058 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009042:	4b82      	ldr	r3, [pc, #520]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009048:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009050:	497e      	ldr	r1, [pc, #504]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009052:	4313      	orrs	r3, r2
 8009054:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009060:	2b00      	cmp	r3, #0
 8009062:	d00a      	beq.n	800907a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009064:	4b79      	ldr	r3, [pc, #484]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009066:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800906a:	f023 0203 	bic.w	r2, r3, #3
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009072:	4976      	ldr	r1, [pc, #472]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009074:	4313      	orrs	r3, r2
 8009076:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009082:	2b00      	cmp	r3, #0
 8009084:	d00a      	beq.n	800909c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009086:	4b71      	ldr	r3, [pc, #452]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009088:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800908c:	f023 020c 	bic.w	r2, r3, #12
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009094:	496d      	ldr	r1, [pc, #436]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009096:	4313      	orrs	r3, r2
 8009098:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d00a      	beq.n	80090be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80090a8:	4b68      	ldr	r3, [pc, #416]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090ae:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80090b6:	4965      	ldr	r1, [pc, #404]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090b8:	4313      	orrs	r3, r2
 80090ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d00a      	beq.n	80090e0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80090ca:	4b60      	ldr	r3, [pc, #384]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090d0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090d8:	495c      	ldr	r1, [pc, #368]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090da:	4313      	orrs	r3, r2
 80090dc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d00a      	beq.n	8009102 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80090ec:	4b57      	ldr	r3, [pc, #348]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80090f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090fa:	4954      	ldr	r1, [pc, #336]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80090fc:	4313      	orrs	r3, r2
 80090fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800910a:	2b00      	cmp	r3, #0
 800910c:	d00a      	beq.n	8009124 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800910e:	4b4f      	ldr	r3, [pc, #316]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009110:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009114:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800911c:	494b      	ldr	r1, [pc, #300]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800911e:	4313      	orrs	r3, r2
 8009120:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800912c:	2b00      	cmp	r3, #0
 800912e:	d00a      	beq.n	8009146 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8009130:	4b46      	ldr	r3, [pc, #280]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009136:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800913e:	4943      	ldr	r1, [pc, #268]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009140:	4313      	orrs	r3, r2
 8009142:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800914e:	2b00      	cmp	r3, #0
 8009150:	d00a      	beq.n	8009168 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8009152:	4b3e      	ldr	r3, [pc, #248]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009154:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009158:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009160:	493a      	ldr	r1, [pc, #232]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009162:	4313      	orrs	r3, r2
 8009164:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009170:	2b00      	cmp	r3, #0
 8009172:	d00a      	beq.n	800918a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8009174:	4b35      	ldr	r3, [pc, #212]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009176:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800917a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009182:	4932      	ldr	r1, [pc, #200]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009184:	4313      	orrs	r3, r2
 8009186:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009192:	2b00      	cmp	r3, #0
 8009194:	d011      	beq.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8009196:	4b2d      	ldr	r3, [pc, #180]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009198:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800919c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80091a4:	4929      	ldr	r1, [pc, #164]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80091a6:	4313      	orrs	r3, r2
 80091a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80091b0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80091b4:	d101      	bne.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80091b6:	2301      	movs	r3, #1
 80091b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f003 0308 	and.w	r3, r3, #8
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d001      	beq.n	80091ca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80091c6:	2301      	movs	r3, #1
 80091c8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00a      	beq.n	80091ec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80091d6:	4b1d      	ldr	r3, [pc, #116]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80091d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091dc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80091e4:	4919      	ldr	r1, [pc, #100]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80091e6:	4313      	orrs	r3, r2
 80091e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d00b      	beq.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80091f8:	4b14      	ldr	r3, [pc, #80]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 80091fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091fe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009208:	4910      	ldr	r1, [pc, #64]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800920a:	4313      	orrs	r3, r2
 800920c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009210:	69fb      	ldr	r3, [r7, #28]
 8009212:	2b01      	cmp	r3, #1
 8009214:	d006      	beq.n	8009224 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800921e:	2b00      	cmp	r3, #0
 8009220:	f000 80d9 	beq.w	80093d6 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8009224:	4b09      	ldr	r3, [pc, #36]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a08      	ldr	r2, [pc, #32]	; (800924c <HAL_RCCEx_PeriphCLKConfig+0x4a4>)
 800922a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800922e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009230:	f7fc f8b2 	bl	8005398 <HAL_GetTick>
 8009234:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009236:	e00b      	b.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009238:	f7fc f8ae 	bl	8005398 <HAL_GetTick>
 800923c:	4602      	mov	r2, r0
 800923e:	697b      	ldr	r3, [r7, #20]
 8009240:	1ad3      	subs	r3, r2, r3
 8009242:	2b64      	cmp	r3, #100	; 0x64
 8009244:	d904      	bls.n	8009250 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009246:	2303      	movs	r3, #3
 8009248:	e197      	b.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800924a:	bf00      	nop
 800924c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8009250:	4b6c      	ldr	r3, [pc, #432]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009258:	2b00      	cmp	r3, #0
 800925a:	d1ed      	bne.n	8009238 <HAL_RCCEx_PeriphCLKConfig+0x490>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	f003 0301 	and.w	r3, r3, #1
 8009264:	2b00      	cmp	r3, #0
 8009266:	d021      	beq.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x504>
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800926c:	2b00      	cmp	r3, #0
 800926e:	d11d      	bne.n	80092ac <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8009270:	4b64      	ldr	r3, [pc, #400]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009272:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009276:	0c1b      	lsrs	r3, r3, #16
 8009278:	f003 0303 	and.w	r3, r3, #3
 800927c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800927e:	4b61      	ldr	r3, [pc, #388]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009280:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009284:	0e1b      	lsrs	r3, r3, #24
 8009286:	f003 030f 	and.w	r3, r3, #15
 800928a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	019a      	lsls	r2, r3, #6
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	041b      	lsls	r3, r3, #16
 8009296:	431a      	orrs	r2, r3
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	061b      	lsls	r3, r3, #24
 800929c:	431a      	orrs	r2, r3
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	689b      	ldr	r3, [r3, #8]
 80092a2:	071b      	lsls	r3, r3, #28
 80092a4:	4957      	ldr	r1, [pc, #348]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092a6:	4313      	orrs	r3, r2
 80092a8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d004      	beq.n	80092c2 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80092bc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80092c0:	d00a      	beq.n	80092d8 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d02e      	beq.n	800932c <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80092d6:	d129      	bne.n	800932c <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80092d8:	4b4a      	ldr	r3, [pc, #296]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092de:	0c1b      	lsrs	r3, r3, #16
 80092e0:	f003 0303 	and.w	r3, r3, #3
 80092e4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80092e6:	4b47      	ldr	r3, [pc, #284]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80092e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80092ec:	0f1b      	lsrs	r3, r3, #28
 80092ee:	f003 0307 	and.w	r3, r3, #7
 80092f2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	685b      	ldr	r3, [r3, #4]
 80092f8:	019a      	lsls	r2, r3, #6
 80092fa:	693b      	ldr	r3, [r7, #16]
 80092fc:	041b      	lsls	r3, r3, #16
 80092fe:	431a      	orrs	r2, r3
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	061b      	lsls	r3, r3, #24
 8009306:	431a      	orrs	r2, r3
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	071b      	lsls	r3, r3, #28
 800930c:	493d      	ldr	r1, [pc, #244]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800930e:	4313      	orrs	r3, r2
 8009310:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8009314:	4b3b      	ldr	r3, [pc, #236]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009316:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800931a:	f023 021f 	bic.w	r2, r3, #31
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009322:	3b01      	subs	r3, #1
 8009324:	4937      	ldr	r1, [pc, #220]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009326:	4313      	orrs	r3, r2
 8009328:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009334:	2b00      	cmp	r3, #0
 8009336:	d01d      	beq.n	8009374 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8009338:	4b32      	ldr	r3, [pc, #200]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800933a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800933e:	0e1b      	lsrs	r3, r3, #24
 8009340:	f003 030f 	and.w	r3, r3, #15
 8009344:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009346:	4b2f      	ldr	r3, [pc, #188]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8009348:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800934c:	0f1b      	lsrs	r3, r3, #28
 800934e:	f003 0307 	and.w	r3, r3, #7
 8009352:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	685b      	ldr	r3, [r3, #4]
 8009358:	019a      	lsls	r2, r3, #6
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	691b      	ldr	r3, [r3, #16]
 800935e:	041b      	lsls	r3, r3, #16
 8009360:	431a      	orrs	r2, r3
 8009362:	693b      	ldr	r3, [r7, #16]
 8009364:	061b      	lsls	r3, r3, #24
 8009366:	431a      	orrs	r2, r3
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	071b      	lsls	r3, r3, #28
 800936c:	4925      	ldr	r1, [pc, #148]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800936e:	4313      	orrs	r3, r2
 8009370:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800937c:	2b00      	cmp	r3, #0
 800937e:	d011      	beq.n	80093a4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	685b      	ldr	r3, [r3, #4]
 8009384:	019a      	lsls	r2, r3, #6
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	691b      	ldr	r3, [r3, #16]
 800938a:	041b      	lsls	r3, r3, #16
 800938c:	431a      	orrs	r2, r3
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	68db      	ldr	r3, [r3, #12]
 8009392:	061b      	lsls	r3, r3, #24
 8009394:	431a      	orrs	r2, r3
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	689b      	ldr	r3, [r3, #8]
 800939a:	071b      	lsls	r3, r3, #28
 800939c:	4919      	ldr	r1, [pc, #100]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800939e:	4313      	orrs	r3, r2
 80093a0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80093a4:	4b17      	ldr	r3, [pc, #92]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a16      	ldr	r2, [pc, #88]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093aa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80093ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093b0:	f7fb fff2 	bl	8005398 <HAL_GetTick>
 80093b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80093b6:	e008      	b.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80093b8:	f7fb ffee 	bl	8005398 <HAL_GetTick>
 80093bc:	4602      	mov	r2, r0
 80093be:	697b      	ldr	r3, [r7, #20]
 80093c0:	1ad3      	subs	r3, r2, r3
 80093c2:	2b64      	cmp	r3, #100	; 0x64
 80093c4:	d901      	bls.n	80093ca <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80093c6:	2303      	movs	r3, #3
 80093c8:	e0d7      	b.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80093ca:	4b0e      	ldr	r3, [pc, #56]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d0f0      	beq.n	80093b8 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80093d6:	69bb      	ldr	r3, [r7, #24]
 80093d8:	2b01      	cmp	r3, #1
 80093da:	f040 80cd 	bne.w	8009578 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80093de:	4b09      	ldr	r3, [pc, #36]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	4a08      	ldr	r2, [pc, #32]	; (8009404 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80093e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80093e8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80093ea:	f7fb ffd5 	bl	8005398 <HAL_GetTick>
 80093ee:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80093f0:	e00a      	b.n	8009408 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80093f2:	f7fb ffd1 	bl	8005398 <HAL_GetTick>
 80093f6:	4602      	mov	r2, r0
 80093f8:	697b      	ldr	r3, [r7, #20]
 80093fa:	1ad3      	subs	r3, r2, r3
 80093fc:	2b64      	cmp	r3, #100	; 0x64
 80093fe:	d903      	bls.n	8009408 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009400:	2303      	movs	r3, #3
 8009402:	e0ba      	b.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8009404:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8009408:	4b5e      	ldr	r3, [pc, #376]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009410:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009414:	d0ed      	beq.n	80093f2 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800941e:	2b00      	cmp	r3, #0
 8009420:	d003      	beq.n	800942a <HAL_RCCEx_PeriphCLKConfig+0x682>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009426:	2b00      	cmp	r3, #0
 8009428:	d009      	beq.n	800943e <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8009432:	2b00      	cmp	r3, #0
 8009434:	d02e      	beq.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800943a:	2b00      	cmp	r3, #0
 800943c:	d12a      	bne.n	8009494 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800943e:	4b51      	ldr	r3, [pc, #324]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009440:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009444:	0c1b      	lsrs	r3, r3, #16
 8009446:	f003 0303 	and.w	r3, r3, #3
 800944a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800944c:	4b4d      	ldr	r3, [pc, #308]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800944e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009452:	0f1b      	lsrs	r3, r3, #28
 8009454:	f003 0307 	and.w	r3, r3, #7
 8009458:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	695b      	ldr	r3, [r3, #20]
 800945e:	019a      	lsls	r2, r3, #6
 8009460:	693b      	ldr	r3, [r7, #16]
 8009462:	041b      	lsls	r3, r3, #16
 8009464:	431a      	orrs	r2, r3
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	699b      	ldr	r3, [r3, #24]
 800946a:	061b      	lsls	r3, r3, #24
 800946c:	431a      	orrs	r2, r3
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	071b      	lsls	r3, r3, #28
 8009472:	4944      	ldr	r1, [pc, #272]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009474:	4313      	orrs	r3, r2
 8009476:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800947a:	4b42      	ldr	r3, [pc, #264]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800947c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009480:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009488:	3b01      	subs	r3, #1
 800948a:	021b      	lsls	r3, r3, #8
 800948c:	493d      	ldr	r1, [pc, #244]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800948e:	4313      	orrs	r3, r2
 8009490:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800949c:	2b00      	cmp	r3, #0
 800949e:	d022      	beq.n	80094e6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80094a4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80094a8:	d11d      	bne.n	80094e6 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80094aa:	4b36      	ldr	r3, [pc, #216]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094b0:	0e1b      	lsrs	r3, r3, #24
 80094b2:	f003 030f 	and.w	r3, r3, #15
 80094b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80094b8:	4b32      	ldr	r3, [pc, #200]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094be:	0f1b      	lsrs	r3, r3, #28
 80094c0:	f003 0307 	and.w	r3, r3, #7
 80094c4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	695b      	ldr	r3, [r3, #20]
 80094ca:	019a      	lsls	r2, r3, #6
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6a1b      	ldr	r3, [r3, #32]
 80094d0:	041b      	lsls	r3, r3, #16
 80094d2:	431a      	orrs	r2, r3
 80094d4:	693b      	ldr	r3, [r7, #16]
 80094d6:	061b      	lsls	r3, r3, #24
 80094d8:	431a      	orrs	r2, r3
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	071b      	lsls	r3, r3, #28
 80094de:	4929      	ldr	r1, [pc, #164]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094e0:	4313      	orrs	r3, r2
 80094e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f003 0308 	and.w	r3, r3, #8
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d028      	beq.n	8009544 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80094f2:	4b24      	ldr	r3, [pc, #144]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80094f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094f8:	0e1b      	lsrs	r3, r3, #24
 80094fa:	f003 030f 	and.w	r3, r3, #15
 80094fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8009500:	4b20      	ldr	r3, [pc, #128]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009506:	0c1b      	lsrs	r3, r3, #16
 8009508:	f003 0303 	and.w	r3, r3, #3
 800950c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	695b      	ldr	r3, [r3, #20]
 8009512:	019a      	lsls	r2, r3, #6
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	041b      	lsls	r3, r3, #16
 8009518:	431a      	orrs	r2, r3
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	061b      	lsls	r3, r3, #24
 800951e:	431a      	orrs	r2, r3
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	69db      	ldr	r3, [r3, #28]
 8009524:	071b      	lsls	r3, r3, #28
 8009526:	4917      	ldr	r1, [pc, #92]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009528:	4313      	orrs	r3, r2
 800952a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800952e:	4b15      	ldr	r3, [pc, #84]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009530:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009534:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800953c:	4911      	ldr	r1, [pc, #68]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800953e:	4313      	orrs	r3, r2
 8009540:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8009544:	4b0f      	ldr	r3, [pc, #60]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	4a0e      	ldr	r2, [pc, #56]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800954a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800954e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009550:	f7fb ff22 	bl	8005398 <HAL_GetTick>
 8009554:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8009556:	e008      	b.n	800956a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8009558:	f7fb ff1e 	bl	8005398 <HAL_GetTick>
 800955c:	4602      	mov	r2, r0
 800955e:	697b      	ldr	r3, [r7, #20]
 8009560:	1ad3      	subs	r3, r2, r3
 8009562:	2b64      	cmp	r3, #100	; 0x64
 8009564:	d901      	bls.n	800956a <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8009566:	2303      	movs	r3, #3
 8009568:	e007      	b.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800956a:	4b06      	ldr	r3, [pc, #24]	; (8009584 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009572:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009576:	d1ef      	bne.n	8009558 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8009578:	2300      	movs	r3, #0
}
 800957a:	4618      	mov	r0, r3
 800957c:	3720      	adds	r7, #32
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	40023800 	.word	0x40023800

08009588 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	b082      	sub	sp, #8
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d101      	bne.n	800959a <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8009596:	2301      	movs	r3, #1
 8009598:	e01c      	b.n	80095d4 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	795b      	ldrb	r3, [r3, #5]
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d105      	bne.n	80095b0 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2200      	movs	r2, #0
 80095a8:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80095aa:	6878      	ldr	r0, [r7, #4]
 80095ac:	f7fb fae0 	bl	8004b70 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2202      	movs	r2, #2
 80095b4:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	681a      	ldr	r2, [r3, #0]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f042 0204 	orr.w	r2, r2, #4
 80095c4:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2201      	movs	r2, #1
 80095ca:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2200      	movs	r2, #0
 80095d0:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80095d2:	2300      	movs	r3, #0
}
 80095d4:	4618      	mov	r0, r3
 80095d6:	3708      	adds	r7, #8
 80095d8:	46bd      	mov	sp, r7
 80095da:	bd80      	pop	{r7, pc}

080095dc <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b084      	sub	sp, #16
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80095e6:	2300      	movs	r3, #0
 80095e8:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	791b      	ldrb	r3, [r3, #4]
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	d101      	bne.n	80095f6 <HAL_RNG_GenerateRandomNumber+0x1a>
 80095f2:	2302      	movs	r3, #2
 80095f4:	e044      	b.n	8009680 <HAL_RNG_GenerateRandomNumber+0xa4>
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	2201      	movs	r2, #1
 80095fa:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	795b      	ldrb	r3, [r3, #5]
 8009600:	b2db      	uxtb	r3, r3
 8009602:	2b01      	cmp	r3, #1
 8009604:	d133      	bne.n	800966e <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	2202      	movs	r2, #2
 800960a:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 800960c:	f7fb fec4 	bl	8005398 <HAL_GetTick>
 8009610:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8009612:	e018      	b.n	8009646 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8009614:	f7fb fec0 	bl	8005398 <HAL_GetTick>
 8009618:	4602      	mov	r2, r0
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	1ad3      	subs	r3, r2, r3
 800961e:	2b02      	cmp	r3, #2
 8009620:	d911      	bls.n	8009646 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	f003 0301 	and.w	r3, r3, #1
 800962c:	2b01      	cmp	r3, #1
 800962e:	d00a      	beq.n	8009646 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2201      	movs	r2, #1
 8009634:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	2202      	movs	r2, #2
 800963a:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2200      	movs	r2, #0
 8009640:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8009642:	2301      	movs	r3, #1
 8009644:	e01c      	b.n	8009680 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	f003 0301 	and.w	r3, r3, #1
 8009650:	2b01      	cmp	r3, #1
 8009652:	d1df      	bne.n	8009614 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	689a      	ldr	r2, [r3, #8]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	68da      	ldr	r2, [r3, #12]
 8009662:	683b      	ldr	r3, [r7, #0]
 8009664:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2201      	movs	r2, #1
 800966a:	715a      	strb	r2, [r3, #5]
 800966c:	e004      	b.n	8009678 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2204      	movs	r2, #4
 8009672:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8009674:	2301      	movs	r3, #1
 8009676:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2200      	movs	r2, #0
 800967c:	711a      	strb	r2, [r3, #4]

  return status;
 800967e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009680:	4618      	mov	r0, r3
 8009682:	3710      	adds	r7, #16
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b082      	sub	sp, #8
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d101      	bne.n	800969a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8009696:	2301      	movs	r3, #1
 8009698:	e081      	b.n	800979e <HAL_RTC_Init+0x116>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	7f5b      	ldrb	r3, [r3, #29]
 800969e:	b2db      	uxtb	r3, r3
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d105      	bne.n	80096b0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f7fb fa80 	bl	8004bb0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	2202      	movs	r2, #2
 80096b4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	22ca      	movs	r2, #202	; 0xca
 80096bc:	625a      	str	r2, [r3, #36]	; 0x24
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	2253      	movs	r2, #83	; 0x53
 80096c4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 fbc4 	bl	8009e54 <RTC_EnterInitMode>
 80096cc:	4603      	mov	r3, r0
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d008      	beq.n	80096e4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	22ff      	movs	r2, #255	; 0xff
 80096d8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2204      	movs	r2, #4
 80096de:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80096e0:	2301      	movs	r3, #1
 80096e2:	e05c      	b.n	800979e <HAL_RTC_Init+0x116>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	6899      	ldr	r1, [r3, #8]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	4b2e      	ldr	r3, [pc, #184]	; (80097a8 <HAL_RTC_Init+0x120>)
 80096f0:	400b      	ands	r3, r1
 80096f2:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	6899      	ldr	r1, [r3, #8]
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	685a      	ldr	r2, [r3, #4]
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	691b      	ldr	r3, [r3, #16]
 8009702:	431a      	orrs	r2, r3
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	695b      	ldr	r3, [r3, #20]
 8009708:	431a      	orrs	r2, r3
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	430a      	orrs	r2, r1
 8009710:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	687a      	ldr	r2, [r7, #4]
 8009718:	68d2      	ldr	r2, [r2, #12]
 800971a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	6919      	ldr	r1, [r3, #16]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	689b      	ldr	r3, [r3, #8]
 8009726:	041a      	lsls	r2, r3, #16
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	430a      	orrs	r2, r1
 800972e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	68da      	ldr	r2, [r3, #12]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800973e:	60da      	str	r2, [r3, #12]
    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	689b      	ldr	r3, [r3, #8]
 8009746:	f003 0320 	and.w	r3, r3, #32
 800974a:	2b00      	cmp	r3, #0
 800974c:	d10e      	bne.n	800976c <HAL_RTC_Init+0xe4>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	f000 fb58 	bl	8009e04 <HAL_RTC_WaitForSynchro>
 8009754:	4603      	mov	r3, r0
 8009756:	2b00      	cmp	r3, #0
 8009758:	d008      	beq.n	800976c <HAL_RTC_Init+0xe4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	22ff      	movs	r2, #255	; 0xff
 8009760:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2204      	movs	r2, #4
 8009766:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	e018      	b.n	800979e <HAL_RTC_Init+0x116>
      }
    }
    hrtc->Instance->OR &= (uint32_t)~RTC_OR_ALARMTYPE;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	f022 0208 	bic.w	r2, r2, #8
 800977a:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	699a      	ldr	r2, [r3, #24]
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	430a      	orrs	r2, r1
 800978c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	22ff      	movs	r2, #255	; 0xff
 8009794:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2201      	movs	r2, #1
 800979a:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800979c:	2300      	movs	r3, #0
  }
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3708      	adds	r7, #8
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}
 80097a6:	bf00      	nop
 80097a8:	ff8fffbf 	.word	0xff8fffbf

080097ac <HAL_RTC_SetTime>:
  *            @arg FORMAT_BIN: Binary data format
  *            @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80097ac:	b590      	push	{r4, r7, lr}
 80097ae:	b087      	sub	sp, #28
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	60b9      	str	r1, [r7, #8]
 80097b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80097b8:	2300      	movs	r3, #0
 80097ba:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	7f1b      	ldrb	r3, [r3, #28]
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d101      	bne.n	80097c8 <HAL_RTC_SetTime+0x1c>
 80097c4:	2302      	movs	r3, #2
 80097c6:	e0a8      	b.n	800991a <HAL_RTC_SetTime+0x16e>
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2201      	movs	r2, #1
 80097cc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2202      	movs	r2, #2
 80097d2:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d126      	bne.n	8009828 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	689b      	ldr	r3, [r3, #8]
 80097e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d102      	bne.n	80097ee <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	2200      	movs	r2, #0
 80097ec:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	781b      	ldrb	r3, [r3, #0]
 80097f2:	4618      	mov	r0, r3
 80097f4:	f000 fb5a 	bl	8009eac <RTC_ByteToBcd2>
 80097f8:	4603      	mov	r3, r0
 80097fa:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 80097fc:	68bb      	ldr	r3, [r7, #8]
 80097fe:	785b      	ldrb	r3, [r3, #1]
 8009800:	4618      	mov	r0, r3
 8009802:	f000 fb53 	bl	8009eac <RTC_ByteToBcd2>
 8009806:	4603      	mov	r3, r0
 8009808:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 800980a:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	789b      	ldrb	r3, [r3, #2]
 8009810:	4618      	mov	r0, r3
 8009812:	f000 fb4b 	bl	8009eac <RTC_ByteToBcd2>
 8009816:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8) | \
 8009818:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16));
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	7b1b      	ldrb	r3, [r3, #12]
 8009820:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16) | \
 8009822:	4313      	orrs	r3, r2
 8009824:	617b      	str	r3, [r7, #20]
 8009826:	e018      	b.n	800985a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009832:	2b00      	cmp	r3, #0
 8009834:	d102      	bne.n	800983c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00;
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	2200      	movs	r2, #0
 800983a:	731a      	strb	r2, [r3, #12]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	781b      	ldrb	r3, [r3, #0]
 8009840:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8) | \
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	785b      	ldrb	r3, [r3, #1]
 8009846:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8009848:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800984a:	68ba      	ldr	r2, [r7, #8]
 800984c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8) | \
 800984e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16));
 8009850:	68bb      	ldr	r3, [r7, #8]
 8009852:	7b1b      	ldrb	r3, [r3, #12]
 8009854:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16) | \
 8009856:	4313      	orrs	r3, r2
 8009858:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	22ca      	movs	r2, #202	; 0xca
 8009860:	625a      	str	r2, [r3, #36]	; 0x24
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	2253      	movs	r2, #83	; 0x53
 8009868:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800986a:	68f8      	ldr	r0, [r7, #12]
 800986c:	f000 faf2 	bl	8009e54 <RTC_EnterInitMode>
 8009870:	4603      	mov	r3, r0
 8009872:	2b00      	cmp	r3, #0
 8009874:	d00b      	beq.n	800988e <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	22ff      	movs	r2, #255	; 0xff
 800987c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2204      	movs	r2, #4
 8009882:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2200      	movs	r2, #0
 8009888:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800988a:	2301      	movs	r3, #1
 800988c:	e045      	b.n	800991a <HAL_RTC_SetTime+0x16e>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681a      	ldr	r2, [r3, #0]
 8009892:	6979      	ldr	r1, [r7, #20]
 8009894:	4b23      	ldr	r3, [pc, #140]	; (8009924 <HAL_RTC_SetTime+0x178>)
 8009896:	400b      	ands	r3, r1
 8009898:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	689a      	ldr	r2, [r3, #8]
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80098a8:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	6899      	ldr	r1, [r3, #8]
 80098b0:	68bb      	ldr	r3, [r7, #8]
 80098b2:	691a      	ldr	r2, [r3, #16]
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	695b      	ldr	r3, [r3, #20]
 80098b8:	431a      	orrs	r2, r3
 80098ba:	68fb      	ldr	r3, [r7, #12]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	430a      	orrs	r2, r1
 80098c0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	68da      	ldr	r2, [r3, #12]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80098d0:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	689b      	ldr	r3, [r3, #8]
 80098d8:	f003 0320 	and.w	r3, r3, #32
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d111      	bne.n	8009904 <HAL_RTC_SetTime+0x158>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80098e0:	68f8      	ldr	r0, [r7, #12]
 80098e2:	f000 fa8f 	bl	8009e04 <HAL_RTC_WaitForSynchro>
 80098e6:	4603      	mov	r3, r0
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d00b      	beq.n	8009904 <HAL_RTC_SetTime+0x158>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	22ff      	movs	r2, #255	; 0xff
 80098f2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2204      	movs	r2, #4
 80098f8:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2200      	movs	r2, #0
 80098fe:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009900:	2301      	movs	r3, #1
 8009902:	e00a      	b.n	800991a <HAL_RTC_SetTime+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	22ff      	movs	r2, #255	; 0xff
 800990a:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2201      	movs	r2, #1
 8009910:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	2200      	movs	r2, #0
 8009916:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8009918:	2300      	movs	r3, #0
  }
}
 800991a:	4618      	mov	r0, r3
 800991c:	371c      	adds	r7, #28
 800991e:	46bd      	mov	sp, r7
 8009920:	bd90      	pop	{r4, r7, pc}
 8009922:	bf00      	nop
 8009924:	007f7f7f 	.word	0x007f7f7f

08009928 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009928:	b580      	push	{r7, lr}
 800992a:	b086      	sub	sp, #24
 800992c:	af00      	add	r7, sp, #0
 800992e:	60f8      	str	r0, [r7, #12]
 8009930:	60b9      	str	r1, [r7, #8]
 8009932:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8009934:	2300      	movs	r3, #0
 8009936:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds values from the correspondent registers*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	691b      	ldr	r3, [r3, #16]
 8009948:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800994c:	68bb      	ldr	r3, [r7, #8]
 800994e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	4b22      	ldr	r3, [pc, #136]	; (80099e0 <HAL_RTC_GetTime+0xb8>)
 8009958:	4013      	ands	r3, r2
 800995a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	0c1b      	lsrs	r3, r3, #16
 8009960:	b2db      	uxtb	r3, r3
 8009962:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009966:	b2da      	uxtb	r2, r3
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	0a1b      	lsrs	r3, r3, #8
 8009970:	b2db      	uxtb	r3, r3
 8009972:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009976:	b2da      	uxtb	r2, r3
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	b2db      	uxtb	r3, r3
 8009980:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009984:	b2da      	uxtb	r2, r3
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	0c1b      	lsrs	r3, r3, #16
 800998e:	b2db      	uxtb	r3, r3
 8009990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009994:	b2da      	uxtb	r2, r3
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	731a      	strb	r2, [r3, #12]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d11a      	bne.n	80099d6 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80099a0:	68bb      	ldr	r3, [r7, #8]
 80099a2:	781b      	ldrb	r3, [r3, #0]
 80099a4:	4618      	mov	r0, r3
 80099a6:	f000 fa9f 	bl	8009ee8 <RTC_Bcd2ToByte>
 80099aa:	4603      	mov	r3, r0
 80099ac:	461a      	mov	r2, r3
 80099ae:	68bb      	ldr	r3, [r7, #8]
 80099b0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	785b      	ldrb	r3, [r3, #1]
 80099b6:	4618      	mov	r0, r3
 80099b8:	f000 fa96 	bl	8009ee8 <RTC_Bcd2ToByte>
 80099bc:	4603      	mov	r3, r0
 80099be:	461a      	mov	r2, r3
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80099c4:	68bb      	ldr	r3, [r7, #8]
 80099c6:	789b      	ldrb	r3, [r3, #2]
 80099c8:	4618      	mov	r0, r3
 80099ca:	f000 fa8d 	bl	8009ee8 <RTC_Bcd2ToByte>
 80099ce:	4603      	mov	r3, r0
 80099d0:	461a      	mov	r2, r3
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80099d6:	2300      	movs	r3, #0
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3718      	adds	r7, #24
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}
 80099e0:	007f7f7f 	.word	0x007f7f7f

080099e4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80099e4:	b590      	push	{r4, r7, lr}
 80099e6:	b087      	sub	sp, #28
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	60f8      	str	r0, [r7, #12]
 80099ec:	60b9      	str	r1, [r7, #8]
 80099ee:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 80099f0:	2300      	movs	r3, #0
 80099f2:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	7f1b      	ldrb	r3, [r3, #28]
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	d101      	bne.n	8009a00 <HAL_RTC_SetDate+0x1c>
 80099fc:	2302      	movs	r3, #2
 80099fe:	e092      	b.n	8009b26 <HAL_RTC_SetDate+0x142>
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2201      	movs	r2, #1
 8009a04:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	2202      	movs	r2, #2
 8009a0a:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d10e      	bne.n	8009a30 <HAL_RTC_SetDate+0x4c>
 8009a12:	68bb      	ldr	r3, [r7, #8]
 8009a14:	785b      	ldrb	r3, [r3, #1]
 8009a16:	f003 0310 	and.w	r3, r3, #16
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d008      	beq.n	8009a30 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	785b      	ldrb	r3, [r3, #1]
 8009a22:	f023 0310 	bic.w	r3, r3, #16
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	330a      	adds	r3, #10
 8009a2a:	b2da      	uxtb	r2, r3
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d11c      	bne.n	8009a70 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8009a36:	68bb      	ldr	r3, [r7, #8]
 8009a38:	78db      	ldrb	r3, [r3, #3]
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	f000 fa36 	bl	8009eac <RTC_ByteToBcd2>
 8009a40:	4603      	mov	r3, r0
 8009a42:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8009a44:	68bb      	ldr	r3, [r7, #8]
 8009a46:	785b      	ldrb	r3, [r3, #1]
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f000 fa2f 	bl	8009eac <RTC_ByteToBcd2>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8009a52:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	789b      	ldrb	r3, [r3, #2]
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f000 fa27 	bl	8009eac <RTC_ByteToBcd2>
 8009a5e:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8) | \
 8009a60:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13));
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	781b      	ldrb	r3, [r3, #0]
 8009a68:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16) | \
 8009a6a:	4313      	orrs	r3, r2
 8009a6c:	617b      	str	r3, [r7, #20]
 8009a6e:	e00e      	b.n	8009a8e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	78db      	ldrb	r3, [r3, #3]
 8009a74:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8) | \
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	785b      	ldrb	r3, [r3, #1]
 8009a7a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8009a7c:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8009a7e:	68ba      	ldr	r2, [r7, #8]
 8009a80:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8) | \
 8009a82:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13));
 8009a84:	68bb      	ldr	r3, [r7, #8]
 8009a86:	781b      	ldrb	r3, [r3, #0]
 8009a88:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16) | \
 8009a8a:	4313      	orrs	r3, r2
 8009a8c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	22ca      	movs	r2, #202	; 0xca
 8009a94:	625a      	str	r2, [r3, #36]	; 0x24
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	2253      	movs	r2, #83	; 0x53
 8009a9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8009a9e:	68f8      	ldr	r0, [r7, #12]
 8009aa0:	f000 f9d8 	bl	8009e54 <RTC_EnterInitMode>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d00b      	beq.n	8009ac2 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	22ff      	movs	r2, #255	; 0xff
 8009ab0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	2204      	movs	r2, #4
 8009ab6:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2200      	movs	r2, #0
 8009abc:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8009abe:	2301      	movs	r3, #1
 8009ac0:	e031      	b.n	8009b26 <HAL_RTC_SetDate+0x142>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681a      	ldr	r2, [r3, #0]
 8009ac6:	6979      	ldr	r1, [r7, #20]
 8009ac8:	4b19      	ldr	r3, [pc, #100]	; (8009b30 <HAL_RTC_SetDate+0x14c>)
 8009aca:	400b      	ands	r3, r1
 8009acc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8009ace:	68fb      	ldr	r3, [r7, #12]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	68da      	ldr	r2, [r3, #12]
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009adc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	689b      	ldr	r3, [r3, #8]
 8009ae4:	f003 0320 	and.w	r3, r3, #32
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d111      	bne.n	8009b10 <HAL_RTC_SetDate+0x12c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009aec:	68f8      	ldr	r0, [r7, #12]
 8009aee:	f000 f989 	bl	8009e04 <HAL_RTC_WaitForSynchro>
 8009af2:	4603      	mov	r3, r0
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00b      	beq.n	8009b10 <HAL_RTC_SetDate+0x12c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	22ff      	movs	r2, #255	; 0xff
 8009afe:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	2204      	movs	r2, #4
 8009b04:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8009b0c:	2301      	movs	r3, #1
 8009b0e:	e00a      	b.n	8009b26 <HAL_RTC_SetDate+0x142>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	22ff      	movs	r2, #255	; 0xff
 8009b16:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2200      	movs	r2, #0
 8009b22:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8009b24:	2300      	movs	r3, #0
  }
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	371c      	adds	r7, #28
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd90      	pop	{r4, r7, pc}
 8009b2e:	bf00      	nop
 8009b30:	00ffff3f 	.word	0x00ffff3f

08009b34 <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b086      	sub	sp, #24
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	60f8      	str	r0, [r7, #12]
 8009b3c:	60b9      	str	r1, [r7, #8]
 8009b3e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0;
 8009b40:	2300      	movs	r3, #0
 8009b42:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	685a      	ldr	r2, [r3, #4]
 8009b4a:	4b21      	ldr	r3, [pc, #132]	; (8009bd0 <HAL_RTC_GetDate+0x9c>)
 8009b4c:	4013      	ands	r3, r2
 8009b4e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	0c1b      	lsrs	r3, r3, #16
 8009b54:	b2da      	uxtb	r2, r3
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8009b5a:	697b      	ldr	r3, [r7, #20]
 8009b5c:	0a1b      	lsrs	r3, r3, #8
 8009b5e:	b2db      	uxtb	r3, r3
 8009b60:	f003 031f 	and.w	r3, r3, #31
 8009b64:	b2da      	uxtb	r2, r3
 8009b66:	68bb      	ldr	r3, [r7, #8]
 8009b68:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	b2db      	uxtb	r3, r3
 8009b6e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009b72:	b2da      	uxtb	r2, r3
 8009b74:	68bb      	ldr	r3, [r7, #8]
 8009b76:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13);
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	0b5b      	lsrs	r3, r3, #13
 8009b7c:	b2db      	uxtb	r3, r3
 8009b7e:	f003 0307 	and.w	r3, r3, #7
 8009b82:	b2da      	uxtb	r2, r3
 8009b84:	68bb      	ldr	r3, [r7, #8]
 8009b86:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d11a      	bne.n	8009bc4 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8009b8e:	68bb      	ldr	r3, [r7, #8]
 8009b90:	78db      	ldrb	r3, [r3, #3]
 8009b92:	4618      	mov	r0, r3
 8009b94:	f000 f9a8 	bl	8009ee8 <RTC_Bcd2ToByte>
 8009b98:	4603      	mov	r3, r0
 8009b9a:	461a      	mov	r2, r3
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	785b      	ldrb	r3, [r3, #1]
 8009ba4:	4618      	mov	r0, r3
 8009ba6:	f000 f99f 	bl	8009ee8 <RTC_Bcd2ToByte>
 8009baa:	4603      	mov	r3, r0
 8009bac:	461a      	mov	r2, r3
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	789b      	ldrb	r3, [r3, #2]
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f000 f996 	bl	8009ee8 <RTC_Bcd2ToByte>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8009bc4:	2300      	movs	r3, #0
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3718      	adds	r7, #24
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}
 8009bce:	bf00      	nop
 8009bd0:	00ffff3f 	.word	0x00ffff3f

08009bd4 <HAL_RTC_SetAlarm>:
  *             @arg FORMAT_BIN: Binary data format
  *             @arg FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8009bd4:	b590      	push	{r4, r7, lr}
 8009bd6:	b089      	sub	sp, #36	; 0x24
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	60f8      	str	r0, [r7, #12]
 8009bdc:	60b9      	str	r1, [r7, #8]
 8009bde:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8009be0:	2300      	movs	r3, #0
 8009be2:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0, subsecondtmpreg = 0;
 8009be4:	2300      	movs	r3, #0
 8009be6:	61fb      	str	r3, [r7, #28]
 8009be8:	2300      	movs	r3, #0
 8009bea:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	7f1b      	ldrb	r3, [r3, #28]
 8009bf0:	2b01      	cmp	r3, #1
 8009bf2:	d101      	bne.n	8009bf8 <HAL_RTC_SetAlarm+0x24>
 8009bf4:	2302      	movs	r3, #2
 8009bf6:	e101      	b.n	8009dfc <HAL_RTC_SetAlarm+0x228>
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2202      	movs	r2, #2
 8009c02:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d137      	bne.n	8009c7a <HAL_RTC_SetAlarm+0xa6>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d102      	bne.n	8009c1e <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009c1e:	68bb      	ldr	r3, [r7, #8]
 8009c20:	781b      	ldrb	r3, [r3, #0]
 8009c22:	4618      	mov	r0, r3
 8009c24:	f000 f942 	bl	8009eac <RTC_ByteToBcd2>
 8009c28:	4603      	mov	r3, r0
 8009c2a:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	785b      	ldrb	r3, [r3, #1]
 8009c30:	4618      	mov	r0, r3
 8009c32:	f000 f93b 	bl	8009eac <RTC_ByteToBcd2>
 8009c36:	4603      	mov	r3, r0
 8009c38:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009c3a:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	789b      	ldrb	r3, [r3, #2]
 8009c40:	4618      	mov	r0, r3
 8009c42:	f000 f933 	bl	8009eac <RTC_ByteToBcd2>
 8009c46:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8) | \
 8009c48:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	7b1b      	ldrb	r3, [r3, #12]
 8009c50:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8009c52:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009c5c:	4618      	mov	r0, r3
 8009c5e:	f000 f925 	bl	8009eac <RTC_ByteToBcd2>
 8009c62:	4603      	mov	r3, r0
 8009c64:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009c66:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24) | \
 8009c6e:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16) | \
 8009c74:	4313      	orrs	r3, r2
 8009c76:	61fb      	str	r3, [r7, #28]
 8009c78:	e023      	b.n	8009cc2 <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	689b      	ldr	r3, [r3, #8]
 8009c80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d102      	bne.n	8009c8e <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00;
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	731a      	strb	r2, [r3, #12]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	785b      	ldrb	r3, [r3, #1]
 8009c98:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009c9a:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8009c9c:	68ba      	ldr	r2, [r7, #8]
 8009c9e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8) | \
 8009ca0:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	7b1b      	ldrb	r3, [r3, #12]
 8009ca6:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8009ca8:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009cb0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16) | \
 8009cb2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	6a1b      	ldr	r3, [r3, #32]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24) | \
 8009cb8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	699b      	ldr	r3, [r3, #24]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16) | \
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	685a      	ldr	r2, [r3, #4]
 8009cc6:	68bb      	ldr	r3, [r7, #8]
 8009cc8:	69db      	ldr	r3, [r3, #28]
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	22ca      	movs	r2, #202	; 0xca
 8009cd4:	625a      	str	r2, [r3, #36]	; 0x24
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	2253      	movs	r2, #83	; 0x53
 8009cdc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ce2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ce6:	d13f      	bne.n	8009d68 <HAL_RTC_SetAlarm+0x194>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	689a      	ldr	r2, [r3, #8]
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009cf6:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	689a      	ldr	r2, [r3, #8]
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009d06:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009d08:	f7fb fb46 	bl	8005398 <HAL_GetTick>
 8009d0c:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8009d0e:	e013      	b.n	8009d38 <HAL_RTC_SetAlarm+0x164>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009d10:	f7fb fb42 	bl	8005398 <HAL_GetTick>
 8009d14:	4602      	mov	r2, r0
 8009d16:	69bb      	ldr	r3, [r7, #24]
 8009d18:	1ad3      	subs	r3, r2, r3
 8009d1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d1e:	d90b      	bls.n	8009d38 <HAL_RTC_SetAlarm+0x164>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	22ff      	movs	r2, #255	; 0xff
 8009d26:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2203      	movs	r2, #3
 8009d2c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	2200      	movs	r2, #0
 8009d32:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009d34:	2303      	movs	r3, #3
 8009d36:	e061      	b.n	8009dfc <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	68db      	ldr	r3, [r3, #12]
 8009d3e:	f003 0301 	and.w	r3, r3, #1
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d0e4      	beq.n	8009d10 <HAL_RTC_SetAlarm+0x13c>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	69fa      	ldr	r2, [r7, #28]
 8009d4c:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	697a      	ldr	r2, [r7, #20]
 8009d54:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	689a      	ldr	r2, [r3, #8]
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d64:	609a      	str	r2, [r3, #8]
 8009d66:	e03e      	b.n	8009de6 <HAL_RTC_SetAlarm+0x212>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	689a      	ldr	r2, [r3, #8]
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009d76:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	689a      	ldr	r2, [r3, #8]
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009d86:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009d88:	f7fb fb06 	bl	8005398 <HAL_GetTick>
 8009d8c:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8009d8e:	e013      	b.n	8009db8 <HAL_RTC_SetAlarm+0x1e4>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009d90:	f7fb fb02 	bl	8005398 <HAL_GetTick>
 8009d94:	4602      	mov	r2, r0
 8009d96:	69bb      	ldr	r3, [r7, #24]
 8009d98:	1ad3      	subs	r3, r2, r3
 8009d9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d9e:	d90b      	bls.n	8009db8 <HAL_RTC_SetAlarm+0x1e4>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	22ff      	movs	r2, #255	; 0xff
 8009da6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2203      	movs	r2, #3
 8009dac:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	2200      	movs	r2, #0
 8009db2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8009db4:	2303      	movs	r3, #3
 8009db6:	e021      	b.n	8009dfc <HAL_RTC_SetAlarm+0x228>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	68db      	ldr	r3, [r3, #12]
 8009dbe:	f003 0302 	and.w	r3, r3, #2
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d0e4      	beq.n	8009d90 <HAL_RTC_SetAlarm+0x1bc>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	69fa      	ldr	r2, [r7, #28]
 8009dcc:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	697a      	ldr	r2, [r7, #20]
 8009dd4:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	689a      	ldr	r2, [r3, #8]
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009de4:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	22ff      	movs	r2, #255	; 0xff
 8009dec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	2201      	movs	r2, #1
 8009df2:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2200      	movs	r2, #0
 8009df8:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009dfa:	2300      	movs	r3, #0
}
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	3724      	adds	r7, #36	; 0x24
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd90      	pop	{r4, r7, pc}

08009e04 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b084      	sub	sp, #16
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68da      	ldr	r2, [r3, #12]
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009e1e:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009e20:	f7fb faba 	bl	8005398 <HAL_GetTick>
 8009e24:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009e26:	e009      	b.n	8009e3c <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009e28:	f7fb fab6 	bl	8005398 <HAL_GetTick>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	1ad3      	subs	r3, r2, r3
 8009e32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e36:	d901      	bls.n	8009e3c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8009e38:	2303      	movs	r3, #3
 8009e3a:	e007      	b.n	8009e4c <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	68db      	ldr	r3, [r3, #12]
 8009e42:	f003 0320 	and.w	r3, r3, #32
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d0ee      	beq.n	8009e28 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8009e4a:	2300      	movs	r3, #0
}
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	3710      	adds	r7, #16
 8009e50:	46bd      	mov	sp, r7
 8009e52:	bd80      	pop	{r7, pc}

08009e54 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8009e5c:	2300      	movs	r3, #0
 8009e5e:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	68db      	ldr	r3, [r3, #12]
 8009e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d119      	bne.n	8009ea2 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009e76:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009e78:	f7fb fa8e 	bl	8005398 <HAL_GetTick>
 8009e7c:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009e7e:	e009      	b.n	8009e94 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8009e80:	f7fb fa8a 	bl	8005398 <HAL_GetTick>
 8009e84:	4602      	mov	r2, r0
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	1ad3      	subs	r3, r2, r3
 8009e8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e8e:	d901      	bls.n	8009e94 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8009e90:	2303      	movs	r3, #3
 8009e92:	e007      	b.n	8009ea4 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	68db      	ldr	r3, [r3, #12]
 8009e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d0ee      	beq.n	8009e80 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8009ea2:	2300      	movs	r3, #0
}
 8009ea4:	4618      	mov	r0, r3
 8009ea6:	3710      	adds	r7, #16
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	bd80      	pop	{r7, pc}

08009eac <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009eac:	b480      	push	{r7}
 8009eae:	b085      	sub	sp, #20
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0;
 8009eb6:	2300      	movs	r3, #0
 8009eb8:	60fb      	str	r3, [r7, #12]

  while(Value >= 10)
 8009eba:	e005      	b.n	8009ec8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	3301      	adds	r3, #1
 8009ec0:	60fb      	str	r3, [r7, #12]
    Value -= 10;
 8009ec2:	79fb      	ldrb	r3, [r7, #7]
 8009ec4:	3b0a      	subs	r3, #10
 8009ec6:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10)
 8009ec8:	79fb      	ldrb	r3, [r7, #7]
 8009eca:	2b09      	cmp	r3, #9
 8009ecc:	d8f6      	bhi.n	8009ebc <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4) | Value);
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	011b      	lsls	r3, r3, #4
 8009ed4:	b2da      	uxtb	r2, r3
 8009ed6:	79fb      	ldrb	r3, [r7, #7]
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	b2db      	uxtb	r3, r3
}
 8009edc:	4618      	mov	r0, r3
 8009ede:	3714      	adds	r7, #20
 8009ee0:	46bd      	mov	sp, r7
 8009ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee6:	4770      	bx	lr

08009ee8 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009ee8:	b480      	push	{r7}
 8009eea:	b085      	sub	sp, #20
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	4603      	mov	r3, r0
 8009ef0:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8009ef6:	79fb      	ldrb	r3, [r7, #7]
 8009ef8:	091b      	lsrs	r3, r3, #4
 8009efa:	b2db      	uxtb	r3, r3
 8009efc:	461a      	mov	r2, r3
 8009efe:	4613      	mov	r3, r2
 8009f00:	009b      	lsls	r3, r3, #2
 8009f02:	4413      	add	r3, r2
 8009f04:	005b      	lsls	r3, r3, #1
 8009f06:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8009f08:	79fb      	ldrb	r3, [r7, #7]
 8009f0a:	f003 030f 	and.w	r3, r3, #15
 8009f0e:	b2da      	uxtb	r2, r3
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	b2db      	uxtb	r3, r3
 8009f14:	4413      	add	r3, r2
 8009f16:	b2db      	uxtb	r3, r3
}
 8009f18:	4618      	mov	r0, r3
 8009f1a:	3714      	adds	r7, #20
 8009f1c:	46bd      	mov	sp, r7
 8009f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f22:	4770      	bx	lr

08009f24 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_PI8: PI8 is selected as RTC TimeStamp Pin.
  *             @arg RTC_TIMESTAMPPIN_PC1: PC1 is selected as RTC TimeStamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 8009f24:	b480      	push	{r7}
 8009f26:	b087      	sub	sp, #28
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	60f8      	str	r0, [r7, #12]
 8009f2c:	60b9      	str	r1, [r7, #8]
 8009f2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8009f30:	2300      	movs	r3, #0
 8009f32:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	7f1b      	ldrb	r3, [r3, #28]
 8009f38:	2b01      	cmp	r3, #1
 8009f3a:	d101      	bne.n	8009f40 <HAL_RTCEx_SetTimeStamp+0x1c>
 8009f3c:	2302      	movs	r3, #2
 8009f3e:	e03e      	b.n	8009fbe <HAL_RTCEx_SetTimeStamp+0x9a>
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	2201      	movs	r2, #1
 8009f44:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2202      	movs	r2, #2
 8009f4a:	775a      	strb	r2, [r3, #29]

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	689a      	ldr	r2, [r3, #8]
 8009f52:	4b1e      	ldr	r3, [pc, #120]	; (8009fcc <HAL_RTCEx_SetTimeStamp+0xa8>)
 8009f54:	4013      	ands	r3, r2
 8009f56:	617b      	str	r3, [r7, #20]

  tmpreg|= TimeStampEdge;
 8009f58:	697a      	ldr	r2, [r7, #20]
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	4313      	orrs	r3, r2
 8009f5e:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	22ca      	movs	r2, #202	; 0xca
 8009f66:	625a      	str	r2, [r3, #36]	; 0x24
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2253      	movs	r2, #83	; 0x53
 8009f6e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	f022 0206 	bic.w	r2, r2, #6
 8009f7e:	64da      	str	r2, [r3, #76]	; 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	687a      	ldr	r2, [r7, #4]
 8009f8c:	430a      	orrs	r2, r1
 8009f8e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure the Time Stamp TSEDGE and Enable bits */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	697a      	ldr	r2, [r7, #20]
 8009f96:	609a      	str	r2, [r3, #8]

  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	689a      	ldr	r2, [r3, #8]
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009fa6:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	22ff      	movs	r2, #255	; 0xff
 8009fae:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	2201      	movs	r2, #1
 8009fb4:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	2200      	movs	r2, #0
 8009fba:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8009fbc:	2300      	movs	r3, #0
}
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	371c      	adds	r7, #28
 8009fc2:	46bd      	mov	sp, r7
 8009fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc8:	4770      	bx	lr
 8009fca:	bf00      	nop
 8009fcc:	fffff7f7 	.word	0xfffff7f7

08009fd0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b082      	sub	sp, #8
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
 8009fd8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d101      	bne.n	8009fe4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009fe0:	2301      	movs	r3, #1
 8009fe2:	e025      	b.n	800a030 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009fea:	b2db      	uxtb	r3, r3
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d106      	bne.n	8009ffe <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f7fb f89b 	bl	8005134 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2202      	movs	r2, #2
 800a002:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681a      	ldr	r2, [r3, #0]
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	3304      	adds	r3, #4
 800a00e:	4619      	mov	r1, r3
 800a010:	4610      	mov	r0, r2
 800a012:	f001 fb8f 	bl	800b734 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	6818      	ldr	r0, [r3, #0]
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	685b      	ldr	r3, [r3, #4]
 800a01e:	461a      	mov	r2, r3
 800a020:	6839      	ldr	r1, [r7, #0]
 800a022:	f001 fbe3 	bl	800b7ec <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	2201      	movs	r2, #1
 800a02a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a02e:	2300      	movs	r3, #0
}
 800a030:	4618      	mov	r0, r3
 800a032:	3708      	adds	r7, #8
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}

0800a038 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b086      	sub	sp, #24
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	60f8      	str	r0, [r7, #12]
 800a040:	60b9      	str	r1, [r7, #8]
 800a042:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a04a:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800a04c:	7dfb      	ldrb	r3, [r7, #23]
 800a04e:	2b02      	cmp	r3, #2
 800a050:	d101      	bne.n	800a056 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800a052:	2302      	movs	r3, #2
 800a054:	e021      	b.n	800a09a <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800a056:	7dfb      	ldrb	r3, [r7, #23]
 800a058:	2b01      	cmp	r3, #1
 800a05a:	d002      	beq.n	800a062 <HAL_SDRAM_SendCommand+0x2a>
 800a05c:	7dfb      	ldrb	r3, [r7, #23]
 800a05e:	2b05      	cmp	r3, #5
 800a060:	d118      	bne.n	800a094 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	2202      	movs	r2, #2
 800a066:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	681b      	ldr	r3, [r3, #0]
 800a06e:	687a      	ldr	r2, [r7, #4]
 800a070:	68b9      	ldr	r1, [r7, #8]
 800a072:	4618      	mov	r0, r3
 800a074:	f001 fc24 	bl	800b8c0 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2b02      	cmp	r3, #2
 800a07e:	d104      	bne.n	800a08a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2205      	movs	r2, #5
 800a084:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a088:	e006      	b.n	800a098 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	2201      	movs	r2, #1
 800a08e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800a092:	e001      	b.n	800a098 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800a094:	2301      	movs	r3, #1
 800a096:	e000      	b.n	800a09a <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800a098:	2300      	movs	r3, #0
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3718      	adds	r7, #24
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}

0800a0a2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800a0a2:	b580      	push	{r7, lr}
 800a0a4:	b082      	sub	sp, #8
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	6078      	str	r0, [r7, #4]
 800a0aa:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a0b2:	b2db      	uxtb	r3, r3
 800a0b4:	2b02      	cmp	r3, #2
 800a0b6:	d101      	bne.n	800a0bc <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800a0b8:	2302      	movs	r3, #2
 800a0ba:	e016      	b.n	800a0ea <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a0c2:	b2db      	uxtb	r3, r3
 800a0c4:	2b01      	cmp	r3, #1
 800a0c6:	d10f      	bne.n	800a0e8 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2202      	movs	r2, #2
 800a0cc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	6839      	ldr	r1, [r7, #0]
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	f001 fc16 	bl	800b908 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2201      	movs	r2, #1
 800a0e0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	e000      	b.n	800a0ea <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800a0e8:	2301      	movs	r3, #1
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3708      	adds	r7, #8
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}

0800a0f2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a0f2:	b580      	push	{r7, lr}
 800a0f4:	b084      	sub	sp, #16
 800a0f6:	af00      	add	r7, sp, #0
 800a0f8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d101      	bne.n	800a104 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a100:	2301      	movs	r3, #1
 800a102:	e09d      	b.n	800a240 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d108      	bne.n	800a11e <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a114:	d009      	beq.n	800a12a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2200      	movs	r2, #0
 800a11a:	61da      	str	r2, [r3, #28]
 800a11c:	e005      	b.n	800a12a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	2200      	movs	r2, #0
 800a122:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	2200      	movs	r2, #0
 800a128:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2200      	movs	r2, #0
 800a12e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a136:	b2db      	uxtb	r3, r3
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d106      	bne.n	800a14a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2200      	movs	r2, #0
 800a140:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f7fa fd61 	bl	8004c0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2202      	movs	r2, #2
 800a14e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	681a      	ldr	r2, [r3, #0]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a160:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	68db      	ldr	r3, [r3, #12]
 800a166:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a16a:	d902      	bls.n	800a172 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a16c:	2300      	movs	r3, #0
 800a16e:	60fb      	str	r3, [r7, #12]
 800a170:	e002      	b.n	800a178 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a172:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a176:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	68db      	ldr	r3, [r3, #12]
 800a17c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a180:	d007      	beq.n	800a192 <HAL_SPI_Init+0xa0>
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	68db      	ldr	r3, [r3, #12]
 800a186:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a18a:	d002      	beq.n	800a192 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2200      	movs	r2, #0
 800a190:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	685b      	ldr	r3, [r3, #4]
 800a196:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	689b      	ldr	r3, [r3, #8]
 800a19e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a1a2:	431a      	orrs	r2, r3
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	691b      	ldr	r3, [r3, #16]
 800a1a8:	f003 0302 	and.w	r3, r3, #2
 800a1ac:	431a      	orrs	r2, r3
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	695b      	ldr	r3, [r3, #20]
 800a1b2:	f003 0301 	and.w	r3, r3, #1
 800a1b6:	431a      	orrs	r2, r3
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	699b      	ldr	r3, [r3, #24]
 800a1bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a1c0:	431a      	orrs	r2, r3
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	69db      	ldr	r3, [r3, #28]
 800a1c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a1ca:	431a      	orrs	r2, r3
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	6a1b      	ldr	r3, [r3, #32]
 800a1d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1d4:	ea42 0103 	orr.w	r1, r2, r3
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1dc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	430a      	orrs	r2, r1
 800a1e6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	699b      	ldr	r3, [r3, #24]
 800a1ec:	0c1b      	lsrs	r3, r3, #16
 800a1ee:	f003 0204 	and.w	r2, r3, #4
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1f6:	f003 0310 	and.w	r3, r3, #16
 800a1fa:	431a      	orrs	r2, r3
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a200:	f003 0308 	and.w	r3, r3, #8
 800a204:	431a      	orrs	r2, r3
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	68db      	ldr	r3, [r3, #12]
 800a20a:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a20e:	ea42 0103 	orr.w	r1, r2, r3
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	430a      	orrs	r2, r1
 800a21e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	69da      	ldr	r2, [r3, #28]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a22e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	2200      	movs	r2, #0
 800a234:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2201      	movs	r2, #1
 800a23a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a23e:	2300      	movs	r3, #0
}
 800a240:	4618      	mov	r0, r3
 800a242:	3710      	adds	r7, #16
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}

0800a248 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d101      	bne.n	800a25a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a256:	2301      	movs	r3, #1
 800a258:	e049      	b.n	800a2ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a260:	b2db      	uxtb	r3, r3
 800a262:	2b00      	cmp	r3, #0
 800a264:	d106      	bne.n	800a274 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	2200      	movs	r2, #0
 800a26a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a26e:	6878      	ldr	r0, [r7, #4]
 800a270:	f7fa fd2e 	bl	8004cd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2202      	movs	r2, #2
 800a278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681a      	ldr	r2, [r3, #0]
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	3304      	adds	r3, #4
 800a284:	4619      	mov	r1, r3
 800a286:	4610      	mov	r0, r2
 800a288:	f000 fac0 	bl	800a80c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2201      	movs	r2, #1
 800a290:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2201      	movs	r2, #1
 800a298:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2201      	movs	r2, #1
 800a2a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2201      	movs	r2, #1
 800a2a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	2201      	movs	r2, #1
 800a2b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	2201      	movs	r2, #1
 800a2c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2201      	movs	r2, #1
 800a2d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2201      	movs	r2, #1
 800a2e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	2201      	movs	r2, #1
 800a2e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a2ec:	2300      	movs	r3, #0
}
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	3708      	adds	r7, #8
 800a2f2:	46bd      	mov	sp, r7
 800a2f4:	bd80      	pop	{r7, pc}
	...

0800a2f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b085      	sub	sp, #20
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a306:	b2db      	uxtb	r3, r3
 800a308:	2b01      	cmp	r3, #1
 800a30a:	d001      	beq.n	800a310 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a30c:	2301      	movs	r3, #1
 800a30e:	e054      	b.n	800a3ba <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	2202      	movs	r2, #2
 800a314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	68da      	ldr	r2, [r3, #12]
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	f042 0201 	orr.w	r2, r2, #1
 800a326:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	4a26      	ldr	r2, [pc, #152]	; (800a3c8 <HAL_TIM_Base_Start_IT+0xd0>)
 800a32e:	4293      	cmp	r3, r2
 800a330:	d022      	beq.n	800a378 <HAL_TIM_Base_Start_IT+0x80>
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a33a:	d01d      	beq.n	800a378 <HAL_TIM_Base_Start_IT+0x80>
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a22      	ldr	r2, [pc, #136]	; (800a3cc <HAL_TIM_Base_Start_IT+0xd4>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d018      	beq.n	800a378 <HAL_TIM_Base_Start_IT+0x80>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	4a21      	ldr	r2, [pc, #132]	; (800a3d0 <HAL_TIM_Base_Start_IT+0xd8>)
 800a34c:	4293      	cmp	r3, r2
 800a34e:	d013      	beq.n	800a378 <HAL_TIM_Base_Start_IT+0x80>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	4a1f      	ldr	r2, [pc, #124]	; (800a3d4 <HAL_TIM_Base_Start_IT+0xdc>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d00e      	beq.n	800a378 <HAL_TIM_Base_Start_IT+0x80>
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	4a1e      	ldr	r2, [pc, #120]	; (800a3d8 <HAL_TIM_Base_Start_IT+0xe0>)
 800a360:	4293      	cmp	r3, r2
 800a362:	d009      	beq.n	800a378 <HAL_TIM_Base_Start_IT+0x80>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	681b      	ldr	r3, [r3, #0]
 800a368:	4a1c      	ldr	r2, [pc, #112]	; (800a3dc <HAL_TIM_Base_Start_IT+0xe4>)
 800a36a:	4293      	cmp	r3, r2
 800a36c:	d004      	beq.n	800a378 <HAL_TIM_Base_Start_IT+0x80>
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	4a1b      	ldr	r2, [pc, #108]	; (800a3e0 <HAL_TIM_Base_Start_IT+0xe8>)
 800a374:	4293      	cmp	r3, r2
 800a376:	d115      	bne.n	800a3a4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	689a      	ldr	r2, [r3, #8]
 800a37e:	4b19      	ldr	r3, [pc, #100]	; (800a3e4 <HAL_TIM_Base_Start_IT+0xec>)
 800a380:	4013      	ands	r3, r2
 800a382:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	2b06      	cmp	r3, #6
 800a388:	d015      	beq.n	800a3b6 <HAL_TIM_Base_Start_IT+0xbe>
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a390:	d011      	beq.n	800a3b6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	681a      	ldr	r2, [r3, #0]
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f042 0201 	orr.w	r2, r2, #1
 800a3a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3a2:	e008      	b.n	800a3b6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	681a      	ldr	r2, [r3, #0]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	f042 0201 	orr.w	r2, r2, #1
 800a3b2:	601a      	str	r2, [r3, #0]
 800a3b4:	e000      	b.n	800a3b8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a3b6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a3b8:	2300      	movs	r3, #0
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3714      	adds	r7, #20
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c4:	4770      	bx	lr
 800a3c6:	bf00      	nop
 800a3c8:	40010000 	.word	0x40010000
 800a3cc:	40000400 	.word	0x40000400
 800a3d0:	40000800 	.word	0x40000800
 800a3d4:	40000c00 	.word	0x40000c00
 800a3d8:	40010400 	.word	0x40010400
 800a3dc:	40014000 	.word	0x40014000
 800a3e0:	40001800 	.word	0x40001800
 800a3e4:	00010007 	.word	0x00010007

0800a3e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a3e8:	b580      	push	{r7, lr}
 800a3ea:	b082      	sub	sp, #8
 800a3ec:	af00      	add	r7, sp, #0
 800a3ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	691b      	ldr	r3, [r3, #16]
 800a3f6:	f003 0302 	and.w	r3, r3, #2
 800a3fa:	2b02      	cmp	r3, #2
 800a3fc:	d122      	bne.n	800a444 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	68db      	ldr	r3, [r3, #12]
 800a404:	f003 0302 	and.w	r3, r3, #2
 800a408:	2b02      	cmp	r3, #2
 800a40a:	d11b      	bne.n	800a444 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	f06f 0202 	mvn.w	r2, #2
 800a414:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2201      	movs	r2, #1
 800a41a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	699b      	ldr	r3, [r3, #24]
 800a422:	f003 0303 	and.w	r3, r3, #3
 800a426:	2b00      	cmp	r3, #0
 800a428:	d003      	beq.n	800a432 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f000 f9d0 	bl	800a7d0 <HAL_TIM_IC_CaptureCallback>
 800a430:	e005      	b.n	800a43e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f000 f9c2 	bl	800a7bc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 f9d3 	bl	800a7e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2200      	movs	r2, #0
 800a442:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	691b      	ldr	r3, [r3, #16]
 800a44a:	f003 0304 	and.w	r3, r3, #4
 800a44e:	2b04      	cmp	r3, #4
 800a450:	d122      	bne.n	800a498 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	68db      	ldr	r3, [r3, #12]
 800a458:	f003 0304 	and.w	r3, r3, #4
 800a45c:	2b04      	cmp	r3, #4
 800a45e:	d11b      	bne.n	800a498 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f06f 0204 	mvn.w	r2, #4
 800a468:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	2202      	movs	r2, #2
 800a46e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	699b      	ldr	r3, [r3, #24]
 800a476:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d003      	beq.n	800a486 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a47e:	6878      	ldr	r0, [r7, #4]
 800a480:	f000 f9a6 	bl	800a7d0 <HAL_TIM_IC_CaptureCallback>
 800a484:	e005      	b.n	800a492 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	f000 f998 	bl	800a7bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a48c:	6878      	ldr	r0, [r7, #4]
 800a48e:	f000 f9a9 	bl	800a7e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2200      	movs	r2, #0
 800a496:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	691b      	ldr	r3, [r3, #16]
 800a49e:	f003 0308 	and.w	r3, r3, #8
 800a4a2:	2b08      	cmp	r3, #8
 800a4a4:	d122      	bne.n	800a4ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	68db      	ldr	r3, [r3, #12]
 800a4ac:	f003 0308 	and.w	r3, r3, #8
 800a4b0:	2b08      	cmp	r3, #8
 800a4b2:	d11b      	bne.n	800a4ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f06f 0208 	mvn.w	r2, #8
 800a4bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	2204      	movs	r2, #4
 800a4c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	69db      	ldr	r3, [r3, #28]
 800a4ca:	f003 0303 	and.w	r3, r3, #3
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d003      	beq.n	800a4da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a4d2:	6878      	ldr	r0, [r7, #4]
 800a4d4:	f000 f97c 	bl	800a7d0 <HAL_TIM_IC_CaptureCallback>
 800a4d8:	e005      	b.n	800a4e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f000 f96e 	bl	800a7bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f000 f97f 	bl	800a7e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	691b      	ldr	r3, [r3, #16]
 800a4f2:	f003 0310 	and.w	r3, r3, #16
 800a4f6:	2b10      	cmp	r3, #16
 800a4f8:	d122      	bne.n	800a540 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	68db      	ldr	r3, [r3, #12]
 800a500:	f003 0310 	and.w	r3, r3, #16
 800a504:	2b10      	cmp	r3, #16
 800a506:	d11b      	bne.n	800a540 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f06f 0210 	mvn.w	r2, #16
 800a510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2208      	movs	r2, #8
 800a516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	69db      	ldr	r3, [r3, #28]
 800a51e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a522:	2b00      	cmp	r3, #0
 800a524:	d003      	beq.n	800a52e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a526:	6878      	ldr	r0, [r7, #4]
 800a528:	f000 f952 	bl	800a7d0 <HAL_TIM_IC_CaptureCallback>
 800a52c:	e005      	b.n	800a53a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f000 f944 	bl	800a7bc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f000 f955 	bl	800a7e4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2200      	movs	r2, #0
 800a53e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	691b      	ldr	r3, [r3, #16]
 800a546:	f003 0301 	and.w	r3, r3, #1
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d10e      	bne.n	800a56c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	68db      	ldr	r3, [r3, #12]
 800a554:	f003 0301 	and.w	r3, r3, #1
 800a558:	2b01      	cmp	r3, #1
 800a55a:	d107      	bne.n	800a56c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f06f 0201 	mvn.w	r2, #1
 800a564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f7f8 f9da 	bl	8002920 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	691b      	ldr	r3, [r3, #16]
 800a572:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a576:	2b80      	cmp	r3, #128	; 0x80
 800a578:	d10e      	bne.n	800a598 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	68db      	ldr	r3, [r3, #12]
 800a580:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a584:	2b80      	cmp	r3, #128	; 0x80
 800a586:	d107      	bne.n	800a598 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a592:	6878      	ldr	r0, [r7, #4]
 800a594:	f000 fb0c 	bl	800abb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	691b      	ldr	r3, [r3, #16]
 800a59e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a5a6:	d10e      	bne.n	800a5c6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	68db      	ldr	r3, [r3, #12]
 800a5ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5b2:	2b80      	cmp	r3, #128	; 0x80
 800a5b4:	d107      	bne.n	800a5c6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800a5be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a5c0:	6878      	ldr	r0, [r7, #4]
 800a5c2:	f000 faff 	bl	800abc4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	691b      	ldr	r3, [r3, #16]
 800a5cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5d0:	2b40      	cmp	r3, #64	; 0x40
 800a5d2:	d10e      	bne.n	800a5f2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	68db      	ldr	r3, [r3, #12]
 800a5da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5de:	2b40      	cmp	r3, #64	; 0x40
 800a5e0:	d107      	bne.n	800a5f2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a5ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f000 f903 	bl	800a7f8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	691b      	ldr	r3, [r3, #16]
 800a5f8:	f003 0320 	and.w	r3, r3, #32
 800a5fc:	2b20      	cmp	r3, #32
 800a5fe:	d10e      	bne.n	800a61e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	68db      	ldr	r3, [r3, #12]
 800a606:	f003 0320 	and.w	r3, r3, #32
 800a60a:	2b20      	cmp	r3, #32
 800a60c:	d107      	bne.n	800a61e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f06f 0220 	mvn.w	r2, #32
 800a616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a618:	6878      	ldr	r0, [r7, #4]
 800a61a:	f000 fabf 	bl	800ab9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a61e:	bf00      	nop
 800a620:	3708      	adds	r7, #8
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}
	...

0800a628 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b084      	sub	sp, #16
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a632:	2300      	movs	r3, #0
 800a634:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d101      	bne.n	800a644 <HAL_TIM_ConfigClockSource+0x1c>
 800a640:	2302      	movs	r3, #2
 800a642:	e0b4      	b.n	800a7ae <HAL_TIM_ConfigClockSource+0x186>
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2201      	movs	r2, #1
 800a648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2202      	movs	r2, #2
 800a650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	689b      	ldr	r3, [r3, #8]
 800a65a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a65c:	68ba      	ldr	r2, [r7, #8]
 800a65e:	4b56      	ldr	r3, [pc, #344]	; (800a7b8 <HAL_TIM_ConfigClockSource+0x190>)
 800a660:	4013      	ands	r3, r2
 800a662:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a664:	68bb      	ldr	r3, [r7, #8]
 800a666:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a66a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	68ba      	ldr	r2, [r7, #8]
 800a672:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a674:	683b      	ldr	r3, [r7, #0]
 800a676:	681b      	ldr	r3, [r3, #0]
 800a678:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a67c:	d03e      	beq.n	800a6fc <HAL_TIM_ConfigClockSource+0xd4>
 800a67e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a682:	f200 8087 	bhi.w	800a794 <HAL_TIM_ConfigClockSource+0x16c>
 800a686:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a68a:	f000 8086 	beq.w	800a79a <HAL_TIM_ConfigClockSource+0x172>
 800a68e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a692:	d87f      	bhi.n	800a794 <HAL_TIM_ConfigClockSource+0x16c>
 800a694:	2b70      	cmp	r3, #112	; 0x70
 800a696:	d01a      	beq.n	800a6ce <HAL_TIM_ConfigClockSource+0xa6>
 800a698:	2b70      	cmp	r3, #112	; 0x70
 800a69a:	d87b      	bhi.n	800a794 <HAL_TIM_ConfigClockSource+0x16c>
 800a69c:	2b60      	cmp	r3, #96	; 0x60
 800a69e:	d050      	beq.n	800a742 <HAL_TIM_ConfigClockSource+0x11a>
 800a6a0:	2b60      	cmp	r3, #96	; 0x60
 800a6a2:	d877      	bhi.n	800a794 <HAL_TIM_ConfigClockSource+0x16c>
 800a6a4:	2b50      	cmp	r3, #80	; 0x50
 800a6a6:	d03c      	beq.n	800a722 <HAL_TIM_ConfigClockSource+0xfa>
 800a6a8:	2b50      	cmp	r3, #80	; 0x50
 800a6aa:	d873      	bhi.n	800a794 <HAL_TIM_ConfigClockSource+0x16c>
 800a6ac:	2b40      	cmp	r3, #64	; 0x40
 800a6ae:	d058      	beq.n	800a762 <HAL_TIM_ConfigClockSource+0x13a>
 800a6b0:	2b40      	cmp	r3, #64	; 0x40
 800a6b2:	d86f      	bhi.n	800a794 <HAL_TIM_ConfigClockSource+0x16c>
 800a6b4:	2b30      	cmp	r3, #48	; 0x30
 800a6b6:	d064      	beq.n	800a782 <HAL_TIM_ConfigClockSource+0x15a>
 800a6b8:	2b30      	cmp	r3, #48	; 0x30
 800a6ba:	d86b      	bhi.n	800a794 <HAL_TIM_ConfigClockSource+0x16c>
 800a6bc:	2b20      	cmp	r3, #32
 800a6be:	d060      	beq.n	800a782 <HAL_TIM_ConfigClockSource+0x15a>
 800a6c0:	2b20      	cmp	r3, #32
 800a6c2:	d867      	bhi.n	800a794 <HAL_TIM_ConfigClockSource+0x16c>
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d05c      	beq.n	800a782 <HAL_TIM_ConfigClockSource+0x15a>
 800a6c8:	2b10      	cmp	r3, #16
 800a6ca:	d05a      	beq.n	800a782 <HAL_TIM_ConfigClockSource+0x15a>
 800a6cc:	e062      	b.n	800a794 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6818      	ldr	r0, [r3, #0]
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	6899      	ldr	r1, [r3, #8]
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	685a      	ldr	r2, [r3, #4]
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	68db      	ldr	r3, [r3, #12]
 800a6de:	f000 f9af 	bl	800aa40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	689b      	ldr	r3, [r3, #8]
 800a6e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a6f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	68ba      	ldr	r2, [r7, #8]
 800a6f8:	609a      	str	r2, [r3, #8]
      break;
 800a6fa:	e04f      	b.n	800a79c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6818      	ldr	r0, [r3, #0]
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	6899      	ldr	r1, [r3, #8]
 800a704:	683b      	ldr	r3, [r7, #0]
 800a706:	685a      	ldr	r2, [r3, #4]
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	68db      	ldr	r3, [r3, #12]
 800a70c:	f000 f998 	bl	800aa40 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	689a      	ldr	r2, [r3, #8]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a71e:	609a      	str	r2, [r3, #8]
      break;
 800a720:	e03c      	b.n	800a79c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	6818      	ldr	r0, [r3, #0]
 800a726:	683b      	ldr	r3, [r7, #0]
 800a728:	6859      	ldr	r1, [r3, #4]
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	68db      	ldr	r3, [r3, #12]
 800a72e:	461a      	mov	r2, r3
 800a730:	f000 f90c 	bl	800a94c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	2150      	movs	r1, #80	; 0x50
 800a73a:	4618      	mov	r0, r3
 800a73c:	f000 f965 	bl	800aa0a <TIM_ITRx_SetConfig>
      break;
 800a740:	e02c      	b.n	800a79c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	6818      	ldr	r0, [r3, #0]
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	6859      	ldr	r1, [r3, #4]
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	68db      	ldr	r3, [r3, #12]
 800a74e:	461a      	mov	r2, r3
 800a750:	f000 f92b 	bl	800a9aa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	2160      	movs	r1, #96	; 0x60
 800a75a:	4618      	mov	r0, r3
 800a75c:	f000 f955 	bl	800aa0a <TIM_ITRx_SetConfig>
      break;
 800a760:	e01c      	b.n	800a79c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6818      	ldr	r0, [r3, #0]
 800a766:	683b      	ldr	r3, [r7, #0]
 800a768:	6859      	ldr	r1, [r3, #4]
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	68db      	ldr	r3, [r3, #12]
 800a76e:	461a      	mov	r2, r3
 800a770:	f000 f8ec 	bl	800a94c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	2140      	movs	r1, #64	; 0x40
 800a77a:	4618      	mov	r0, r3
 800a77c:	f000 f945 	bl	800aa0a <TIM_ITRx_SetConfig>
      break;
 800a780:	e00c      	b.n	800a79c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681a      	ldr	r2, [r3, #0]
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4619      	mov	r1, r3
 800a78c:	4610      	mov	r0, r2
 800a78e:	f000 f93c 	bl	800aa0a <TIM_ITRx_SetConfig>
      break;
 800a792:	e003      	b.n	800a79c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a794:	2301      	movs	r3, #1
 800a796:	73fb      	strb	r3, [r7, #15]
      break;
 800a798:	e000      	b.n	800a79c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a79a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2201      	movs	r2, #1
 800a7a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a7ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	3710      	adds	r7, #16
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}
 800a7b6:	bf00      	nop
 800a7b8:	fffeff88 	.word	0xfffeff88

0800a7bc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a7bc:	b480      	push	{r7}
 800a7be:	b083      	sub	sp, #12
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a7c4:	bf00      	nop
 800a7c6:	370c      	adds	r7, #12
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ce:	4770      	bx	lr

0800a7d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b083      	sub	sp, #12
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a7d8:	bf00      	nop
 800a7da:	370c      	adds	r7, #12
 800a7dc:	46bd      	mov	sp, r7
 800a7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e2:	4770      	bx	lr

0800a7e4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a7e4:	b480      	push	{r7}
 800a7e6:	b083      	sub	sp, #12
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a7ec:	bf00      	nop
 800a7ee:	370c      	adds	r7, #12
 800a7f0:	46bd      	mov	sp, r7
 800a7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f6:	4770      	bx	lr

0800a7f8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a7f8:	b480      	push	{r7}
 800a7fa:	b083      	sub	sp, #12
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a800:	bf00      	nop
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr

0800a80c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b085      	sub	sp, #20
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
 800a814:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	4a40      	ldr	r2, [pc, #256]	; (800a920 <TIM_Base_SetConfig+0x114>)
 800a820:	4293      	cmp	r3, r2
 800a822:	d013      	beq.n	800a84c <TIM_Base_SetConfig+0x40>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a82a:	d00f      	beq.n	800a84c <TIM_Base_SetConfig+0x40>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	4a3d      	ldr	r2, [pc, #244]	; (800a924 <TIM_Base_SetConfig+0x118>)
 800a830:	4293      	cmp	r3, r2
 800a832:	d00b      	beq.n	800a84c <TIM_Base_SetConfig+0x40>
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	4a3c      	ldr	r2, [pc, #240]	; (800a928 <TIM_Base_SetConfig+0x11c>)
 800a838:	4293      	cmp	r3, r2
 800a83a:	d007      	beq.n	800a84c <TIM_Base_SetConfig+0x40>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	4a3b      	ldr	r2, [pc, #236]	; (800a92c <TIM_Base_SetConfig+0x120>)
 800a840:	4293      	cmp	r3, r2
 800a842:	d003      	beq.n	800a84c <TIM_Base_SetConfig+0x40>
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	4a3a      	ldr	r2, [pc, #232]	; (800a930 <TIM_Base_SetConfig+0x124>)
 800a848:	4293      	cmp	r3, r2
 800a84a:	d108      	bne.n	800a85e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a852:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	685b      	ldr	r3, [r3, #4]
 800a858:	68fa      	ldr	r2, [r7, #12]
 800a85a:	4313      	orrs	r3, r2
 800a85c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	4a2f      	ldr	r2, [pc, #188]	; (800a920 <TIM_Base_SetConfig+0x114>)
 800a862:	4293      	cmp	r3, r2
 800a864:	d02b      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a86c:	d027      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	4a2c      	ldr	r2, [pc, #176]	; (800a924 <TIM_Base_SetConfig+0x118>)
 800a872:	4293      	cmp	r3, r2
 800a874:	d023      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	4a2b      	ldr	r2, [pc, #172]	; (800a928 <TIM_Base_SetConfig+0x11c>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d01f      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	4a2a      	ldr	r2, [pc, #168]	; (800a92c <TIM_Base_SetConfig+0x120>)
 800a882:	4293      	cmp	r3, r2
 800a884:	d01b      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	4a29      	ldr	r2, [pc, #164]	; (800a930 <TIM_Base_SetConfig+0x124>)
 800a88a:	4293      	cmp	r3, r2
 800a88c:	d017      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	4a28      	ldr	r2, [pc, #160]	; (800a934 <TIM_Base_SetConfig+0x128>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d013      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	4a27      	ldr	r2, [pc, #156]	; (800a938 <TIM_Base_SetConfig+0x12c>)
 800a89a:	4293      	cmp	r3, r2
 800a89c:	d00f      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	4a26      	ldr	r2, [pc, #152]	; (800a93c <TIM_Base_SetConfig+0x130>)
 800a8a2:	4293      	cmp	r3, r2
 800a8a4:	d00b      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	4a25      	ldr	r2, [pc, #148]	; (800a940 <TIM_Base_SetConfig+0x134>)
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	d007      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	4a24      	ldr	r2, [pc, #144]	; (800a944 <TIM_Base_SetConfig+0x138>)
 800a8b2:	4293      	cmp	r3, r2
 800a8b4:	d003      	beq.n	800a8be <TIM_Base_SetConfig+0xb2>
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	4a23      	ldr	r2, [pc, #140]	; (800a948 <TIM_Base_SetConfig+0x13c>)
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d108      	bne.n	800a8d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a8c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	68db      	ldr	r3, [r3, #12]
 800a8ca:	68fa      	ldr	r2, [r7, #12]
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	695b      	ldr	r3, [r3, #20]
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	68fa      	ldr	r2, [r7, #12]
 800a8e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	689a      	ldr	r2, [r3, #8]
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	681a      	ldr	r2, [r3, #0]
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	4a0a      	ldr	r2, [pc, #40]	; (800a920 <TIM_Base_SetConfig+0x114>)
 800a8f8:	4293      	cmp	r3, r2
 800a8fa:	d003      	beq.n	800a904 <TIM_Base_SetConfig+0xf8>
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	4a0c      	ldr	r2, [pc, #48]	; (800a930 <TIM_Base_SetConfig+0x124>)
 800a900:	4293      	cmp	r3, r2
 800a902:	d103      	bne.n	800a90c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a904:	683b      	ldr	r3, [r7, #0]
 800a906:	691a      	ldr	r2, [r3, #16]
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2201      	movs	r2, #1
 800a910:	615a      	str	r2, [r3, #20]
}
 800a912:	bf00      	nop
 800a914:	3714      	adds	r7, #20
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr
 800a91e:	bf00      	nop
 800a920:	40010000 	.word	0x40010000
 800a924:	40000400 	.word	0x40000400
 800a928:	40000800 	.word	0x40000800
 800a92c:	40000c00 	.word	0x40000c00
 800a930:	40010400 	.word	0x40010400
 800a934:	40014000 	.word	0x40014000
 800a938:	40014400 	.word	0x40014400
 800a93c:	40014800 	.word	0x40014800
 800a940:	40001800 	.word	0x40001800
 800a944:	40001c00 	.word	0x40001c00
 800a948:	40002000 	.word	0x40002000

0800a94c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a94c:	b480      	push	{r7}
 800a94e:	b087      	sub	sp, #28
 800a950:	af00      	add	r7, sp, #0
 800a952:	60f8      	str	r0, [r7, #12]
 800a954:	60b9      	str	r1, [r7, #8]
 800a956:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	6a1b      	ldr	r3, [r3, #32]
 800a95c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	6a1b      	ldr	r3, [r3, #32]
 800a962:	f023 0201 	bic.w	r2, r3, #1
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	699b      	ldr	r3, [r3, #24]
 800a96e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a970:	693b      	ldr	r3, [r7, #16]
 800a972:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a976:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	011b      	lsls	r3, r3, #4
 800a97c:	693a      	ldr	r2, [r7, #16]
 800a97e:	4313      	orrs	r3, r2
 800a980:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	f023 030a 	bic.w	r3, r3, #10
 800a988:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a98a:	697a      	ldr	r2, [r7, #20]
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	4313      	orrs	r3, r2
 800a990:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	693a      	ldr	r2, [r7, #16]
 800a996:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	697a      	ldr	r2, [r7, #20]
 800a99c:	621a      	str	r2, [r3, #32]
}
 800a99e:	bf00      	nop
 800a9a0:	371c      	adds	r7, #28
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a8:	4770      	bx	lr

0800a9aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a9aa:	b480      	push	{r7}
 800a9ac:	b087      	sub	sp, #28
 800a9ae:	af00      	add	r7, sp, #0
 800a9b0:	60f8      	str	r0, [r7, #12]
 800a9b2:	60b9      	str	r1, [r7, #8]
 800a9b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	6a1b      	ldr	r3, [r3, #32]
 800a9ba:	f023 0210 	bic.w	r2, r3, #16
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	699b      	ldr	r3, [r3, #24]
 800a9c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	6a1b      	ldr	r3, [r3, #32]
 800a9cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a9ce:	697b      	ldr	r3, [r7, #20]
 800a9d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a9d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	031b      	lsls	r3, r3, #12
 800a9da:	697a      	ldr	r2, [r7, #20]
 800a9dc:	4313      	orrs	r3, r2
 800a9de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a9e0:	693b      	ldr	r3, [r7, #16]
 800a9e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a9e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	011b      	lsls	r3, r3, #4
 800a9ec:	693a      	ldr	r2, [r7, #16]
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	697a      	ldr	r2, [r7, #20]
 800a9f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	693a      	ldr	r2, [r7, #16]
 800a9fc:	621a      	str	r2, [r3, #32]
}
 800a9fe:	bf00      	nop
 800aa00:	371c      	adds	r7, #28
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr

0800aa0a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800aa0a:	b480      	push	{r7}
 800aa0c:	b085      	sub	sp, #20
 800aa0e:	af00      	add	r7, sp, #0
 800aa10:	6078      	str	r0, [r7, #4]
 800aa12:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	689b      	ldr	r3, [r3, #8]
 800aa18:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aa20:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800aa22:	683a      	ldr	r2, [r7, #0]
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	4313      	orrs	r3, r2
 800aa28:	f043 0307 	orr.w	r3, r3, #7
 800aa2c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	68fa      	ldr	r2, [r7, #12]
 800aa32:	609a      	str	r2, [r3, #8]
}
 800aa34:	bf00      	nop
 800aa36:	3714      	adds	r7, #20
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3e:	4770      	bx	lr

0800aa40 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800aa40:	b480      	push	{r7}
 800aa42:	b087      	sub	sp, #28
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	60f8      	str	r0, [r7, #12]
 800aa48:	60b9      	str	r1, [r7, #8]
 800aa4a:	607a      	str	r2, [r7, #4]
 800aa4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	689b      	ldr	r3, [r3, #8]
 800aa52:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aa54:	697b      	ldr	r3, [r7, #20]
 800aa56:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800aa5a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	021a      	lsls	r2, r3, #8
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	431a      	orrs	r2, r3
 800aa64:	68bb      	ldr	r3, [r7, #8]
 800aa66:	4313      	orrs	r3, r2
 800aa68:	697a      	ldr	r2, [r7, #20]
 800aa6a:	4313      	orrs	r3, r2
 800aa6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	697a      	ldr	r2, [r7, #20]
 800aa72:	609a      	str	r2, [r3, #8]
}
 800aa74:	bf00      	nop
 800aa76:	371c      	adds	r7, #28
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr

0800aa80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aa80:	b480      	push	{r7}
 800aa82:	b085      	sub	sp, #20
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
 800aa88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa90:	2b01      	cmp	r3, #1
 800aa92:	d101      	bne.n	800aa98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aa94:	2302      	movs	r3, #2
 800aa96:	e06d      	b.n	800ab74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	2202      	movs	r2, #2
 800aaa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	685b      	ldr	r3, [r3, #4]
 800aaae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	681b      	ldr	r3, [r3, #0]
 800aab4:	689b      	ldr	r3, [r3, #8]
 800aab6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4a30      	ldr	r2, [pc, #192]	; (800ab80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800aabe:	4293      	cmp	r3, r2
 800aac0:	d004      	beq.n	800aacc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	4a2f      	ldr	r2, [pc, #188]	; (800ab84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d108      	bne.n	800aade <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800aad2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800aad4:	683b      	ldr	r3, [r7, #0]
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	68fa      	ldr	r2, [r7, #12]
 800aada:	4313      	orrs	r3, r2
 800aadc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aae4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	68fa      	ldr	r2, [r7, #12]
 800aaec:	4313      	orrs	r3, r2
 800aaee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	68fa      	ldr	r2, [r7, #12]
 800aaf6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	4a20      	ldr	r2, [pc, #128]	; (800ab80 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	d022      	beq.n	800ab48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab0a:	d01d      	beq.n	800ab48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	4a1d      	ldr	r2, [pc, #116]	; (800ab88 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d018      	beq.n	800ab48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	4a1c      	ldr	r2, [pc, #112]	; (800ab8c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d013      	beq.n	800ab48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4a1a      	ldr	r2, [pc, #104]	; (800ab90 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d00e      	beq.n	800ab48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	4a15      	ldr	r2, [pc, #84]	; (800ab84 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d009      	beq.n	800ab48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	4a16      	ldr	r2, [pc, #88]	; (800ab94 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800ab3a:	4293      	cmp	r3, r2
 800ab3c:	d004      	beq.n	800ab48 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	4a15      	ldr	r2, [pc, #84]	; (800ab98 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800ab44:	4293      	cmp	r3, r2
 800ab46:	d10c      	bne.n	800ab62 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ab4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	689b      	ldr	r3, [r3, #8]
 800ab54:	68ba      	ldr	r2, [r7, #8]
 800ab56:	4313      	orrs	r3, r2
 800ab58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	68ba      	ldr	r2, [r7, #8]
 800ab60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2201      	movs	r2, #1
 800ab66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ab72:	2300      	movs	r3, #0
}
 800ab74:	4618      	mov	r0, r3
 800ab76:	3714      	adds	r7, #20
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr
 800ab80:	40010000 	.word	0x40010000
 800ab84:	40010400 	.word	0x40010400
 800ab88:	40000400 	.word	0x40000400
 800ab8c:	40000800 	.word	0x40000800
 800ab90:	40000c00 	.word	0x40000c00
 800ab94:	40014000 	.word	0x40014000
 800ab98:	40001800 	.word	0x40001800

0800ab9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b083      	sub	sp, #12
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aba4:	bf00      	nop
 800aba6:	370c      	adds	r7, #12
 800aba8:	46bd      	mov	sp, r7
 800abaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abae:	4770      	bx	lr

0800abb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800abb0:	b480      	push	{r7}
 800abb2:	b083      	sub	sp, #12
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800abb8:	bf00      	nop
 800abba:	370c      	adds	r7, #12
 800abbc:	46bd      	mov	sp, r7
 800abbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abc2:	4770      	bx	lr

0800abc4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b083      	sub	sp, #12
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800abcc:	bf00      	nop
 800abce:	370c      	adds	r7, #12
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr

0800abd8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b082      	sub	sp, #8
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d101      	bne.n	800abea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800abe6:	2301      	movs	r3, #1
 800abe8:	e040      	b.n	800ac6c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d106      	bne.n	800ac00 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	2200      	movs	r2, #0
 800abf6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f7fa f8fa 	bl	8004df4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	2224      	movs	r2, #36	; 0x24
 800ac04:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	681a      	ldr	r2, [r3, #0]
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f022 0201 	bic.w	r2, r2, #1
 800ac14:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800ac16:	6878      	ldr	r0, [r7, #4]
 800ac18:	f000 f990 	bl	800af3c <UART_SetConfig>
 800ac1c:	4603      	mov	r3, r0
 800ac1e:	2b01      	cmp	r3, #1
 800ac20:	d101      	bne.n	800ac26 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ac22:	2301      	movs	r3, #1
 800ac24:	e022      	b.n	800ac6c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d002      	beq.n	800ac34 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f000 fbe6 	bl	800b400 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	685a      	ldr	r2, [r3, #4]
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ac42:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	689a      	ldr	r2, [r3, #8]
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ac52:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	681a      	ldr	r2, [r3, #0]
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f042 0201 	orr.w	r2, r2, #1
 800ac62:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f000 fc6d 	bl	800b544 <UART_CheckIdleState>
 800ac6a:	4603      	mov	r3, r0
}
 800ac6c:	4618      	mov	r0, r3
 800ac6e:	3708      	adds	r7, #8
 800ac70:	46bd      	mov	sp, r7
 800ac72:	bd80      	pop	{r7, pc}

0800ac74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ac74:	b580      	push	{r7, lr}
 800ac76:	b08a      	sub	sp, #40	; 0x28
 800ac78:	af02      	add	r7, sp, #8
 800ac7a:	60f8      	str	r0, [r7, #12]
 800ac7c:	60b9      	str	r1, [r7, #8]
 800ac7e:	603b      	str	r3, [r7, #0]
 800ac80:	4613      	mov	r3, r2
 800ac82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ac84:	68fb      	ldr	r3, [r7, #12]
 800ac86:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ac88:	2b20      	cmp	r3, #32
 800ac8a:	f040 8081 	bne.w	800ad90 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac8e:	68bb      	ldr	r3, [r7, #8]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d002      	beq.n	800ac9a <HAL_UART_Transmit+0x26>
 800ac94:	88fb      	ldrh	r3, [r7, #6]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d101      	bne.n	800ac9e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	e079      	b.n	800ad92 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800aca4:	2b01      	cmp	r3, #1
 800aca6:	d101      	bne.n	800acac <HAL_UART_Transmit+0x38>
 800aca8:	2302      	movs	r3, #2
 800acaa:	e072      	b.n	800ad92 <HAL_UART_Transmit+0x11e>
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	2201      	movs	r2, #1
 800acb0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	2200      	movs	r2, #0
 800acb8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	2221      	movs	r2, #33	; 0x21
 800acc0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800acc2:	f7fa fb69 	bl	8005398 <HAL_GetTick>
 800acc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	88fa      	ldrh	r2, [r7, #6]
 800accc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	88fa      	ldrh	r2, [r7, #6]
 800acd4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	689b      	ldr	r3, [r3, #8]
 800acdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ace0:	d108      	bne.n	800acf4 <HAL_UART_Transmit+0x80>
 800ace2:	68fb      	ldr	r3, [r7, #12]
 800ace4:	691b      	ldr	r3, [r3, #16]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d104      	bne.n	800acf4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800acea:	2300      	movs	r3, #0
 800acec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	61bb      	str	r3, [r7, #24]
 800acf2:	e003      	b.n	800acfc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800acf4:	68bb      	ldr	r3, [r7, #8]
 800acf6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800acf8:	2300      	movs	r3, #0
 800acfa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	2200      	movs	r2, #0
 800ad00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800ad04:	e02c      	b.n	800ad60 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	9300      	str	r3, [sp, #0]
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	2180      	movs	r1, #128	; 0x80
 800ad10:	68f8      	ldr	r0, [r7, #12]
 800ad12:	f000 fc4a 	bl	800b5aa <UART_WaitOnFlagUntilTimeout>
 800ad16:	4603      	mov	r3, r0
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d001      	beq.n	800ad20 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800ad1c:	2303      	movs	r3, #3
 800ad1e:	e038      	b.n	800ad92 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 800ad20:	69fb      	ldr	r3, [r7, #28]
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d10b      	bne.n	800ad3e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ad26:	69bb      	ldr	r3, [r7, #24]
 800ad28:	881b      	ldrh	r3, [r3, #0]
 800ad2a:	461a      	mov	r2, r3
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ad34:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800ad36:	69bb      	ldr	r3, [r7, #24]
 800ad38:	3302      	adds	r3, #2
 800ad3a:	61bb      	str	r3, [r7, #24]
 800ad3c:	e007      	b.n	800ad4e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ad3e:	69fb      	ldr	r3, [r7, #28]
 800ad40:	781a      	ldrb	r2, [r3, #0]
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800ad48:	69fb      	ldr	r3, [r7, #28]
 800ad4a:	3301      	adds	r3, #1
 800ad4c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ad54:	b29b      	uxth	r3, r3
 800ad56:	3b01      	subs	r3, #1
 800ad58:	b29a      	uxth	r2, r3
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800ad66:	b29b      	uxth	r3, r3
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d1cc      	bne.n	800ad06 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ad6c:	683b      	ldr	r3, [r7, #0]
 800ad6e:	9300      	str	r3, [sp, #0]
 800ad70:	697b      	ldr	r3, [r7, #20]
 800ad72:	2200      	movs	r2, #0
 800ad74:	2140      	movs	r1, #64	; 0x40
 800ad76:	68f8      	ldr	r0, [r7, #12]
 800ad78:	f000 fc17 	bl	800b5aa <UART_WaitOnFlagUntilTimeout>
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d001      	beq.n	800ad86 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 800ad82:	2303      	movs	r3, #3
 800ad84:	e005      	b.n	800ad92 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	2220      	movs	r2, #32
 800ad8a:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	e000      	b.n	800ad92 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800ad90:	2302      	movs	r3, #2
  }
}
 800ad92:	4618      	mov	r0, r3
 800ad94:	3720      	adds	r7, #32
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}

0800ad9a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ad9a:	b580      	push	{r7, lr}
 800ad9c:	b08a      	sub	sp, #40	; 0x28
 800ad9e:	af02      	add	r7, sp, #8
 800ada0:	60f8      	str	r0, [r7, #12]
 800ada2:	60b9      	str	r1, [r7, #8]
 800ada4:	603b      	str	r3, [r7, #0]
 800ada6:	4613      	mov	r3, r2
 800ada8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800adae:	2b20      	cmp	r3, #32
 800adb0:	f040 80be 	bne.w	800af30 <HAL_UART_Receive+0x196>
  {
    if ((pData == NULL) || (Size == 0U))
 800adb4:	68bb      	ldr	r3, [r7, #8]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d002      	beq.n	800adc0 <HAL_UART_Receive+0x26>
 800adba:	88fb      	ldrh	r3, [r7, #6]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d101      	bne.n	800adc4 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 800adc0:	2301      	movs	r3, #1
 800adc2:	e0b6      	b.n	800af32 <HAL_UART_Receive+0x198>
    }

    __HAL_LOCK(huart);
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800adca:	2b01      	cmp	r3, #1
 800adcc:	d101      	bne.n	800add2 <HAL_UART_Receive+0x38>
 800adce:	2302      	movs	r3, #2
 800add0:	e0af      	b.n	800af32 <HAL_UART_Receive+0x198>
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	2201      	movs	r2, #1
 800add6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	2200      	movs	r2, #0
 800adde:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	2222      	movs	r2, #34	; 0x22
 800ade6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	2200      	movs	r2, #0
 800adec:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800adee:	f7fa fad3 	bl	8005398 <HAL_GetTick>
 800adf2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	88fa      	ldrh	r2, [r7, #6]
 800adf8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	88fa      	ldrh	r2, [r7, #6]
 800ae00:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	689b      	ldr	r3, [r3, #8]
 800ae08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae0c:	d10e      	bne.n	800ae2c <HAL_UART_Receive+0x92>
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	691b      	ldr	r3, [r3, #16]
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d105      	bne.n	800ae22 <HAL_UART_Receive+0x88>
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	f240 12ff 	movw	r2, #511	; 0x1ff
 800ae1c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ae20:	e02d      	b.n	800ae7e <HAL_UART_Receive+0xe4>
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	22ff      	movs	r2, #255	; 0xff
 800ae26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ae2a:	e028      	b.n	800ae7e <HAL_UART_Receive+0xe4>
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	689b      	ldr	r3, [r3, #8]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d10d      	bne.n	800ae50 <HAL_UART_Receive+0xb6>
 800ae34:	68fb      	ldr	r3, [r7, #12]
 800ae36:	691b      	ldr	r3, [r3, #16]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d104      	bne.n	800ae46 <HAL_UART_Receive+0xac>
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	22ff      	movs	r2, #255	; 0xff
 800ae40:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ae44:	e01b      	b.n	800ae7e <HAL_UART_Receive+0xe4>
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	227f      	movs	r2, #127	; 0x7f
 800ae4a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ae4e:	e016      	b.n	800ae7e <HAL_UART_Receive+0xe4>
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	689b      	ldr	r3, [r3, #8]
 800ae54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ae58:	d10d      	bne.n	800ae76 <HAL_UART_Receive+0xdc>
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	691b      	ldr	r3, [r3, #16]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d104      	bne.n	800ae6c <HAL_UART_Receive+0xd2>
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	227f      	movs	r2, #127	; 0x7f
 800ae66:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ae6a:	e008      	b.n	800ae7e <HAL_UART_Receive+0xe4>
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	223f      	movs	r2, #63	; 0x3f
 800ae70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800ae74:	e003      	b.n	800ae7e <HAL_UART_Receive+0xe4>
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2200      	movs	r2, #0
 800ae7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800ae84:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	689b      	ldr	r3, [r3, #8]
 800ae8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae8e:	d108      	bne.n	800aea2 <HAL_UART_Receive+0x108>
 800ae90:	68fb      	ldr	r3, [r7, #12]
 800ae92:	691b      	ldr	r3, [r3, #16]
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d104      	bne.n	800aea2 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 800ae98:	2300      	movs	r3, #0
 800ae9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ae9c:	68bb      	ldr	r3, [r7, #8]
 800ae9e:	61bb      	str	r3, [r7, #24]
 800aea0:	e003      	b.n	800aeaa <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800aea6:	2300      	movs	r3, #0
 800aea8:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	2200      	movs	r2, #0
 800aeae:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800aeb2:	e032      	b.n	800af1a <HAL_UART_Receive+0x180>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800aeb4:	683b      	ldr	r3, [r7, #0]
 800aeb6:	9300      	str	r3, [sp, #0]
 800aeb8:	697b      	ldr	r3, [r7, #20]
 800aeba:	2200      	movs	r2, #0
 800aebc:	2120      	movs	r1, #32
 800aebe:	68f8      	ldr	r0, [r7, #12]
 800aec0:	f000 fb73 	bl	800b5aa <UART_WaitOnFlagUntilTimeout>
 800aec4:	4603      	mov	r3, r0
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d001      	beq.n	800aece <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 800aeca:	2303      	movs	r3, #3
 800aecc:	e031      	b.n	800af32 <HAL_UART_Receive+0x198>
      }
      if (pdata8bits == NULL)
 800aece:	69fb      	ldr	r3, [r7, #28]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d10c      	bne.n	800aeee <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aeda:	b29a      	uxth	r2, r3
 800aedc:	8a7b      	ldrh	r3, [r7, #18]
 800aede:	4013      	ands	r3, r2
 800aee0:	b29a      	uxth	r2, r3
 800aee2:	69bb      	ldr	r3, [r7, #24]
 800aee4:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800aee6:	69bb      	ldr	r3, [r7, #24]
 800aee8:	3302      	adds	r3, #2
 800aeea:	61bb      	str	r3, [r7, #24]
 800aeec:	e00c      	b.n	800af08 <HAL_UART_Receive+0x16e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aef4:	b2da      	uxtb	r2, r3
 800aef6:	8a7b      	ldrh	r3, [r7, #18]
 800aef8:	b2db      	uxtb	r3, r3
 800aefa:	4013      	ands	r3, r2
 800aefc:	b2da      	uxtb	r2, r3
 800aefe:	69fb      	ldr	r3, [r7, #28]
 800af00:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800af02:	69fb      	ldr	r3, [r7, #28]
 800af04:	3301      	adds	r3, #1
 800af06:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800af0e:	b29b      	uxth	r3, r3
 800af10:	3b01      	subs	r3, #1
 800af12:	b29a      	uxth	r2, r3
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800af1a:	68fb      	ldr	r3, [r7, #12]
 800af1c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800af20:	b29b      	uxth	r3, r3
 800af22:	2b00      	cmp	r3, #0
 800af24:	d1c6      	bne.n	800aeb4 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	2220      	movs	r2, #32
 800af2a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800af2c:	2300      	movs	r3, #0
 800af2e:	e000      	b.n	800af32 <HAL_UART_Receive+0x198>
  }
  else
  {
    return HAL_BUSY;
 800af30:	2302      	movs	r3, #2
  }
}
 800af32:	4618      	mov	r0, r3
 800af34:	3720      	adds	r7, #32
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}
	...

0800af3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b088      	sub	sp, #32
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800af44:	2300      	movs	r3, #0
 800af46:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	689a      	ldr	r2, [r3, #8]
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	691b      	ldr	r3, [r3, #16]
 800af50:	431a      	orrs	r2, r3
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	695b      	ldr	r3, [r3, #20]
 800af56:	431a      	orrs	r2, r3
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	69db      	ldr	r3, [r3, #28]
 800af5c:	4313      	orrs	r3, r2
 800af5e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	4ba7      	ldr	r3, [pc, #668]	; (800b204 <UART_SetConfig+0x2c8>)
 800af68:	4013      	ands	r3, r2
 800af6a:	687a      	ldr	r2, [r7, #4]
 800af6c:	6812      	ldr	r2, [r2, #0]
 800af6e:	6979      	ldr	r1, [r7, #20]
 800af70:	430b      	orrs	r3, r1
 800af72:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	685b      	ldr	r3, [r3, #4]
 800af7a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	68da      	ldr	r2, [r3, #12]
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	681b      	ldr	r3, [r3, #0]
 800af86:	430a      	orrs	r2, r1
 800af88:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	699b      	ldr	r3, [r3, #24]
 800af8e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6a1b      	ldr	r3, [r3, #32]
 800af94:	697a      	ldr	r2, [r7, #20]
 800af96:	4313      	orrs	r3, r2
 800af98:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	689b      	ldr	r3, [r3, #8]
 800afa0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	697a      	ldr	r2, [r7, #20]
 800afaa:	430a      	orrs	r2, r1
 800afac:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	4a95      	ldr	r2, [pc, #596]	; (800b208 <UART_SetConfig+0x2cc>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d120      	bne.n	800affa <UART_SetConfig+0xbe>
 800afb8:	4b94      	ldr	r3, [pc, #592]	; (800b20c <UART_SetConfig+0x2d0>)
 800afba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afbe:	f003 0303 	and.w	r3, r3, #3
 800afc2:	2b03      	cmp	r3, #3
 800afc4:	d816      	bhi.n	800aff4 <UART_SetConfig+0xb8>
 800afc6:	a201      	add	r2, pc, #4	; (adr r2, 800afcc <UART_SetConfig+0x90>)
 800afc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afcc:	0800afdd 	.word	0x0800afdd
 800afd0:	0800afe9 	.word	0x0800afe9
 800afd4:	0800afe3 	.word	0x0800afe3
 800afd8:	0800afef 	.word	0x0800afef
 800afdc:	2301      	movs	r3, #1
 800afde:	77fb      	strb	r3, [r7, #31]
 800afe0:	e14f      	b.n	800b282 <UART_SetConfig+0x346>
 800afe2:	2302      	movs	r3, #2
 800afe4:	77fb      	strb	r3, [r7, #31]
 800afe6:	e14c      	b.n	800b282 <UART_SetConfig+0x346>
 800afe8:	2304      	movs	r3, #4
 800afea:	77fb      	strb	r3, [r7, #31]
 800afec:	e149      	b.n	800b282 <UART_SetConfig+0x346>
 800afee:	2308      	movs	r3, #8
 800aff0:	77fb      	strb	r3, [r7, #31]
 800aff2:	e146      	b.n	800b282 <UART_SetConfig+0x346>
 800aff4:	2310      	movs	r3, #16
 800aff6:	77fb      	strb	r3, [r7, #31]
 800aff8:	e143      	b.n	800b282 <UART_SetConfig+0x346>
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	4a84      	ldr	r2, [pc, #528]	; (800b210 <UART_SetConfig+0x2d4>)
 800b000:	4293      	cmp	r3, r2
 800b002:	d132      	bne.n	800b06a <UART_SetConfig+0x12e>
 800b004:	4b81      	ldr	r3, [pc, #516]	; (800b20c <UART_SetConfig+0x2d0>)
 800b006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b00a:	f003 030c 	and.w	r3, r3, #12
 800b00e:	2b0c      	cmp	r3, #12
 800b010:	d828      	bhi.n	800b064 <UART_SetConfig+0x128>
 800b012:	a201      	add	r2, pc, #4	; (adr r2, 800b018 <UART_SetConfig+0xdc>)
 800b014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b018:	0800b04d 	.word	0x0800b04d
 800b01c:	0800b065 	.word	0x0800b065
 800b020:	0800b065 	.word	0x0800b065
 800b024:	0800b065 	.word	0x0800b065
 800b028:	0800b059 	.word	0x0800b059
 800b02c:	0800b065 	.word	0x0800b065
 800b030:	0800b065 	.word	0x0800b065
 800b034:	0800b065 	.word	0x0800b065
 800b038:	0800b053 	.word	0x0800b053
 800b03c:	0800b065 	.word	0x0800b065
 800b040:	0800b065 	.word	0x0800b065
 800b044:	0800b065 	.word	0x0800b065
 800b048:	0800b05f 	.word	0x0800b05f
 800b04c:	2300      	movs	r3, #0
 800b04e:	77fb      	strb	r3, [r7, #31]
 800b050:	e117      	b.n	800b282 <UART_SetConfig+0x346>
 800b052:	2302      	movs	r3, #2
 800b054:	77fb      	strb	r3, [r7, #31]
 800b056:	e114      	b.n	800b282 <UART_SetConfig+0x346>
 800b058:	2304      	movs	r3, #4
 800b05a:	77fb      	strb	r3, [r7, #31]
 800b05c:	e111      	b.n	800b282 <UART_SetConfig+0x346>
 800b05e:	2308      	movs	r3, #8
 800b060:	77fb      	strb	r3, [r7, #31]
 800b062:	e10e      	b.n	800b282 <UART_SetConfig+0x346>
 800b064:	2310      	movs	r3, #16
 800b066:	77fb      	strb	r3, [r7, #31]
 800b068:	e10b      	b.n	800b282 <UART_SetConfig+0x346>
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	4a69      	ldr	r2, [pc, #420]	; (800b214 <UART_SetConfig+0x2d8>)
 800b070:	4293      	cmp	r3, r2
 800b072:	d120      	bne.n	800b0b6 <UART_SetConfig+0x17a>
 800b074:	4b65      	ldr	r3, [pc, #404]	; (800b20c <UART_SetConfig+0x2d0>)
 800b076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b07a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800b07e:	2b30      	cmp	r3, #48	; 0x30
 800b080:	d013      	beq.n	800b0aa <UART_SetConfig+0x16e>
 800b082:	2b30      	cmp	r3, #48	; 0x30
 800b084:	d814      	bhi.n	800b0b0 <UART_SetConfig+0x174>
 800b086:	2b20      	cmp	r3, #32
 800b088:	d009      	beq.n	800b09e <UART_SetConfig+0x162>
 800b08a:	2b20      	cmp	r3, #32
 800b08c:	d810      	bhi.n	800b0b0 <UART_SetConfig+0x174>
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d002      	beq.n	800b098 <UART_SetConfig+0x15c>
 800b092:	2b10      	cmp	r3, #16
 800b094:	d006      	beq.n	800b0a4 <UART_SetConfig+0x168>
 800b096:	e00b      	b.n	800b0b0 <UART_SetConfig+0x174>
 800b098:	2300      	movs	r3, #0
 800b09a:	77fb      	strb	r3, [r7, #31]
 800b09c:	e0f1      	b.n	800b282 <UART_SetConfig+0x346>
 800b09e:	2302      	movs	r3, #2
 800b0a0:	77fb      	strb	r3, [r7, #31]
 800b0a2:	e0ee      	b.n	800b282 <UART_SetConfig+0x346>
 800b0a4:	2304      	movs	r3, #4
 800b0a6:	77fb      	strb	r3, [r7, #31]
 800b0a8:	e0eb      	b.n	800b282 <UART_SetConfig+0x346>
 800b0aa:	2308      	movs	r3, #8
 800b0ac:	77fb      	strb	r3, [r7, #31]
 800b0ae:	e0e8      	b.n	800b282 <UART_SetConfig+0x346>
 800b0b0:	2310      	movs	r3, #16
 800b0b2:	77fb      	strb	r3, [r7, #31]
 800b0b4:	e0e5      	b.n	800b282 <UART_SetConfig+0x346>
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	681b      	ldr	r3, [r3, #0]
 800b0ba:	4a57      	ldr	r2, [pc, #348]	; (800b218 <UART_SetConfig+0x2dc>)
 800b0bc:	4293      	cmp	r3, r2
 800b0be:	d120      	bne.n	800b102 <UART_SetConfig+0x1c6>
 800b0c0:	4b52      	ldr	r3, [pc, #328]	; (800b20c <UART_SetConfig+0x2d0>)
 800b0c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b0c6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800b0ca:	2bc0      	cmp	r3, #192	; 0xc0
 800b0cc:	d013      	beq.n	800b0f6 <UART_SetConfig+0x1ba>
 800b0ce:	2bc0      	cmp	r3, #192	; 0xc0
 800b0d0:	d814      	bhi.n	800b0fc <UART_SetConfig+0x1c0>
 800b0d2:	2b80      	cmp	r3, #128	; 0x80
 800b0d4:	d009      	beq.n	800b0ea <UART_SetConfig+0x1ae>
 800b0d6:	2b80      	cmp	r3, #128	; 0x80
 800b0d8:	d810      	bhi.n	800b0fc <UART_SetConfig+0x1c0>
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d002      	beq.n	800b0e4 <UART_SetConfig+0x1a8>
 800b0de:	2b40      	cmp	r3, #64	; 0x40
 800b0e0:	d006      	beq.n	800b0f0 <UART_SetConfig+0x1b4>
 800b0e2:	e00b      	b.n	800b0fc <UART_SetConfig+0x1c0>
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	77fb      	strb	r3, [r7, #31]
 800b0e8:	e0cb      	b.n	800b282 <UART_SetConfig+0x346>
 800b0ea:	2302      	movs	r3, #2
 800b0ec:	77fb      	strb	r3, [r7, #31]
 800b0ee:	e0c8      	b.n	800b282 <UART_SetConfig+0x346>
 800b0f0:	2304      	movs	r3, #4
 800b0f2:	77fb      	strb	r3, [r7, #31]
 800b0f4:	e0c5      	b.n	800b282 <UART_SetConfig+0x346>
 800b0f6:	2308      	movs	r3, #8
 800b0f8:	77fb      	strb	r3, [r7, #31]
 800b0fa:	e0c2      	b.n	800b282 <UART_SetConfig+0x346>
 800b0fc:	2310      	movs	r3, #16
 800b0fe:	77fb      	strb	r3, [r7, #31]
 800b100:	e0bf      	b.n	800b282 <UART_SetConfig+0x346>
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	4a45      	ldr	r2, [pc, #276]	; (800b21c <UART_SetConfig+0x2e0>)
 800b108:	4293      	cmp	r3, r2
 800b10a:	d125      	bne.n	800b158 <UART_SetConfig+0x21c>
 800b10c:	4b3f      	ldr	r3, [pc, #252]	; (800b20c <UART_SetConfig+0x2d0>)
 800b10e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b116:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b11a:	d017      	beq.n	800b14c <UART_SetConfig+0x210>
 800b11c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b120:	d817      	bhi.n	800b152 <UART_SetConfig+0x216>
 800b122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b126:	d00b      	beq.n	800b140 <UART_SetConfig+0x204>
 800b128:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b12c:	d811      	bhi.n	800b152 <UART_SetConfig+0x216>
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d003      	beq.n	800b13a <UART_SetConfig+0x1fe>
 800b132:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b136:	d006      	beq.n	800b146 <UART_SetConfig+0x20a>
 800b138:	e00b      	b.n	800b152 <UART_SetConfig+0x216>
 800b13a:	2300      	movs	r3, #0
 800b13c:	77fb      	strb	r3, [r7, #31]
 800b13e:	e0a0      	b.n	800b282 <UART_SetConfig+0x346>
 800b140:	2302      	movs	r3, #2
 800b142:	77fb      	strb	r3, [r7, #31]
 800b144:	e09d      	b.n	800b282 <UART_SetConfig+0x346>
 800b146:	2304      	movs	r3, #4
 800b148:	77fb      	strb	r3, [r7, #31]
 800b14a:	e09a      	b.n	800b282 <UART_SetConfig+0x346>
 800b14c:	2308      	movs	r3, #8
 800b14e:	77fb      	strb	r3, [r7, #31]
 800b150:	e097      	b.n	800b282 <UART_SetConfig+0x346>
 800b152:	2310      	movs	r3, #16
 800b154:	77fb      	strb	r3, [r7, #31]
 800b156:	e094      	b.n	800b282 <UART_SetConfig+0x346>
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	4a30      	ldr	r2, [pc, #192]	; (800b220 <UART_SetConfig+0x2e4>)
 800b15e:	4293      	cmp	r3, r2
 800b160:	d125      	bne.n	800b1ae <UART_SetConfig+0x272>
 800b162:	4b2a      	ldr	r3, [pc, #168]	; (800b20c <UART_SetConfig+0x2d0>)
 800b164:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b168:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800b16c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b170:	d017      	beq.n	800b1a2 <UART_SetConfig+0x266>
 800b172:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b176:	d817      	bhi.n	800b1a8 <UART_SetConfig+0x26c>
 800b178:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b17c:	d00b      	beq.n	800b196 <UART_SetConfig+0x25a>
 800b17e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b182:	d811      	bhi.n	800b1a8 <UART_SetConfig+0x26c>
 800b184:	2b00      	cmp	r3, #0
 800b186:	d003      	beq.n	800b190 <UART_SetConfig+0x254>
 800b188:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b18c:	d006      	beq.n	800b19c <UART_SetConfig+0x260>
 800b18e:	e00b      	b.n	800b1a8 <UART_SetConfig+0x26c>
 800b190:	2301      	movs	r3, #1
 800b192:	77fb      	strb	r3, [r7, #31]
 800b194:	e075      	b.n	800b282 <UART_SetConfig+0x346>
 800b196:	2302      	movs	r3, #2
 800b198:	77fb      	strb	r3, [r7, #31]
 800b19a:	e072      	b.n	800b282 <UART_SetConfig+0x346>
 800b19c:	2304      	movs	r3, #4
 800b19e:	77fb      	strb	r3, [r7, #31]
 800b1a0:	e06f      	b.n	800b282 <UART_SetConfig+0x346>
 800b1a2:	2308      	movs	r3, #8
 800b1a4:	77fb      	strb	r3, [r7, #31]
 800b1a6:	e06c      	b.n	800b282 <UART_SetConfig+0x346>
 800b1a8:	2310      	movs	r3, #16
 800b1aa:	77fb      	strb	r3, [r7, #31]
 800b1ac:	e069      	b.n	800b282 <UART_SetConfig+0x346>
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	4a1c      	ldr	r2, [pc, #112]	; (800b224 <UART_SetConfig+0x2e8>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d137      	bne.n	800b228 <UART_SetConfig+0x2ec>
 800b1b8:	4b14      	ldr	r3, [pc, #80]	; (800b20c <UART_SetConfig+0x2d0>)
 800b1ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1be:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800b1c2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b1c6:	d017      	beq.n	800b1f8 <UART_SetConfig+0x2bc>
 800b1c8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b1cc:	d817      	bhi.n	800b1fe <UART_SetConfig+0x2c2>
 800b1ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b1d2:	d00b      	beq.n	800b1ec <UART_SetConfig+0x2b0>
 800b1d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b1d8:	d811      	bhi.n	800b1fe <UART_SetConfig+0x2c2>
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d003      	beq.n	800b1e6 <UART_SetConfig+0x2aa>
 800b1de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b1e2:	d006      	beq.n	800b1f2 <UART_SetConfig+0x2b6>
 800b1e4:	e00b      	b.n	800b1fe <UART_SetConfig+0x2c2>
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	77fb      	strb	r3, [r7, #31]
 800b1ea:	e04a      	b.n	800b282 <UART_SetConfig+0x346>
 800b1ec:	2302      	movs	r3, #2
 800b1ee:	77fb      	strb	r3, [r7, #31]
 800b1f0:	e047      	b.n	800b282 <UART_SetConfig+0x346>
 800b1f2:	2304      	movs	r3, #4
 800b1f4:	77fb      	strb	r3, [r7, #31]
 800b1f6:	e044      	b.n	800b282 <UART_SetConfig+0x346>
 800b1f8:	2308      	movs	r3, #8
 800b1fa:	77fb      	strb	r3, [r7, #31]
 800b1fc:	e041      	b.n	800b282 <UART_SetConfig+0x346>
 800b1fe:	2310      	movs	r3, #16
 800b200:	77fb      	strb	r3, [r7, #31]
 800b202:	e03e      	b.n	800b282 <UART_SetConfig+0x346>
 800b204:	efff69f3 	.word	0xefff69f3
 800b208:	40011000 	.word	0x40011000
 800b20c:	40023800 	.word	0x40023800
 800b210:	40004400 	.word	0x40004400
 800b214:	40004800 	.word	0x40004800
 800b218:	40004c00 	.word	0x40004c00
 800b21c:	40005000 	.word	0x40005000
 800b220:	40011400 	.word	0x40011400
 800b224:	40007800 	.word	0x40007800
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	4a71      	ldr	r2, [pc, #452]	; (800b3f4 <UART_SetConfig+0x4b8>)
 800b22e:	4293      	cmp	r3, r2
 800b230:	d125      	bne.n	800b27e <UART_SetConfig+0x342>
 800b232:	4b71      	ldr	r3, [pc, #452]	; (800b3f8 <UART_SetConfig+0x4bc>)
 800b234:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b238:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800b23c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800b240:	d017      	beq.n	800b272 <UART_SetConfig+0x336>
 800b242:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800b246:	d817      	bhi.n	800b278 <UART_SetConfig+0x33c>
 800b248:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b24c:	d00b      	beq.n	800b266 <UART_SetConfig+0x32a>
 800b24e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b252:	d811      	bhi.n	800b278 <UART_SetConfig+0x33c>
 800b254:	2b00      	cmp	r3, #0
 800b256:	d003      	beq.n	800b260 <UART_SetConfig+0x324>
 800b258:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b25c:	d006      	beq.n	800b26c <UART_SetConfig+0x330>
 800b25e:	e00b      	b.n	800b278 <UART_SetConfig+0x33c>
 800b260:	2300      	movs	r3, #0
 800b262:	77fb      	strb	r3, [r7, #31]
 800b264:	e00d      	b.n	800b282 <UART_SetConfig+0x346>
 800b266:	2302      	movs	r3, #2
 800b268:	77fb      	strb	r3, [r7, #31]
 800b26a:	e00a      	b.n	800b282 <UART_SetConfig+0x346>
 800b26c:	2304      	movs	r3, #4
 800b26e:	77fb      	strb	r3, [r7, #31]
 800b270:	e007      	b.n	800b282 <UART_SetConfig+0x346>
 800b272:	2308      	movs	r3, #8
 800b274:	77fb      	strb	r3, [r7, #31]
 800b276:	e004      	b.n	800b282 <UART_SetConfig+0x346>
 800b278:	2310      	movs	r3, #16
 800b27a:	77fb      	strb	r3, [r7, #31]
 800b27c:	e001      	b.n	800b282 <UART_SetConfig+0x346>
 800b27e:	2310      	movs	r3, #16
 800b280:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	69db      	ldr	r3, [r3, #28]
 800b286:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b28a:	d15a      	bne.n	800b342 <UART_SetConfig+0x406>
  {
    switch (clocksource)
 800b28c:	7ffb      	ldrb	r3, [r7, #31]
 800b28e:	2b08      	cmp	r3, #8
 800b290:	d827      	bhi.n	800b2e2 <UART_SetConfig+0x3a6>
 800b292:	a201      	add	r2, pc, #4	; (adr r2, 800b298 <UART_SetConfig+0x35c>)
 800b294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b298:	0800b2bd 	.word	0x0800b2bd
 800b29c:	0800b2c5 	.word	0x0800b2c5
 800b2a0:	0800b2cd 	.word	0x0800b2cd
 800b2a4:	0800b2e3 	.word	0x0800b2e3
 800b2a8:	0800b2d3 	.word	0x0800b2d3
 800b2ac:	0800b2e3 	.word	0x0800b2e3
 800b2b0:	0800b2e3 	.word	0x0800b2e3
 800b2b4:	0800b2e3 	.word	0x0800b2e3
 800b2b8:	0800b2db 	.word	0x0800b2db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b2bc:	f7fd fd1a 	bl	8008cf4 <HAL_RCC_GetPCLK1Freq>
 800b2c0:	61b8      	str	r0, [r7, #24]
        break;
 800b2c2:	e013      	b.n	800b2ec <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b2c4:	f7fd fd2a 	bl	8008d1c <HAL_RCC_GetPCLK2Freq>
 800b2c8:	61b8      	str	r0, [r7, #24]
        break;
 800b2ca:	e00f      	b.n	800b2ec <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b2cc:	4b4b      	ldr	r3, [pc, #300]	; (800b3fc <UART_SetConfig+0x4c0>)
 800b2ce:	61bb      	str	r3, [r7, #24]
        break;
 800b2d0:	e00c      	b.n	800b2ec <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b2d2:	f7fd fc4d 	bl	8008b70 <HAL_RCC_GetSysClockFreq>
 800b2d6:	61b8      	str	r0, [r7, #24]
        break;
 800b2d8:	e008      	b.n	800b2ec <UART_SetConfig+0x3b0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b2da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b2de:	61bb      	str	r3, [r7, #24]
        break;
 800b2e0:	e004      	b.n	800b2ec <UART_SetConfig+0x3b0>
      default:
        pclk = 0U;
 800b2e2:	2300      	movs	r3, #0
 800b2e4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	77bb      	strb	r3, [r7, #30]
        break;
 800b2ea:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800b2ec:	69bb      	ldr	r3, [r7, #24]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d074      	beq.n	800b3dc <UART_SetConfig+0x4a0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800b2f2:	69bb      	ldr	r3, [r7, #24]
 800b2f4:	005a      	lsls	r2, r3, #1
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	685b      	ldr	r3, [r3, #4]
 800b2fa:	085b      	lsrs	r3, r3, #1
 800b2fc:	441a      	add	r2, r3
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	fbb2 f3f3 	udiv	r3, r2, r3
 800b306:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b308:	693b      	ldr	r3, [r7, #16]
 800b30a:	2b0f      	cmp	r3, #15
 800b30c:	d916      	bls.n	800b33c <UART_SetConfig+0x400>
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b314:	d212      	bcs.n	800b33c <UART_SetConfig+0x400>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	b29b      	uxth	r3, r3
 800b31a:	f023 030f 	bic.w	r3, r3, #15
 800b31e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800b320:	693b      	ldr	r3, [r7, #16]
 800b322:	085b      	lsrs	r3, r3, #1
 800b324:	b29b      	uxth	r3, r3
 800b326:	f003 0307 	and.w	r3, r3, #7
 800b32a:	b29a      	uxth	r2, r3
 800b32c:	89fb      	ldrh	r3, [r7, #14]
 800b32e:	4313      	orrs	r3, r2
 800b330:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	89fa      	ldrh	r2, [r7, #14]
 800b338:	60da      	str	r2, [r3, #12]
 800b33a:	e04f      	b.n	800b3dc <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800b33c:	2301      	movs	r3, #1
 800b33e:	77bb      	strb	r3, [r7, #30]
 800b340:	e04c      	b.n	800b3dc <UART_SetConfig+0x4a0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800b342:	7ffb      	ldrb	r3, [r7, #31]
 800b344:	2b08      	cmp	r3, #8
 800b346:	d828      	bhi.n	800b39a <UART_SetConfig+0x45e>
 800b348:	a201      	add	r2, pc, #4	; (adr r2, 800b350 <UART_SetConfig+0x414>)
 800b34a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b34e:	bf00      	nop
 800b350:	0800b375 	.word	0x0800b375
 800b354:	0800b37d 	.word	0x0800b37d
 800b358:	0800b385 	.word	0x0800b385
 800b35c:	0800b39b 	.word	0x0800b39b
 800b360:	0800b38b 	.word	0x0800b38b
 800b364:	0800b39b 	.word	0x0800b39b
 800b368:	0800b39b 	.word	0x0800b39b
 800b36c:	0800b39b 	.word	0x0800b39b
 800b370:	0800b393 	.word	0x0800b393
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800b374:	f7fd fcbe 	bl	8008cf4 <HAL_RCC_GetPCLK1Freq>
 800b378:	61b8      	str	r0, [r7, #24]
        break;
 800b37a:	e013      	b.n	800b3a4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800b37c:	f7fd fcce 	bl	8008d1c <HAL_RCC_GetPCLK2Freq>
 800b380:	61b8      	str	r0, [r7, #24]
        break;
 800b382:	e00f      	b.n	800b3a4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800b384:	4b1d      	ldr	r3, [pc, #116]	; (800b3fc <UART_SetConfig+0x4c0>)
 800b386:	61bb      	str	r3, [r7, #24]
        break;
 800b388:	e00c      	b.n	800b3a4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800b38a:	f7fd fbf1 	bl	8008b70 <HAL_RCC_GetSysClockFreq>
 800b38e:	61b8      	str	r0, [r7, #24]
        break;
 800b390:	e008      	b.n	800b3a4 <UART_SetConfig+0x468>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800b392:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b396:	61bb      	str	r3, [r7, #24]
        break;
 800b398:	e004      	b.n	800b3a4 <UART_SetConfig+0x468>
      default:
        pclk = 0U;
 800b39a:	2300      	movs	r3, #0
 800b39c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800b39e:	2301      	movs	r3, #1
 800b3a0:	77bb      	strb	r3, [r7, #30]
        break;
 800b3a2:	bf00      	nop
    }

    if (pclk != 0U)
 800b3a4:	69bb      	ldr	r3, [r7, #24]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d018      	beq.n	800b3dc <UART_SetConfig+0x4a0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	685b      	ldr	r3, [r3, #4]
 800b3ae:	085a      	lsrs	r2, r3, #1
 800b3b0:	69bb      	ldr	r3, [r7, #24]
 800b3b2:	441a      	add	r2, r3
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	685b      	ldr	r3, [r3, #4]
 800b3b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b3bc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	2b0f      	cmp	r3, #15
 800b3c2:	d909      	bls.n	800b3d8 <UART_SetConfig+0x49c>
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b3ca:	d205      	bcs.n	800b3d8 <UART_SetConfig+0x49c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800b3cc:	693b      	ldr	r3, [r7, #16]
 800b3ce:	b29a      	uxth	r2, r3
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	60da      	str	r2, [r3, #12]
 800b3d6:	e001      	b.n	800b3dc <UART_SetConfig+0x4a0>
      }
      else
      {
        ret = HAL_ERROR;
 800b3d8:	2301      	movs	r3, #1
 800b3da:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	2200      	movs	r2, #0
 800b3e6:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800b3e8:	7fbb      	ldrb	r3, [r7, #30]
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	3720      	adds	r7, #32
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bd80      	pop	{r7, pc}
 800b3f2:	bf00      	nop
 800b3f4:	40007c00 	.word	0x40007c00
 800b3f8:	40023800 	.word	0x40023800
 800b3fc:	00f42400 	.word	0x00f42400

0800b400 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800b400:	b480      	push	{r7}
 800b402:	b083      	sub	sp, #12
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b40c:	f003 0301 	and.w	r3, r3, #1
 800b410:	2b00      	cmp	r3, #0
 800b412:	d00a      	beq.n	800b42a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	685b      	ldr	r3, [r3, #4]
 800b41a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	430a      	orrs	r2, r1
 800b428:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b42e:	f003 0302 	and.w	r3, r3, #2
 800b432:	2b00      	cmp	r3, #0
 800b434:	d00a      	beq.n	800b44c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	685b      	ldr	r3, [r3, #4]
 800b43c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	430a      	orrs	r2, r1
 800b44a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b450:	f003 0304 	and.w	r3, r3, #4
 800b454:	2b00      	cmp	r3, #0
 800b456:	d00a      	beq.n	800b46e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	685b      	ldr	r3, [r3, #4]
 800b45e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	430a      	orrs	r2, r1
 800b46c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b472:	f003 0308 	and.w	r3, r3, #8
 800b476:	2b00      	cmp	r3, #0
 800b478:	d00a      	beq.n	800b490 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	430a      	orrs	r2, r1
 800b48e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b494:	f003 0310 	and.w	r3, r3, #16
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d00a      	beq.n	800b4b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	689b      	ldr	r3, [r3, #8]
 800b4a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	430a      	orrs	r2, r1
 800b4b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4b6:	f003 0320 	and.w	r3, r3, #32
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d00a      	beq.n	800b4d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	689b      	ldr	r3, [r3, #8]
 800b4c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	430a      	orrs	r2, r1
 800b4d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4dc:	2b00      	cmp	r3, #0
 800b4de:	d01a      	beq.n	800b516 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	685b      	ldr	r3, [r3, #4]
 800b4e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	430a      	orrs	r2, r1
 800b4f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b4fe:	d10a      	bne.n	800b516 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	681b      	ldr	r3, [r3, #0]
 800b504:	685b      	ldr	r3, [r3, #4]
 800b506:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	430a      	orrs	r2, r1
 800b514:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b51a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d00a      	beq.n	800b538 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	685b      	ldr	r3, [r3, #4]
 800b528:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	430a      	orrs	r2, r1
 800b536:	605a      	str	r2, [r3, #4]
  }
}
 800b538:	bf00      	nop
 800b53a:	370c      	adds	r7, #12
 800b53c:	46bd      	mov	sp, r7
 800b53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b542:	4770      	bx	lr

0800b544 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b544:	b580      	push	{r7, lr}
 800b546:	b086      	sub	sp, #24
 800b548:	af02      	add	r7, sp, #8
 800b54a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	2200      	movs	r2, #0
 800b550:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b554:	f7f9 ff20 	bl	8005398 <HAL_GetTick>
 800b558:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	681b      	ldr	r3, [r3, #0]
 800b560:	f003 0308 	and.w	r3, r3, #8
 800b564:	2b08      	cmp	r3, #8
 800b566:	d10e      	bne.n	800b586 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b568:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b56c:	9300      	str	r3, [sp, #0]
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	2200      	movs	r2, #0
 800b572:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b576:	6878      	ldr	r0, [r7, #4]
 800b578:	f000 f817 	bl	800b5aa <UART_WaitOnFlagUntilTimeout>
 800b57c:	4603      	mov	r3, r0
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d001      	beq.n	800b586 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b582:	2303      	movs	r3, #3
 800b584:	e00d      	b.n	800b5a2 <UART_CheckIdleState+0x5e>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	2220      	movs	r2, #32
 800b58a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	2220      	movs	r2, #32
 800b590:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2200      	movs	r2, #0
 800b596:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2200      	movs	r2, #0
 800b59c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800b5a0:	2300      	movs	r3, #0
}
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	3710      	adds	r7, #16
 800b5a6:	46bd      	mov	sp, r7
 800b5a8:	bd80      	pop	{r7, pc}

0800b5aa <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b5aa:	b580      	push	{r7, lr}
 800b5ac:	b09c      	sub	sp, #112	; 0x70
 800b5ae:	af00      	add	r7, sp, #0
 800b5b0:	60f8      	str	r0, [r7, #12]
 800b5b2:	60b9      	str	r1, [r7, #8]
 800b5b4:	603b      	str	r3, [r7, #0]
 800b5b6:	4613      	mov	r3, r2
 800b5b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b5ba:	e0a5      	b.n	800b708 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b5bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b5be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b5c2:	f000 80a1 	beq.w	800b708 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b5c6:	f7f9 fee7 	bl	8005398 <HAL_GetTick>
 800b5ca:	4602      	mov	r2, r0
 800b5cc:	683b      	ldr	r3, [r7, #0]
 800b5ce:	1ad3      	subs	r3, r2, r3
 800b5d0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b5d2:	429a      	cmp	r2, r3
 800b5d4:	d302      	bcc.n	800b5dc <UART_WaitOnFlagUntilTimeout+0x32>
 800b5d6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d13e      	bne.n	800b65a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b5e4:	e853 3f00 	ldrex	r3, [r3]
 800b5e8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b5ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5ec:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b5f0:	667b      	str	r3, [r7, #100]	; 0x64
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	461a      	mov	r2, r3
 800b5f8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b5fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b5fc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5fe:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b600:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b602:	e841 2300 	strex	r3, r2, [r1]
 800b606:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b608:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d1e6      	bne.n	800b5dc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	3308      	adds	r3, #8
 800b614:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b616:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b618:	e853 3f00 	ldrex	r3, [r3]
 800b61c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b61e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b620:	f023 0301 	bic.w	r3, r3, #1
 800b624:	663b      	str	r3, [r7, #96]	; 0x60
 800b626:	68fb      	ldr	r3, [r7, #12]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	3308      	adds	r3, #8
 800b62c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b62e:	64ba      	str	r2, [r7, #72]	; 0x48
 800b630:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b632:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b634:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b636:	e841 2300 	strex	r3, r2, [r1]
 800b63a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b63c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d1e5      	bne.n	800b60e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	2220      	movs	r2, #32
 800b646:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	2220      	movs	r2, #32
 800b64c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	2200      	movs	r2, #0
 800b652:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800b656:	2303      	movs	r3, #3
 800b658:	e067      	b.n	800b72a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f003 0304 	and.w	r3, r3, #4
 800b664:	2b00      	cmp	r3, #0
 800b666:	d04f      	beq.n	800b708 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	69db      	ldr	r3, [r3, #28]
 800b66e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b672:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b676:	d147      	bne.n	800b708 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b680:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b68a:	e853 3f00 	ldrex	r3, [r3]
 800b68e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b692:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b696:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	461a      	mov	r2, r3
 800b69e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6a0:	637b      	str	r3, [r7, #52]	; 0x34
 800b6a2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6a4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b6a6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b6a8:	e841 2300 	strex	r3, r2, [r1]
 800b6ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b6ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d1e6      	bne.n	800b682 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b6b4:	68fb      	ldr	r3, [r7, #12]
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	3308      	adds	r3, #8
 800b6ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6bc:	697b      	ldr	r3, [r7, #20]
 800b6be:	e853 3f00 	ldrex	r3, [r3]
 800b6c2:	613b      	str	r3, [r7, #16]
   return(result);
 800b6c4:	693b      	ldr	r3, [r7, #16]
 800b6c6:	f023 0301 	bic.w	r3, r3, #1
 800b6ca:	66bb      	str	r3, [r7, #104]	; 0x68
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	3308      	adds	r3, #8
 800b6d2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b6d4:	623a      	str	r2, [r7, #32]
 800b6d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6d8:	69f9      	ldr	r1, [r7, #28]
 800b6da:	6a3a      	ldr	r2, [r7, #32]
 800b6dc:	e841 2300 	strex	r3, r2, [r1]
 800b6e0:	61bb      	str	r3, [r7, #24]
   return(result);
 800b6e2:	69bb      	ldr	r3, [r7, #24]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d1e5      	bne.n	800b6b4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800b6e8:	68fb      	ldr	r3, [r7, #12]
 800b6ea:	2220      	movs	r2, #32
 800b6ec:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2220      	movs	r2, #32
 800b6f2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	2220      	movs	r2, #32
 800b6f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	2200      	movs	r2, #0
 800b700:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800b704:	2303      	movs	r3, #3
 800b706:	e010      	b.n	800b72a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	69da      	ldr	r2, [r3, #28]
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	4013      	ands	r3, r2
 800b712:	68ba      	ldr	r2, [r7, #8]
 800b714:	429a      	cmp	r2, r3
 800b716:	bf0c      	ite	eq
 800b718:	2301      	moveq	r3, #1
 800b71a:	2300      	movne	r3, #0
 800b71c:	b2db      	uxtb	r3, r3
 800b71e:	461a      	mov	r2, r3
 800b720:	79fb      	ldrb	r3, [r7, #7]
 800b722:	429a      	cmp	r2, r3
 800b724:	f43f af4a 	beq.w	800b5bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b728:	2300      	movs	r3, #0
}
 800b72a:	4618      	mov	r0, r3
 800b72c:	3770      	adds	r7, #112	; 0x70
 800b72e:	46bd      	mov	sp, r7
 800b730:	bd80      	pop	{r7, pc}
	...

0800b734 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 800b734:	b480      	push	{r7}
 800b736:	b083      	sub	sp, #12
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
 800b73c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d121      	bne.n	800b78a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681a      	ldr	r2, [r3, #0]
 800b74a:	4b27      	ldr	r3, [pc, #156]	; (800b7e8 <FMC_SDRAM_Init+0xb4>)
 800b74c:	4013      	ands	r3, r2
 800b74e:	683a      	ldr	r2, [r7, #0]
 800b750:	6851      	ldr	r1, [r2, #4]
 800b752:	683a      	ldr	r2, [r7, #0]
 800b754:	6892      	ldr	r2, [r2, #8]
 800b756:	4311      	orrs	r1, r2
 800b758:	683a      	ldr	r2, [r7, #0]
 800b75a:	68d2      	ldr	r2, [r2, #12]
 800b75c:	4311      	orrs	r1, r2
 800b75e:	683a      	ldr	r2, [r7, #0]
 800b760:	6912      	ldr	r2, [r2, #16]
 800b762:	4311      	orrs	r1, r2
 800b764:	683a      	ldr	r2, [r7, #0]
 800b766:	6952      	ldr	r2, [r2, #20]
 800b768:	4311      	orrs	r1, r2
 800b76a:	683a      	ldr	r2, [r7, #0]
 800b76c:	6992      	ldr	r2, [r2, #24]
 800b76e:	4311      	orrs	r1, r2
 800b770:	683a      	ldr	r2, [r7, #0]
 800b772:	69d2      	ldr	r2, [r2, #28]
 800b774:	4311      	orrs	r1, r2
 800b776:	683a      	ldr	r2, [r7, #0]
 800b778:	6a12      	ldr	r2, [r2, #32]
 800b77a:	4311      	orrs	r1, r2
 800b77c:	683a      	ldr	r2, [r7, #0]
 800b77e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b780:	430a      	orrs	r2, r1
 800b782:	431a      	orrs	r2, r3
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	601a      	str	r2, [r3, #0]
 800b788:	e026      	b.n	800b7d8 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800b78a:	687b      	ldr	r3, [r7, #4]
 800b78c:	681b      	ldr	r3, [r3, #0]
 800b78e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 800b792:	683b      	ldr	r3, [r7, #0]
 800b794:	69d9      	ldr	r1, [r3, #28]
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	6a1b      	ldr	r3, [r3, #32]
 800b79a:	4319      	orrs	r1, r3
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b7a0:	430b      	orrs	r3, r1
 800b7a2:	431a      	orrs	r2, r3
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	685a      	ldr	r2, [r3, #4]
 800b7ac:	4b0e      	ldr	r3, [pc, #56]	; (800b7e8 <FMC_SDRAM_Init+0xb4>)
 800b7ae:	4013      	ands	r3, r2
 800b7b0:	683a      	ldr	r2, [r7, #0]
 800b7b2:	6851      	ldr	r1, [r2, #4]
 800b7b4:	683a      	ldr	r2, [r7, #0]
 800b7b6:	6892      	ldr	r2, [r2, #8]
 800b7b8:	4311      	orrs	r1, r2
 800b7ba:	683a      	ldr	r2, [r7, #0]
 800b7bc:	68d2      	ldr	r2, [r2, #12]
 800b7be:	4311      	orrs	r1, r2
 800b7c0:	683a      	ldr	r2, [r7, #0]
 800b7c2:	6912      	ldr	r2, [r2, #16]
 800b7c4:	4311      	orrs	r1, r2
 800b7c6:	683a      	ldr	r2, [r7, #0]
 800b7c8:	6952      	ldr	r2, [r2, #20]
 800b7ca:	4311      	orrs	r1, r2
 800b7cc:	683a      	ldr	r2, [r7, #0]
 800b7ce:	6992      	ldr	r2, [r2, #24]
 800b7d0:	430a      	orrs	r2, r1
 800b7d2:	431a      	orrs	r2, r3
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800b7d8:	2300      	movs	r3, #0
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	370c      	adds	r7, #12
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop
 800b7e8:	ffff8000 	.word	0xffff8000

0800b7ec <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b085      	sub	sp, #20
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	60f8      	str	r0, [r7, #12]
 800b7f4:	60b9      	str	r1, [r7, #8]
 800b7f6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d128      	bne.n	800b850 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	689b      	ldr	r3, [r3, #8]
 800b802:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800b806:	68bb      	ldr	r3, [r7, #8]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	1e59      	subs	r1, r3, #1
 800b80c:	68bb      	ldr	r3, [r7, #8]
 800b80e:	685b      	ldr	r3, [r3, #4]
 800b810:	3b01      	subs	r3, #1
 800b812:	011b      	lsls	r3, r3, #4
 800b814:	4319      	orrs	r1, r3
 800b816:	68bb      	ldr	r3, [r7, #8]
 800b818:	689b      	ldr	r3, [r3, #8]
 800b81a:	3b01      	subs	r3, #1
 800b81c:	021b      	lsls	r3, r3, #8
 800b81e:	4319      	orrs	r1, r3
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	68db      	ldr	r3, [r3, #12]
 800b824:	3b01      	subs	r3, #1
 800b826:	031b      	lsls	r3, r3, #12
 800b828:	4319      	orrs	r1, r3
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	691b      	ldr	r3, [r3, #16]
 800b82e:	3b01      	subs	r3, #1
 800b830:	041b      	lsls	r3, r3, #16
 800b832:	4319      	orrs	r1, r3
 800b834:	68bb      	ldr	r3, [r7, #8]
 800b836:	695b      	ldr	r3, [r3, #20]
 800b838:	3b01      	subs	r3, #1
 800b83a:	051b      	lsls	r3, r3, #20
 800b83c:	4319      	orrs	r1, r3
 800b83e:	68bb      	ldr	r3, [r7, #8]
 800b840:	699b      	ldr	r3, [r3, #24]
 800b842:	3b01      	subs	r3, #1
 800b844:	061b      	lsls	r3, r3, #24
 800b846:	430b      	orrs	r3, r1
 800b848:	431a      	orrs	r2, r3
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	609a      	str	r2, [r3, #8]
 800b84e:	e02d      	b.n	800b8ac <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800b850:	68fb      	ldr	r3, [r7, #12]
 800b852:	689a      	ldr	r2, [r3, #8]
 800b854:	4b19      	ldr	r3, [pc, #100]	; (800b8bc <FMC_SDRAM_Timing_Init+0xd0>)
 800b856:	4013      	ands	r3, r2
 800b858:	68ba      	ldr	r2, [r7, #8]
 800b85a:	68d2      	ldr	r2, [r2, #12]
 800b85c:	3a01      	subs	r2, #1
 800b85e:	0311      	lsls	r1, r2, #12
 800b860:	68ba      	ldr	r2, [r7, #8]
 800b862:	6952      	ldr	r2, [r2, #20]
 800b864:	3a01      	subs	r2, #1
 800b866:	0512      	lsls	r2, r2, #20
 800b868:	430a      	orrs	r2, r1
 800b86a:	431a      	orrs	r2, r3
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	68db      	ldr	r3, [r3, #12]
 800b874:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 800b878:	68bb      	ldr	r3, [r7, #8]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	1e59      	subs	r1, r3, #1
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	685b      	ldr	r3, [r3, #4]
 800b882:	3b01      	subs	r3, #1
 800b884:	011b      	lsls	r3, r3, #4
 800b886:	4319      	orrs	r1, r3
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	689b      	ldr	r3, [r3, #8]
 800b88c:	3b01      	subs	r3, #1
 800b88e:	021b      	lsls	r3, r3, #8
 800b890:	4319      	orrs	r1, r3
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	691b      	ldr	r3, [r3, #16]
 800b896:	3b01      	subs	r3, #1
 800b898:	041b      	lsls	r3, r3, #16
 800b89a:	4319      	orrs	r1, r3
 800b89c:	68bb      	ldr	r3, [r7, #8]
 800b89e:	699b      	ldr	r3, [r3, #24]
 800b8a0:	3b01      	subs	r3, #1
 800b8a2:	061b      	lsls	r3, r3, #24
 800b8a4:	430b      	orrs	r3, r1
 800b8a6:	431a      	orrs	r2, r3
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800b8ac:	2300      	movs	r3, #0
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3714      	adds	r7, #20
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b8:	4770      	bx	lr
 800b8ba:	bf00      	nop
 800b8bc:	ff0f0fff 	.word	0xff0f0fff

0800b8c0 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800b8c0:	b480      	push	{r7}
 800b8c2:	b085      	sub	sp, #20
 800b8c4:	af00      	add	r7, sp, #0
 800b8c6:	60f8      	str	r0, [r7, #12]
 800b8c8:	60b9      	str	r1, [r7, #8]
 800b8ca:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	691a      	ldr	r2, [r3, #16]
 800b8d0:	4b0c      	ldr	r3, [pc, #48]	; (800b904 <FMC_SDRAM_SendCommand+0x44>)
 800b8d2:	4013      	ands	r3, r2
 800b8d4:	68ba      	ldr	r2, [r7, #8]
 800b8d6:	6811      	ldr	r1, [r2, #0]
 800b8d8:	68ba      	ldr	r2, [r7, #8]
 800b8da:	6852      	ldr	r2, [r2, #4]
 800b8dc:	4311      	orrs	r1, r2
 800b8de:	68ba      	ldr	r2, [r7, #8]
 800b8e0:	6892      	ldr	r2, [r2, #8]
 800b8e2:	3a01      	subs	r2, #1
 800b8e4:	0152      	lsls	r2, r2, #5
 800b8e6:	4311      	orrs	r1, r2
 800b8e8:	68ba      	ldr	r2, [r7, #8]
 800b8ea:	68d2      	ldr	r2, [r2, #12]
 800b8ec:	0252      	lsls	r2, r2, #9
 800b8ee:	430a      	orrs	r2, r1
 800b8f0:	431a      	orrs	r2, r3
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 800b8f6:	2300      	movs	r3, #0
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	3714      	adds	r7, #20
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b902:	4770      	bx	lr
 800b904:	ffc00000 	.word	0xffc00000

0800b908 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800b908:	b480      	push	{r7}
 800b90a:	b083      	sub	sp, #12
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
 800b910:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	695a      	ldr	r2, [r3, #20]
 800b916:	4b07      	ldr	r3, [pc, #28]	; (800b934 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 800b918:	4013      	ands	r3, r2
 800b91a:	683a      	ldr	r2, [r7, #0]
 800b91c:	0052      	lsls	r2, r2, #1
 800b91e:	431a      	orrs	r2, r3
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800b924:	2300      	movs	r3, #0
}
 800b926:	4618      	mov	r0, r3
 800b928:	370c      	adds	r7, #12
 800b92a:	46bd      	mov	sp, r7
 800b92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b930:	4770      	bx	lr
 800b932:	bf00      	nop
 800b934:	ffffc001 	.word	0xffffc001

0800b938 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800b938:	b480      	push	{r7}
 800b93a:	b085      	sub	sp, #20
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	4603      	mov	r3, r0
 800b940:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800b942:	2300      	movs	r3, #0
 800b944:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800b946:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b94a:	2b84      	cmp	r3, #132	; 0x84
 800b94c:	d005      	beq.n	800b95a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800b94e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	4413      	add	r3, r2
 800b956:	3303      	adds	r3, #3
 800b958:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800b95a:	68fb      	ldr	r3, [r7, #12]
}
 800b95c:	4618      	mov	r0, r3
 800b95e:	3714      	adds	r7, #20
 800b960:	46bd      	mov	sp, r7
 800b962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b966:	4770      	bx	lr

0800b968 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800b968:	b480      	push	{r7}
 800b96a:	b083      	sub	sp, #12
 800b96c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b96e:	f3ef 8305 	mrs	r3, IPSR
 800b972:	607b      	str	r3, [r7, #4]
  return(result);
 800b974:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800b976:	2b00      	cmp	r3, #0
 800b978:	bf14      	ite	ne
 800b97a:	2301      	movne	r3, #1
 800b97c:	2300      	moveq	r3, #0
 800b97e:	b2db      	uxtb	r3, r3
}
 800b980:	4618      	mov	r0, r3
 800b982:	370c      	adds	r7, #12
 800b984:	46bd      	mov	sp, r7
 800b986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98a:	4770      	bx	lr

0800b98c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800b98c:	b580      	push	{r7, lr}
 800b98e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800b990:	f001 fb0a 	bl	800cfa8 <vTaskStartScheduler>
  
  return osOK;
 800b994:	2300      	movs	r3, #0
}
 800b996:	4618      	mov	r0, r3
 800b998:	bd80      	pop	{r7, pc}

0800b99a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800b99a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b99c:	b089      	sub	sp, #36	; 0x24
 800b99e:	af04      	add	r7, sp, #16
 800b9a0:	6078      	str	r0, [r7, #4]
 800b9a2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	695b      	ldr	r3, [r3, #20]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d020      	beq.n	800b9ee <osThreadCreate+0x54>
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	699b      	ldr	r3, [r3, #24]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d01c      	beq.n	800b9ee <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	685c      	ldr	r4, [r3, #4]
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	681d      	ldr	r5, [r3, #0]
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	691e      	ldr	r6, [r3, #16]
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f7ff ffb6 	bl	800b938 <makeFreeRtosPriority>
 800b9cc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	695b      	ldr	r3, [r3, #20]
 800b9d2:	687a      	ldr	r2, [r7, #4]
 800b9d4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b9d6:	9202      	str	r2, [sp, #8]
 800b9d8:	9301      	str	r3, [sp, #4]
 800b9da:	9100      	str	r1, [sp, #0]
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	4632      	mov	r2, r6
 800b9e0:	4629      	mov	r1, r5
 800b9e2:	4620      	mov	r0, r4
 800b9e4:	f001 f866 	bl	800cab4 <xTaskCreateStatic>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	60fb      	str	r3, [r7, #12]
 800b9ec:	e01c      	b.n	800ba28 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b9ee:	687b      	ldr	r3, [r7, #4]
 800b9f0:	685c      	ldr	r4, [r3, #4]
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800b9fa:	b29e      	uxth	r6, r3
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ba02:	4618      	mov	r0, r3
 800ba04:	f7ff ff98 	bl	800b938 <makeFreeRtosPriority>
 800ba08:	4602      	mov	r2, r0
 800ba0a:	f107 030c 	add.w	r3, r7, #12
 800ba0e:	9301      	str	r3, [sp, #4]
 800ba10:	9200      	str	r2, [sp, #0]
 800ba12:	683b      	ldr	r3, [r7, #0]
 800ba14:	4632      	mov	r2, r6
 800ba16:	4629      	mov	r1, r5
 800ba18:	4620      	mov	r0, r4
 800ba1a:	f001 f8ae 	bl	800cb7a <xTaskCreate>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	2b01      	cmp	r3, #1
 800ba22:	d001      	beq.n	800ba28 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800ba24:	2300      	movs	r3, #0
 800ba26:	e000      	b.n	800ba2a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800ba28:	68fb      	ldr	r3, [r7, #12]
}
 800ba2a:	4618      	mov	r0, r3
 800ba2c:	3714      	adds	r7, #20
 800ba2e:	46bd      	mov	sp, r7
 800ba30:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ba32 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800ba32:	b580      	push	{r7, lr}
 800ba34:	b084      	sub	sp, #16
 800ba36:	af00      	add	r7, sp, #0
 800ba38:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d001      	beq.n	800ba48 <osDelay+0x16>
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	e000      	b.n	800ba4a <osDelay+0x18>
 800ba48:	2301      	movs	r3, #1
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	f001 fa76 	bl	800cf3c <vTaskDelay>
  
  return osOK;
 800ba50:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3710      	adds	r7, #16
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}
	...

0800ba5c <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b086      	sub	sp, #24
 800ba60:	af02      	add	r7, sp, #8
 800ba62:	60f8      	str	r0, [r7, #12]
 800ba64:	460b      	mov	r3, r1
 800ba66:	607a      	str	r2, [r7, #4]
 800ba68:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	685b      	ldr	r3, [r3, #4]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d013      	beq.n	800ba9a <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 800ba72:	7afb      	ldrb	r3, [r7, #11]
 800ba74:	2b01      	cmp	r3, #1
 800ba76:	d101      	bne.n	800ba7c <osTimerCreate+0x20>
 800ba78:	2101      	movs	r1, #1
 800ba7a:	e000      	b.n	800ba7e <osTimerCreate+0x22>
 800ba7c:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer,
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 800ba82:	68fa      	ldr	r2, [r7, #12]
 800ba84:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 800ba86:	9201      	str	r2, [sp, #4]
 800ba88:	9300      	str	r3, [sp, #0]
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	460a      	mov	r2, r1
 800ba8e:	2101      	movs	r1, #1
 800ba90:	480b      	ldr	r0, [pc, #44]	; (800bac0 <osTimerCreate+0x64>)
 800ba92:	f002 f99e 	bl	800ddd2 <xTimerCreateStatic>
 800ba96:	4603      	mov	r3, r0
 800ba98:	e00e      	b.n	800bab8 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 800ba9a:	7afb      	ldrb	r3, [r7, #11]
 800ba9c:	2b01      	cmp	r3, #1
 800ba9e:	d101      	bne.n	800baa4 <osTimerCreate+0x48>
 800baa0:	2201      	movs	r2, #1
 800baa2:	e000      	b.n	800baa6 <osTimerCreate+0x4a>
 800baa4:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TimerCallbackFunction_t)timer_def->ptimer);
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800baaa:	9300      	str	r3, [sp, #0]
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	2101      	movs	r1, #1
 800bab0:	4803      	ldr	r0, [pc, #12]	; (800bac0 <osTimerCreate+0x64>)
 800bab2:	f002 f96d 	bl	800dd90 <xTimerCreate>
 800bab6:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 800bab8:	4618      	mov	r0, r3
 800baba:	3710      	adds	r7, #16
 800babc:	46bd      	mov	sp, r7
 800babe:	bd80      	pop	{r7, pc}
 800bac0:	0800f868 	.word	0x0800f868

0800bac4 <osTimerStart>:
* @param  millisec      time delay value of the timer.
* @retval  status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osTimerStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osTimerStart (osTimerId timer_id, uint32_t millisec)
{
 800bac4:	b580      	push	{r7, lr}
 800bac6:	b088      	sub	sp, #32
 800bac8:	af02      	add	r7, sp, #8
 800baca:	6078      	str	r0, [r7, #4]
 800bacc:	6039      	str	r1, [r7, #0]
  osStatus result = osOK;
 800bace:	2300      	movs	r3, #0
 800bad0:	617b      	str	r3, [r7, #20]
#if (configUSE_TIMERS == 1)  
  portBASE_TYPE taskWoken = pdFALSE;
 800bad2:	2300      	movs	r3, #0
 800bad4:	60fb      	str	r3, [r7, #12]
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800bad6:	683b      	ldr	r3, [r7, #0]
 800bad8:	613b      	str	r3, [r7, #16]

  if (ticks == 0)
 800bada:	693b      	ldr	r3, [r7, #16]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d101      	bne.n	800bae4 <osTimerStart+0x20>
    ticks = 1;
 800bae0:	2301      	movs	r3, #1
 800bae2:	613b      	str	r3, [r7, #16]
    
  if (inHandlerMode()) 
 800bae4:	f7ff ff40 	bl	800b968 <inHandlerMode>
 800bae8:	4603      	mov	r3, r0
 800baea:	2b00      	cmp	r3, #0
 800baec:	d01a      	beq.n	800bb24 <osTimerStart+0x60>
  {
    if (xTimerChangePeriodFromISR(timer_id, ticks, &taskWoken) != pdPASS)
 800baee:	f107 030c 	add.w	r3, r7, #12
 800baf2:	2200      	movs	r2, #0
 800baf4:	9200      	str	r2, [sp, #0]
 800baf6:	693a      	ldr	r2, [r7, #16]
 800baf8:	2109      	movs	r1, #9
 800bafa:	6878      	ldr	r0, [r7, #4]
 800bafc:	f002 f9e8 	bl	800ded0 <xTimerGenericCommand>
 800bb00:	4603      	mov	r3, r0
 800bb02:	2b01      	cmp	r3, #1
 800bb04:	d002      	beq.n	800bb0c <osTimerStart+0x48>
    {
      result = osErrorOS;
 800bb06:	23ff      	movs	r3, #255	; 0xff
 800bb08:	617b      	str	r3, [r7, #20]
 800bb0a:	e018      	b.n	800bb3e <osTimerStart+0x7a>
    }
    else
    {
      portEND_SWITCHING_ISR(taskWoken);     
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d015      	beq.n	800bb3e <osTimerStart+0x7a>
 800bb12:	4b0d      	ldr	r3, [pc, #52]	; (800bb48 <osTimerStart+0x84>)
 800bb14:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bb18:	601a      	str	r2, [r3, #0]
 800bb1a:	f3bf 8f4f 	dsb	sy
 800bb1e:	f3bf 8f6f 	isb	sy
 800bb22:	e00c      	b.n	800bb3e <osTimerStart+0x7a>
    }
  }
  else 
  {
    if (xTimerChangePeriod(timer_id, ticks, 0) != pdPASS)
 800bb24:	2300      	movs	r3, #0
 800bb26:	9300      	str	r3, [sp, #0]
 800bb28:	2300      	movs	r3, #0
 800bb2a:	693a      	ldr	r2, [r7, #16]
 800bb2c:	2104      	movs	r1, #4
 800bb2e:	6878      	ldr	r0, [r7, #4]
 800bb30:	f002 f9ce 	bl	800ded0 <xTimerGenericCommand>
 800bb34:	4603      	mov	r3, r0
 800bb36:	2b01      	cmp	r3, #1
 800bb38:	d001      	beq.n	800bb3e <osTimerStart+0x7a>
      result = osErrorOS;
 800bb3a:	23ff      	movs	r3, #255	; 0xff
 800bb3c:	617b      	str	r3, [r7, #20]
  }

#else 
  result = osErrorOS;
#endif
  return result;
 800bb3e:	697b      	ldr	r3, [r7, #20]
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3718      	adds	r7, #24
 800bb44:	46bd      	mov	sp, r7
 800bb46:	bd80      	pop	{r7, pc}
 800bb48:	e000ed04 	.word	0xe000ed04

0800bb4c <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800bb4c:	b580      	push	{r7, lr}
 800bb4e:	b082      	sub	sp, #8
 800bb50:	af00      	add	r7, sp, #0
 800bb52:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	685b      	ldr	r3, [r3, #4]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d007      	beq.n	800bb6c <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	685b      	ldr	r3, [r3, #4]
 800bb60:	4619      	mov	r1, r3
 800bb62:	2001      	movs	r0, #1
 800bb64:	f000 fa65 	bl	800c032 <xQueueCreateMutexStatic>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	e003      	b.n	800bb74 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800bb6c:	2001      	movs	r0, #1
 800bb6e:	f000 fa48 	bl	800c002 <xQueueCreateMutex>
 800bb72:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3708      	adds	r7, #8
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	bd80      	pop	{r7, pc}

0800bb7c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800bb7c:	b590      	push	{r4, r7, lr}
 800bb7e:	b085      	sub	sp, #20
 800bb80:	af02      	add	r7, sp, #8
 800bb82:	6078      	str	r0, [r7, #4]
 800bb84:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d011      	beq.n	800bbb2 <osMessageCreate+0x36>
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	68db      	ldr	r3, [r3, #12]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d00d      	beq.n	800bbb2 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	6818      	ldr	r0, [r3, #0]
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6859      	ldr	r1, [r3, #4]
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	689a      	ldr	r2, [r3, #8]
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	68db      	ldr	r3, [r3, #12]
 800bba6:	2400      	movs	r4, #0
 800bba8:	9400      	str	r4, [sp, #0]
 800bbaa:	f000 f92d 	bl	800be08 <xQueueGenericCreateStatic>
 800bbae:	4603      	mov	r3, r0
 800bbb0:	e008      	b.n	800bbc4 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	6818      	ldr	r0, [r3, #0]
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	685b      	ldr	r3, [r3, #4]
 800bbba:	2200      	movs	r2, #0
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	f000 f9a5 	bl	800bf0c <xQueueGenericCreate>
 800bbc2:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	370c      	adds	r7, #12
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd90      	pop	{r4, r7, pc}

0800bbcc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bbcc:	b480      	push	{r7}
 800bbce:	b083      	sub	sp, #12
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f103 0208 	add.w	r2, r3, #8
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bbe4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f103 0208 	add.w	r2, r3, #8
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	f103 0208 	add.w	r2, r3, #8
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2200      	movs	r2, #0
 800bbfe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bc00:	bf00      	nop
 800bc02:	370c      	adds	r7, #12
 800bc04:	46bd      	mov	sp, r7
 800bc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0a:	4770      	bx	lr

0800bc0c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bc0c:	b480      	push	{r7}
 800bc0e:	b083      	sub	sp, #12
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2200      	movs	r2, #0
 800bc18:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bc1a:	bf00      	nop
 800bc1c:	370c      	adds	r7, #12
 800bc1e:	46bd      	mov	sp, r7
 800bc20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc24:	4770      	bx	lr

0800bc26 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bc26:	b480      	push	{r7}
 800bc28:	b085      	sub	sp, #20
 800bc2a:	af00      	add	r7, sp, #0
 800bc2c:	6078      	str	r0, [r7, #4]
 800bc2e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	685b      	ldr	r3, [r3, #4]
 800bc34:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	68fa      	ldr	r2, [r7, #12]
 800bc3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	689a      	ldr	r2, [r3, #8]
 800bc40:	683b      	ldr	r3, [r7, #0]
 800bc42:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	689b      	ldr	r3, [r3, #8]
 800bc48:	683a      	ldr	r2, [r7, #0]
 800bc4a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	683a      	ldr	r2, [r7, #0]
 800bc50:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	687a      	ldr	r2, [r7, #4]
 800bc56:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	681b      	ldr	r3, [r3, #0]
 800bc5c:	1c5a      	adds	r2, r3, #1
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	601a      	str	r2, [r3, #0]
}
 800bc62:	bf00      	nop
 800bc64:	3714      	adds	r7, #20
 800bc66:	46bd      	mov	sp, r7
 800bc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6c:	4770      	bx	lr

0800bc6e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bc6e:	b480      	push	{r7}
 800bc70:	b085      	sub	sp, #20
 800bc72:	af00      	add	r7, sp, #0
 800bc74:	6078      	str	r0, [r7, #4]
 800bc76:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bc7e:	68bb      	ldr	r3, [r7, #8]
 800bc80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc84:	d103      	bne.n	800bc8e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	691b      	ldr	r3, [r3, #16]
 800bc8a:	60fb      	str	r3, [r7, #12]
 800bc8c:	e00c      	b.n	800bca8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	3308      	adds	r3, #8
 800bc92:	60fb      	str	r3, [r7, #12]
 800bc94:	e002      	b.n	800bc9c <vListInsert+0x2e>
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	685b      	ldr	r3, [r3, #4]
 800bc9a:	60fb      	str	r3, [r7, #12]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	685b      	ldr	r3, [r3, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	68ba      	ldr	r2, [r7, #8]
 800bca4:	429a      	cmp	r2, r3
 800bca6:	d2f6      	bcs.n	800bc96 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bca8:	68fb      	ldr	r3, [r7, #12]
 800bcaa:	685a      	ldr	r2, [r3, #4]
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bcb0:	683b      	ldr	r3, [r7, #0]
 800bcb2:	685b      	ldr	r3, [r3, #4]
 800bcb4:	683a      	ldr	r2, [r7, #0]
 800bcb6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	68fa      	ldr	r2, [r7, #12]
 800bcbc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	683a      	ldr	r2, [r7, #0]
 800bcc2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	687a      	ldr	r2, [r7, #4]
 800bcc8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	1c5a      	adds	r2, r3, #1
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	601a      	str	r2, [r3, #0]
}
 800bcd4:	bf00      	nop
 800bcd6:	3714      	adds	r7, #20
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcde:	4770      	bx	lr

0800bce0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bce0:	b480      	push	{r7}
 800bce2:	b085      	sub	sp, #20
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	691b      	ldr	r3, [r3, #16]
 800bcec:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	685b      	ldr	r3, [r3, #4]
 800bcf2:	687a      	ldr	r2, [r7, #4]
 800bcf4:	6892      	ldr	r2, [r2, #8]
 800bcf6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	689b      	ldr	r3, [r3, #8]
 800bcfc:	687a      	ldr	r2, [r7, #4]
 800bcfe:	6852      	ldr	r2, [r2, #4]
 800bd00:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	685b      	ldr	r3, [r3, #4]
 800bd06:	687a      	ldr	r2, [r7, #4]
 800bd08:	429a      	cmp	r2, r3
 800bd0a:	d103      	bne.n	800bd14 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	689a      	ldr	r2, [r3, #8]
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2200      	movs	r2, #0
 800bd18:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	1e5a      	subs	r2, r3, #1
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	681b      	ldr	r3, [r3, #0]
}
 800bd28:	4618      	mov	r0, r3
 800bd2a:	3714      	adds	r7, #20
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd32:	4770      	bx	lr

0800bd34 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bd34:	b580      	push	{r7, lr}
 800bd36:	b084      	sub	sp, #16
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
 800bd3c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d10c      	bne.n	800bd62 <xQueueGenericReset+0x2e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bd48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd4c:	b672      	cpsid	i
 800bd4e:	f383 8811 	msr	BASEPRI, r3
 800bd52:	f3bf 8f6f 	isb	sy
 800bd56:	f3bf 8f4f 	dsb	sy
 800bd5a:	b662      	cpsie	i
 800bd5c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800bd5e:	bf00      	nop
 800bd60:	e7fe      	b.n	800bd60 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800bd62:	f002 fcb3 	bl	800e6cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	681a      	ldr	r2, [r3, #0]
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd6e:	68f9      	ldr	r1, [r7, #12]
 800bd70:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bd72:	fb01 f303 	mul.w	r3, r1, r3
 800bd76:	441a      	add	r2, r3
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	2200      	movs	r2, #0
 800bd80:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	681a      	ldr	r2, [r3, #0]
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	681a      	ldr	r2, [r3, #0]
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd92:	3b01      	subs	r3, #1
 800bd94:	68f9      	ldr	r1, [r7, #12]
 800bd96:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bd98:	fb01 f303 	mul.w	r3, r1, r3
 800bd9c:	441a      	add	r2, r3
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bda2:	68fb      	ldr	r3, [r7, #12]
 800bda4:	22ff      	movs	r2, #255	; 0xff
 800bda6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	22ff      	movs	r2, #255	; 0xff
 800bdae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d114      	bne.n	800bde2 <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	691b      	ldr	r3, [r3, #16]
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d01a      	beq.n	800bdf6 <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	3310      	adds	r3, #16
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	f001 fb91 	bl	800d4ec <xTaskRemoveFromEventList>
 800bdca:	4603      	mov	r3, r0
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d012      	beq.n	800bdf6 <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bdd0:	4b0c      	ldr	r3, [pc, #48]	; (800be04 <xQueueGenericReset+0xd0>)
 800bdd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bdd6:	601a      	str	r2, [r3, #0]
 800bdd8:	f3bf 8f4f 	dsb	sy
 800bddc:	f3bf 8f6f 	isb	sy
 800bde0:	e009      	b.n	800bdf6 <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	3310      	adds	r3, #16
 800bde6:	4618      	mov	r0, r3
 800bde8:	f7ff fef0 	bl	800bbcc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bdec:	68fb      	ldr	r3, [r7, #12]
 800bdee:	3324      	adds	r3, #36	; 0x24
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f7ff feeb 	bl	800bbcc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bdf6:	f002 fc9d 	bl	800e734 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bdfa:	2301      	movs	r3, #1
}
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	3710      	adds	r7, #16
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}
 800be04:	e000ed04 	.word	0xe000ed04

0800be08 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800be08:	b580      	push	{r7, lr}
 800be0a:	b08e      	sub	sp, #56	; 0x38
 800be0c:	af02      	add	r7, sp, #8
 800be0e:	60f8      	str	r0, [r7, #12]
 800be10:	60b9      	str	r1, [r7, #8]
 800be12:	607a      	str	r2, [r7, #4]
 800be14:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800be16:	68fb      	ldr	r3, [r7, #12]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d10c      	bne.n	800be36 <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800be1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be20:	b672      	cpsid	i
 800be22:	f383 8811 	msr	BASEPRI, r3
 800be26:	f3bf 8f6f 	isb	sy
 800be2a:	f3bf 8f4f 	dsb	sy
 800be2e:	b662      	cpsie	i
 800be30:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800be32:	bf00      	nop
 800be34:	e7fe      	b.n	800be34 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d10c      	bne.n	800be56 <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800be3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be40:	b672      	cpsid	i
 800be42:	f383 8811 	msr	BASEPRI, r3
 800be46:	f3bf 8f6f 	isb	sy
 800be4a:	f3bf 8f4f 	dsb	sy
 800be4e:	b662      	cpsie	i
 800be50:	627b      	str	r3, [r7, #36]	; 0x24
}
 800be52:	bf00      	nop
 800be54:	e7fe      	b.n	800be54 <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d002      	beq.n	800be62 <xQueueGenericCreateStatic+0x5a>
 800be5c:	68bb      	ldr	r3, [r7, #8]
 800be5e:	2b00      	cmp	r3, #0
 800be60:	d001      	beq.n	800be66 <xQueueGenericCreateStatic+0x5e>
 800be62:	2301      	movs	r3, #1
 800be64:	e000      	b.n	800be68 <xQueueGenericCreateStatic+0x60>
 800be66:	2300      	movs	r3, #0
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d10c      	bne.n	800be86 <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800be6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be70:	b672      	cpsid	i
 800be72:	f383 8811 	msr	BASEPRI, r3
 800be76:	f3bf 8f6f 	isb	sy
 800be7a:	f3bf 8f4f 	dsb	sy
 800be7e:	b662      	cpsie	i
 800be80:	623b      	str	r3, [r7, #32]
}
 800be82:	bf00      	nop
 800be84:	e7fe      	b.n	800be84 <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800be86:	687b      	ldr	r3, [r7, #4]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d102      	bne.n	800be92 <xQueueGenericCreateStatic+0x8a>
 800be8c:	68bb      	ldr	r3, [r7, #8]
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d101      	bne.n	800be96 <xQueueGenericCreateStatic+0x8e>
 800be92:	2301      	movs	r3, #1
 800be94:	e000      	b.n	800be98 <xQueueGenericCreateStatic+0x90>
 800be96:	2300      	movs	r3, #0
 800be98:	2b00      	cmp	r3, #0
 800be9a:	d10c      	bne.n	800beb6 <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800be9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bea0:	b672      	cpsid	i
 800bea2:	f383 8811 	msr	BASEPRI, r3
 800bea6:	f3bf 8f6f 	isb	sy
 800beaa:	f3bf 8f4f 	dsb	sy
 800beae:	b662      	cpsie	i
 800beb0:	61fb      	str	r3, [r7, #28]
}
 800beb2:	bf00      	nop
 800beb4:	e7fe      	b.n	800beb4 <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800beb6:	2348      	movs	r3, #72	; 0x48
 800beb8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800beba:	697b      	ldr	r3, [r7, #20]
 800bebc:	2b48      	cmp	r3, #72	; 0x48
 800bebe:	d00c      	beq.n	800beda <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800bec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bec4:	b672      	cpsid	i
 800bec6:	f383 8811 	msr	BASEPRI, r3
 800beca:	f3bf 8f6f 	isb	sy
 800bece:	f3bf 8f4f 	dsb	sy
 800bed2:	b662      	cpsie	i
 800bed4:	61bb      	str	r3, [r7, #24]
}
 800bed6:	bf00      	nop
 800bed8:	e7fe      	b.n	800bed8 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800beda:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800bedc:	683b      	ldr	r3, [r7, #0]
 800bede:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800bee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d00d      	beq.n	800bf02 <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800bee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bee8:	2201      	movs	r2, #1
 800beea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800beee:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800bef2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bef4:	9300      	str	r3, [sp, #0]
 800bef6:	4613      	mov	r3, r2
 800bef8:	687a      	ldr	r2, [r7, #4]
 800befa:	68b9      	ldr	r1, [r7, #8]
 800befc:	68f8      	ldr	r0, [r7, #12]
 800befe:	f000 f847 	bl	800bf90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bf02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800bf04:	4618      	mov	r0, r3
 800bf06:	3730      	adds	r7, #48	; 0x30
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	bd80      	pop	{r7, pc}

0800bf0c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800bf0c:	b580      	push	{r7, lr}
 800bf0e:	b08a      	sub	sp, #40	; 0x28
 800bf10:	af02      	add	r7, sp, #8
 800bf12:	60f8      	str	r0, [r7, #12]
 800bf14:	60b9      	str	r1, [r7, #8]
 800bf16:	4613      	mov	r3, r2
 800bf18:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d10c      	bne.n	800bf3a <xQueueGenericCreate+0x2e>
	__asm volatile
 800bf20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf24:	b672      	cpsid	i
 800bf26:	f383 8811 	msr	BASEPRI, r3
 800bf2a:	f3bf 8f6f 	isb	sy
 800bf2e:	f3bf 8f4f 	dsb	sy
 800bf32:	b662      	cpsie	i
 800bf34:	613b      	str	r3, [r7, #16]
}
 800bf36:	bf00      	nop
 800bf38:	e7fe      	b.n	800bf38 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800bf3a:	68bb      	ldr	r3, [r7, #8]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d102      	bne.n	800bf46 <xQueueGenericCreate+0x3a>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800bf40:	2300      	movs	r3, #0
 800bf42:	61fb      	str	r3, [r7, #28]
 800bf44:	e004      	b.n	800bf50 <xQueueGenericCreate+0x44>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	68ba      	ldr	r2, [r7, #8]
 800bf4a:	fb02 f303 	mul.w	r3, r2, r3
 800bf4e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800bf50:	69fb      	ldr	r3, [r7, #28]
 800bf52:	3348      	adds	r3, #72	; 0x48
 800bf54:	4618      	mov	r0, r3
 800bf56:	f002 fce5 	bl	800e924 <pvPortMalloc>
 800bf5a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bf5c:	69bb      	ldr	r3, [r7, #24]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d011      	beq.n	800bf86 <xQueueGenericCreate+0x7a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bf62:	69bb      	ldr	r3, [r7, #24]
 800bf64:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bf66:	697b      	ldr	r3, [r7, #20]
 800bf68:	3348      	adds	r3, #72	; 0x48
 800bf6a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800bf6c:	69bb      	ldr	r3, [r7, #24]
 800bf6e:	2200      	movs	r2, #0
 800bf70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800bf74:	79fa      	ldrb	r2, [r7, #7]
 800bf76:	69bb      	ldr	r3, [r7, #24]
 800bf78:	9300      	str	r3, [sp, #0]
 800bf7a:	4613      	mov	r3, r2
 800bf7c:	697a      	ldr	r2, [r7, #20]
 800bf7e:	68b9      	ldr	r1, [r7, #8]
 800bf80:	68f8      	ldr	r0, [r7, #12]
 800bf82:	f000 f805 	bl	800bf90 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800bf86:	69bb      	ldr	r3, [r7, #24]
	}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	3720      	adds	r7, #32
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}

0800bf90 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b084      	sub	sp, #16
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	60f8      	str	r0, [r7, #12]
 800bf98:	60b9      	str	r1, [r7, #8]
 800bf9a:	607a      	str	r2, [r7, #4]
 800bf9c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bf9e:	68bb      	ldr	r3, [r7, #8]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d103      	bne.n	800bfac <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bfa4:	69bb      	ldr	r3, [r7, #24]
 800bfa6:	69ba      	ldr	r2, [r7, #24]
 800bfa8:	601a      	str	r2, [r3, #0]
 800bfaa:	e002      	b.n	800bfb2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bfac:	69bb      	ldr	r3, [r7, #24]
 800bfae:	687a      	ldr	r2, [r7, #4]
 800bfb0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bfb2:	69bb      	ldr	r3, [r7, #24]
 800bfb4:	68fa      	ldr	r2, [r7, #12]
 800bfb6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800bfb8:	69bb      	ldr	r3, [r7, #24]
 800bfba:	68ba      	ldr	r2, [r7, #8]
 800bfbc:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bfbe:	2101      	movs	r1, #1
 800bfc0:	69b8      	ldr	r0, [r7, #24]
 800bfc2:	f7ff feb7 	bl	800bd34 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bfc6:	bf00      	nop
 800bfc8:	3710      	adds	r7, #16
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	bd80      	pop	{r7, pc}

0800bfce <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bfce:	b580      	push	{r7, lr}
 800bfd0:	b082      	sub	sp, #8
 800bfd2:	af00      	add	r7, sp, #0
 800bfd4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	d00e      	beq.n	800bffa <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	2200      	movs	r2, #0
 800bfe0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	2200      	movs	r2, #0
 800bfe6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	2200      	movs	r2, #0
 800bfec:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800bfee:	2300      	movs	r3, #0
 800bff0:	2200      	movs	r2, #0
 800bff2:	2100      	movs	r1, #0
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 f837 	bl	800c068 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bffa:	bf00      	nop
 800bffc:	3708      	adds	r7, #8
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}

0800c002 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800c002:	b580      	push	{r7, lr}
 800c004:	b086      	sub	sp, #24
 800c006:	af00      	add	r7, sp, #0
 800c008:	4603      	mov	r3, r0
 800c00a:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c00c:	2301      	movs	r3, #1
 800c00e:	617b      	str	r3, [r7, #20]
 800c010:	2300      	movs	r3, #0
 800c012:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800c014:	79fb      	ldrb	r3, [r7, #7]
 800c016:	461a      	mov	r2, r3
 800c018:	6939      	ldr	r1, [r7, #16]
 800c01a:	6978      	ldr	r0, [r7, #20]
 800c01c:	f7ff ff76 	bl	800bf0c <xQueueGenericCreate>
 800c020:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c022:	68f8      	ldr	r0, [r7, #12]
 800c024:	f7ff ffd3 	bl	800bfce <prvInitialiseMutex>

		return xNewQueue;
 800c028:	68fb      	ldr	r3, [r7, #12]
	}
 800c02a:	4618      	mov	r0, r3
 800c02c:	3718      	adds	r7, #24
 800c02e:	46bd      	mov	sp, r7
 800c030:	bd80      	pop	{r7, pc}

0800c032 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800c032:	b580      	push	{r7, lr}
 800c034:	b088      	sub	sp, #32
 800c036:	af02      	add	r7, sp, #8
 800c038:	4603      	mov	r3, r0
 800c03a:	6039      	str	r1, [r7, #0]
 800c03c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800c03e:	2301      	movs	r3, #1
 800c040:	617b      	str	r3, [r7, #20]
 800c042:	2300      	movs	r3, #0
 800c044:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800c046:	79fb      	ldrb	r3, [r7, #7]
 800c048:	9300      	str	r3, [sp, #0]
 800c04a:	683b      	ldr	r3, [r7, #0]
 800c04c:	2200      	movs	r2, #0
 800c04e:	6939      	ldr	r1, [r7, #16]
 800c050:	6978      	ldr	r0, [r7, #20]
 800c052:	f7ff fed9 	bl	800be08 <xQueueGenericCreateStatic>
 800c056:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800c058:	68f8      	ldr	r0, [r7, #12]
 800c05a:	f7ff ffb8 	bl	800bfce <prvInitialiseMutex>

		return xNewQueue;
 800c05e:	68fb      	ldr	r3, [r7, #12]
	}
 800c060:	4618      	mov	r0, r3
 800c062:	3718      	adds	r7, #24
 800c064:	46bd      	mov	sp, r7
 800c066:	bd80      	pop	{r7, pc}

0800c068 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b08e      	sub	sp, #56	; 0x38
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	60f8      	str	r0, [r7, #12]
 800c070:	60b9      	str	r1, [r7, #8]
 800c072:	607a      	str	r2, [r7, #4]
 800c074:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c076:	2300      	movs	r3, #0
 800c078:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c07e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c080:	2b00      	cmp	r3, #0
 800c082:	d10c      	bne.n	800c09e <xQueueGenericSend+0x36>
	__asm volatile
 800c084:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c088:	b672      	cpsid	i
 800c08a:	f383 8811 	msr	BASEPRI, r3
 800c08e:	f3bf 8f6f 	isb	sy
 800c092:	f3bf 8f4f 	dsb	sy
 800c096:	b662      	cpsie	i
 800c098:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c09a:	bf00      	nop
 800c09c:	e7fe      	b.n	800c09c <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d103      	bne.n	800c0ac <xQueueGenericSend+0x44>
 800c0a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d101      	bne.n	800c0b0 <xQueueGenericSend+0x48>
 800c0ac:	2301      	movs	r3, #1
 800c0ae:	e000      	b.n	800c0b2 <xQueueGenericSend+0x4a>
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d10c      	bne.n	800c0d0 <xQueueGenericSend+0x68>
	__asm volatile
 800c0b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ba:	b672      	cpsid	i
 800c0bc:	f383 8811 	msr	BASEPRI, r3
 800c0c0:	f3bf 8f6f 	isb	sy
 800c0c4:	f3bf 8f4f 	dsb	sy
 800c0c8:	b662      	cpsie	i
 800c0ca:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c0cc:	bf00      	nop
 800c0ce:	e7fe      	b.n	800c0ce <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	2b02      	cmp	r3, #2
 800c0d4:	d103      	bne.n	800c0de <xQueueGenericSend+0x76>
 800c0d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c0d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c0da:	2b01      	cmp	r3, #1
 800c0dc:	d101      	bne.n	800c0e2 <xQueueGenericSend+0x7a>
 800c0de:	2301      	movs	r3, #1
 800c0e0:	e000      	b.n	800c0e4 <xQueueGenericSend+0x7c>
 800c0e2:	2300      	movs	r3, #0
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d10c      	bne.n	800c102 <xQueueGenericSend+0x9a>
	__asm volatile
 800c0e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0ec:	b672      	cpsid	i
 800c0ee:	f383 8811 	msr	BASEPRI, r3
 800c0f2:	f3bf 8f6f 	isb	sy
 800c0f6:	f3bf 8f4f 	dsb	sy
 800c0fa:	b662      	cpsie	i
 800c0fc:	623b      	str	r3, [r7, #32]
}
 800c0fe:	bf00      	nop
 800c100:	e7fe      	b.n	800c100 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c102:	f001 fbbb 	bl	800d87c <xTaskGetSchedulerState>
 800c106:	4603      	mov	r3, r0
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d102      	bne.n	800c112 <xQueueGenericSend+0xaa>
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	d101      	bne.n	800c116 <xQueueGenericSend+0xae>
 800c112:	2301      	movs	r3, #1
 800c114:	e000      	b.n	800c118 <xQueueGenericSend+0xb0>
 800c116:	2300      	movs	r3, #0
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d10c      	bne.n	800c136 <xQueueGenericSend+0xce>
	__asm volatile
 800c11c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c120:	b672      	cpsid	i
 800c122:	f383 8811 	msr	BASEPRI, r3
 800c126:	f3bf 8f6f 	isb	sy
 800c12a:	f3bf 8f4f 	dsb	sy
 800c12e:	b662      	cpsie	i
 800c130:	61fb      	str	r3, [r7, #28]
}
 800c132:	bf00      	nop
 800c134:	e7fe      	b.n	800c134 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c136:	f002 fac9 	bl	800e6cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c13a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c13c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c13e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c140:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c142:	429a      	cmp	r2, r3
 800c144:	d302      	bcc.n	800c14c <xQueueGenericSend+0xe4>
 800c146:	683b      	ldr	r3, [r7, #0]
 800c148:	2b02      	cmp	r3, #2
 800c14a:	d129      	bne.n	800c1a0 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c14c:	683a      	ldr	r2, [r7, #0]
 800c14e:	68b9      	ldr	r1, [r7, #8]
 800c150:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c152:	f000 fb41 	bl	800c7d8 <prvCopyDataToQueue>
 800c156:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c15a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d010      	beq.n	800c182 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c162:	3324      	adds	r3, #36	; 0x24
 800c164:	4618      	mov	r0, r3
 800c166:	f001 f9c1 	bl	800d4ec <xTaskRemoveFromEventList>
 800c16a:	4603      	mov	r3, r0
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d013      	beq.n	800c198 <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c170:	4b3f      	ldr	r3, [pc, #252]	; (800c270 <xQueueGenericSend+0x208>)
 800c172:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c176:	601a      	str	r2, [r3, #0]
 800c178:	f3bf 8f4f 	dsb	sy
 800c17c:	f3bf 8f6f 	isb	sy
 800c180:	e00a      	b.n	800c198 <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c182:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c184:	2b00      	cmp	r3, #0
 800c186:	d007      	beq.n	800c198 <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c188:	4b39      	ldr	r3, [pc, #228]	; (800c270 <xQueueGenericSend+0x208>)
 800c18a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c18e:	601a      	str	r2, [r3, #0]
 800c190:	f3bf 8f4f 	dsb	sy
 800c194:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c198:	f002 facc 	bl	800e734 <vPortExitCritical>
				return pdPASS;
 800c19c:	2301      	movs	r3, #1
 800c19e:	e063      	b.n	800c268 <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c1a0:	687b      	ldr	r3, [r7, #4]
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d103      	bne.n	800c1ae <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c1a6:	f002 fac5 	bl	800e734 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c1aa:	2300      	movs	r3, #0
 800c1ac:	e05c      	b.n	800c268 <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c1ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d106      	bne.n	800c1c2 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c1b4:	f107 0314 	add.w	r3, r7, #20
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	f001 f9fb 	bl	800d5b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c1be:	2301      	movs	r3, #1
 800c1c0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c1c2:	f002 fab7 	bl	800e734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c1c6:	f000 ff63 	bl	800d090 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c1ca:	f002 fa7f 	bl	800e6cc <vPortEnterCritical>
 800c1ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c1d4:	b25b      	sxtb	r3, r3
 800c1d6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1da:	d103      	bne.n	800c1e4 <xQueueGenericSend+0x17c>
 800c1dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1de:	2200      	movs	r2, #0
 800c1e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c1e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c1ea:	b25b      	sxtb	r3, r3
 800c1ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c1f0:	d103      	bne.n	800c1fa <xQueueGenericSend+0x192>
 800c1f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c1fa:	f002 fa9b 	bl	800e734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c1fe:	1d3a      	adds	r2, r7, #4
 800c200:	f107 0314 	add.w	r3, r7, #20
 800c204:	4611      	mov	r1, r2
 800c206:	4618      	mov	r0, r3
 800c208:	f001 f9ea 	bl	800d5e0 <xTaskCheckForTimeOut>
 800c20c:	4603      	mov	r3, r0
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d124      	bne.n	800c25c <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c212:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c214:	f000 fbd8 	bl	800c9c8 <prvIsQueueFull>
 800c218:	4603      	mov	r3, r0
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d018      	beq.n	800c250 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c21e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c220:	3310      	adds	r3, #16
 800c222:	687a      	ldr	r2, [r7, #4]
 800c224:	4611      	mov	r1, r2
 800c226:	4618      	mov	r0, r3
 800c228:	f001 f90c 	bl	800d444 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c22c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c22e:	f000 fb63 	bl	800c8f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c232:	f000 ff3b 	bl	800d0ac <xTaskResumeAll>
 800c236:	4603      	mov	r3, r0
 800c238:	2b00      	cmp	r3, #0
 800c23a:	f47f af7c 	bne.w	800c136 <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800c23e:	4b0c      	ldr	r3, [pc, #48]	; (800c270 <xQueueGenericSend+0x208>)
 800c240:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c244:	601a      	str	r2, [r3, #0]
 800c246:	f3bf 8f4f 	dsb	sy
 800c24a:	f3bf 8f6f 	isb	sy
 800c24e:	e772      	b.n	800c136 <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c250:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c252:	f000 fb51 	bl	800c8f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c256:	f000 ff29 	bl	800d0ac <xTaskResumeAll>
 800c25a:	e76c      	b.n	800c136 <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c25c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c25e:	f000 fb4b 	bl	800c8f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c262:	f000 ff23 	bl	800d0ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c266:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c268:	4618      	mov	r0, r3
 800c26a:	3738      	adds	r7, #56	; 0x38
 800c26c:	46bd      	mov	sp, r7
 800c26e:	bd80      	pop	{r7, pc}
 800c270:	e000ed04 	.word	0xe000ed04

0800c274 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b08e      	sub	sp, #56	; 0x38
 800c278:	af00      	add	r7, sp, #0
 800c27a:	60f8      	str	r0, [r7, #12]
 800c27c:	60b9      	str	r1, [r7, #8]
 800c27e:	607a      	str	r2, [r7, #4]
 800c280:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c288:	2b00      	cmp	r3, #0
 800c28a:	d10c      	bne.n	800c2a6 <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800c28c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c290:	b672      	cpsid	i
 800c292:	f383 8811 	msr	BASEPRI, r3
 800c296:	f3bf 8f6f 	isb	sy
 800c29a:	f3bf 8f4f 	dsb	sy
 800c29e:	b662      	cpsie	i
 800c2a0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c2a2:	bf00      	nop
 800c2a4:	e7fe      	b.n	800c2a4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c2a6:	68bb      	ldr	r3, [r7, #8]
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	d103      	bne.n	800c2b4 <xQueueGenericSendFromISR+0x40>
 800c2ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d101      	bne.n	800c2b8 <xQueueGenericSendFromISR+0x44>
 800c2b4:	2301      	movs	r3, #1
 800c2b6:	e000      	b.n	800c2ba <xQueueGenericSendFromISR+0x46>
 800c2b8:	2300      	movs	r3, #0
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d10c      	bne.n	800c2d8 <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800c2be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2c2:	b672      	cpsid	i
 800c2c4:	f383 8811 	msr	BASEPRI, r3
 800c2c8:	f3bf 8f6f 	isb	sy
 800c2cc:	f3bf 8f4f 	dsb	sy
 800c2d0:	b662      	cpsie	i
 800c2d2:	623b      	str	r3, [r7, #32]
}
 800c2d4:	bf00      	nop
 800c2d6:	e7fe      	b.n	800c2d6 <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c2d8:	683b      	ldr	r3, [r7, #0]
 800c2da:	2b02      	cmp	r3, #2
 800c2dc:	d103      	bne.n	800c2e6 <xQueueGenericSendFromISR+0x72>
 800c2de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c2e2:	2b01      	cmp	r3, #1
 800c2e4:	d101      	bne.n	800c2ea <xQueueGenericSendFromISR+0x76>
 800c2e6:	2301      	movs	r3, #1
 800c2e8:	e000      	b.n	800c2ec <xQueueGenericSendFromISR+0x78>
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d10c      	bne.n	800c30a <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800c2f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2f4:	b672      	cpsid	i
 800c2f6:	f383 8811 	msr	BASEPRI, r3
 800c2fa:	f3bf 8f6f 	isb	sy
 800c2fe:	f3bf 8f4f 	dsb	sy
 800c302:	b662      	cpsie	i
 800c304:	61fb      	str	r3, [r7, #28]
}
 800c306:	bf00      	nop
 800c308:	e7fe      	b.n	800c308 <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c30a:	f002 fac7 	bl	800e89c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c30e:	f3ef 8211 	mrs	r2, BASEPRI
 800c312:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c316:	b672      	cpsid	i
 800c318:	f383 8811 	msr	BASEPRI, r3
 800c31c:	f3bf 8f6f 	isb	sy
 800c320:	f3bf 8f4f 	dsb	sy
 800c324:	b662      	cpsie	i
 800c326:	61ba      	str	r2, [r7, #24]
 800c328:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c32a:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c32c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c32e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c330:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c334:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c336:	429a      	cmp	r2, r3
 800c338:	d302      	bcc.n	800c340 <xQueueGenericSendFromISR+0xcc>
 800c33a:	683b      	ldr	r3, [r7, #0]
 800c33c:	2b02      	cmp	r3, #2
 800c33e:	d12c      	bne.n	800c39a <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c342:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c346:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c34a:	683a      	ldr	r2, [r7, #0]
 800c34c:	68b9      	ldr	r1, [r7, #8]
 800c34e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c350:	f000 fa42 	bl	800c7d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c354:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800c358:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c35c:	d112      	bne.n	800c384 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c35e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c362:	2b00      	cmp	r3, #0
 800c364:	d016      	beq.n	800c394 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c366:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c368:	3324      	adds	r3, #36	; 0x24
 800c36a:	4618      	mov	r0, r3
 800c36c:	f001 f8be 	bl	800d4ec <xTaskRemoveFromEventList>
 800c370:	4603      	mov	r3, r0
 800c372:	2b00      	cmp	r3, #0
 800c374:	d00e      	beq.n	800c394 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d00b      	beq.n	800c394 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	2201      	movs	r2, #1
 800c380:	601a      	str	r2, [r3, #0]
 800c382:	e007      	b.n	800c394 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c384:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c388:	3301      	adds	r3, #1
 800c38a:	b2db      	uxtb	r3, r3
 800c38c:	b25a      	sxtb	r2, r3
 800c38e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c390:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c394:	2301      	movs	r3, #1
 800c396:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800c398:	e001      	b.n	800c39e <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c39a:	2300      	movs	r3, #0
 800c39c:	637b      	str	r3, [r7, #52]	; 0x34
 800c39e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c3a0:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c3a2:	693b      	ldr	r3, [r7, #16]
 800c3a4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c3a8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c3aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c3ac:	4618      	mov	r0, r3
 800c3ae:	3738      	adds	r7, #56	; 0x38
 800c3b0:	46bd      	mov	sp, r7
 800c3b2:	bd80      	pop	{r7, pc}

0800c3b4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c3b4:	b580      	push	{r7, lr}
 800c3b6:	b08c      	sub	sp, #48	; 0x30
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	60f8      	str	r0, [r7, #12]
 800c3bc:	60b9      	str	r1, [r7, #8]
 800c3be:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c3c0:	2300      	movs	r3, #0
 800c3c2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c3c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d10c      	bne.n	800c3e8 <xQueueReceive+0x34>
	__asm volatile
 800c3ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3d2:	b672      	cpsid	i
 800c3d4:	f383 8811 	msr	BASEPRI, r3
 800c3d8:	f3bf 8f6f 	isb	sy
 800c3dc:	f3bf 8f4f 	dsb	sy
 800c3e0:	b662      	cpsie	i
 800c3e2:	623b      	str	r3, [r7, #32]
}
 800c3e4:	bf00      	nop
 800c3e6:	e7fe      	b.n	800c3e6 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d103      	bne.n	800c3f6 <xQueueReceive+0x42>
 800c3ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d101      	bne.n	800c3fa <xQueueReceive+0x46>
 800c3f6:	2301      	movs	r3, #1
 800c3f8:	e000      	b.n	800c3fc <xQueueReceive+0x48>
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d10c      	bne.n	800c41a <xQueueReceive+0x66>
	__asm volatile
 800c400:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c404:	b672      	cpsid	i
 800c406:	f383 8811 	msr	BASEPRI, r3
 800c40a:	f3bf 8f6f 	isb	sy
 800c40e:	f3bf 8f4f 	dsb	sy
 800c412:	b662      	cpsie	i
 800c414:	61fb      	str	r3, [r7, #28]
}
 800c416:	bf00      	nop
 800c418:	e7fe      	b.n	800c418 <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c41a:	f001 fa2f 	bl	800d87c <xTaskGetSchedulerState>
 800c41e:	4603      	mov	r3, r0
 800c420:	2b00      	cmp	r3, #0
 800c422:	d102      	bne.n	800c42a <xQueueReceive+0x76>
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	2b00      	cmp	r3, #0
 800c428:	d101      	bne.n	800c42e <xQueueReceive+0x7a>
 800c42a:	2301      	movs	r3, #1
 800c42c:	e000      	b.n	800c430 <xQueueReceive+0x7c>
 800c42e:	2300      	movs	r3, #0
 800c430:	2b00      	cmp	r3, #0
 800c432:	d10c      	bne.n	800c44e <xQueueReceive+0x9a>
	__asm volatile
 800c434:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c438:	b672      	cpsid	i
 800c43a:	f383 8811 	msr	BASEPRI, r3
 800c43e:	f3bf 8f6f 	isb	sy
 800c442:	f3bf 8f4f 	dsb	sy
 800c446:	b662      	cpsie	i
 800c448:	61bb      	str	r3, [r7, #24]
}
 800c44a:	bf00      	nop
 800c44c:	e7fe      	b.n	800c44c <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c44e:	f002 f93d 	bl	800e6cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c456:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d01f      	beq.n	800c49e <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c45e:	68b9      	ldr	r1, [r7, #8]
 800c460:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c462:	f000 fa23 	bl	800c8ac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c468:	1e5a      	subs	r2, r3, #1
 800c46a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c46c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c46e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c470:	691b      	ldr	r3, [r3, #16]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d00f      	beq.n	800c496 <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c476:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c478:	3310      	adds	r3, #16
 800c47a:	4618      	mov	r0, r3
 800c47c:	f001 f836 	bl	800d4ec <xTaskRemoveFromEventList>
 800c480:	4603      	mov	r3, r0
 800c482:	2b00      	cmp	r3, #0
 800c484:	d007      	beq.n	800c496 <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c486:	4b3d      	ldr	r3, [pc, #244]	; (800c57c <xQueueReceive+0x1c8>)
 800c488:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c48c:	601a      	str	r2, [r3, #0]
 800c48e:	f3bf 8f4f 	dsb	sy
 800c492:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c496:	f002 f94d 	bl	800e734 <vPortExitCritical>
				return pdPASS;
 800c49a:	2301      	movs	r3, #1
 800c49c:	e069      	b.n	800c572 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d103      	bne.n	800c4ac <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c4a4:	f002 f946 	bl	800e734 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	e062      	b.n	800c572 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c4ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d106      	bne.n	800c4c0 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c4b2:	f107 0310 	add.w	r3, r7, #16
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f001 f87c 	bl	800d5b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c4bc:	2301      	movs	r3, #1
 800c4be:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c4c0:	f002 f938 	bl	800e734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c4c4:	f000 fde4 	bl	800d090 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c4c8:	f002 f900 	bl	800e6cc <vPortEnterCritical>
 800c4cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4ce:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c4d2:	b25b      	sxtb	r3, r3
 800c4d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c4d8:	d103      	bne.n	800c4e2 <xQueueReceive+0x12e>
 800c4da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4dc:	2200      	movs	r2, #0
 800c4de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c4e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4e4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c4e8:	b25b      	sxtb	r3, r3
 800c4ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c4ee:	d103      	bne.n	800c4f8 <xQueueReceive+0x144>
 800c4f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c4f8:	f002 f91c 	bl	800e734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c4fc:	1d3a      	adds	r2, r7, #4
 800c4fe:	f107 0310 	add.w	r3, r7, #16
 800c502:	4611      	mov	r1, r2
 800c504:	4618      	mov	r0, r3
 800c506:	f001 f86b 	bl	800d5e0 <xTaskCheckForTimeOut>
 800c50a:	4603      	mov	r3, r0
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d123      	bne.n	800c558 <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c510:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c512:	f000 fa43 	bl	800c99c <prvIsQueueEmpty>
 800c516:	4603      	mov	r3, r0
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d017      	beq.n	800c54c <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c51c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c51e:	3324      	adds	r3, #36	; 0x24
 800c520:	687a      	ldr	r2, [r7, #4]
 800c522:	4611      	mov	r1, r2
 800c524:	4618      	mov	r0, r3
 800c526:	f000 ff8d 	bl	800d444 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c52a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c52c:	f000 f9e4 	bl	800c8f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c530:	f000 fdbc 	bl	800d0ac <xTaskResumeAll>
 800c534:	4603      	mov	r3, r0
 800c536:	2b00      	cmp	r3, #0
 800c538:	d189      	bne.n	800c44e <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800c53a:	4b10      	ldr	r3, [pc, #64]	; (800c57c <xQueueReceive+0x1c8>)
 800c53c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c540:	601a      	str	r2, [r3, #0]
 800c542:	f3bf 8f4f 	dsb	sy
 800c546:	f3bf 8f6f 	isb	sy
 800c54a:	e780      	b.n	800c44e <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c54c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c54e:	f000 f9d3 	bl	800c8f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c552:	f000 fdab 	bl	800d0ac <xTaskResumeAll>
 800c556:	e77a      	b.n	800c44e <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c558:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c55a:	f000 f9cd 	bl	800c8f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c55e:	f000 fda5 	bl	800d0ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c562:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c564:	f000 fa1a 	bl	800c99c <prvIsQueueEmpty>
 800c568:	4603      	mov	r3, r0
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	f43f af6f 	beq.w	800c44e <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c570:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c572:	4618      	mov	r0, r3
 800c574:	3730      	adds	r7, #48	; 0x30
 800c576:	46bd      	mov	sp, r7
 800c578:	bd80      	pop	{r7, pc}
 800c57a:	bf00      	nop
 800c57c:	e000ed04 	.word	0xe000ed04

0800c580 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b08e      	sub	sp, #56	; 0x38
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
 800c588:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c58a:	2300      	movs	r3, #0
 800c58c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c592:	2300      	movs	r3, #0
 800c594:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c596:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d10c      	bne.n	800c5b6 <xQueueSemaphoreTake+0x36>
	__asm volatile
 800c59c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5a0:	b672      	cpsid	i
 800c5a2:	f383 8811 	msr	BASEPRI, r3
 800c5a6:	f3bf 8f6f 	isb	sy
 800c5aa:	f3bf 8f4f 	dsb	sy
 800c5ae:	b662      	cpsie	i
 800c5b0:	623b      	str	r3, [r7, #32]
}
 800c5b2:	bf00      	nop
 800c5b4:	e7fe      	b.n	800c5b4 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c5b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c5b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	d00c      	beq.n	800c5d8 <xQueueSemaphoreTake+0x58>
	__asm volatile
 800c5be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5c2:	b672      	cpsid	i
 800c5c4:	f383 8811 	msr	BASEPRI, r3
 800c5c8:	f3bf 8f6f 	isb	sy
 800c5cc:	f3bf 8f4f 	dsb	sy
 800c5d0:	b662      	cpsie	i
 800c5d2:	61fb      	str	r3, [r7, #28]
}
 800c5d4:	bf00      	nop
 800c5d6:	e7fe      	b.n	800c5d6 <xQueueSemaphoreTake+0x56>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c5d8:	f001 f950 	bl	800d87c <xTaskGetSchedulerState>
 800c5dc:	4603      	mov	r3, r0
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d102      	bne.n	800c5e8 <xQueueSemaphoreTake+0x68>
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d101      	bne.n	800c5ec <xQueueSemaphoreTake+0x6c>
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	e000      	b.n	800c5ee <xQueueSemaphoreTake+0x6e>
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d10c      	bne.n	800c60c <xQueueSemaphoreTake+0x8c>
	__asm volatile
 800c5f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f6:	b672      	cpsid	i
 800c5f8:	f383 8811 	msr	BASEPRI, r3
 800c5fc:	f3bf 8f6f 	isb	sy
 800c600:	f3bf 8f4f 	dsb	sy
 800c604:	b662      	cpsie	i
 800c606:	61bb      	str	r3, [r7, #24]
}
 800c608:	bf00      	nop
 800c60a:	e7fe      	b.n	800c60a <xQueueSemaphoreTake+0x8a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c60c:	f002 f85e 	bl	800e6cc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c612:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c614:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d024      	beq.n	800c666 <xQueueSemaphoreTake+0xe6>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c61c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c61e:	1e5a      	subs	r2, r3, #1
 800c620:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c622:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c626:	681b      	ldr	r3, [r3, #0]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d104      	bne.n	800c636 <xQueueSemaphoreTake+0xb6>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c62c:	f001 faec 	bl	800dc08 <pvTaskIncrementMutexHeldCount>
 800c630:	4602      	mov	r2, r0
 800c632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c634:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c638:	691b      	ldr	r3, [r3, #16]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d00f      	beq.n	800c65e <xQueueSemaphoreTake+0xde>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c63e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c640:	3310      	adds	r3, #16
 800c642:	4618      	mov	r0, r3
 800c644:	f000 ff52 	bl	800d4ec <xTaskRemoveFromEventList>
 800c648:	4603      	mov	r3, r0
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d007      	beq.n	800c65e <xQueueSemaphoreTake+0xde>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c64e:	4b55      	ldr	r3, [pc, #340]	; (800c7a4 <xQueueSemaphoreTake+0x224>)
 800c650:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c654:	601a      	str	r2, [r3, #0]
 800c656:	f3bf 8f4f 	dsb	sy
 800c65a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c65e:	f002 f869 	bl	800e734 <vPortExitCritical>
				return pdPASS;
 800c662:	2301      	movs	r3, #1
 800c664:	e099      	b.n	800c79a <xQueueSemaphoreTake+0x21a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c666:	683b      	ldr	r3, [r7, #0]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d113      	bne.n	800c694 <xQueueSemaphoreTake+0x114>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d00c      	beq.n	800c68c <xQueueSemaphoreTake+0x10c>
	__asm volatile
 800c672:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c676:	b672      	cpsid	i
 800c678:	f383 8811 	msr	BASEPRI, r3
 800c67c:	f3bf 8f6f 	isb	sy
 800c680:	f3bf 8f4f 	dsb	sy
 800c684:	b662      	cpsie	i
 800c686:	617b      	str	r3, [r7, #20]
}
 800c688:	bf00      	nop
 800c68a:	e7fe      	b.n	800c68a <xQueueSemaphoreTake+0x10a>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c68c:	f002 f852 	bl	800e734 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c690:	2300      	movs	r3, #0
 800c692:	e082      	b.n	800c79a <xQueueSemaphoreTake+0x21a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c696:	2b00      	cmp	r3, #0
 800c698:	d106      	bne.n	800c6a8 <xQueueSemaphoreTake+0x128>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c69a:	f107 030c 	add.w	r3, r7, #12
 800c69e:	4618      	mov	r0, r3
 800c6a0:	f000 ff88 	bl	800d5b4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c6a4:	2301      	movs	r3, #1
 800c6a6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c6a8:	f002 f844 	bl	800e734 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c6ac:	f000 fcf0 	bl	800d090 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c6b0:	f002 f80c 	bl	800e6cc <vPortEnterCritical>
 800c6b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6b6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c6ba:	b25b      	sxtb	r3, r3
 800c6bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6c0:	d103      	bne.n	800c6ca <xQueueSemaphoreTake+0x14a>
 800c6c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6c4:	2200      	movs	r2, #0
 800c6c6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c6ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c6d0:	b25b      	sxtb	r3, r3
 800c6d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6d6:	d103      	bne.n	800c6e0 <xQueueSemaphoreTake+0x160>
 800c6d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6da:	2200      	movs	r2, #0
 800c6dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c6e0:	f002 f828 	bl	800e734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c6e4:	463a      	mov	r2, r7
 800c6e6:	f107 030c 	add.w	r3, r7, #12
 800c6ea:	4611      	mov	r1, r2
 800c6ec:	4618      	mov	r0, r3
 800c6ee:	f000 ff77 	bl	800d5e0 <xTaskCheckForTimeOut>
 800c6f2:	4603      	mov	r3, r0
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d132      	bne.n	800c75e <xQueueSemaphoreTake+0x1de>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c6f8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c6fa:	f000 f94f 	bl	800c99c <prvIsQueueEmpty>
 800c6fe:	4603      	mov	r3, r0
 800c700:	2b00      	cmp	r3, #0
 800c702:	d026      	beq.n	800c752 <xQueueSemaphoreTake+0x1d2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c704:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d109      	bne.n	800c720 <xQueueSemaphoreTake+0x1a0>
					{
						taskENTER_CRITICAL();
 800c70c:	f001 ffde 	bl	800e6cc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c712:	689b      	ldr	r3, [r3, #8]
 800c714:	4618      	mov	r0, r3
 800c716:	f001 f8cf 	bl	800d8b8 <xTaskPriorityInherit>
 800c71a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c71c:	f002 f80a 	bl	800e734 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c722:	3324      	adds	r3, #36	; 0x24
 800c724:	683a      	ldr	r2, [r7, #0]
 800c726:	4611      	mov	r1, r2
 800c728:	4618      	mov	r0, r3
 800c72a:	f000 fe8b 	bl	800d444 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c72e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c730:	f000 f8e2 	bl	800c8f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c734:	f000 fcba 	bl	800d0ac <xTaskResumeAll>
 800c738:	4603      	mov	r3, r0
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	f47f af66 	bne.w	800c60c <xQueueSemaphoreTake+0x8c>
				{
					portYIELD_WITHIN_API();
 800c740:	4b18      	ldr	r3, [pc, #96]	; (800c7a4 <xQueueSemaphoreTake+0x224>)
 800c742:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c746:	601a      	str	r2, [r3, #0]
 800c748:	f3bf 8f4f 	dsb	sy
 800c74c:	f3bf 8f6f 	isb	sy
 800c750:	e75c      	b.n	800c60c <xQueueSemaphoreTake+0x8c>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c752:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c754:	f000 f8d0 	bl	800c8f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c758:	f000 fca8 	bl	800d0ac <xTaskResumeAll>
 800c75c:	e756      	b.n	800c60c <xQueueSemaphoreTake+0x8c>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c75e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c760:	f000 f8ca 	bl	800c8f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c764:	f000 fca2 	bl	800d0ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c768:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c76a:	f000 f917 	bl	800c99c <prvIsQueueEmpty>
 800c76e:	4603      	mov	r3, r0
 800c770:	2b00      	cmp	r3, #0
 800c772:	f43f af4b 	beq.w	800c60c <xQueueSemaphoreTake+0x8c>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d00d      	beq.n	800c798 <xQueueSemaphoreTake+0x218>
					{
						taskENTER_CRITICAL();
 800c77c:	f001 ffa6 	bl	800e6cc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c780:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c782:	f000 f811 	bl	800c7a8 <prvGetDisinheritPriorityAfterTimeout>
 800c786:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c788:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c78a:	689b      	ldr	r3, [r3, #8]
 800c78c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c78e:	4618      	mov	r0, r3
 800c790:	f001 f99c 	bl	800dacc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c794:	f001 ffce 	bl	800e734 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c798:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c79a:	4618      	mov	r0, r3
 800c79c:	3738      	adds	r7, #56	; 0x38
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	bd80      	pop	{r7, pc}
 800c7a2:	bf00      	nop
 800c7a4:	e000ed04 	.word	0xe000ed04

0800c7a8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800c7a8:	b480      	push	{r7}
 800c7aa:	b085      	sub	sp, #20
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d006      	beq.n	800c7c6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	f1c3 0307 	rsb	r3, r3, #7
 800c7c2:	60fb      	str	r3, [r7, #12]
 800c7c4:	e001      	b.n	800c7ca <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800c7c6:	2300      	movs	r3, #0
 800c7c8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
	}
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	3714      	adds	r7, #20
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d6:	4770      	bx	lr

0800c7d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b086      	sub	sp, #24
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	60f8      	str	r0, [r7, #12]
 800c7e0:	60b9      	str	r1, [r7, #8]
 800c7e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800c7e4:	2300      	movs	r3, #0
 800c7e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d10d      	bne.n	800c812 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	2b00      	cmp	r3, #0
 800c7fc:	d14d      	bne.n	800c89a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	689b      	ldr	r3, [r3, #8]
 800c802:	4618      	mov	r0, r3
 800c804:	f001 f8d8 	bl	800d9b8 <xTaskPriorityDisinherit>
 800c808:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	2200      	movs	r2, #0
 800c80e:	609a      	str	r2, [r3, #8]
 800c810:	e043      	b.n	800c89a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	2b00      	cmp	r3, #0
 800c816:	d119      	bne.n	800c84c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	6858      	ldr	r0, [r3, #4]
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c820:	461a      	mov	r2, r3
 800c822:	68b9      	ldr	r1, [r7, #8]
 800c824:	f002 fa8e 	bl	800ed44 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	685a      	ldr	r2, [r3, #4]
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c830:	441a      	add	r2, r3
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	685a      	ldr	r2, [r3, #4]
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	689b      	ldr	r3, [r3, #8]
 800c83e:	429a      	cmp	r2, r3
 800c840:	d32b      	bcc.n	800c89a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800c842:	68fb      	ldr	r3, [r7, #12]
 800c844:	681a      	ldr	r2, [r3, #0]
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	605a      	str	r2, [r3, #4]
 800c84a:	e026      	b.n	800c89a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	68d8      	ldr	r0, [r3, #12]
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c854:	461a      	mov	r2, r3
 800c856:	68b9      	ldr	r1, [r7, #8]
 800c858:	f002 fa74 	bl	800ed44 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800c85c:	68fb      	ldr	r3, [r7, #12]
 800c85e:	68da      	ldr	r2, [r3, #12]
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c864:	425b      	negs	r3, r3
 800c866:	441a      	add	r2, r3
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	68da      	ldr	r2, [r3, #12]
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	429a      	cmp	r2, r3
 800c876:	d207      	bcs.n	800c888 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	689a      	ldr	r2, [r3, #8]
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c880:	425b      	negs	r3, r3
 800c882:	441a      	add	r2, r3
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	2b02      	cmp	r3, #2
 800c88c:	d105      	bne.n	800c89a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c88e:	693b      	ldr	r3, [r7, #16]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d002      	beq.n	800c89a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800c894:	693b      	ldr	r3, [r7, #16]
 800c896:	3b01      	subs	r3, #1
 800c898:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c89a:	693b      	ldr	r3, [r7, #16]
 800c89c:	1c5a      	adds	r2, r3, #1
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800c8a2:	697b      	ldr	r3, [r7, #20]
}
 800c8a4:	4618      	mov	r0, r3
 800c8a6:	3718      	adds	r7, #24
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	bd80      	pop	{r7, pc}

0800c8ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b082      	sub	sp, #8
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]
 800c8b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d018      	beq.n	800c8f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	68da      	ldr	r2, [r3, #12]
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8c6:	441a      	add	r2, r3
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	68da      	ldr	r2, [r3, #12]
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	689b      	ldr	r3, [r3, #8]
 800c8d4:	429a      	cmp	r2, r3
 800c8d6:	d303      	bcc.n	800c8e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681a      	ldr	r2, [r3, #0]
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	68d9      	ldr	r1, [r3, #12]
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8e8:	461a      	mov	r2, r3
 800c8ea:	6838      	ldr	r0, [r7, #0]
 800c8ec:	f002 fa2a 	bl	800ed44 <memcpy>
	}
}
 800c8f0:	bf00      	nop
 800c8f2:	3708      	adds	r7, #8
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	bd80      	pop	{r7, pc}

0800c8f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b084      	sub	sp, #16
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800c900:	f001 fee4 	bl	800e6cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c90a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c90c:	e011      	b.n	800c932 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c912:	2b00      	cmp	r3, #0
 800c914:	d012      	beq.n	800c93c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	3324      	adds	r3, #36	; 0x24
 800c91a:	4618      	mov	r0, r3
 800c91c:	f000 fde6 	bl	800d4ec <xTaskRemoveFromEventList>
 800c920:	4603      	mov	r3, r0
 800c922:	2b00      	cmp	r3, #0
 800c924:	d001      	beq.n	800c92a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800c926:	f000 fec1 	bl	800d6ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800c92a:	7bfb      	ldrb	r3, [r7, #15]
 800c92c:	3b01      	subs	r3, #1
 800c92e:	b2db      	uxtb	r3, r3
 800c930:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800c932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c936:	2b00      	cmp	r3, #0
 800c938:	dce9      	bgt.n	800c90e <prvUnlockQueue+0x16>
 800c93a:	e000      	b.n	800c93e <prvUnlockQueue+0x46>
					break;
 800c93c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	22ff      	movs	r2, #255	; 0xff
 800c942:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800c946:	f001 fef5 	bl	800e734 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800c94a:	f001 febf 	bl	800e6cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c954:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c956:	e011      	b.n	800c97c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	691b      	ldr	r3, [r3, #16]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d012      	beq.n	800c986 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	3310      	adds	r3, #16
 800c964:	4618      	mov	r0, r3
 800c966:	f000 fdc1 	bl	800d4ec <xTaskRemoveFromEventList>
 800c96a:	4603      	mov	r3, r0
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d001      	beq.n	800c974 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800c970:	f000 fe9c 	bl	800d6ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800c974:	7bbb      	ldrb	r3, [r7, #14]
 800c976:	3b01      	subs	r3, #1
 800c978:	b2db      	uxtb	r3, r3
 800c97a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800c97c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c980:	2b00      	cmp	r3, #0
 800c982:	dce9      	bgt.n	800c958 <prvUnlockQueue+0x60>
 800c984:	e000      	b.n	800c988 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800c986:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	22ff      	movs	r2, #255	; 0xff
 800c98c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800c990:	f001 fed0 	bl	800e734 <vPortExitCritical>
}
 800c994:	bf00      	nop
 800c996:	3710      	adds	r7, #16
 800c998:	46bd      	mov	sp, r7
 800c99a:	bd80      	pop	{r7, pc}

0800c99c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b084      	sub	sp, #16
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c9a4:	f001 fe92 	bl	800e6cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9ac:	2b00      	cmp	r3, #0
 800c9ae:	d102      	bne.n	800c9b6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	60fb      	str	r3, [r7, #12]
 800c9b4:	e001      	b.n	800c9ba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c9ba:	f001 febb 	bl	800e734 <vPortExitCritical>

	return xReturn;
 800c9be:	68fb      	ldr	r3, [r7, #12]
}
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	3710      	adds	r7, #16
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	bd80      	pop	{r7, pc}

0800c9c8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b084      	sub	sp, #16
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800c9d0:	f001 fe7c 	bl	800e6cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c9dc:	429a      	cmp	r2, r3
 800c9de:	d102      	bne.n	800c9e6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800c9e0:	2301      	movs	r3, #1
 800c9e2:	60fb      	str	r3, [r7, #12]
 800c9e4:	e001      	b.n	800c9ea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800c9ea:	f001 fea3 	bl	800e734 <vPortExitCritical>

	return xReturn;
 800c9ee:	68fb      	ldr	r3, [r7, #12]
}
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	3710      	adds	r7, #16
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	bd80      	pop	{r7, pc}

0800c9f8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800c9f8:	b480      	push	{r7}
 800c9fa:	b085      	sub	sp, #20
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
 800ca00:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ca02:	2300      	movs	r3, #0
 800ca04:	60fb      	str	r3, [r7, #12]
 800ca06:	e014      	b.n	800ca32 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ca08:	4a0f      	ldr	r2, [pc, #60]	; (800ca48 <vQueueAddToRegistry+0x50>)
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	d10b      	bne.n	800ca2c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ca14:	490c      	ldr	r1, [pc, #48]	; (800ca48 <vQueueAddToRegistry+0x50>)
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	683a      	ldr	r2, [r7, #0]
 800ca1a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ca1e:	4a0a      	ldr	r2, [pc, #40]	; (800ca48 <vQueueAddToRegistry+0x50>)
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	00db      	lsls	r3, r3, #3
 800ca24:	4413      	add	r3, r2
 800ca26:	687a      	ldr	r2, [r7, #4]
 800ca28:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ca2a:	e006      	b.n	800ca3a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	3301      	adds	r3, #1
 800ca30:	60fb      	str	r3, [r7, #12]
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	2b07      	cmp	r3, #7
 800ca36:	d9e7      	bls.n	800ca08 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ca38:	bf00      	nop
 800ca3a:	bf00      	nop
 800ca3c:	3714      	adds	r7, #20
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca44:	4770      	bx	lr
 800ca46:	bf00      	nop
 800ca48:	20008c08 	.word	0x20008c08

0800ca4c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	b086      	sub	sp, #24
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	60f8      	str	r0, [r7, #12]
 800ca54:	60b9      	str	r1, [r7, #8]
 800ca56:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ca5c:	f001 fe36 	bl	800e6cc <vPortEnterCritical>
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ca66:	b25b      	sxtb	r3, r3
 800ca68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca6c:	d103      	bne.n	800ca76 <vQueueWaitForMessageRestricted+0x2a>
 800ca6e:	697b      	ldr	r3, [r7, #20]
 800ca70:	2200      	movs	r2, #0
 800ca72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ca76:	697b      	ldr	r3, [r7, #20]
 800ca78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ca7c:	b25b      	sxtb	r3, r3
 800ca7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ca82:	d103      	bne.n	800ca8c <vQueueWaitForMessageRestricted+0x40>
 800ca84:	697b      	ldr	r3, [r7, #20]
 800ca86:	2200      	movs	r2, #0
 800ca88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ca8c:	f001 fe52 	bl	800e734 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ca90:	697b      	ldr	r3, [r7, #20]
 800ca92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca94:	2b00      	cmp	r3, #0
 800ca96:	d106      	bne.n	800caa6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	3324      	adds	r3, #36	; 0x24
 800ca9c:	687a      	ldr	r2, [r7, #4]
 800ca9e:	68b9      	ldr	r1, [r7, #8]
 800caa0:	4618      	mov	r0, r3
 800caa2:	f000 fcf5 	bl	800d490 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800caa6:	6978      	ldr	r0, [r7, #20]
 800caa8:	f7ff ff26 	bl	800c8f8 <prvUnlockQueue>
	}
 800caac:	bf00      	nop
 800caae:	3718      	adds	r7, #24
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd80      	pop	{r7, pc}

0800cab4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cab4:	b580      	push	{r7, lr}
 800cab6:	b08e      	sub	sp, #56	; 0x38
 800cab8:	af04      	add	r7, sp, #16
 800caba:	60f8      	str	r0, [r7, #12]
 800cabc:	60b9      	str	r1, [r7, #8]
 800cabe:	607a      	str	r2, [r7, #4]
 800cac0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cac2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d10c      	bne.n	800cae2 <xTaskCreateStatic+0x2e>
	__asm volatile
 800cac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cacc:	b672      	cpsid	i
 800cace:	f383 8811 	msr	BASEPRI, r3
 800cad2:	f3bf 8f6f 	isb	sy
 800cad6:	f3bf 8f4f 	dsb	sy
 800cada:	b662      	cpsie	i
 800cadc:	623b      	str	r3, [r7, #32]
}
 800cade:	bf00      	nop
 800cae0:	e7fe      	b.n	800cae0 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800cae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d10c      	bne.n	800cb02 <xTaskCreateStatic+0x4e>
	__asm volatile
 800cae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caec:	b672      	cpsid	i
 800caee:	f383 8811 	msr	BASEPRI, r3
 800caf2:	f3bf 8f6f 	isb	sy
 800caf6:	f3bf 8f4f 	dsb	sy
 800cafa:	b662      	cpsie	i
 800cafc:	61fb      	str	r3, [r7, #28]
}
 800cafe:	bf00      	nop
 800cb00:	e7fe      	b.n	800cb00 <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800cb02:	23b4      	movs	r3, #180	; 0xb4
 800cb04:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800cb06:	693b      	ldr	r3, [r7, #16]
 800cb08:	2bb4      	cmp	r3, #180	; 0xb4
 800cb0a:	d00c      	beq.n	800cb26 <xTaskCreateStatic+0x72>
	__asm volatile
 800cb0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb10:	b672      	cpsid	i
 800cb12:	f383 8811 	msr	BASEPRI, r3
 800cb16:	f3bf 8f6f 	isb	sy
 800cb1a:	f3bf 8f4f 	dsb	sy
 800cb1e:	b662      	cpsie	i
 800cb20:	61bb      	str	r3, [r7, #24]
}
 800cb22:	bf00      	nop
 800cb24:	e7fe      	b.n	800cb24 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800cb26:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800cb28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d01e      	beq.n	800cb6c <xTaskCreateStatic+0xb8>
 800cb2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cb30:	2b00      	cmp	r3, #0
 800cb32:	d01b      	beq.n	800cb6c <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800cb34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb36:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800cb38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb3a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cb3c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800cb3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb40:	2202      	movs	r2, #2
 800cb42:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800cb46:	2300      	movs	r3, #0
 800cb48:	9303      	str	r3, [sp, #12]
 800cb4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb4c:	9302      	str	r3, [sp, #8]
 800cb4e:	f107 0314 	add.w	r3, r7, #20
 800cb52:	9301      	str	r3, [sp, #4]
 800cb54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cb56:	9300      	str	r3, [sp, #0]
 800cb58:	683b      	ldr	r3, [r7, #0]
 800cb5a:	687a      	ldr	r2, [r7, #4]
 800cb5c:	68b9      	ldr	r1, [r7, #8]
 800cb5e:	68f8      	ldr	r0, [r7, #12]
 800cb60:	f000 f850 	bl	800cc04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cb64:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800cb66:	f000 f8ed 	bl	800cd44 <prvAddNewTaskToReadyList>
 800cb6a:	e001      	b.n	800cb70 <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800cb6c:	2300      	movs	r3, #0
 800cb6e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800cb70:	697b      	ldr	r3, [r7, #20]
	}
 800cb72:	4618      	mov	r0, r3
 800cb74:	3728      	adds	r7, #40	; 0x28
 800cb76:	46bd      	mov	sp, r7
 800cb78:	bd80      	pop	{r7, pc}

0800cb7a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800cb7a:	b580      	push	{r7, lr}
 800cb7c:	b08c      	sub	sp, #48	; 0x30
 800cb7e:	af04      	add	r7, sp, #16
 800cb80:	60f8      	str	r0, [r7, #12]
 800cb82:	60b9      	str	r1, [r7, #8]
 800cb84:	603b      	str	r3, [r7, #0]
 800cb86:	4613      	mov	r3, r2
 800cb88:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cb8a:	88fb      	ldrh	r3, [r7, #6]
 800cb8c:	009b      	lsls	r3, r3, #2
 800cb8e:	4618      	mov	r0, r3
 800cb90:	f001 fec8 	bl	800e924 <pvPortMalloc>
 800cb94:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800cb96:	697b      	ldr	r3, [r7, #20]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d00e      	beq.n	800cbba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800cb9c:	20b4      	movs	r0, #180	; 0xb4
 800cb9e:	f001 fec1 	bl	800e924 <pvPortMalloc>
 800cba2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cba4:	69fb      	ldr	r3, [r7, #28]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d003      	beq.n	800cbb2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cbaa:	69fb      	ldr	r3, [r7, #28]
 800cbac:	697a      	ldr	r2, [r7, #20]
 800cbae:	631a      	str	r2, [r3, #48]	; 0x30
 800cbb0:	e005      	b.n	800cbbe <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800cbb2:	6978      	ldr	r0, [r7, #20]
 800cbb4:	f001 ff80 	bl	800eab8 <vPortFree>
 800cbb8:	e001      	b.n	800cbbe <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800cbba:	2300      	movs	r3, #0
 800cbbc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cbbe:	69fb      	ldr	r3, [r7, #28]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d017      	beq.n	800cbf4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cbc4:	69fb      	ldr	r3, [r7, #28]
 800cbc6:	2200      	movs	r2, #0
 800cbc8:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800cbcc:	88fa      	ldrh	r2, [r7, #6]
 800cbce:	2300      	movs	r3, #0
 800cbd0:	9303      	str	r3, [sp, #12]
 800cbd2:	69fb      	ldr	r3, [r7, #28]
 800cbd4:	9302      	str	r3, [sp, #8]
 800cbd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cbd8:	9301      	str	r3, [sp, #4]
 800cbda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbdc:	9300      	str	r3, [sp, #0]
 800cbde:	683b      	ldr	r3, [r7, #0]
 800cbe0:	68b9      	ldr	r1, [r7, #8]
 800cbe2:	68f8      	ldr	r0, [r7, #12]
 800cbe4:	f000 f80e 	bl	800cc04 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cbe8:	69f8      	ldr	r0, [r7, #28]
 800cbea:	f000 f8ab 	bl	800cd44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cbee:	2301      	movs	r3, #1
 800cbf0:	61bb      	str	r3, [r7, #24]
 800cbf2:	e002      	b.n	800cbfa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cbf4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cbf8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cbfa:	69bb      	ldr	r3, [r7, #24]
	}
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	3720      	adds	r7, #32
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd80      	pop	{r7, pc}

0800cc04 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b088      	sub	sp, #32
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	60f8      	str	r0, [r7, #12]
 800cc0c:	60b9      	str	r1, [r7, #8]
 800cc0e:	607a      	str	r2, [r7, #4]
 800cc10:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cc12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc16:	6879      	ldr	r1, [r7, #4]
 800cc18:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800cc1c:	440b      	add	r3, r1
 800cc1e:	009b      	lsls	r3, r3, #2
 800cc20:	4413      	add	r3, r2
 800cc22:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cc24:	69bb      	ldr	r3, [r7, #24]
 800cc26:	f023 0307 	bic.w	r3, r3, #7
 800cc2a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cc2c:	69bb      	ldr	r3, [r7, #24]
 800cc2e:	f003 0307 	and.w	r3, r3, #7
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d00c      	beq.n	800cc50 <prvInitialiseNewTask+0x4c>
	__asm volatile
 800cc36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc3a:	b672      	cpsid	i
 800cc3c:	f383 8811 	msr	BASEPRI, r3
 800cc40:	f3bf 8f6f 	isb	sy
 800cc44:	f3bf 8f4f 	dsb	sy
 800cc48:	b662      	cpsie	i
 800cc4a:	617b      	str	r3, [r7, #20]
}
 800cc4c:	bf00      	nop
 800cc4e:	e7fe      	b.n	800cc4e <prvInitialiseNewTask+0x4a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d01f      	beq.n	800cc96 <prvInitialiseNewTask+0x92>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cc56:	2300      	movs	r3, #0
 800cc58:	61fb      	str	r3, [r7, #28]
 800cc5a:	e012      	b.n	800cc82 <prvInitialiseNewTask+0x7e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cc5c:	68ba      	ldr	r2, [r7, #8]
 800cc5e:	69fb      	ldr	r3, [r7, #28]
 800cc60:	4413      	add	r3, r2
 800cc62:	7819      	ldrb	r1, [r3, #0]
 800cc64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cc66:	69fb      	ldr	r3, [r7, #28]
 800cc68:	4413      	add	r3, r2
 800cc6a:	3334      	adds	r3, #52	; 0x34
 800cc6c:	460a      	mov	r2, r1
 800cc6e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cc70:	68ba      	ldr	r2, [r7, #8]
 800cc72:	69fb      	ldr	r3, [r7, #28]
 800cc74:	4413      	add	r3, r2
 800cc76:	781b      	ldrb	r3, [r3, #0]
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d006      	beq.n	800cc8a <prvInitialiseNewTask+0x86>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cc7c:	69fb      	ldr	r3, [r7, #28]
 800cc7e:	3301      	adds	r3, #1
 800cc80:	61fb      	str	r3, [r7, #28]
 800cc82:	69fb      	ldr	r3, [r7, #28]
 800cc84:	2b0f      	cmp	r3, #15
 800cc86:	d9e9      	bls.n	800cc5c <prvInitialiseNewTask+0x58>
 800cc88:	e000      	b.n	800cc8c <prvInitialiseNewTask+0x88>
			{
				break;
 800cc8a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cc8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc8e:	2200      	movs	r2, #0
 800cc90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800cc94:	e003      	b.n	800cc9e <prvInitialiseNewTask+0x9a>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cc96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cc98:	2200      	movs	r2, #0
 800cc9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cc9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cca0:	2b06      	cmp	r3, #6
 800cca2:	d901      	bls.n	800cca8 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cca4:	2306      	movs	r3, #6
 800cca6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ccac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ccae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ccb2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800ccb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ccba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccbc:	3304      	adds	r3, #4
 800ccbe:	4618      	mov	r0, r3
 800ccc0:	f7fe ffa4 	bl	800bc0c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ccc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccc6:	3318      	adds	r3, #24
 800ccc8:	4618      	mov	r0, r3
 800ccca:	f7fe ff9f 	bl	800bc0c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ccce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ccd2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ccd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccd6:	f1c3 0207 	rsb	r2, r3, #7
 800ccda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccdc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ccde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cce0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cce2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800cce4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cce6:	2200      	movs	r2, #0
 800cce8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ccec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccee:	2200      	movs	r2, #0
 800ccf0:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800ccf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ccf6:	334c      	adds	r3, #76	; 0x4c
 800ccf8:	2260      	movs	r2, #96	; 0x60
 800ccfa:	2100      	movs	r1, #0
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	f002 f82f 	bl	800ed60 <memset>
 800cd02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd04:	4a0c      	ldr	r2, [pc, #48]	; (800cd38 <prvInitialiseNewTask+0x134>)
 800cd06:	651a      	str	r2, [r3, #80]	; 0x50
 800cd08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd0a:	4a0c      	ldr	r2, [pc, #48]	; (800cd3c <prvInitialiseNewTask+0x138>)
 800cd0c:	655a      	str	r2, [r3, #84]	; 0x54
 800cd0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd10:	4a0b      	ldr	r2, [pc, #44]	; (800cd40 <prvInitialiseNewTask+0x13c>)
 800cd12:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800cd14:	683a      	ldr	r2, [r7, #0]
 800cd16:	68f9      	ldr	r1, [r7, #12]
 800cd18:	69b8      	ldr	r0, [r7, #24]
 800cd1a:	f001 fbcd 	bl	800e4b8 <pxPortInitialiseStack>
 800cd1e:	4602      	mov	r2, r0
 800cd20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cd22:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800cd24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d002      	beq.n	800cd30 <prvInitialiseNewTask+0x12c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800cd2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cd2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cd2e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cd30:	bf00      	nop
 800cd32:	3720      	adds	r7, #32
 800cd34:	46bd      	mov	sp, r7
 800cd36:	bd80      	pop	{r7, pc}
 800cd38:	08012718 	.word	0x08012718
 800cd3c:	08012738 	.word	0x08012738
 800cd40:	080126f8 	.word	0x080126f8

0800cd44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b082      	sub	sp, #8
 800cd48:	af00      	add	r7, sp, #0
 800cd4a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800cd4c:	f001 fcbe 	bl	800e6cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800cd50:	4b2a      	ldr	r3, [pc, #168]	; (800cdfc <prvAddNewTaskToReadyList+0xb8>)
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	3301      	adds	r3, #1
 800cd56:	4a29      	ldr	r2, [pc, #164]	; (800cdfc <prvAddNewTaskToReadyList+0xb8>)
 800cd58:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800cd5a:	4b29      	ldr	r3, [pc, #164]	; (800ce00 <prvAddNewTaskToReadyList+0xbc>)
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d109      	bne.n	800cd76 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800cd62:	4a27      	ldr	r2, [pc, #156]	; (800ce00 <prvAddNewTaskToReadyList+0xbc>)
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800cd68:	4b24      	ldr	r3, [pc, #144]	; (800cdfc <prvAddNewTaskToReadyList+0xb8>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	2b01      	cmp	r3, #1
 800cd6e:	d110      	bne.n	800cd92 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800cd70:	f000 fcc0 	bl	800d6f4 <prvInitialiseTaskLists>
 800cd74:	e00d      	b.n	800cd92 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800cd76:	4b23      	ldr	r3, [pc, #140]	; (800ce04 <prvAddNewTaskToReadyList+0xc0>)
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d109      	bne.n	800cd92 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800cd7e:	4b20      	ldr	r3, [pc, #128]	; (800ce00 <prvAddNewTaskToReadyList+0xbc>)
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd84:	687b      	ldr	r3, [r7, #4]
 800cd86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd88:	429a      	cmp	r2, r3
 800cd8a:	d802      	bhi.n	800cd92 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800cd8c:	4a1c      	ldr	r2, [pc, #112]	; (800ce00 <prvAddNewTaskToReadyList+0xbc>)
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800cd92:	4b1d      	ldr	r3, [pc, #116]	; (800ce08 <prvAddNewTaskToReadyList+0xc4>)
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	3301      	adds	r3, #1
 800cd98:	4a1b      	ldr	r2, [pc, #108]	; (800ce08 <prvAddNewTaskToReadyList+0xc4>)
 800cd9a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cda0:	2201      	movs	r2, #1
 800cda2:	409a      	lsls	r2, r3
 800cda4:	4b19      	ldr	r3, [pc, #100]	; (800ce0c <prvAddNewTaskToReadyList+0xc8>)
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	4313      	orrs	r3, r2
 800cdaa:	4a18      	ldr	r2, [pc, #96]	; (800ce0c <prvAddNewTaskToReadyList+0xc8>)
 800cdac:	6013      	str	r3, [r2, #0]
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cdb2:	4613      	mov	r3, r2
 800cdb4:	009b      	lsls	r3, r3, #2
 800cdb6:	4413      	add	r3, r2
 800cdb8:	009b      	lsls	r3, r3, #2
 800cdba:	4a15      	ldr	r2, [pc, #84]	; (800ce10 <prvAddNewTaskToReadyList+0xcc>)
 800cdbc:	441a      	add	r2, r3
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	3304      	adds	r3, #4
 800cdc2:	4619      	mov	r1, r3
 800cdc4:	4610      	mov	r0, r2
 800cdc6:	f7fe ff2e 	bl	800bc26 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800cdca:	f001 fcb3 	bl	800e734 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800cdce:	4b0d      	ldr	r3, [pc, #52]	; (800ce04 <prvAddNewTaskToReadyList+0xc0>)
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d00e      	beq.n	800cdf4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800cdd6:	4b0a      	ldr	r3, [pc, #40]	; (800ce00 <prvAddNewTaskToReadyList+0xbc>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cde0:	429a      	cmp	r2, r3
 800cde2:	d207      	bcs.n	800cdf4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800cde4:	4b0b      	ldr	r3, [pc, #44]	; (800ce14 <prvAddNewTaskToReadyList+0xd0>)
 800cde6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cdea:	601a      	str	r2, [r3, #0]
 800cdec:	f3bf 8f4f 	dsb	sy
 800cdf0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cdf4:	bf00      	nop
 800cdf6:	3708      	adds	r7, #8
 800cdf8:	46bd      	mov	sp, r7
 800cdfa:	bd80      	pop	{r7, pc}
 800cdfc:	20000b60 	.word	0x20000b60
 800ce00:	20000a60 	.word	0x20000a60
 800ce04:	20000b6c 	.word	0x20000b6c
 800ce08:	20000b7c 	.word	0x20000b7c
 800ce0c:	20000b68 	.word	0x20000b68
 800ce10:	20000a64 	.word	0x20000a64
 800ce14:	e000ed04 	.word	0xe000ed04

0800ce18 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b084      	sub	sp, #16
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800ce20:	f001 fc54 	bl	800e6cc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d102      	bne.n	800ce30 <vTaskDelete+0x18>
 800ce2a:	4b3a      	ldr	r3, [pc, #232]	; (800cf14 <vTaskDelete+0xfc>)
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	e000      	b.n	800ce32 <vTaskDelete+0x1a>
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	3304      	adds	r3, #4
 800ce38:	4618      	mov	r0, r3
 800ce3a:	f7fe ff51 	bl	800bce0 <uxListRemove>
 800ce3e:	4603      	mov	r3, r0
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	d115      	bne.n	800ce70 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800ce44:	68fb      	ldr	r3, [r7, #12]
 800ce46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ce48:	4933      	ldr	r1, [pc, #204]	; (800cf18 <vTaskDelete+0x100>)
 800ce4a:	4613      	mov	r3, r2
 800ce4c:	009b      	lsls	r3, r3, #2
 800ce4e:	4413      	add	r3, r2
 800ce50:	009b      	lsls	r3, r3, #2
 800ce52:	440b      	add	r3, r1
 800ce54:	681b      	ldr	r3, [r3, #0]
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d10a      	bne.n	800ce70 <vTaskDelete+0x58>
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce5e:	2201      	movs	r2, #1
 800ce60:	fa02 f303 	lsl.w	r3, r2, r3
 800ce64:	43da      	mvns	r2, r3
 800ce66:	4b2d      	ldr	r3, [pc, #180]	; (800cf1c <vTaskDelete+0x104>)
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	4013      	ands	r3, r2
 800ce6c:	4a2b      	ldr	r2, [pc, #172]	; (800cf1c <vTaskDelete+0x104>)
 800ce6e:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ce70:	68fb      	ldr	r3, [r7, #12]
 800ce72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d004      	beq.n	800ce82 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ce78:	68fb      	ldr	r3, [r7, #12]
 800ce7a:	3318      	adds	r3, #24
 800ce7c:	4618      	mov	r0, r3
 800ce7e:	f7fe ff2f 	bl	800bce0 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800ce82:	4b27      	ldr	r3, [pc, #156]	; (800cf20 <vTaskDelete+0x108>)
 800ce84:	681b      	ldr	r3, [r3, #0]
 800ce86:	3301      	adds	r3, #1
 800ce88:	4a25      	ldr	r2, [pc, #148]	; (800cf20 <vTaskDelete+0x108>)
 800ce8a:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800ce8c:	4b21      	ldr	r3, [pc, #132]	; (800cf14 <vTaskDelete+0xfc>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	68fa      	ldr	r2, [r7, #12]
 800ce92:	429a      	cmp	r2, r3
 800ce94:	d10b      	bne.n	800ceae <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	3304      	adds	r3, #4
 800ce9a:	4619      	mov	r1, r3
 800ce9c:	4821      	ldr	r0, [pc, #132]	; (800cf24 <vTaskDelete+0x10c>)
 800ce9e:	f7fe fec2 	bl	800bc26 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800cea2:	4b21      	ldr	r3, [pc, #132]	; (800cf28 <vTaskDelete+0x110>)
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	3301      	adds	r3, #1
 800cea8:	4a1f      	ldr	r2, [pc, #124]	; (800cf28 <vTaskDelete+0x110>)
 800ceaa:	6013      	str	r3, [r2, #0]
 800ceac:	e009      	b.n	800cec2 <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800ceae:	4b1f      	ldr	r3, [pc, #124]	; (800cf2c <vTaskDelete+0x114>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	3b01      	subs	r3, #1
 800ceb4:	4a1d      	ldr	r2, [pc, #116]	; (800cf2c <vTaskDelete+0x114>)
 800ceb6:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 800ceb8:	68f8      	ldr	r0, [r7, #12]
 800ceba:	f000 fc89 	bl	800d7d0 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800cebe:	f000 fcbd 	bl	800d83c <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 800cec2:	f001 fc37 	bl	800e734 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800cec6:	4b1a      	ldr	r3, [pc, #104]	; (800cf30 <vTaskDelete+0x118>)
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	d01d      	beq.n	800cf0a <vTaskDelete+0xf2>
		{
			if( pxTCB == pxCurrentTCB )
 800cece:	4b11      	ldr	r3, [pc, #68]	; (800cf14 <vTaskDelete+0xfc>)
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	68fa      	ldr	r2, [r7, #12]
 800ced4:	429a      	cmp	r2, r3
 800ced6:	d118      	bne.n	800cf0a <vTaskDelete+0xf2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800ced8:	4b16      	ldr	r3, [pc, #88]	; (800cf34 <vTaskDelete+0x11c>)
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d00c      	beq.n	800cefa <vTaskDelete+0xe2>
	__asm volatile
 800cee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cee4:	b672      	cpsid	i
 800cee6:	f383 8811 	msr	BASEPRI, r3
 800ceea:	f3bf 8f6f 	isb	sy
 800ceee:	f3bf 8f4f 	dsb	sy
 800cef2:	b662      	cpsie	i
 800cef4:	60bb      	str	r3, [r7, #8]
}
 800cef6:	bf00      	nop
 800cef8:	e7fe      	b.n	800cef8 <vTaskDelete+0xe0>
				portYIELD_WITHIN_API();
 800cefa:	4b0f      	ldr	r3, [pc, #60]	; (800cf38 <vTaskDelete+0x120>)
 800cefc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf00:	601a      	str	r2, [r3, #0]
 800cf02:	f3bf 8f4f 	dsb	sy
 800cf06:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cf0a:	bf00      	nop
 800cf0c:	3710      	adds	r7, #16
 800cf0e:	46bd      	mov	sp, r7
 800cf10:	bd80      	pop	{r7, pc}
 800cf12:	bf00      	nop
 800cf14:	20000a60 	.word	0x20000a60
 800cf18:	20000a64 	.word	0x20000a64
 800cf1c:	20000b68 	.word	0x20000b68
 800cf20:	20000b7c 	.word	0x20000b7c
 800cf24:	20000b34 	.word	0x20000b34
 800cf28:	20000b48 	.word	0x20000b48
 800cf2c:	20000b60 	.word	0x20000b60
 800cf30:	20000b6c 	.word	0x20000b6c
 800cf34:	20000b88 	.word	0x20000b88
 800cf38:	e000ed04 	.word	0xe000ed04

0800cf3c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b084      	sub	sp, #16
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800cf44:	2300      	movs	r3, #0
 800cf46:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d019      	beq.n	800cf82 <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800cf4e:	4b14      	ldr	r3, [pc, #80]	; (800cfa0 <vTaskDelay+0x64>)
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d00c      	beq.n	800cf70 <vTaskDelay+0x34>
	__asm volatile
 800cf56:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf5a:	b672      	cpsid	i
 800cf5c:	f383 8811 	msr	BASEPRI, r3
 800cf60:	f3bf 8f6f 	isb	sy
 800cf64:	f3bf 8f4f 	dsb	sy
 800cf68:	b662      	cpsie	i
 800cf6a:	60bb      	str	r3, [r7, #8]
}
 800cf6c:	bf00      	nop
 800cf6e:	e7fe      	b.n	800cf6e <vTaskDelay+0x32>
			vTaskSuspendAll();
 800cf70:	f000 f88e 	bl	800d090 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800cf74:	2100      	movs	r1, #0
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f000 fe5a 	bl	800dc30 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800cf7c:	f000 f896 	bl	800d0ac <xTaskResumeAll>
 800cf80:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d107      	bne.n	800cf98 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800cf88:	4b06      	ldr	r3, [pc, #24]	; (800cfa4 <vTaskDelay+0x68>)
 800cf8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cf8e:	601a      	str	r2, [r3, #0]
 800cf90:	f3bf 8f4f 	dsb	sy
 800cf94:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800cf98:	bf00      	nop
 800cf9a:	3710      	adds	r7, #16
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	bd80      	pop	{r7, pc}
 800cfa0:	20000b88 	.word	0x20000b88
 800cfa4:	e000ed04 	.word	0xe000ed04

0800cfa8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b08a      	sub	sp, #40	; 0x28
 800cfac:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800cfae:	2300      	movs	r3, #0
 800cfb0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800cfb2:	2300      	movs	r3, #0
 800cfb4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800cfb6:	463a      	mov	r2, r7
 800cfb8:	1d39      	adds	r1, r7, #4
 800cfba:	f107 0308 	add.w	r3, r7, #8
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	f7f3 fafa 	bl	80005b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800cfc4:	6839      	ldr	r1, [r7, #0]
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	68ba      	ldr	r2, [r7, #8]
 800cfca:	9202      	str	r2, [sp, #8]
 800cfcc:	9301      	str	r3, [sp, #4]
 800cfce:	2300      	movs	r3, #0
 800cfd0:	9300      	str	r3, [sp, #0]
 800cfd2:	2300      	movs	r3, #0
 800cfd4:	460a      	mov	r2, r1
 800cfd6:	4926      	ldr	r1, [pc, #152]	; (800d070 <vTaskStartScheduler+0xc8>)
 800cfd8:	4826      	ldr	r0, [pc, #152]	; (800d074 <vTaskStartScheduler+0xcc>)
 800cfda:	f7ff fd6b 	bl	800cab4 <xTaskCreateStatic>
 800cfde:	4603      	mov	r3, r0
 800cfe0:	4a25      	ldr	r2, [pc, #148]	; (800d078 <vTaskStartScheduler+0xd0>)
 800cfe2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800cfe4:	4b24      	ldr	r3, [pc, #144]	; (800d078 <vTaskStartScheduler+0xd0>)
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d002      	beq.n	800cff2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800cfec:	2301      	movs	r3, #1
 800cfee:	617b      	str	r3, [r7, #20]
 800cff0:	e001      	b.n	800cff6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800cff2:	2300      	movs	r3, #0
 800cff4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800cff6:	697b      	ldr	r3, [r7, #20]
 800cff8:	2b01      	cmp	r3, #1
 800cffa:	d102      	bne.n	800d002 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800cffc:	f000 fe7e 	bl	800dcfc <xTimerCreateTimerTask>
 800d000:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d002:	697b      	ldr	r3, [r7, #20]
 800d004:	2b01      	cmp	r3, #1
 800d006:	d11d      	bne.n	800d044 <vTaskStartScheduler+0x9c>
	__asm volatile
 800d008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d00c:	b672      	cpsid	i
 800d00e:	f383 8811 	msr	BASEPRI, r3
 800d012:	f3bf 8f6f 	isb	sy
 800d016:	f3bf 8f4f 	dsb	sy
 800d01a:	b662      	cpsie	i
 800d01c:	613b      	str	r3, [r7, #16]
}
 800d01e:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d020:	4b16      	ldr	r3, [pc, #88]	; (800d07c <vTaskStartScheduler+0xd4>)
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	334c      	adds	r3, #76	; 0x4c
 800d026:	4a16      	ldr	r2, [pc, #88]	; (800d080 <vTaskStartScheduler+0xd8>)
 800d028:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d02a:	4b16      	ldr	r3, [pc, #88]	; (800d084 <vTaskStartScheduler+0xdc>)
 800d02c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d030:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d032:	4b15      	ldr	r3, [pc, #84]	; (800d088 <vTaskStartScheduler+0xe0>)
 800d034:	2201      	movs	r2, #1
 800d036:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d038:	4b14      	ldr	r3, [pc, #80]	; (800d08c <vTaskStartScheduler+0xe4>)
 800d03a:	2200      	movs	r2, #0
 800d03c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d03e:	f001 fac7 	bl	800e5d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d042:	e010      	b.n	800d066 <vTaskStartScheduler+0xbe>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d044:	697b      	ldr	r3, [r7, #20]
 800d046:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d04a:	d10c      	bne.n	800d066 <vTaskStartScheduler+0xbe>
	__asm volatile
 800d04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d050:	b672      	cpsid	i
 800d052:	f383 8811 	msr	BASEPRI, r3
 800d056:	f3bf 8f6f 	isb	sy
 800d05a:	f3bf 8f4f 	dsb	sy
 800d05e:	b662      	cpsie	i
 800d060:	60fb      	str	r3, [r7, #12]
}
 800d062:	bf00      	nop
 800d064:	e7fe      	b.n	800d064 <vTaskStartScheduler+0xbc>
}
 800d066:	bf00      	nop
 800d068:	3718      	adds	r7, #24
 800d06a:	46bd      	mov	sp, r7
 800d06c:	bd80      	pop	{r7, pc}
 800d06e:	bf00      	nop
 800d070:	0800f86c 	.word	0x0800f86c
 800d074:	0800d6c5 	.word	0x0800d6c5
 800d078:	20000b84 	.word	0x20000b84
 800d07c:	20000a60 	.word	0x20000a60
 800d080:	20000050 	.word	0x20000050
 800d084:	20000b80 	.word	0x20000b80
 800d088:	20000b6c 	.word	0x20000b6c
 800d08c:	20000b64 	.word	0x20000b64

0800d090 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d090:	b480      	push	{r7}
 800d092:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d094:	4b04      	ldr	r3, [pc, #16]	; (800d0a8 <vTaskSuspendAll+0x18>)
 800d096:	681b      	ldr	r3, [r3, #0]
 800d098:	3301      	adds	r3, #1
 800d09a:	4a03      	ldr	r2, [pc, #12]	; (800d0a8 <vTaskSuspendAll+0x18>)
 800d09c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d09e:	bf00      	nop
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a6:	4770      	bx	lr
 800d0a8:	20000b88 	.word	0x20000b88

0800d0ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d0ac:	b580      	push	{r7, lr}
 800d0ae:	b084      	sub	sp, #16
 800d0b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d0ba:	4b42      	ldr	r3, [pc, #264]	; (800d1c4 <xTaskResumeAll+0x118>)
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d10c      	bne.n	800d0dc <xTaskResumeAll+0x30>
	__asm volatile
 800d0c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0c6:	b672      	cpsid	i
 800d0c8:	f383 8811 	msr	BASEPRI, r3
 800d0cc:	f3bf 8f6f 	isb	sy
 800d0d0:	f3bf 8f4f 	dsb	sy
 800d0d4:	b662      	cpsie	i
 800d0d6:	603b      	str	r3, [r7, #0]
}
 800d0d8:	bf00      	nop
 800d0da:	e7fe      	b.n	800d0da <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d0dc:	f001 faf6 	bl	800e6cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d0e0:	4b38      	ldr	r3, [pc, #224]	; (800d1c4 <xTaskResumeAll+0x118>)
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	3b01      	subs	r3, #1
 800d0e6:	4a37      	ldr	r2, [pc, #220]	; (800d1c4 <xTaskResumeAll+0x118>)
 800d0e8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d0ea:	4b36      	ldr	r3, [pc, #216]	; (800d1c4 <xTaskResumeAll+0x118>)
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d161      	bne.n	800d1b6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d0f2:	4b35      	ldr	r3, [pc, #212]	; (800d1c8 <xTaskResumeAll+0x11c>)
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d05d      	beq.n	800d1b6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d0fa:	e02e      	b.n	800d15a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d0fc:	4b33      	ldr	r3, [pc, #204]	; (800d1cc <xTaskResumeAll+0x120>)
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	68db      	ldr	r3, [r3, #12]
 800d102:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	3318      	adds	r3, #24
 800d108:	4618      	mov	r0, r3
 800d10a:	f7fe fde9 	bl	800bce0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	3304      	adds	r3, #4
 800d112:	4618      	mov	r0, r3
 800d114:	f7fe fde4 	bl	800bce0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d11c:	2201      	movs	r2, #1
 800d11e:	409a      	lsls	r2, r3
 800d120:	4b2b      	ldr	r3, [pc, #172]	; (800d1d0 <xTaskResumeAll+0x124>)
 800d122:	681b      	ldr	r3, [r3, #0]
 800d124:	4313      	orrs	r3, r2
 800d126:	4a2a      	ldr	r2, [pc, #168]	; (800d1d0 <xTaskResumeAll+0x124>)
 800d128:	6013      	str	r3, [r2, #0]
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d12e:	4613      	mov	r3, r2
 800d130:	009b      	lsls	r3, r3, #2
 800d132:	4413      	add	r3, r2
 800d134:	009b      	lsls	r3, r3, #2
 800d136:	4a27      	ldr	r2, [pc, #156]	; (800d1d4 <xTaskResumeAll+0x128>)
 800d138:	441a      	add	r2, r3
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	3304      	adds	r3, #4
 800d13e:	4619      	mov	r1, r3
 800d140:	4610      	mov	r0, r2
 800d142:	f7fe fd70 	bl	800bc26 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d14a:	4b23      	ldr	r3, [pc, #140]	; (800d1d8 <xTaskResumeAll+0x12c>)
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d150:	429a      	cmp	r2, r3
 800d152:	d302      	bcc.n	800d15a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800d154:	4b21      	ldr	r3, [pc, #132]	; (800d1dc <xTaskResumeAll+0x130>)
 800d156:	2201      	movs	r2, #1
 800d158:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d15a:	4b1c      	ldr	r3, [pc, #112]	; (800d1cc <xTaskResumeAll+0x120>)
 800d15c:	681b      	ldr	r3, [r3, #0]
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d1cc      	bne.n	800d0fc <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	2b00      	cmp	r3, #0
 800d166:	d001      	beq.n	800d16c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d168:	f000 fb68 	bl	800d83c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d16c:	4b1c      	ldr	r3, [pc, #112]	; (800d1e0 <xTaskResumeAll+0x134>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	2b00      	cmp	r3, #0
 800d176:	d010      	beq.n	800d19a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d178:	f000 f846 	bl	800d208 <xTaskIncrementTick>
 800d17c:	4603      	mov	r3, r0
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d002      	beq.n	800d188 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800d182:	4b16      	ldr	r3, [pc, #88]	; (800d1dc <xTaskResumeAll+0x130>)
 800d184:	2201      	movs	r2, #1
 800d186:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	3b01      	subs	r3, #1
 800d18c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	2b00      	cmp	r3, #0
 800d192:	d1f1      	bne.n	800d178 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 800d194:	4b12      	ldr	r3, [pc, #72]	; (800d1e0 <xTaskResumeAll+0x134>)
 800d196:	2200      	movs	r2, #0
 800d198:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d19a:	4b10      	ldr	r3, [pc, #64]	; (800d1dc <xTaskResumeAll+0x130>)
 800d19c:	681b      	ldr	r3, [r3, #0]
 800d19e:	2b00      	cmp	r3, #0
 800d1a0:	d009      	beq.n	800d1b6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d1a2:	2301      	movs	r3, #1
 800d1a4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d1a6:	4b0f      	ldr	r3, [pc, #60]	; (800d1e4 <xTaskResumeAll+0x138>)
 800d1a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d1ac:	601a      	str	r2, [r3, #0]
 800d1ae:	f3bf 8f4f 	dsb	sy
 800d1b2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d1b6:	f001 fabd 	bl	800e734 <vPortExitCritical>

	return xAlreadyYielded;
 800d1ba:	68bb      	ldr	r3, [r7, #8]
}
 800d1bc:	4618      	mov	r0, r3
 800d1be:	3710      	adds	r7, #16
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	bd80      	pop	{r7, pc}
 800d1c4:	20000b88 	.word	0x20000b88
 800d1c8:	20000b60 	.word	0x20000b60
 800d1cc:	20000b20 	.word	0x20000b20
 800d1d0:	20000b68 	.word	0x20000b68
 800d1d4:	20000a64 	.word	0x20000a64
 800d1d8:	20000a60 	.word	0x20000a60
 800d1dc:	20000b74 	.word	0x20000b74
 800d1e0:	20000b70 	.word	0x20000b70
 800d1e4:	e000ed04 	.word	0xe000ed04

0800d1e8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b083      	sub	sp, #12
 800d1ec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d1ee:	4b05      	ldr	r3, [pc, #20]	; (800d204 <xTaskGetTickCount+0x1c>)
 800d1f0:	681b      	ldr	r3, [r3, #0]
 800d1f2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d1f4:	687b      	ldr	r3, [r7, #4]
}
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	370c      	adds	r7, #12
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d200:	4770      	bx	lr
 800d202:	bf00      	nop
 800d204:	20000b64 	.word	0x20000b64

0800d208 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d208:	b580      	push	{r7, lr}
 800d20a:	b086      	sub	sp, #24
 800d20c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d20e:	2300      	movs	r3, #0
 800d210:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d212:	4b4f      	ldr	r3, [pc, #316]	; (800d350 <xTaskIncrementTick+0x148>)
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	2b00      	cmp	r3, #0
 800d218:	f040 808a 	bne.w	800d330 <xTaskIncrementTick+0x128>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d21c:	4b4d      	ldr	r3, [pc, #308]	; (800d354 <xTaskIncrementTick+0x14c>)
 800d21e:	681b      	ldr	r3, [r3, #0]
 800d220:	3301      	adds	r3, #1
 800d222:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d224:	4a4b      	ldr	r2, [pc, #300]	; (800d354 <xTaskIncrementTick+0x14c>)
 800d226:	693b      	ldr	r3, [r7, #16]
 800d228:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d22a:	693b      	ldr	r3, [r7, #16]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d122      	bne.n	800d276 <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800d230:	4b49      	ldr	r3, [pc, #292]	; (800d358 <xTaskIncrementTick+0x150>)
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	2b00      	cmp	r3, #0
 800d238:	d00c      	beq.n	800d254 <xTaskIncrementTick+0x4c>
	__asm volatile
 800d23a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d23e:	b672      	cpsid	i
 800d240:	f383 8811 	msr	BASEPRI, r3
 800d244:	f3bf 8f6f 	isb	sy
 800d248:	f3bf 8f4f 	dsb	sy
 800d24c:	b662      	cpsie	i
 800d24e:	603b      	str	r3, [r7, #0]
}
 800d250:	bf00      	nop
 800d252:	e7fe      	b.n	800d252 <xTaskIncrementTick+0x4a>
 800d254:	4b40      	ldr	r3, [pc, #256]	; (800d358 <xTaskIncrementTick+0x150>)
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	60fb      	str	r3, [r7, #12]
 800d25a:	4b40      	ldr	r3, [pc, #256]	; (800d35c <xTaskIncrementTick+0x154>)
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	4a3e      	ldr	r2, [pc, #248]	; (800d358 <xTaskIncrementTick+0x150>)
 800d260:	6013      	str	r3, [r2, #0]
 800d262:	4a3e      	ldr	r2, [pc, #248]	; (800d35c <xTaskIncrementTick+0x154>)
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	6013      	str	r3, [r2, #0]
 800d268:	4b3d      	ldr	r3, [pc, #244]	; (800d360 <xTaskIncrementTick+0x158>)
 800d26a:	681b      	ldr	r3, [r3, #0]
 800d26c:	3301      	adds	r3, #1
 800d26e:	4a3c      	ldr	r2, [pc, #240]	; (800d360 <xTaskIncrementTick+0x158>)
 800d270:	6013      	str	r3, [r2, #0]
 800d272:	f000 fae3 	bl	800d83c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d276:	4b3b      	ldr	r3, [pc, #236]	; (800d364 <xTaskIncrementTick+0x15c>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	693a      	ldr	r2, [r7, #16]
 800d27c:	429a      	cmp	r2, r3
 800d27e:	d348      	bcc.n	800d312 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d280:	4b35      	ldr	r3, [pc, #212]	; (800d358 <xTaskIncrementTick+0x150>)
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	2b00      	cmp	r3, #0
 800d288:	d104      	bne.n	800d294 <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d28a:	4b36      	ldr	r3, [pc, #216]	; (800d364 <xTaskIncrementTick+0x15c>)
 800d28c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d290:	601a      	str	r2, [r3, #0]
					break;
 800d292:	e03e      	b.n	800d312 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d294:	4b30      	ldr	r3, [pc, #192]	; (800d358 <xTaskIncrementTick+0x150>)
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	68db      	ldr	r3, [r3, #12]
 800d29a:	68db      	ldr	r3, [r3, #12]
 800d29c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d29e:	68bb      	ldr	r3, [r7, #8]
 800d2a0:	685b      	ldr	r3, [r3, #4]
 800d2a2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d2a4:	693a      	ldr	r2, [r7, #16]
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	429a      	cmp	r2, r3
 800d2aa:	d203      	bcs.n	800d2b4 <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d2ac:	4a2d      	ldr	r2, [pc, #180]	; (800d364 <xTaskIncrementTick+0x15c>)
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d2b2:	e02e      	b.n	800d312 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d2b4:	68bb      	ldr	r3, [r7, #8]
 800d2b6:	3304      	adds	r3, #4
 800d2b8:	4618      	mov	r0, r3
 800d2ba:	f7fe fd11 	bl	800bce0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d2be:	68bb      	ldr	r3, [r7, #8]
 800d2c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d004      	beq.n	800d2d0 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d2c6:	68bb      	ldr	r3, [r7, #8]
 800d2c8:	3318      	adds	r3, #24
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	f7fe fd08 	bl	800bce0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d2d0:	68bb      	ldr	r3, [r7, #8]
 800d2d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2d4:	2201      	movs	r2, #1
 800d2d6:	409a      	lsls	r2, r3
 800d2d8:	4b23      	ldr	r3, [pc, #140]	; (800d368 <xTaskIncrementTick+0x160>)
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	4313      	orrs	r3, r2
 800d2de:	4a22      	ldr	r2, [pc, #136]	; (800d368 <xTaskIncrementTick+0x160>)
 800d2e0:	6013      	str	r3, [r2, #0]
 800d2e2:	68bb      	ldr	r3, [r7, #8]
 800d2e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d2e6:	4613      	mov	r3, r2
 800d2e8:	009b      	lsls	r3, r3, #2
 800d2ea:	4413      	add	r3, r2
 800d2ec:	009b      	lsls	r3, r3, #2
 800d2ee:	4a1f      	ldr	r2, [pc, #124]	; (800d36c <xTaskIncrementTick+0x164>)
 800d2f0:	441a      	add	r2, r3
 800d2f2:	68bb      	ldr	r3, [r7, #8]
 800d2f4:	3304      	adds	r3, #4
 800d2f6:	4619      	mov	r1, r3
 800d2f8:	4610      	mov	r0, r2
 800d2fa:	f7fe fc94 	bl	800bc26 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d2fe:	68bb      	ldr	r3, [r7, #8]
 800d300:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d302:	4b1b      	ldr	r3, [pc, #108]	; (800d370 <xTaskIncrementTick+0x168>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d308:	429a      	cmp	r2, r3
 800d30a:	d3b9      	bcc.n	800d280 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800d30c:	2301      	movs	r3, #1
 800d30e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d310:	e7b6      	b.n	800d280 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d312:	4b17      	ldr	r3, [pc, #92]	; (800d370 <xTaskIncrementTick+0x168>)
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d318:	4914      	ldr	r1, [pc, #80]	; (800d36c <xTaskIncrementTick+0x164>)
 800d31a:	4613      	mov	r3, r2
 800d31c:	009b      	lsls	r3, r3, #2
 800d31e:	4413      	add	r3, r2
 800d320:	009b      	lsls	r3, r3, #2
 800d322:	440b      	add	r3, r1
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	2b01      	cmp	r3, #1
 800d328:	d907      	bls.n	800d33a <xTaskIncrementTick+0x132>
			{
				xSwitchRequired = pdTRUE;
 800d32a:	2301      	movs	r3, #1
 800d32c:	617b      	str	r3, [r7, #20]
 800d32e:	e004      	b.n	800d33a <xTaskIncrementTick+0x132>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d330:	4b10      	ldr	r3, [pc, #64]	; (800d374 <xTaskIncrementTick+0x16c>)
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	3301      	adds	r3, #1
 800d336:	4a0f      	ldr	r2, [pc, #60]	; (800d374 <xTaskIncrementTick+0x16c>)
 800d338:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d33a:	4b0f      	ldr	r3, [pc, #60]	; (800d378 <xTaskIncrementTick+0x170>)
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d001      	beq.n	800d346 <xTaskIncrementTick+0x13e>
		{
			xSwitchRequired = pdTRUE;
 800d342:	2301      	movs	r3, #1
 800d344:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d346:	697b      	ldr	r3, [r7, #20]
}
 800d348:	4618      	mov	r0, r3
 800d34a:	3718      	adds	r7, #24
 800d34c:	46bd      	mov	sp, r7
 800d34e:	bd80      	pop	{r7, pc}
 800d350:	20000b88 	.word	0x20000b88
 800d354:	20000b64 	.word	0x20000b64
 800d358:	20000b18 	.word	0x20000b18
 800d35c:	20000b1c 	.word	0x20000b1c
 800d360:	20000b78 	.word	0x20000b78
 800d364:	20000b80 	.word	0x20000b80
 800d368:	20000b68 	.word	0x20000b68
 800d36c:	20000a64 	.word	0x20000a64
 800d370:	20000a60 	.word	0x20000a60
 800d374:	20000b70 	.word	0x20000b70
 800d378:	20000b74 	.word	0x20000b74

0800d37c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d37c:	b480      	push	{r7}
 800d37e:	b087      	sub	sp, #28
 800d380:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d382:	4b2a      	ldr	r3, [pc, #168]	; (800d42c <vTaskSwitchContext+0xb0>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	2b00      	cmp	r3, #0
 800d388:	d003      	beq.n	800d392 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d38a:	4b29      	ldr	r3, [pc, #164]	; (800d430 <vTaskSwitchContext+0xb4>)
 800d38c:	2201      	movs	r2, #1
 800d38e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d390:	e046      	b.n	800d420 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800d392:	4b27      	ldr	r3, [pc, #156]	; (800d430 <vTaskSwitchContext+0xb4>)
 800d394:	2200      	movs	r2, #0
 800d396:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d398:	4b26      	ldr	r3, [pc, #152]	; (800d434 <vTaskSwitchContext+0xb8>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	fab3 f383 	clz	r3, r3
 800d3a4:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800d3a6:	7afb      	ldrb	r3, [r7, #11]
 800d3a8:	f1c3 031f 	rsb	r3, r3, #31
 800d3ac:	617b      	str	r3, [r7, #20]
 800d3ae:	4922      	ldr	r1, [pc, #136]	; (800d438 <vTaskSwitchContext+0xbc>)
 800d3b0:	697a      	ldr	r2, [r7, #20]
 800d3b2:	4613      	mov	r3, r2
 800d3b4:	009b      	lsls	r3, r3, #2
 800d3b6:	4413      	add	r3, r2
 800d3b8:	009b      	lsls	r3, r3, #2
 800d3ba:	440b      	add	r3, r1
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d10c      	bne.n	800d3dc <vTaskSwitchContext+0x60>
	__asm volatile
 800d3c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3c6:	b672      	cpsid	i
 800d3c8:	f383 8811 	msr	BASEPRI, r3
 800d3cc:	f3bf 8f6f 	isb	sy
 800d3d0:	f3bf 8f4f 	dsb	sy
 800d3d4:	b662      	cpsie	i
 800d3d6:	607b      	str	r3, [r7, #4]
}
 800d3d8:	bf00      	nop
 800d3da:	e7fe      	b.n	800d3da <vTaskSwitchContext+0x5e>
 800d3dc:	697a      	ldr	r2, [r7, #20]
 800d3de:	4613      	mov	r3, r2
 800d3e0:	009b      	lsls	r3, r3, #2
 800d3e2:	4413      	add	r3, r2
 800d3e4:	009b      	lsls	r3, r3, #2
 800d3e6:	4a14      	ldr	r2, [pc, #80]	; (800d438 <vTaskSwitchContext+0xbc>)
 800d3e8:	4413      	add	r3, r2
 800d3ea:	613b      	str	r3, [r7, #16]
 800d3ec:	693b      	ldr	r3, [r7, #16]
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	685a      	ldr	r2, [r3, #4]
 800d3f2:	693b      	ldr	r3, [r7, #16]
 800d3f4:	605a      	str	r2, [r3, #4]
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	685a      	ldr	r2, [r3, #4]
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	3308      	adds	r3, #8
 800d3fe:	429a      	cmp	r2, r3
 800d400:	d104      	bne.n	800d40c <vTaskSwitchContext+0x90>
 800d402:	693b      	ldr	r3, [r7, #16]
 800d404:	685b      	ldr	r3, [r3, #4]
 800d406:	685a      	ldr	r2, [r3, #4]
 800d408:	693b      	ldr	r3, [r7, #16]
 800d40a:	605a      	str	r2, [r3, #4]
 800d40c:	693b      	ldr	r3, [r7, #16]
 800d40e:	685b      	ldr	r3, [r3, #4]
 800d410:	68db      	ldr	r3, [r3, #12]
 800d412:	4a0a      	ldr	r2, [pc, #40]	; (800d43c <vTaskSwitchContext+0xc0>)
 800d414:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800d416:	4b09      	ldr	r3, [pc, #36]	; (800d43c <vTaskSwitchContext+0xc0>)
 800d418:	681b      	ldr	r3, [r3, #0]
 800d41a:	334c      	adds	r3, #76	; 0x4c
 800d41c:	4a08      	ldr	r2, [pc, #32]	; (800d440 <vTaskSwitchContext+0xc4>)
 800d41e:	6013      	str	r3, [r2, #0]
}
 800d420:	bf00      	nop
 800d422:	371c      	adds	r7, #28
 800d424:	46bd      	mov	sp, r7
 800d426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42a:	4770      	bx	lr
 800d42c:	20000b88 	.word	0x20000b88
 800d430:	20000b74 	.word	0x20000b74
 800d434:	20000b68 	.word	0x20000b68
 800d438:	20000a64 	.word	0x20000a64
 800d43c:	20000a60 	.word	0x20000a60
 800d440:	20000050 	.word	0x20000050

0800d444 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d444:	b580      	push	{r7, lr}
 800d446:	b084      	sub	sp, #16
 800d448:	af00      	add	r7, sp, #0
 800d44a:	6078      	str	r0, [r7, #4]
 800d44c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	2b00      	cmp	r3, #0
 800d452:	d10c      	bne.n	800d46e <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800d454:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d458:	b672      	cpsid	i
 800d45a:	f383 8811 	msr	BASEPRI, r3
 800d45e:	f3bf 8f6f 	isb	sy
 800d462:	f3bf 8f4f 	dsb	sy
 800d466:	b662      	cpsie	i
 800d468:	60fb      	str	r3, [r7, #12]
}
 800d46a:	bf00      	nop
 800d46c:	e7fe      	b.n	800d46c <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d46e:	4b07      	ldr	r3, [pc, #28]	; (800d48c <vTaskPlaceOnEventList+0x48>)
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	3318      	adds	r3, #24
 800d474:	4619      	mov	r1, r3
 800d476:	6878      	ldr	r0, [r7, #4]
 800d478:	f7fe fbf9 	bl	800bc6e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d47c:	2101      	movs	r1, #1
 800d47e:	6838      	ldr	r0, [r7, #0]
 800d480:	f000 fbd6 	bl	800dc30 <prvAddCurrentTaskToDelayedList>
}
 800d484:	bf00      	nop
 800d486:	3710      	adds	r7, #16
 800d488:	46bd      	mov	sp, r7
 800d48a:	bd80      	pop	{r7, pc}
 800d48c:	20000a60 	.word	0x20000a60

0800d490 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d490:	b580      	push	{r7, lr}
 800d492:	b086      	sub	sp, #24
 800d494:	af00      	add	r7, sp, #0
 800d496:	60f8      	str	r0, [r7, #12]
 800d498:	60b9      	str	r1, [r7, #8]
 800d49a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d10c      	bne.n	800d4bc <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800d4a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4a6:	b672      	cpsid	i
 800d4a8:	f383 8811 	msr	BASEPRI, r3
 800d4ac:	f3bf 8f6f 	isb	sy
 800d4b0:	f3bf 8f4f 	dsb	sy
 800d4b4:	b662      	cpsie	i
 800d4b6:	617b      	str	r3, [r7, #20]
}
 800d4b8:	bf00      	nop
 800d4ba:	e7fe      	b.n	800d4ba <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d4bc:	4b0a      	ldr	r3, [pc, #40]	; (800d4e8 <vTaskPlaceOnEventListRestricted+0x58>)
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	3318      	adds	r3, #24
 800d4c2:	4619      	mov	r1, r3
 800d4c4:	68f8      	ldr	r0, [r7, #12]
 800d4c6:	f7fe fbae 	bl	800bc26 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d002      	beq.n	800d4d6 <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800d4d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d4d4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d4d6:	6879      	ldr	r1, [r7, #4]
 800d4d8:	68b8      	ldr	r0, [r7, #8]
 800d4da:	f000 fba9 	bl	800dc30 <prvAddCurrentTaskToDelayedList>
	}
 800d4de:	bf00      	nop
 800d4e0:	3718      	adds	r7, #24
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	bd80      	pop	{r7, pc}
 800d4e6:	bf00      	nop
 800d4e8:	20000a60 	.word	0x20000a60

0800d4ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d4ec:	b580      	push	{r7, lr}
 800d4ee:	b086      	sub	sp, #24
 800d4f0:	af00      	add	r7, sp, #0
 800d4f2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	68db      	ldr	r3, [r3, #12]
 800d4f8:	68db      	ldr	r3, [r3, #12]
 800d4fa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d4fc:	693b      	ldr	r3, [r7, #16]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d10c      	bne.n	800d51c <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800d502:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d506:	b672      	cpsid	i
 800d508:	f383 8811 	msr	BASEPRI, r3
 800d50c:	f3bf 8f6f 	isb	sy
 800d510:	f3bf 8f4f 	dsb	sy
 800d514:	b662      	cpsie	i
 800d516:	60fb      	str	r3, [r7, #12]
}
 800d518:	bf00      	nop
 800d51a:	e7fe      	b.n	800d51a <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d51c:	693b      	ldr	r3, [r7, #16]
 800d51e:	3318      	adds	r3, #24
 800d520:	4618      	mov	r0, r3
 800d522:	f7fe fbdd 	bl	800bce0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d526:	4b1d      	ldr	r3, [pc, #116]	; (800d59c <xTaskRemoveFromEventList+0xb0>)
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d11c      	bne.n	800d568 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d52e:	693b      	ldr	r3, [r7, #16]
 800d530:	3304      	adds	r3, #4
 800d532:	4618      	mov	r0, r3
 800d534:	f7fe fbd4 	bl	800bce0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d538:	693b      	ldr	r3, [r7, #16]
 800d53a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d53c:	2201      	movs	r2, #1
 800d53e:	409a      	lsls	r2, r3
 800d540:	4b17      	ldr	r3, [pc, #92]	; (800d5a0 <xTaskRemoveFromEventList+0xb4>)
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	4313      	orrs	r3, r2
 800d546:	4a16      	ldr	r2, [pc, #88]	; (800d5a0 <xTaskRemoveFromEventList+0xb4>)
 800d548:	6013      	str	r3, [r2, #0]
 800d54a:	693b      	ldr	r3, [r7, #16]
 800d54c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d54e:	4613      	mov	r3, r2
 800d550:	009b      	lsls	r3, r3, #2
 800d552:	4413      	add	r3, r2
 800d554:	009b      	lsls	r3, r3, #2
 800d556:	4a13      	ldr	r2, [pc, #76]	; (800d5a4 <xTaskRemoveFromEventList+0xb8>)
 800d558:	441a      	add	r2, r3
 800d55a:	693b      	ldr	r3, [r7, #16]
 800d55c:	3304      	adds	r3, #4
 800d55e:	4619      	mov	r1, r3
 800d560:	4610      	mov	r0, r2
 800d562:	f7fe fb60 	bl	800bc26 <vListInsertEnd>
 800d566:	e005      	b.n	800d574 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d568:	693b      	ldr	r3, [r7, #16]
 800d56a:	3318      	adds	r3, #24
 800d56c:	4619      	mov	r1, r3
 800d56e:	480e      	ldr	r0, [pc, #56]	; (800d5a8 <xTaskRemoveFromEventList+0xbc>)
 800d570:	f7fe fb59 	bl	800bc26 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d574:	693b      	ldr	r3, [r7, #16]
 800d576:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d578:	4b0c      	ldr	r3, [pc, #48]	; (800d5ac <xTaskRemoveFromEventList+0xc0>)
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d57e:	429a      	cmp	r2, r3
 800d580:	d905      	bls.n	800d58e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d582:	2301      	movs	r3, #1
 800d584:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d586:	4b0a      	ldr	r3, [pc, #40]	; (800d5b0 <xTaskRemoveFromEventList+0xc4>)
 800d588:	2201      	movs	r2, #1
 800d58a:	601a      	str	r2, [r3, #0]
 800d58c:	e001      	b.n	800d592 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d58e:	2300      	movs	r3, #0
 800d590:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d592:	697b      	ldr	r3, [r7, #20]
}
 800d594:	4618      	mov	r0, r3
 800d596:	3718      	adds	r7, #24
 800d598:	46bd      	mov	sp, r7
 800d59a:	bd80      	pop	{r7, pc}
 800d59c:	20000b88 	.word	0x20000b88
 800d5a0:	20000b68 	.word	0x20000b68
 800d5a4:	20000a64 	.word	0x20000a64
 800d5a8:	20000b20 	.word	0x20000b20
 800d5ac:	20000a60 	.word	0x20000a60
 800d5b0:	20000b74 	.word	0x20000b74

0800d5b4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d5b4:	b480      	push	{r7}
 800d5b6:	b083      	sub	sp, #12
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d5bc:	4b06      	ldr	r3, [pc, #24]	; (800d5d8 <vTaskInternalSetTimeOutState+0x24>)
 800d5be:	681a      	ldr	r2, [r3, #0]
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d5c4:	4b05      	ldr	r3, [pc, #20]	; (800d5dc <vTaskInternalSetTimeOutState+0x28>)
 800d5c6:	681a      	ldr	r2, [r3, #0]
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	605a      	str	r2, [r3, #4]
}
 800d5cc:	bf00      	nop
 800d5ce:	370c      	adds	r7, #12
 800d5d0:	46bd      	mov	sp, r7
 800d5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d6:	4770      	bx	lr
 800d5d8:	20000b78 	.word	0x20000b78
 800d5dc:	20000b64 	.word	0x20000b64

0800d5e0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	b088      	sub	sp, #32
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	6078      	str	r0, [r7, #4]
 800d5e8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d10c      	bne.n	800d60a <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800d5f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5f4:	b672      	cpsid	i
 800d5f6:	f383 8811 	msr	BASEPRI, r3
 800d5fa:	f3bf 8f6f 	isb	sy
 800d5fe:	f3bf 8f4f 	dsb	sy
 800d602:	b662      	cpsie	i
 800d604:	613b      	str	r3, [r7, #16]
}
 800d606:	bf00      	nop
 800d608:	e7fe      	b.n	800d608 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800d60a:	683b      	ldr	r3, [r7, #0]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d10c      	bne.n	800d62a <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800d610:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d614:	b672      	cpsid	i
 800d616:	f383 8811 	msr	BASEPRI, r3
 800d61a:	f3bf 8f6f 	isb	sy
 800d61e:	f3bf 8f4f 	dsb	sy
 800d622:	b662      	cpsie	i
 800d624:	60fb      	str	r3, [r7, #12]
}
 800d626:	bf00      	nop
 800d628:	e7fe      	b.n	800d628 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800d62a:	f001 f84f 	bl	800e6cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d62e:	4b1d      	ldr	r3, [pc, #116]	; (800d6a4 <xTaskCheckForTimeOut+0xc4>)
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	685b      	ldr	r3, [r3, #4]
 800d638:	69ba      	ldr	r2, [r7, #24]
 800d63a:	1ad3      	subs	r3, r2, r3
 800d63c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d646:	d102      	bne.n	800d64e <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d648:	2300      	movs	r3, #0
 800d64a:	61fb      	str	r3, [r7, #28]
 800d64c:	e023      	b.n	800d696 <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681a      	ldr	r2, [r3, #0]
 800d652:	4b15      	ldr	r3, [pc, #84]	; (800d6a8 <xTaskCheckForTimeOut+0xc8>)
 800d654:	681b      	ldr	r3, [r3, #0]
 800d656:	429a      	cmp	r2, r3
 800d658:	d007      	beq.n	800d66a <xTaskCheckForTimeOut+0x8a>
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	685b      	ldr	r3, [r3, #4]
 800d65e:	69ba      	ldr	r2, [r7, #24]
 800d660:	429a      	cmp	r2, r3
 800d662:	d302      	bcc.n	800d66a <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d664:	2301      	movs	r3, #1
 800d666:	61fb      	str	r3, [r7, #28]
 800d668:	e015      	b.n	800d696 <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d66a:	683b      	ldr	r3, [r7, #0]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	697a      	ldr	r2, [r7, #20]
 800d670:	429a      	cmp	r2, r3
 800d672:	d20b      	bcs.n	800d68c <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	681a      	ldr	r2, [r3, #0]
 800d678:	697b      	ldr	r3, [r7, #20]
 800d67a:	1ad2      	subs	r2, r2, r3
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d680:	6878      	ldr	r0, [r7, #4]
 800d682:	f7ff ff97 	bl	800d5b4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d686:	2300      	movs	r3, #0
 800d688:	61fb      	str	r3, [r7, #28]
 800d68a:	e004      	b.n	800d696 <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800d68c:	683b      	ldr	r3, [r7, #0]
 800d68e:	2200      	movs	r2, #0
 800d690:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d692:	2301      	movs	r3, #1
 800d694:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d696:	f001 f84d 	bl	800e734 <vPortExitCritical>

	return xReturn;
 800d69a:	69fb      	ldr	r3, [r7, #28]
}
 800d69c:	4618      	mov	r0, r3
 800d69e:	3720      	adds	r7, #32
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	bd80      	pop	{r7, pc}
 800d6a4:	20000b64 	.word	0x20000b64
 800d6a8:	20000b78 	.word	0x20000b78

0800d6ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d6ac:	b480      	push	{r7}
 800d6ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d6b0:	4b03      	ldr	r3, [pc, #12]	; (800d6c0 <vTaskMissedYield+0x14>)
 800d6b2:	2201      	movs	r2, #1
 800d6b4:	601a      	str	r2, [r3, #0]
}
 800d6b6:	bf00      	nop
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6be:	4770      	bx	lr
 800d6c0:	20000b74 	.word	0x20000b74

0800d6c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b082      	sub	sp, #8
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d6cc:	f000 f852 	bl	800d774 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d6d0:	4b06      	ldr	r3, [pc, #24]	; (800d6ec <prvIdleTask+0x28>)
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	2b01      	cmp	r3, #1
 800d6d6:	d9f9      	bls.n	800d6cc <prvIdleTask+0x8>
			{
				taskYIELD();
 800d6d8:	4b05      	ldr	r3, [pc, #20]	; (800d6f0 <prvIdleTask+0x2c>)
 800d6da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6de:	601a      	str	r2, [r3, #0]
 800d6e0:	f3bf 8f4f 	dsb	sy
 800d6e4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800d6e8:	e7f0      	b.n	800d6cc <prvIdleTask+0x8>
 800d6ea:	bf00      	nop
 800d6ec:	20000a64 	.word	0x20000a64
 800d6f0:	e000ed04 	.word	0xe000ed04

0800d6f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d6f4:	b580      	push	{r7, lr}
 800d6f6:	b082      	sub	sp, #8
 800d6f8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	607b      	str	r3, [r7, #4]
 800d6fe:	e00c      	b.n	800d71a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d700:	687a      	ldr	r2, [r7, #4]
 800d702:	4613      	mov	r3, r2
 800d704:	009b      	lsls	r3, r3, #2
 800d706:	4413      	add	r3, r2
 800d708:	009b      	lsls	r3, r3, #2
 800d70a:	4a12      	ldr	r2, [pc, #72]	; (800d754 <prvInitialiseTaskLists+0x60>)
 800d70c:	4413      	add	r3, r2
 800d70e:	4618      	mov	r0, r3
 800d710:	f7fe fa5c 	bl	800bbcc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	3301      	adds	r3, #1
 800d718:	607b      	str	r3, [r7, #4]
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	2b06      	cmp	r3, #6
 800d71e:	d9ef      	bls.n	800d700 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d720:	480d      	ldr	r0, [pc, #52]	; (800d758 <prvInitialiseTaskLists+0x64>)
 800d722:	f7fe fa53 	bl	800bbcc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d726:	480d      	ldr	r0, [pc, #52]	; (800d75c <prvInitialiseTaskLists+0x68>)
 800d728:	f7fe fa50 	bl	800bbcc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d72c:	480c      	ldr	r0, [pc, #48]	; (800d760 <prvInitialiseTaskLists+0x6c>)
 800d72e:	f7fe fa4d 	bl	800bbcc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d732:	480c      	ldr	r0, [pc, #48]	; (800d764 <prvInitialiseTaskLists+0x70>)
 800d734:	f7fe fa4a 	bl	800bbcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d738:	480b      	ldr	r0, [pc, #44]	; (800d768 <prvInitialiseTaskLists+0x74>)
 800d73a:	f7fe fa47 	bl	800bbcc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d73e:	4b0b      	ldr	r3, [pc, #44]	; (800d76c <prvInitialiseTaskLists+0x78>)
 800d740:	4a05      	ldr	r2, [pc, #20]	; (800d758 <prvInitialiseTaskLists+0x64>)
 800d742:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d744:	4b0a      	ldr	r3, [pc, #40]	; (800d770 <prvInitialiseTaskLists+0x7c>)
 800d746:	4a05      	ldr	r2, [pc, #20]	; (800d75c <prvInitialiseTaskLists+0x68>)
 800d748:	601a      	str	r2, [r3, #0]
}
 800d74a:	bf00      	nop
 800d74c:	3708      	adds	r7, #8
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
 800d752:	bf00      	nop
 800d754:	20000a64 	.word	0x20000a64
 800d758:	20000af0 	.word	0x20000af0
 800d75c:	20000b04 	.word	0x20000b04
 800d760:	20000b20 	.word	0x20000b20
 800d764:	20000b34 	.word	0x20000b34
 800d768:	20000b4c 	.word	0x20000b4c
 800d76c:	20000b18 	.word	0x20000b18
 800d770:	20000b1c 	.word	0x20000b1c

0800d774 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b082      	sub	sp, #8
 800d778:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d77a:	e019      	b.n	800d7b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d77c:	f000 ffa6 	bl	800e6cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d780:	4b10      	ldr	r3, [pc, #64]	; (800d7c4 <prvCheckTasksWaitingTermination+0x50>)
 800d782:	68db      	ldr	r3, [r3, #12]
 800d784:	68db      	ldr	r3, [r3, #12]
 800d786:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	3304      	adds	r3, #4
 800d78c:	4618      	mov	r0, r3
 800d78e:	f7fe faa7 	bl	800bce0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d792:	4b0d      	ldr	r3, [pc, #52]	; (800d7c8 <prvCheckTasksWaitingTermination+0x54>)
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	3b01      	subs	r3, #1
 800d798:	4a0b      	ldr	r2, [pc, #44]	; (800d7c8 <prvCheckTasksWaitingTermination+0x54>)
 800d79a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d79c:	4b0b      	ldr	r3, [pc, #44]	; (800d7cc <prvCheckTasksWaitingTermination+0x58>)
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	3b01      	subs	r3, #1
 800d7a2:	4a0a      	ldr	r2, [pc, #40]	; (800d7cc <prvCheckTasksWaitingTermination+0x58>)
 800d7a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d7a6:	f000 ffc5 	bl	800e734 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	f000 f810 	bl	800d7d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d7b0:	4b06      	ldr	r3, [pc, #24]	; (800d7cc <prvCheckTasksWaitingTermination+0x58>)
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d1e1      	bne.n	800d77c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800d7b8:	bf00      	nop
 800d7ba:	bf00      	nop
 800d7bc:	3708      	adds	r7, #8
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}
 800d7c2:	bf00      	nop
 800d7c4:	20000b34 	.word	0x20000b34
 800d7c8:	20000b60 	.word	0x20000b60
 800d7cc:	20000b48 	.word	0x20000b48

0800d7d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800d7d0:	b580      	push	{r7, lr}
 800d7d2:	b084      	sub	sp, #16
 800d7d4:	af00      	add	r7, sp, #0
 800d7d6:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	334c      	adds	r3, #76	; 0x4c
 800d7dc:	4618      	mov	r0, r3
 800d7de:	f001 fb2f 	bl	800ee40 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d108      	bne.n	800d7fe <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7f0:	4618      	mov	r0, r3
 800d7f2:	f001 f961 	bl	800eab8 <vPortFree>
				vPortFree( pxTCB );
 800d7f6:	6878      	ldr	r0, [r7, #4]
 800d7f8:	f001 f95e 	bl	800eab8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800d7fc:	e01a      	b.n	800d834 <prvDeleteTCB+0x64>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d804:	2b01      	cmp	r3, #1
 800d806:	d103      	bne.n	800d810 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800d808:	6878      	ldr	r0, [r7, #4]
 800d80a:	f001 f955 	bl	800eab8 <vPortFree>
	}
 800d80e:	e011      	b.n	800d834 <prvDeleteTCB+0x64>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800d816:	2b02      	cmp	r3, #2
 800d818:	d00c      	beq.n	800d834 <prvDeleteTCB+0x64>
	__asm volatile
 800d81a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d81e:	b672      	cpsid	i
 800d820:	f383 8811 	msr	BASEPRI, r3
 800d824:	f3bf 8f6f 	isb	sy
 800d828:	f3bf 8f4f 	dsb	sy
 800d82c:	b662      	cpsie	i
 800d82e:	60fb      	str	r3, [r7, #12]
}
 800d830:	bf00      	nop
 800d832:	e7fe      	b.n	800d832 <prvDeleteTCB+0x62>
	}
 800d834:	bf00      	nop
 800d836:	3710      	adds	r7, #16
 800d838:	46bd      	mov	sp, r7
 800d83a:	bd80      	pop	{r7, pc}

0800d83c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800d83c:	b480      	push	{r7}
 800d83e:	b083      	sub	sp, #12
 800d840:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d842:	4b0c      	ldr	r3, [pc, #48]	; (800d874 <prvResetNextTaskUnblockTime+0x38>)
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d104      	bne.n	800d856 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800d84c:	4b0a      	ldr	r3, [pc, #40]	; (800d878 <prvResetNextTaskUnblockTime+0x3c>)
 800d84e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d852:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800d854:	e008      	b.n	800d868 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d856:	4b07      	ldr	r3, [pc, #28]	; (800d874 <prvResetNextTaskUnblockTime+0x38>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	68db      	ldr	r3, [r3, #12]
 800d85c:	68db      	ldr	r3, [r3, #12]
 800d85e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	685b      	ldr	r3, [r3, #4]
 800d864:	4a04      	ldr	r2, [pc, #16]	; (800d878 <prvResetNextTaskUnblockTime+0x3c>)
 800d866:	6013      	str	r3, [r2, #0]
}
 800d868:	bf00      	nop
 800d86a:	370c      	adds	r7, #12
 800d86c:	46bd      	mov	sp, r7
 800d86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d872:	4770      	bx	lr
 800d874:	20000b18 	.word	0x20000b18
 800d878:	20000b80 	.word	0x20000b80

0800d87c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800d87c:	b480      	push	{r7}
 800d87e:	b083      	sub	sp, #12
 800d880:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800d882:	4b0b      	ldr	r3, [pc, #44]	; (800d8b0 <xTaskGetSchedulerState+0x34>)
 800d884:	681b      	ldr	r3, [r3, #0]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d102      	bne.n	800d890 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800d88a:	2301      	movs	r3, #1
 800d88c:	607b      	str	r3, [r7, #4]
 800d88e:	e008      	b.n	800d8a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d890:	4b08      	ldr	r3, [pc, #32]	; (800d8b4 <xTaskGetSchedulerState+0x38>)
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d102      	bne.n	800d89e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800d898:	2302      	movs	r3, #2
 800d89a:	607b      	str	r3, [r7, #4]
 800d89c:	e001      	b.n	800d8a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800d89e:	2300      	movs	r3, #0
 800d8a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800d8a2:	687b      	ldr	r3, [r7, #4]
	}
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	370c      	adds	r7, #12
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ae:	4770      	bx	lr
 800d8b0:	20000b6c 	.word	0x20000b6c
 800d8b4:	20000b88 	.word	0x20000b88

0800d8b8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	b084      	sub	sp, #16
 800d8bc:	af00      	add	r7, sp, #0
 800d8be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800d8c0:	687b      	ldr	r3, [r7, #4]
 800d8c2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d069      	beq.n	800d9a2 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800d8ce:	68bb      	ldr	r3, [r7, #8]
 800d8d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8d2:	4b36      	ldr	r3, [pc, #216]	; (800d9ac <xTaskPriorityInherit+0xf4>)
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8d8:	429a      	cmp	r2, r3
 800d8da:	d259      	bcs.n	800d990 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800d8dc:	68bb      	ldr	r3, [r7, #8]
 800d8de:	699b      	ldr	r3, [r3, #24]
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	db06      	blt.n	800d8f2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d8e4:	4b31      	ldr	r3, [pc, #196]	; (800d9ac <xTaskPriorityInherit+0xf4>)
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d8ea:	f1c3 0207 	rsb	r2, r3, #7
 800d8ee:	68bb      	ldr	r3, [r7, #8]
 800d8f0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800d8f2:	68bb      	ldr	r3, [r7, #8]
 800d8f4:	6959      	ldr	r1, [r3, #20]
 800d8f6:	68bb      	ldr	r3, [r7, #8]
 800d8f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d8fa:	4613      	mov	r3, r2
 800d8fc:	009b      	lsls	r3, r3, #2
 800d8fe:	4413      	add	r3, r2
 800d900:	009b      	lsls	r3, r3, #2
 800d902:	4a2b      	ldr	r2, [pc, #172]	; (800d9b0 <xTaskPriorityInherit+0xf8>)
 800d904:	4413      	add	r3, r2
 800d906:	4299      	cmp	r1, r3
 800d908:	d13a      	bne.n	800d980 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800d90a:	68bb      	ldr	r3, [r7, #8]
 800d90c:	3304      	adds	r3, #4
 800d90e:	4618      	mov	r0, r3
 800d910:	f7fe f9e6 	bl	800bce0 <uxListRemove>
 800d914:	4603      	mov	r3, r0
 800d916:	2b00      	cmp	r3, #0
 800d918:	d115      	bne.n	800d946 <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 800d91a:	68bb      	ldr	r3, [r7, #8]
 800d91c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d91e:	4924      	ldr	r1, [pc, #144]	; (800d9b0 <xTaskPriorityInherit+0xf8>)
 800d920:	4613      	mov	r3, r2
 800d922:	009b      	lsls	r3, r3, #2
 800d924:	4413      	add	r3, r2
 800d926:	009b      	lsls	r3, r3, #2
 800d928:	440b      	add	r3, r1
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	2b00      	cmp	r3, #0
 800d92e:	d10a      	bne.n	800d946 <xTaskPriorityInherit+0x8e>
 800d930:	68bb      	ldr	r3, [r7, #8]
 800d932:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d934:	2201      	movs	r2, #1
 800d936:	fa02 f303 	lsl.w	r3, r2, r3
 800d93a:	43da      	mvns	r2, r3
 800d93c:	4b1d      	ldr	r3, [pc, #116]	; (800d9b4 <xTaskPriorityInherit+0xfc>)
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	4013      	ands	r3, r2
 800d942:	4a1c      	ldr	r2, [pc, #112]	; (800d9b4 <xTaskPriorityInherit+0xfc>)
 800d944:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d946:	4b19      	ldr	r3, [pc, #100]	; (800d9ac <xTaskPriorityInherit+0xf4>)
 800d948:	681b      	ldr	r3, [r3, #0]
 800d94a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d94c:	68bb      	ldr	r3, [r7, #8]
 800d94e:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800d950:	68bb      	ldr	r3, [r7, #8]
 800d952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d954:	2201      	movs	r2, #1
 800d956:	409a      	lsls	r2, r3
 800d958:	4b16      	ldr	r3, [pc, #88]	; (800d9b4 <xTaskPriorityInherit+0xfc>)
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	4313      	orrs	r3, r2
 800d95e:	4a15      	ldr	r2, [pc, #84]	; (800d9b4 <xTaskPriorityInherit+0xfc>)
 800d960:	6013      	str	r3, [r2, #0]
 800d962:	68bb      	ldr	r3, [r7, #8]
 800d964:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d966:	4613      	mov	r3, r2
 800d968:	009b      	lsls	r3, r3, #2
 800d96a:	4413      	add	r3, r2
 800d96c:	009b      	lsls	r3, r3, #2
 800d96e:	4a10      	ldr	r2, [pc, #64]	; (800d9b0 <xTaskPriorityInherit+0xf8>)
 800d970:	441a      	add	r2, r3
 800d972:	68bb      	ldr	r3, [r7, #8]
 800d974:	3304      	adds	r3, #4
 800d976:	4619      	mov	r1, r3
 800d978:	4610      	mov	r0, r2
 800d97a:	f7fe f954 	bl	800bc26 <vListInsertEnd>
 800d97e:	e004      	b.n	800d98a <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800d980:	4b0a      	ldr	r3, [pc, #40]	; (800d9ac <xTaskPriorityInherit+0xf4>)
 800d982:	681b      	ldr	r3, [r3, #0]
 800d984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d986:	68bb      	ldr	r3, [r7, #8]
 800d988:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800d98a:	2301      	movs	r3, #1
 800d98c:	60fb      	str	r3, [r7, #12]
 800d98e:	e008      	b.n	800d9a2 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800d990:	68bb      	ldr	r3, [r7, #8]
 800d992:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d994:	4b05      	ldr	r3, [pc, #20]	; (800d9ac <xTaskPriorityInherit+0xf4>)
 800d996:	681b      	ldr	r3, [r3, #0]
 800d998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d99a:	429a      	cmp	r2, r3
 800d99c:	d201      	bcs.n	800d9a2 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800d99e:	2301      	movs	r3, #1
 800d9a0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800d9a2:	68fb      	ldr	r3, [r7, #12]
	}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	3710      	adds	r7, #16
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}
 800d9ac:	20000a60 	.word	0x20000a60
 800d9b0:	20000a64 	.word	0x20000a64
 800d9b4:	20000b68 	.word	0x20000b68

0800d9b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b086      	sub	sp, #24
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d072      	beq.n	800dab4 <xTaskPriorityDisinherit+0xfc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800d9ce:	4b3c      	ldr	r3, [pc, #240]	; (800dac0 <xTaskPriorityDisinherit+0x108>)
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	693a      	ldr	r2, [r7, #16]
 800d9d4:	429a      	cmp	r2, r3
 800d9d6:	d00c      	beq.n	800d9f2 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800d9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9dc:	b672      	cpsid	i
 800d9de:	f383 8811 	msr	BASEPRI, r3
 800d9e2:	f3bf 8f6f 	isb	sy
 800d9e6:	f3bf 8f4f 	dsb	sy
 800d9ea:	b662      	cpsie	i
 800d9ec:	60fb      	str	r3, [r7, #12]
}
 800d9ee:	bf00      	nop
 800d9f0:	e7fe      	b.n	800d9f0 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800d9f2:	693b      	ldr	r3, [r7, #16]
 800d9f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d9f6:	2b00      	cmp	r3, #0
 800d9f8:	d10c      	bne.n	800da14 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800d9fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d9fe:	b672      	cpsid	i
 800da00:	f383 8811 	msr	BASEPRI, r3
 800da04:	f3bf 8f6f 	isb	sy
 800da08:	f3bf 8f4f 	dsb	sy
 800da0c:	b662      	cpsie	i
 800da0e:	60bb      	str	r3, [r7, #8]
}
 800da10:	bf00      	nop
 800da12:	e7fe      	b.n	800da12 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800da14:	693b      	ldr	r3, [r7, #16]
 800da16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da18:	1e5a      	subs	r2, r3, #1
 800da1a:	693b      	ldr	r3, [r7, #16]
 800da1c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800da1e:	693b      	ldr	r3, [r7, #16]
 800da20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da22:	693b      	ldr	r3, [r7, #16]
 800da24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800da26:	429a      	cmp	r2, r3
 800da28:	d044      	beq.n	800dab4 <xTaskPriorityDisinherit+0xfc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800da2a:	693b      	ldr	r3, [r7, #16]
 800da2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d140      	bne.n	800dab4 <xTaskPriorityDisinherit+0xfc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800da32:	693b      	ldr	r3, [r7, #16]
 800da34:	3304      	adds	r3, #4
 800da36:	4618      	mov	r0, r3
 800da38:	f7fe f952 	bl	800bce0 <uxListRemove>
 800da3c:	4603      	mov	r3, r0
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d115      	bne.n	800da6e <xTaskPriorityDisinherit+0xb6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800da42:	693b      	ldr	r3, [r7, #16]
 800da44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da46:	491f      	ldr	r1, [pc, #124]	; (800dac4 <xTaskPriorityDisinherit+0x10c>)
 800da48:	4613      	mov	r3, r2
 800da4a:	009b      	lsls	r3, r3, #2
 800da4c:	4413      	add	r3, r2
 800da4e:	009b      	lsls	r3, r3, #2
 800da50:	440b      	add	r3, r1
 800da52:	681b      	ldr	r3, [r3, #0]
 800da54:	2b00      	cmp	r3, #0
 800da56:	d10a      	bne.n	800da6e <xTaskPriorityDisinherit+0xb6>
 800da58:	693b      	ldr	r3, [r7, #16]
 800da5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da5c:	2201      	movs	r2, #1
 800da5e:	fa02 f303 	lsl.w	r3, r2, r3
 800da62:	43da      	mvns	r2, r3
 800da64:	4b18      	ldr	r3, [pc, #96]	; (800dac8 <xTaskPriorityDisinherit+0x110>)
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	4013      	ands	r3, r2
 800da6a:	4a17      	ldr	r2, [pc, #92]	; (800dac8 <xTaskPriorityDisinherit+0x110>)
 800da6c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800da6e:	693b      	ldr	r3, [r7, #16]
 800da70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800da72:	693b      	ldr	r3, [r7, #16]
 800da74:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800da76:	693b      	ldr	r3, [r7, #16]
 800da78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da7a:	f1c3 0207 	rsb	r2, r3, #7
 800da7e:	693b      	ldr	r3, [r7, #16]
 800da80:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800da82:	693b      	ldr	r3, [r7, #16]
 800da84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da86:	2201      	movs	r2, #1
 800da88:	409a      	lsls	r2, r3
 800da8a:	4b0f      	ldr	r3, [pc, #60]	; (800dac8 <xTaskPriorityDisinherit+0x110>)
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	4313      	orrs	r3, r2
 800da90:	4a0d      	ldr	r2, [pc, #52]	; (800dac8 <xTaskPriorityDisinherit+0x110>)
 800da92:	6013      	str	r3, [r2, #0]
 800da94:	693b      	ldr	r3, [r7, #16]
 800da96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800da98:	4613      	mov	r3, r2
 800da9a:	009b      	lsls	r3, r3, #2
 800da9c:	4413      	add	r3, r2
 800da9e:	009b      	lsls	r3, r3, #2
 800daa0:	4a08      	ldr	r2, [pc, #32]	; (800dac4 <xTaskPriorityDisinherit+0x10c>)
 800daa2:	441a      	add	r2, r3
 800daa4:	693b      	ldr	r3, [r7, #16]
 800daa6:	3304      	adds	r3, #4
 800daa8:	4619      	mov	r1, r3
 800daaa:	4610      	mov	r0, r2
 800daac:	f7fe f8bb 	bl	800bc26 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800dab0:	2301      	movs	r3, #1
 800dab2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dab4:	697b      	ldr	r3, [r7, #20]
	}
 800dab6:	4618      	mov	r0, r3
 800dab8:	3718      	adds	r7, #24
 800daba:	46bd      	mov	sp, r7
 800dabc:	bd80      	pop	{r7, pc}
 800dabe:	bf00      	nop
 800dac0:	20000a60 	.word	0x20000a60
 800dac4:	20000a64 	.word	0x20000a64
 800dac8:	20000b68 	.word	0x20000b68

0800dacc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800dacc:	b580      	push	{r7, lr}
 800dace:	b088      	sub	sp, #32
 800dad0:	af00      	add	r7, sp, #0
 800dad2:	6078      	str	r0, [r7, #4]
 800dad4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800dada:	2301      	movs	r3, #1
 800dadc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	f000 8087 	beq.w	800dbf4 <vTaskPriorityDisinheritAfterTimeout+0x128>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800dae6:	69bb      	ldr	r3, [r7, #24]
 800dae8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800daea:	2b00      	cmp	r3, #0
 800daec:	d10c      	bne.n	800db08 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 800daee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daf2:	b672      	cpsid	i
 800daf4:	f383 8811 	msr	BASEPRI, r3
 800daf8:	f3bf 8f6f 	isb	sy
 800dafc:	f3bf 8f4f 	dsb	sy
 800db00:	b662      	cpsie	i
 800db02:	60fb      	str	r3, [r7, #12]
}
 800db04:	bf00      	nop
 800db06:	e7fe      	b.n	800db06 <vTaskPriorityDisinheritAfterTimeout+0x3a>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800db08:	69bb      	ldr	r3, [r7, #24]
 800db0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db0c:	683a      	ldr	r2, [r7, #0]
 800db0e:	429a      	cmp	r2, r3
 800db10:	d902      	bls.n	800db18 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	61fb      	str	r3, [r7, #28]
 800db16:	e002      	b.n	800db1e <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800db18:	69bb      	ldr	r3, [r7, #24]
 800db1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800db1c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800db1e:	69bb      	ldr	r3, [r7, #24]
 800db20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db22:	69fa      	ldr	r2, [r7, #28]
 800db24:	429a      	cmp	r2, r3
 800db26:	d065      	beq.n	800dbf4 <vTaskPriorityDisinheritAfterTimeout+0x128>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800db28:	69bb      	ldr	r3, [r7, #24]
 800db2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800db2c:	697a      	ldr	r2, [r7, #20]
 800db2e:	429a      	cmp	r2, r3
 800db30:	d160      	bne.n	800dbf4 <vTaskPriorityDisinheritAfterTimeout+0x128>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800db32:	4b32      	ldr	r3, [pc, #200]	; (800dbfc <vTaskPriorityDisinheritAfterTimeout+0x130>)
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	69ba      	ldr	r2, [r7, #24]
 800db38:	429a      	cmp	r2, r3
 800db3a:	d10c      	bne.n	800db56 <vTaskPriorityDisinheritAfterTimeout+0x8a>
	__asm volatile
 800db3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db40:	b672      	cpsid	i
 800db42:	f383 8811 	msr	BASEPRI, r3
 800db46:	f3bf 8f6f 	isb	sy
 800db4a:	f3bf 8f4f 	dsb	sy
 800db4e:	b662      	cpsie	i
 800db50:	60bb      	str	r3, [r7, #8]
}
 800db52:	bf00      	nop
 800db54:	e7fe      	b.n	800db54 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800db56:	69bb      	ldr	r3, [r7, #24]
 800db58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db5a:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800db5c:	69bb      	ldr	r3, [r7, #24]
 800db5e:	69fa      	ldr	r2, [r7, #28]
 800db60:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800db62:	69bb      	ldr	r3, [r7, #24]
 800db64:	699b      	ldr	r3, [r3, #24]
 800db66:	2b00      	cmp	r3, #0
 800db68:	db04      	blt.n	800db74 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db6a:	69fb      	ldr	r3, [r7, #28]
 800db6c:	f1c3 0207 	rsb	r2, r3, #7
 800db70:	69bb      	ldr	r3, [r7, #24]
 800db72:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800db74:	69bb      	ldr	r3, [r7, #24]
 800db76:	6959      	ldr	r1, [r3, #20]
 800db78:	693a      	ldr	r2, [r7, #16]
 800db7a:	4613      	mov	r3, r2
 800db7c:	009b      	lsls	r3, r3, #2
 800db7e:	4413      	add	r3, r2
 800db80:	009b      	lsls	r3, r3, #2
 800db82:	4a1f      	ldr	r2, [pc, #124]	; (800dc00 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800db84:	4413      	add	r3, r2
 800db86:	4299      	cmp	r1, r3
 800db88:	d134      	bne.n	800dbf4 <vTaskPriorityDisinheritAfterTimeout+0x128>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800db8a:	69bb      	ldr	r3, [r7, #24]
 800db8c:	3304      	adds	r3, #4
 800db8e:	4618      	mov	r0, r3
 800db90:	f7fe f8a6 	bl	800bce0 <uxListRemove>
 800db94:	4603      	mov	r3, r0
 800db96:	2b00      	cmp	r3, #0
 800db98:	d115      	bne.n	800dbc6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800db9a:	69bb      	ldr	r3, [r7, #24]
 800db9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db9e:	4918      	ldr	r1, [pc, #96]	; (800dc00 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800dba0:	4613      	mov	r3, r2
 800dba2:	009b      	lsls	r3, r3, #2
 800dba4:	4413      	add	r3, r2
 800dba6:	009b      	lsls	r3, r3, #2
 800dba8:	440b      	add	r3, r1
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d10a      	bne.n	800dbc6 <vTaskPriorityDisinheritAfterTimeout+0xfa>
 800dbb0:	69bb      	ldr	r3, [r7, #24]
 800dbb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbb4:	2201      	movs	r2, #1
 800dbb6:	fa02 f303 	lsl.w	r3, r2, r3
 800dbba:	43da      	mvns	r2, r3
 800dbbc:	4b11      	ldr	r3, [pc, #68]	; (800dc04 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	4013      	ands	r3, r2
 800dbc2:	4a10      	ldr	r2, [pc, #64]	; (800dc04 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800dbc4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800dbc6:	69bb      	ldr	r3, [r7, #24]
 800dbc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbca:	2201      	movs	r2, #1
 800dbcc:	409a      	lsls	r2, r3
 800dbce:	4b0d      	ldr	r3, [pc, #52]	; (800dc04 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800dbd0:	681b      	ldr	r3, [r3, #0]
 800dbd2:	4313      	orrs	r3, r2
 800dbd4:	4a0b      	ldr	r2, [pc, #44]	; (800dc04 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800dbd6:	6013      	str	r3, [r2, #0]
 800dbd8:	69bb      	ldr	r3, [r7, #24]
 800dbda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbdc:	4613      	mov	r3, r2
 800dbde:	009b      	lsls	r3, r3, #2
 800dbe0:	4413      	add	r3, r2
 800dbe2:	009b      	lsls	r3, r3, #2
 800dbe4:	4a06      	ldr	r2, [pc, #24]	; (800dc00 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 800dbe6:	441a      	add	r2, r3
 800dbe8:	69bb      	ldr	r3, [r7, #24]
 800dbea:	3304      	adds	r3, #4
 800dbec:	4619      	mov	r1, r3
 800dbee:	4610      	mov	r0, r2
 800dbf0:	f7fe f819 	bl	800bc26 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dbf4:	bf00      	nop
 800dbf6:	3720      	adds	r7, #32
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	bd80      	pop	{r7, pc}
 800dbfc:	20000a60 	.word	0x20000a60
 800dc00:	20000a64 	.word	0x20000a64
 800dc04:	20000b68 	.word	0x20000b68

0800dc08 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800dc08:	b480      	push	{r7}
 800dc0a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800dc0c:	4b07      	ldr	r3, [pc, #28]	; (800dc2c <pvTaskIncrementMutexHeldCount+0x24>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d004      	beq.n	800dc1e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800dc14:	4b05      	ldr	r3, [pc, #20]	; (800dc2c <pvTaskIncrementMutexHeldCount+0x24>)
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dc1a:	3201      	adds	r2, #1
 800dc1c:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 800dc1e:	4b03      	ldr	r3, [pc, #12]	; (800dc2c <pvTaskIncrementMutexHeldCount+0x24>)
 800dc20:	681b      	ldr	r3, [r3, #0]
	}
 800dc22:	4618      	mov	r0, r3
 800dc24:	46bd      	mov	sp, r7
 800dc26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2a:	4770      	bx	lr
 800dc2c:	20000a60 	.word	0x20000a60

0800dc30 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800dc30:	b580      	push	{r7, lr}
 800dc32:	b084      	sub	sp, #16
 800dc34:	af00      	add	r7, sp, #0
 800dc36:	6078      	str	r0, [r7, #4]
 800dc38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800dc3a:	4b29      	ldr	r3, [pc, #164]	; (800dce0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc40:	4b28      	ldr	r3, [pc, #160]	; (800dce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	3304      	adds	r3, #4
 800dc46:	4618      	mov	r0, r3
 800dc48:	f7fe f84a 	bl	800bce0 <uxListRemove>
 800dc4c:	4603      	mov	r3, r0
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d10b      	bne.n	800dc6a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800dc52:	4b24      	ldr	r3, [pc, #144]	; (800dce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc58:	2201      	movs	r2, #1
 800dc5a:	fa02 f303 	lsl.w	r3, r2, r3
 800dc5e:	43da      	mvns	r2, r3
 800dc60:	4b21      	ldr	r3, [pc, #132]	; (800dce8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dc62:	681b      	ldr	r3, [r3, #0]
 800dc64:	4013      	ands	r3, r2
 800dc66:	4a20      	ldr	r2, [pc, #128]	; (800dce8 <prvAddCurrentTaskToDelayedList+0xb8>)
 800dc68:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800dc70:	d10a      	bne.n	800dc88 <prvAddCurrentTaskToDelayedList+0x58>
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	2b00      	cmp	r3, #0
 800dc76:	d007      	beq.n	800dc88 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dc78:	4b1a      	ldr	r3, [pc, #104]	; (800dce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	3304      	adds	r3, #4
 800dc7e:	4619      	mov	r1, r3
 800dc80:	481a      	ldr	r0, [pc, #104]	; (800dcec <prvAddCurrentTaskToDelayedList+0xbc>)
 800dc82:	f7fd ffd0 	bl	800bc26 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800dc86:	e026      	b.n	800dcd6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800dc88:	68fa      	ldr	r2, [r7, #12]
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	4413      	add	r3, r2
 800dc8e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800dc90:	4b14      	ldr	r3, [pc, #80]	; (800dce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	68ba      	ldr	r2, [r7, #8]
 800dc96:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800dc98:	68ba      	ldr	r2, [r7, #8]
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	429a      	cmp	r2, r3
 800dc9e:	d209      	bcs.n	800dcb4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dca0:	4b13      	ldr	r3, [pc, #76]	; (800dcf0 <prvAddCurrentTaskToDelayedList+0xc0>)
 800dca2:	681a      	ldr	r2, [r3, #0]
 800dca4:	4b0f      	ldr	r3, [pc, #60]	; (800dce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dca6:	681b      	ldr	r3, [r3, #0]
 800dca8:	3304      	adds	r3, #4
 800dcaa:	4619      	mov	r1, r3
 800dcac:	4610      	mov	r0, r2
 800dcae:	f7fd ffde 	bl	800bc6e <vListInsert>
}
 800dcb2:	e010      	b.n	800dcd6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800dcb4:	4b0f      	ldr	r3, [pc, #60]	; (800dcf4 <prvAddCurrentTaskToDelayedList+0xc4>)
 800dcb6:	681a      	ldr	r2, [r3, #0]
 800dcb8:	4b0a      	ldr	r3, [pc, #40]	; (800dce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	3304      	adds	r3, #4
 800dcbe:	4619      	mov	r1, r3
 800dcc0:	4610      	mov	r0, r2
 800dcc2:	f7fd ffd4 	bl	800bc6e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800dcc6:	4b0c      	ldr	r3, [pc, #48]	; (800dcf8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	68ba      	ldr	r2, [r7, #8]
 800dccc:	429a      	cmp	r2, r3
 800dcce:	d202      	bcs.n	800dcd6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800dcd0:	4a09      	ldr	r2, [pc, #36]	; (800dcf8 <prvAddCurrentTaskToDelayedList+0xc8>)
 800dcd2:	68bb      	ldr	r3, [r7, #8]
 800dcd4:	6013      	str	r3, [r2, #0]
}
 800dcd6:	bf00      	nop
 800dcd8:	3710      	adds	r7, #16
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	bd80      	pop	{r7, pc}
 800dcde:	bf00      	nop
 800dce0:	20000b64 	.word	0x20000b64
 800dce4:	20000a60 	.word	0x20000a60
 800dce8:	20000b68 	.word	0x20000b68
 800dcec:	20000b4c 	.word	0x20000b4c
 800dcf0:	20000b1c 	.word	0x20000b1c
 800dcf4:	20000b18 	.word	0x20000b18
 800dcf8:	20000b80 	.word	0x20000b80

0800dcfc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b08a      	sub	sp, #40	; 0x28
 800dd00:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800dd02:	2300      	movs	r3, #0
 800dd04:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800dd06:	f000 fb97 	bl	800e438 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800dd0a:	4b1d      	ldr	r3, [pc, #116]	; (800dd80 <xTimerCreateTimerTask+0x84>)
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d021      	beq.n	800dd56 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800dd12:	2300      	movs	r3, #0
 800dd14:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800dd16:	2300      	movs	r3, #0
 800dd18:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800dd1a:	1d3a      	adds	r2, r7, #4
 800dd1c:	f107 0108 	add.w	r1, r7, #8
 800dd20:	f107 030c 	add.w	r3, r7, #12
 800dd24:	4618      	mov	r0, r3
 800dd26:	f7f2 fc61 	bl	80005ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800dd2a:	6879      	ldr	r1, [r7, #4]
 800dd2c:	68bb      	ldr	r3, [r7, #8]
 800dd2e:	68fa      	ldr	r2, [r7, #12]
 800dd30:	9202      	str	r2, [sp, #8]
 800dd32:	9301      	str	r3, [sp, #4]
 800dd34:	2302      	movs	r3, #2
 800dd36:	9300      	str	r3, [sp, #0]
 800dd38:	2300      	movs	r3, #0
 800dd3a:	460a      	mov	r2, r1
 800dd3c:	4911      	ldr	r1, [pc, #68]	; (800dd84 <xTimerCreateTimerTask+0x88>)
 800dd3e:	4812      	ldr	r0, [pc, #72]	; (800dd88 <xTimerCreateTimerTask+0x8c>)
 800dd40:	f7fe feb8 	bl	800cab4 <xTaskCreateStatic>
 800dd44:	4603      	mov	r3, r0
 800dd46:	4a11      	ldr	r2, [pc, #68]	; (800dd8c <xTimerCreateTimerTask+0x90>)
 800dd48:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800dd4a:	4b10      	ldr	r3, [pc, #64]	; (800dd8c <xTimerCreateTimerTask+0x90>)
 800dd4c:	681b      	ldr	r3, [r3, #0]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d001      	beq.n	800dd56 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800dd52:	2301      	movs	r3, #1
 800dd54:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800dd56:	697b      	ldr	r3, [r7, #20]
 800dd58:	2b00      	cmp	r3, #0
 800dd5a:	d10c      	bne.n	800dd76 <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800dd5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd60:	b672      	cpsid	i
 800dd62:	f383 8811 	msr	BASEPRI, r3
 800dd66:	f3bf 8f6f 	isb	sy
 800dd6a:	f3bf 8f4f 	dsb	sy
 800dd6e:	b662      	cpsie	i
 800dd70:	613b      	str	r3, [r7, #16]
}
 800dd72:	bf00      	nop
 800dd74:	e7fe      	b.n	800dd74 <xTimerCreateTimerTask+0x78>
	return xReturn;
 800dd76:	697b      	ldr	r3, [r7, #20]
}
 800dd78:	4618      	mov	r0, r3
 800dd7a:	3718      	adds	r7, #24
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	bd80      	pop	{r7, pc}
 800dd80:	20000bbc 	.word	0x20000bbc
 800dd84:	0800f874 	.word	0x0800f874
 800dd88:	0800e00d 	.word	0x0800e00d
 800dd8c:	20000bc0 	.word	0x20000bc0

0800dd90 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800dd90:	b580      	push	{r7, lr}
 800dd92:	b088      	sub	sp, #32
 800dd94:	af02      	add	r7, sp, #8
 800dd96:	60f8      	str	r0, [r7, #12]
 800dd98:	60b9      	str	r1, [r7, #8]
 800dd9a:	607a      	str	r2, [r7, #4]
 800dd9c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800dd9e:	2028      	movs	r0, #40	; 0x28
 800dda0:	f000 fdc0 	bl	800e924 <pvPortMalloc>
 800dda4:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800dda6:	697b      	ldr	r3, [r7, #20]
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d00d      	beq.n	800ddc8 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The autoreload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800ddac:	697b      	ldr	r3, [r7, #20]
 800ddae:	2200      	movs	r2, #0
 800ddb0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800ddb4:	697b      	ldr	r3, [r7, #20]
 800ddb6:	9301      	str	r3, [sp, #4]
 800ddb8:	6a3b      	ldr	r3, [r7, #32]
 800ddba:	9300      	str	r3, [sp, #0]
 800ddbc:	683b      	ldr	r3, [r7, #0]
 800ddbe:	687a      	ldr	r2, [r7, #4]
 800ddc0:	68b9      	ldr	r1, [r7, #8]
 800ddc2:	68f8      	ldr	r0, [r7, #12]
 800ddc4:	f000 f847 	bl	800de56 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800ddc8:	697b      	ldr	r3, [r7, #20]
	}
 800ddca:	4618      	mov	r0, r3
 800ddcc:	3718      	adds	r7, #24
 800ddce:	46bd      	mov	sp, r7
 800ddd0:	bd80      	pop	{r7, pc}

0800ddd2 <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800ddd2:	b580      	push	{r7, lr}
 800ddd4:	b08a      	sub	sp, #40	; 0x28
 800ddd6:	af02      	add	r7, sp, #8
 800ddd8:	60f8      	str	r0, [r7, #12]
 800ddda:	60b9      	str	r1, [r7, #8]
 800dddc:	607a      	str	r2, [r7, #4]
 800ddde:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800dde0:	2328      	movs	r3, #40	; 0x28
 800dde2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800dde4:	693b      	ldr	r3, [r7, #16]
 800dde6:	2b28      	cmp	r3, #40	; 0x28
 800dde8:	d00c      	beq.n	800de04 <xTimerCreateStatic+0x32>
	__asm volatile
 800ddea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ddee:	b672      	cpsid	i
 800ddf0:	f383 8811 	msr	BASEPRI, r3
 800ddf4:	f3bf 8f6f 	isb	sy
 800ddf8:	f3bf 8f4f 	dsb	sy
 800ddfc:	b662      	cpsie	i
 800ddfe:	61bb      	str	r3, [r7, #24]
}
 800de00:	bf00      	nop
 800de02:	e7fe      	b.n	800de02 <xTimerCreateStatic+0x30>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800de04:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800de06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d10c      	bne.n	800de26 <xTimerCreateStatic+0x54>
	__asm volatile
 800de0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de10:	b672      	cpsid	i
 800de12:	f383 8811 	msr	BASEPRI, r3
 800de16:	f3bf 8f6f 	isb	sy
 800de1a:	f3bf 8f4f 	dsb	sy
 800de1e:	b662      	cpsie	i
 800de20:	617b      	str	r3, [r7, #20]
}
 800de22:	bf00      	nop
 800de24:	e7fe      	b.n	800de24 <xTimerCreateStatic+0x52>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 !e9087 StaticTimer_t is a pointer to a Timer_t, so guaranteed to be aligned and sized correctly (checked by an assert()), so this is safe. */
 800de26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de28:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800de2a:	69fb      	ldr	r3, [r7, #28]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d00d      	beq.n	800de4c <xTimerCreateStatic+0x7a>
		{
			/* Timers can be created statically or dynamically so note this
			timer was created statically in case it is later deleted.  The
			autoreload bit may get set in prvInitialiseNewTimer(). */
			pxNewTimer->ucStatus = tmrSTATUS_IS_STATICALLY_ALLOCATED;
 800de30:	69fb      	ldr	r3, [r7, #28]
 800de32:	2202      	movs	r2, #2
 800de34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800de38:	69fb      	ldr	r3, [r7, #28]
 800de3a:	9301      	str	r3, [sp, #4]
 800de3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de3e:	9300      	str	r3, [sp, #0]
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	687a      	ldr	r2, [r7, #4]
 800de44:	68b9      	ldr	r1, [r7, #8]
 800de46:	68f8      	ldr	r0, [r7, #12]
 800de48:	f000 f805 	bl	800de56 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800de4c:	69fb      	ldr	r3, [r7, #28]
	}
 800de4e:	4618      	mov	r0, r3
 800de50:	3720      	adds	r7, #32
 800de52:	46bd      	mov	sp, r7
 800de54:	bd80      	pop	{r7, pc}

0800de56 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800de56:	b580      	push	{r7, lr}
 800de58:	b086      	sub	sp, #24
 800de5a:	af00      	add	r7, sp, #0
 800de5c:	60f8      	str	r0, [r7, #12]
 800de5e:	60b9      	str	r1, [r7, #8]
 800de60:	607a      	str	r2, [r7, #4]
 800de62:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d10c      	bne.n	800de84 <prvInitialiseNewTimer+0x2e>
	__asm volatile
 800de6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de6e:	b672      	cpsid	i
 800de70:	f383 8811 	msr	BASEPRI, r3
 800de74:	f3bf 8f6f 	isb	sy
 800de78:	f3bf 8f4f 	dsb	sy
 800de7c:	b662      	cpsie	i
 800de7e:	617b      	str	r3, [r7, #20]
}
 800de80:	bf00      	nop
 800de82:	e7fe      	b.n	800de82 <prvInitialiseNewTimer+0x2c>

	if( pxNewTimer != NULL )
 800de84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de86:	2b00      	cmp	r3, #0
 800de88:	d01e      	beq.n	800dec8 <prvInitialiseNewTimer+0x72>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800de8a:	f000 fad5 	bl	800e438 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800de8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de90:	68fa      	ldr	r2, [r7, #12]
 800de92:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800de94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de96:	68ba      	ldr	r2, [r7, #8]
 800de98:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800de9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800de9c:	683a      	ldr	r2, [r7, #0]
 800de9e:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800dea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea2:	6a3a      	ldr	r2, [r7, #32]
 800dea4:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800dea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dea8:	3304      	adds	r3, #4
 800deaa:	4618      	mov	r0, r3
 800deac:	f7fd feae 	bl	800bc0c <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	2b00      	cmp	r3, #0
 800deb4:	d008      	beq.n	800dec8 <prvInitialiseNewTimer+0x72>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800deb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800deb8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800debc:	f043 0304 	orr.w	r3, r3, #4
 800dec0:	b2da      	uxtb	r2, r3
 800dec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dec4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800dec8:	bf00      	nop
 800deca:	3718      	adds	r7, #24
 800decc:	46bd      	mov	sp, r7
 800dece:	bd80      	pop	{r7, pc}

0800ded0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b08a      	sub	sp, #40	; 0x28
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	60f8      	str	r0, [r7, #12]
 800ded8:	60b9      	str	r1, [r7, #8]
 800deda:	607a      	str	r2, [r7, #4]
 800dedc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800dede:	2300      	movs	r3, #0
 800dee0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	2b00      	cmp	r3, #0
 800dee6:	d10c      	bne.n	800df02 <xTimerGenericCommand+0x32>
	__asm volatile
 800dee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deec:	b672      	cpsid	i
 800deee:	f383 8811 	msr	BASEPRI, r3
 800def2:	f3bf 8f6f 	isb	sy
 800def6:	f3bf 8f4f 	dsb	sy
 800defa:	b662      	cpsie	i
 800defc:	623b      	str	r3, [r7, #32]
}
 800defe:	bf00      	nop
 800df00:	e7fe      	b.n	800df00 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800df02:	4b1a      	ldr	r3, [pc, #104]	; (800df6c <xTimerGenericCommand+0x9c>)
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	2b00      	cmp	r3, #0
 800df08:	d02a      	beq.n	800df60 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	2b05      	cmp	r3, #5
 800df1a:	dc18      	bgt.n	800df4e <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800df1c:	f7ff fcae 	bl	800d87c <xTaskGetSchedulerState>
 800df20:	4603      	mov	r3, r0
 800df22:	2b02      	cmp	r3, #2
 800df24:	d109      	bne.n	800df3a <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800df26:	4b11      	ldr	r3, [pc, #68]	; (800df6c <xTimerGenericCommand+0x9c>)
 800df28:	6818      	ldr	r0, [r3, #0]
 800df2a:	f107 0114 	add.w	r1, r7, #20
 800df2e:	2300      	movs	r3, #0
 800df30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df32:	f7fe f899 	bl	800c068 <xQueueGenericSend>
 800df36:	6278      	str	r0, [r7, #36]	; 0x24
 800df38:	e012      	b.n	800df60 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800df3a:	4b0c      	ldr	r3, [pc, #48]	; (800df6c <xTimerGenericCommand+0x9c>)
 800df3c:	6818      	ldr	r0, [r3, #0]
 800df3e:	f107 0114 	add.w	r1, r7, #20
 800df42:	2300      	movs	r3, #0
 800df44:	2200      	movs	r2, #0
 800df46:	f7fe f88f 	bl	800c068 <xQueueGenericSend>
 800df4a:	6278      	str	r0, [r7, #36]	; 0x24
 800df4c:	e008      	b.n	800df60 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800df4e:	4b07      	ldr	r3, [pc, #28]	; (800df6c <xTimerGenericCommand+0x9c>)
 800df50:	6818      	ldr	r0, [r3, #0]
 800df52:	f107 0114 	add.w	r1, r7, #20
 800df56:	2300      	movs	r3, #0
 800df58:	683a      	ldr	r2, [r7, #0]
 800df5a:	f7fe f98b 	bl	800c274 <xQueueGenericSendFromISR>
 800df5e:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800df60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800df62:	4618      	mov	r0, r3
 800df64:	3728      	adds	r7, #40	; 0x28
 800df66:	46bd      	mov	sp, r7
 800df68:	bd80      	pop	{r7, pc}
 800df6a:	bf00      	nop
 800df6c:	20000bbc 	.word	0x20000bbc

0800df70 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800df70:	b580      	push	{r7, lr}
 800df72:	b088      	sub	sp, #32
 800df74:	af02      	add	r7, sp, #8
 800df76:	6078      	str	r0, [r7, #4]
 800df78:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800df7a:	4b23      	ldr	r3, [pc, #140]	; (800e008 <prvProcessExpiredTimer+0x98>)
 800df7c:	681b      	ldr	r3, [r3, #0]
 800df7e:	68db      	ldr	r3, [r3, #12]
 800df80:	68db      	ldr	r3, [r3, #12]
 800df82:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800df84:	697b      	ldr	r3, [r7, #20]
 800df86:	3304      	adds	r3, #4
 800df88:	4618      	mov	r0, r3
 800df8a:	f7fd fea9 	bl	800bce0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800df8e:	697b      	ldr	r3, [r7, #20]
 800df90:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800df94:	f003 0304 	and.w	r3, r3, #4
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d024      	beq.n	800dfe6 <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800df9c:	697b      	ldr	r3, [r7, #20]
 800df9e:	699a      	ldr	r2, [r3, #24]
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	18d1      	adds	r1, r2, r3
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	683a      	ldr	r2, [r7, #0]
 800dfa8:	6978      	ldr	r0, [r7, #20]
 800dfaa:	f000 f8d3 	bl	800e154 <prvInsertTimerInActiveList>
 800dfae:	4603      	mov	r3, r0
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d021      	beq.n	800dff8 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800dfb4:	2300      	movs	r3, #0
 800dfb6:	9300      	str	r3, [sp, #0]
 800dfb8:	2300      	movs	r3, #0
 800dfba:	687a      	ldr	r2, [r7, #4]
 800dfbc:	2100      	movs	r1, #0
 800dfbe:	6978      	ldr	r0, [r7, #20]
 800dfc0:	f7ff ff86 	bl	800ded0 <xTimerGenericCommand>
 800dfc4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800dfc6:	693b      	ldr	r3, [r7, #16]
 800dfc8:	2b00      	cmp	r3, #0
 800dfca:	d115      	bne.n	800dff8 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800dfcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfd0:	b672      	cpsid	i
 800dfd2:	f383 8811 	msr	BASEPRI, r3
 800dfd6:	f3bf 8f6f 	isb	sy
 800dfda:	f3bf 8f4f 	dsb	sy
 800dfde:	b662      	cpsie	i
 800dfe0:	60fb      	str	r3, [r7, #12]
}
 800dfe2:	bf00      	nop
 800dfe4:	e7fe      	b.n	800dfe4 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800dfec:	f023 0301 	bic.w	r3, r3, #1
 800dff0:	b2da      	uxtb	r2, r3
 800dff2:	697b      	ldr	r3, [r7, #20]
 800dff4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800dff8:	697b      	ldr	r3, [r7, #20]
 800dffa:	6a1b      	ldr	r3, [r3, #32]
 800dffc:	6978      	ldr	r0, [r7, #20]
 800dffe:	4798      	blx	r3
}
 800e000:	bf00      	nop
 800e002:	3718      	adds	r7, #24
 800e004:	46bd      	mov	sp, r7
 800e006:	bd80      	pop	{r7, pc}
 800e008:	20000bb4 	.word	0x20000bb4

0800e00c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b084      	sub	sp, #16
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e014:	f107 0308 	add.w	r3, r7, #8
 800e018:	4618      	mov	r0, r3
 800e01a:	f000 f857 	bl	800e0cc <prvGetNextExpireTime>
 800e01e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e020:	68bb      	ldr	r3, [r7, #8]
 800e022:	4619      	mov	r1, r3
 800e024:	68f8      	ldr	r0, [r7, #12]
 800e026:	f000 f803 	bl	800e030 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e02a:	f000 f8d5 	bl	800e1d8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e02e:	e7f1      	b.n	800e014 <prvTimerTask+0x8>

0800e030 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e030:	b580      	push	{r7, lr}
 800e032:	b084      	sub	sp, #16
 800e034:	af00      	add	r7, sp, #0
 800e036:	6078      	str	r0, [r7, #4]
 800e038:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e03a:	f7ff f829 	bl	800d090 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e03e:	f107 0308 	add.w	r3, r7, #8
 800e042:	4618      	mov	r0, r3
 800e044:	f000 f866 	bl	800e114 <prvSampleTimeNow>
 800e048:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e04a:	68bb      	ldr	r3, [r7, #8]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d130      	bne.n	800e0b2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e050:	683b      	ldr	r3, [r7, #0]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d10a      	bne.n	800e06c <prvProcessTimerOrBlockTask+0x3c>
 800e056:	687a      	ldr	r2, [r7, #4]
 800e058:	68fb      	ldr	r3, [r7, #12]
 800e05a:	429a      	cmp	r2, r3
 800e05c:	d806      	bhi.n	800e06c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e05e:	f7ff f825 	bl	800d0ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e062:	68f9      	ldr	r1, [r7, #12]
 800e064:	6878      	ldr	r0, [r7, #4]
 800e066:	f7ff ff83 	bl	800df70 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e06a:	e024      	b.n	800e0b6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e06c:	683b      	ldr	r3, [r7, #0]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d008      	beq.n	800e084 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e072:	4b13      	ldr	r3, [pc, #76]	; (800e0c0 <prvProcessTimerOrBlockTask+0x90>)
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d101      	bne.n	800e080 <prvProcessTimerOrBlockTask+0x50>
 800e07c:	2301      	movs	r3, #1
 800e07e:	e000      	b.n	800e082 <prvProcessTimerOrBlockTask+0x52>
 800e080:	2300      	movs	r3, #0
 800e082:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e084:	4b0f      	ldr	r3, [pc, #60]	; (800e0c4 <prvProcessTimerOrBlockTask+0x94>)
 800e086:	6818      	ldr	r0, [r3, #0]
 800e088:	687a      	ldr	r2, [r7, #4]
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	1ad3      	subs	r3, r2, r3
 800e08e:	683a      	ldr	r2, [r7, #0]
 800e090:	4619      	mov	r1, r3
 800e092:	f7fe fcdb 	bl	800ca4c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e096:	f7ff f809 	bl	800d0ac <xTaskResumeAll>
 800e09a:	4603      	mov	r3, r0
 800e09c:	2b00      	cmp	r3, #0
 800e09e:	d10a      	bne.n	800e0b6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e0a0:	4b09      	ldr	r3, [pc, #36]	; (800e0c8 <prvProcessTimerOrBlockTask+0x98>)
 800e0a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e0a6:	601a      	str	r2, [r3, #0]
 800e0a8:	f3bf 8f4f 	dsb	sy
 800e0ac:	f3bf 8f6f 	isb	sy
}
 800e0b0:	e001      	b.n	800e0b6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e0b2:	f7fe fffb 	bl	800d0ac <xTaskResumeAll>
}
 800e0b6:	bf00      	nop
 800e0b8:	3710      	adds	r7, #16
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	bd80      	pop	{r7, pc}
 800e0be:	bf00      	nop
 800e0c0:	20000bb8 	.word	0x20000bb8
 800e0c4:	20000bbc 	.word	0x20000bbc
 800e0c8:	e000ed04 	.word	0xe000ed04

0800e0cc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e0cc:	b480      	push	{r7}
 800e0ce:	b085      	sub	sp, #20
 800e0d0:	af00      	add	r7, sp, #0
 800e0d2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e0d4:	4b0e      	ldr	r3, [pc, #56]	; (800e110 <prvGetNextExpireTime+0x44>)
 800e0d6:	681b      	ldr	r3, [r3, #0]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d101      	bne.n	800e0e2 <prvGetNextExpireTime+0x16>
 800e0de:	2201      	movs	r2, #1
 800e0e0:	e000      	b.n	800e0e4 <prvGetNextExpireTime+0x18>
 800e0e2:	2200      	movs	r2, #0
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d105      	bne.n	800e0fc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e0f0:	4b07      	ldr	r3, [pc, #28]	; (800e110 <prvGetNextExpireTime+0x44>)
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	68db      	ldr	r3, [r3, #12]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	60fb      	str	r3, [r7, #12]
 800e0fa:	e001      	b.n	800e100 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e0fc:	2300      	movs	r3, #0
 800e0fe:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e100:	68fb      	ldr	r3, [r7, #12]
}
 800e102:	4618      	mov	r0, r3
 800e104:	3714      	adds	r7, #20
 800e106:	46bd      	mov	sp, r7
 800e108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10c:	4770      	bx	lr
 800e10e:	bf00      	nop
 800e110:	20000bb4 	.word	0x20000bb4

0800e114 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e114:	b580      	push	{r7, lr}
 800e116:	b084      	sub	sp, #16
 800e118:	af00      	add	r7, sp, #0
 800e11a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e11c:	f7ff f864 	bl	800d1e8 <xTaskGetTickCount>
 800e120:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e122:	4b0b      	ldr	r3, [pc, #44]	; (800e150 <prvSampleTimeNow+0x3c>)
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	68fa      	ldr	r2, [r7, #12]
 800e128:	429a      	cmp	r2, r3
 800e12a:	d205      	bcs.n	800e138 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e12c:	f000 f91e 	bl	800e36c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	2201      	movs	r2, #1
 800e134:	601a      	str	r2, [r3, #0]
 800e136:	e002      	b.n	800e13e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	2200      	movs	r2, #0
 800e13c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e13e:	4a04      	ldr	r2, [pc, #16]	; (800e150 <prvSampleTimeNow+0x3c>)
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e144:	68fb      	ldr	r3, [r7, #12]
}
 800e146:	4618      	mov	r0, r3
 800e148:	3710      	adds	r7, #16
 800e14a:	46bd      	mov	sp, r7
 800e14c:	bd80      	pop	{r7, pc}
 800e14e:	bf00      	nop
 800e150:	20000bc4 	.word	0x20000bc4

0800e154 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e154:	b580      	push	{r7, lr}
 800e156:	b086      	sub	sp, #24
 800e158:	af00      	add	r7, sp, #0
 800e15a:	60f8      	str	r0, [r7, #12]
 800e15c:	60b9      	str	r1, [r7, #8]
 800e15e:	607a      	str	r2, [r7, #4]
 800e160:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e162:	2300      	movs	r3, #0
 800e164:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	68ba      	ldr	r2, [r7, #8]
 800e16a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	68fa      	ldr	r2, [r7, #12]
 800e170:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e172:	68ba      	ldr	r2, [r7, #8]
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	429a      	cmp	r2, r3
 800e178:	d812      	bhi.n	800e1a0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e17a:	687a      	ldr	r2, [r7, #4]
 800e17c:	683b      	ldr	r3, [r7, #0]
 800e17e:	1ad2      	subs	r2, r2, r3
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	699b      	ldr	r3, [r3, #24]
 800e184:	429a      	cmp	r2, r3
 800e186:	d302      	bcc.n	800e18e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e188:	2301      	movs	r3, #1
 800e18a:	617b      	str	r3, [r7, #20]
 800e18c:	e01b      	b.n	800e1c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e18e:	4b10      	ldr	r3, [pc, #64]	; (800e1d0 <prvInsertTimerInActiveList+0x7c>)
 800e190:	681a      	ldr	r2, [r3, #0]
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	3304      	adds	r3, #4
 800e196:	4619      	mov	r1, r3
 800e198:	4610      	mov	r0, r2
 800e19a:	f7fd fd68 	bl	800bc6e <vListInsert>
 800e19e:	e012      	b.n	800e1c6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e1a0:	687a      	ldr	r2, [r7, #4]
 800e1a2:	683b      	ldr	r3, [r7, #0]
 800e1a4:	429a      	cmp	r2, r3
 800e1a6:	d206      	bcs.n	800e1b6 <prvInsertTimerInActiveList+0x62>
 800e1a8:	68ba      	ldr	r2, [r7, #8]
 800e1aa:	683b      	ldr	r3, [r7, #0]
 800e1ac:	429a      	cmp	r2, r3
 800e1ae:	d302      	bcc.n	800e1b6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e1b0:	2301      	movs	r3, #1
 800e1b2:	617b      	str	r3, [r7, #20]
 800e1b4:	e007      	b.n	800e1c6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e1b6:	4b07      	ldr	r3, [pc, #28]	; (800e1d4 <prvInsertTimerInActiveList+0x80>)
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	3304      	adds	r3, #4
 800e1be:	4619      	mov	r1, r3
 800e1c0:	4610      	mov	r0, r2
 800e1c2:	f7fd fd54 	bl	800bc6e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e1c6:	697b      	ldr	r3, [r7, #20]
}
 800e1c8:	4618      	mov	r0, r3
 800e1ca:	3718      	adds	r7, #24
 800e1cc:	46bd      	mov	sp, r7
 800e1ce:	bd80      	pop	{r7, pc}
 800e1d0:	20000bb8 	.word	0x20000bb8
 800e1d4:	20000bb4 	.word	0x20000bb4

0800e1d8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e1d8:	b580      	push	{r7, lr}
 800e1da:	b08c      	sub	sp, #48	; 0x30
 800e1dc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e1de:	e0b2      	b.n	800e346 <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e1e0:	68bb      	ldr	r3, [r7, #8]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	f2c0 80ae 	blt.w	800e344 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e1e8:	693b      	ldr	r3, [r7, #16]
 800e1ea:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e1ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1ee:	695b      	ldr	r3, [r3, #20]
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d004      	beq.n	800e1fe <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e1f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1f6:	3304      	adds	r3, #4
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	f7fd fd71 	bl	800bce0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e1fe:	1d3b      	adds	r3, r7, #4
 800e200:	4618      	mov	r0, r3
 800e202:	f7ff ff87 	bl	800e114 <prvSampleTimeNow>
 800e206:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800e208:	68bb      	ldr	r3, [r7, #8]
 800e20a:	2b09      	cmp	r3, #9
 800e20c:	f200 809b 	bhi.w	800e346 <prvProcessReceivedCommands+0x16e>
 800e210:	a201      	add	r2, pc, #4	; (adr r2, 800e218 <prvProcessReceivedCommands+0x40>)
 800e212:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e216:	bf00      	nop
 800e218:	0800e241 	.word	0x0800e241
 800e21c:	0800e241 	.word	0x0800e241
 800e220:	0800e241 	.word	0x0800e241
 800e224:	0800e2b9 	.word	0x0800e2b9
 800e228:	0800e2cd 	.word	0x0800e2cd
 800e22c:	0800e31b 	.word	0x0800e31b
 800e230:	0800e241 	.word	0x0800e241
 800e234:	0800e241 	.word	0x0800e241
 800e238:	0800e2b9 	.word	0x0800e2b9
 800e23c:	0800e2cd 	.word	0x0800e2cd
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e242:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e246:	f043 0301 	orr.w	r3, r3, #1
 800e24a:	b2da      	uxtb	r2, r3
 800e24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e24e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e252:	68fa      	ldr	r2, [r7, #12]
 800e254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e256:	699b      	ldr	r3, [r3, #24]
 800e258:	18d1      	adds	r1, r2, r3
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	6a3a      	ldr	r2, [r7, #32]
 800e25e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e260:	f7ff ff78 	bl	800e154 <prvInsertTimerInActiveList>
 800e264:	4603      	mov	r3, r0
 800e266:	2b00      	cmp	r3, #0
 800e268:	d06d      	beq.n	800e346 <prvProcessReceivedCommands+0x16e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e26a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e26c:	6a1b      	ldr	r3, [r3, #32]
 800e26e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e270:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e274:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e278:	f003 0304 	and.w	r3, r3, #4
 800e27c:	2b00      	cmp	r3, #0
 800e27e:	d062      	beq.n	800e346 <prvProcessReceivedCommands+0x16e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e280:	68fa      	ldr	r2, [r7, #12]
 800e282:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e284:	699b      	ldr	r3, [r3, #24]
 800e286:	441a      	add	r2, r3
 800e288:	2300      	movs	r3, #0
 800e28a:	9300      	str	r3, [sp, #0]
 800e28c:	2300      	movs	r3, #0
 800e28e:	2100      	movs	r1, #0
 800e290:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e292:	f7ff fe1d 	bl	800ded0 <xTimerGenericCommand>
 800e296:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800e298:	69fb      	ldr	r3, [r7, #28]
 800e29a:	2b00      	cmp	r3, #0
 800e29c:	d153      	bne.n	800e346 <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800e29e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2a2:	b672      	cpsid	i
 800e2a4:	f383 8811 	msr	BASEPRI, r3
 800e2a8:	f3bf 8f6f 	isb	sy
 800e2ac:	f3bf 8f4f 	dsb	sy
 800e2b0:	b662      	cpsie	i
 800e2b2:	61bb      	str	r3, [r7, #24]
}
 800e2b4:	bf00      	nop
 800e2b6:	e7fe      	b.n	800e2b6 <prvProcessReceivedCommands+0xde>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e2b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e2be:	f023 0301 	bic.w	r3, r3, #1
 800e2c2:	b2da      	uxtb	r2, r3
 800e2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 800e2ca:	e03c      	b.n	800e346 <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e2cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2ce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e2d2:	f043 0301 	orr.w	r3, r3, #1
 800e2d6:	b2da      	uxtb	r2, r3
 800e2d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e2de:	68fa      	ldr	r2, [r7, #12]
 800e2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2e2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e2e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e2e6:	699b      	ldr	r3, [r3, #24]
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	d10c      	bne.n	800e306 <prvProcessReceivedCommands+0x12e>
	__asm volatile
 800e2ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2f0:	b672      	cpsid	i
 800e2f2:	f383 8811 	msr	BASEPRI, r3
 800e2f6:	f3bf 8f6f 	isb	sy
 800e2fa:	f3bf 8f4f 	dsb	sy
 800e2fe:	b662      	cpsie	i
 800e300:	617b      	str	r3, [r7, #20]
}
 800e302:	bf00      	nop
 800e304:	e7fe      	b.n	800e304 <prvProcessReceivedCommands+0x12c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e308:	699a      	ldr	r2, [r3, #24]
 800e30a:	6a3b      	ldr	r3, [r7, #32]
 800e30c:	18d1      	adds	r1, r2, r3
 800e30e:	6a3b      	ldr	r3, [r7, #32]
 800e310:	6a3a      	ldr	r2, [r7, #32]
 800e312:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e314:	f7ff ff1e 	bl	800e154 <prvInsertTimerInActiveList>
					break;
 800e318:	e015      	b.n	800e346 <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e31c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e320:	f003 0302 	and.w	r3, r3, #2
 800e324:	2b00      	cmp	r3, #0
 800e326:	d103      	bne.n	800e330 <prvProcessReceivedCommands+0x158>
						{
							vPortFree( pxTimer );
 800e328:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e32a:	f000 fbc5 	bl	800eab8 <vPortFree>
 800e32e:	e00a      	b.n	800e346 <prvProcessReceivedCommands+0x16e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e332:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e336:	f023 0301 	bic.w	r3, r3, #1
 800e33a:	b2da      	uxtb	r2, r3
 800e33c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e33e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e342:	e000      	b.n	800e346 <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e344:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e346:	4b08      	ldr	r3, [pc, #32]	; (800e368 <prvProcessReceivedCommands+0x190>)
 800e348:	681b      	ldr	r3, [r3, #0]
 800e34a:	f107 0108 	add.w	r1, r7, #8
 800e34e:	2200      	movs	r2, #0
 800e350:	4618      	mov	r0, r3
 800e352:	f7fe f82f 	bl	800c3b4 <xQueueReceive>
 800e356:	4603      	mov	r3, r0
 800e358:	2b00      	cmp	r3, #0
 800e35a:	f47f af41 	bne.w	800e1e0 <prvProcessReceivedCommands+0x8>
	}
}
 800e35e:	bf00      	nop
 800e360:	bf00      	nop
 800e362:	3728      	adds	r7, #40	; 0x28
 800e364:	46bd      	mov	sp, r7
 800e366:	bd80      	pop	{r7, pc}
 800e368:	20000bbc 	.word	0x20000bbc

0800e36c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e36c:	b580      	push	{r7, lr}
 800e36e:	b088      	sub	sp, #32
 800e370:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e372:	e04a      	b.n	800e40a <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e374:	4b2e      	ldr	r3, [pc, #184]	; (800e430 <prvSwitchTimerLists+0xc4>)
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	68db      	ldr	r3, [r3, #12]
 800e37a:	681b      	ldr	r3, [r3, #0]
 800e37c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e37e:	4b2c      	ldr	r3, [pc, #176]	; (800e430 <prvSwitchTimerLists+0xc4>)
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	68db      	ldr	r3, [r3, #12]
 800e384:	68db      	ldr	r3, [r3, #12]
 800e386:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	3304      	adds	r3, #4
 800e38c:	4618      	mov	r0, r3
 800e38e:	f7fd fca7 	bl	800bce0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	6a1b      	ldr	r3, [r3, #32]
 800e396:	68f8      	ldr	r0, [r7, #12]
 800e398:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800e3a0:	f003 0304 	and.w	r3, r3, #4
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	d030      	beq.n	800e40a <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e3a8:	68fb      	ldr	r3, [r7, #12]
 800e3aa:	699b      	ldr	r3, [r3, #24]
 800e3ac:	693a      	ldr	r2, [r7, #16]
 800e3ae:	4413      	add	r3, r2
 800e3b0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e3b2:	68ba      	ldr	r2, [r7, #8]
 800e3b4:	693b      	ldr	r3, [r7, #16]
 800e3b6:	429a      	cmp	r2, r3
 800e3b8:	d90e      	bls.n	800e3d8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e3ba:	68fb      	ldr	r3, [r7, #12]
 800e3bc:	68ba      	ldr	r2, [r7, #8]
 800e3be:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	68fa      	ldr	r2, [r7, #12]
 800e3c4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e3c6:	4b1a      	ldr	r3, [pc, #104]	; (800e430 <prvSwitchTimerLists+0xc4>)
 800e3c8:	681a      	ldr	r2, [r3, #0]
 800e3ca:	68fb      	ldr	r3, [r7, #12]
 800e3cc:	3304      	adds	r3, #4
 800e3ce:	4619      	mov	r1, r3
 800e3d0:	4610      	mov	r0, r2
 800e3d2:	f7fd fc4c 	bl	800bc6e <vListInsert>
 800e3d6:	e018      	b.n	800e40a <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e3d8:	2300      	movs	r3, #0
 800e3da:	9300      	str	r3, [sp, #0]
 800e3dc:	2300      	movs	r3, #0
 800e3de:	693a      	ldr	r2, [r7, #16]
 800e3e0:	2100      	movs	r1, #0
 800e3e2:	68f8      	ldr	r0, [r7, #12]
 800e3e4:	f7ff fd74 	bl	800ded0 <xTimerGenericCommand>
 800e3e8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d10c      	bne.n	800e40a <prvSwitchTimerLists+0x9e>
	__asm volatile
 800e3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3f4:	b672      	cpsid	i
 800e3f6:	f383 8811 	msr	BASEPRI, r3
 800e3fa:	f3bf 8f6f 	isb	sy
 800e3fe:	f3bf 8f4f 	dsb	sy
 800e402:	b662      	cpsie	i
 800e404:	603b      	str	r3, [r7, #0]
}
 800e406:	bf00      	nop
 800e408:	e7fe      	b.n	800e408 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e40a:	4b09      	ldr	r3, [pc, #36]	; (800e430 <prvSwitchTimerLists+0xc4>)
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d1af      	bne.n	800e374 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e414:	4b06      	ldr	r3, [pc, #24]	; (800e430 <prvSwitchTimerLists+0xc4>)
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e41a:	4b06      	ldr	r3, [pc, #24]	; (800e434 <prvSwitchTimerLists+0xc8>)
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	4a04      	ldr	r2, [pc, #16]	; (800e430 <prvSwitchTimerLists+0xc4>)
 800e420:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e422:	4a04      	ldr	r2, [pc, #16]	; (800e434 <prvSwitchTimerLists+0xc8>)
 800e424:	697b      	ldr	r3, [r7, #20]
 800e426:	6013      	str	r3, [r2, #0]
}
 800e428:	bf00      	nop
 800e42a:	3718      	adds	r7, #24
 800e42c:	46bd      	mov	sp, r7
 800e42e:	bd80      	pop	{r7, pc}
 800e430:	20000bb4 	.word	0x20000bb4
 800e434:	20000bb8 	.word	0x20000bb8

0800e438 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e438:	b580      	push	{r7, lr}
 800e43a:	b082      	sub	sp, #8
 800e43c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e43e:	f000 f945 	bl	800e6cc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e442:	4b15      	ldr	r3, [pc, #84]	; (800e498 <prvCheckForValidListAndQueue+0x60>)
 800e444:	681b      	ldr	r3, [r3, #0]
 800e446:	2b00      	cmp	r3, #0
 800e448:	d120      	bne.n	800e48c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e44a:	4814      	ldr	r0, [pc, #80]	; (800e49c <prvCheckForValidListAndQueue+0x64>)
 800e44c:	f7fd fbbe 	bl	800bbcc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e450:	4813      	ldr	r0, [pc, #76]	; (800e4a0 <prvCheckForValidListAndQueue+0x68>)
 800e452:	f7fd fbbb 	bl	800bbcc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e456:	4b13      	ldr	r3, [pc, #76]	; (800e4a4 <prvCheckForValidListAndQueue+0x6c>)
 800e458:	4a10      	ldr	r2, [pc, #64]	; (800e49c <prvCheckForValidListAndQueue+0x64>)
 800e45a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e45c:	4b12      	ldr	r3, [pc, #72]	; (800e4a8 <prvCheckForValidListAndQueue+0x70>)
 800e45e:	4a10      	ldr	r2, [pc, #64]	; (800e4a0 <prvCheckForValidListAndQueue+0x68>)
 800e460:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e462:	2300      	movs	r3, #0
 800e464:	9300      	str	r3, [sp, #0]
 800e466:	4b11      	ldr	r3, [pc, #68]	; (800e4ac <prvCheckForValidListAndQueue+0x74>)
 800e468:	4a11      	ldr	r2, [pc, #68]	; (800e4b0 <prvCheckForValidListAndQueue+0x78>)
 800e46a:	210c      	movs	r1, #12
 800e46c:	200a      	movs	r0, #10
 800e46e:	f7fd fccb 	bl	800be08 <xQueueGenericCreateStatic>
 800e472:	4603      	mov	r3, r0
 800e474:	4a08      	ldr	r2, [pc, #32]	; (800e498 <prvCheckForValidListAndQueue+0x60>)
 800e476:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e478:	4b07      	ldr	r3, [pc, #28]	; (800e498 <prvCheckForValidListAndQueue+0x60>)
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d005      	beq.n	800e48c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e480:	4b05      	ldr	r3, [pc, #20]	; (800e498 <prvCheckForValidListAndQueue+0x60>)
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	490b      	ldr	r1, [pc, #44]	; (800e4b4 <prvCheckForValidListAndQueue+0x7c>)
 800e486:	4618      	mov	r0, r3
 800e488:	f7fe fab6 	bl	800c9f8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e48c:	f000 f952 	bl	800e734 <vPortExitCritical>
}
 800e490:	bf00      	nop
 800e492:	46bd      	mov	sp, r7
 800e494:	bd80      	pop	{r7, pc}
 800e496:	bf00      	nop
 800e498:	20000bbc 	.word	0x20000bbc
 800e49c:	20000b8c 	.word	0x20000b8c
 800e4a0:	20000ba0 	.word	0x20000ba0
 800e4a4:	20000bb4 	.word	0x20000bb4
 800e4a8:	20000bb8 	.word	0x20000bb8
 800e4ac:	20000c40 	.word	0x20000c40
 800e4b0:	20000bc8 	.word	0x20000bc8
 800e4b4:	0800f87c 	.word	0x0800f87c

0800e4b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e4b8:	b480      	push	{r7}
 800e4ba:	b085      	sub	sp, #20
 800e4bc:	af00      	add	r7, sp, #0
 800e4be:	60f8      	str	r0, [r7, #12]
 800e4c0:	60b9      	str	r1, [r7, #8]
 800e4c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e4c4:	68fb      	ldr	r3, [r7, #12]
 800e4c6:	3b04      	subs	r3, #4
 800e4c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e4ca:	68fb      	ldr	r3, [r7, #12]
 800e4cc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e4d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	3b04      	subs	r3, #4
 800e4d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e4d8:	68bb      	ldr	r3, [r7, #8]
 800e4da:	f023 0201 	bic.w	r2, r3, #1
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e4e2:	68fb      	ldr	r3, [r7, #12]
 800e4e4:	3b04      	subs	r3, #4
 800e4e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e4e8:	4a0c      	ldr	r2, [pc, #48]	; (800e51c <pxPortInitialiseStack+0x64>)
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	3b14      	subs	r3, #20
 800e4f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e4f4:	687a      	ldr	r2, [r7, #4]
 800e4f6:	68fb      	ldr	r3, [r7, #12]
 800e4f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	3b04      	subs	r3, #4
 800e4fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e500:	68fb      	ldr	r3, [r7, #12]
 800e502:	f06f 0202 	mvn.w	r2, #2
 800e506:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	3b20      	subs	r3, #32
 800e50c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e50e:	68fb      	ldr	r3, [r7, #12]
}
 800e510:	4618      	mov	r0, r3
 800e512:	3714      	adds	r7, #20
 800e514:	46bd      	mov	sp, r7
 800e516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e51a:	4770      	bx	lr
 800e51c:	0800e521 	.word	0x0800e521

0800e520 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e520:	b480      	push	{r7}
 800e522:	b085      	sub	sp, #20
 800e524:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e526:	2300      	movs	r3, #0
 800e528:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e52a:	4b14      	ldr	r3, [pc, #80]	; (800e57c <prvTaskExitError+0x5c>)
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e532:	d00c      	beq.n	800e54e <prvTaskExitError+0x2e>
	__asm volatile
 800e534:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e538:	b672      	cpsid	i
 800e53a:	f383 8811 	msr	BASEPRI, r3
 800e53e:	f3bf 8f6f 	isb	sy
 800e542:	f3bf 8f4f 	dsb	sy
 800e546:	b662      	cpsie	i
 800e548:	60fb      	str	r3, [r7, #12]
}
 800e54a:	bf00      	nop
 800e54c:	e7fe      	b.n	800e54c <prvTaskExitError+0x2c>
	__asm volatile
 800e54e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e552:	b672      	cpsid	i
 800e554:	f383 8811 	msr	BASEPRI, r3
 800e558:	f3bf 8f6f 	isb	sy
 800e55c:	f3bf 8f4f 	dsb	sy
 800e560:	b662      	cpsie	i
 800e562:	60bb      	str	r3, [r7, #8]
}
 800e564:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e566:	bf00      	nop
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d0fc      	beq.n	800e568 <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e56e:	bf00      	nop
 800e570:	bf00      	nop
 800e572:	3714      	adds	r7, #20
 800e574:	46bd      	mov	sp, r7
 800e576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57a:	4770      	bx	lr
 800e57c:	2000004c 	.word	0x2000004c

0800e580 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e580:	4b07      	ldr	r3, [pc, #28]	; (800e5a0 <pxCurrentTCBConst2>)
 800e582:	6819      	ldr	r1, [r3, #0]
 800e584:	6808      	ldr	r0, [r1, #0]
 800e586:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e58a:	f380 8809 	msr	PSP, r0
 800e58e:	f3bf 8f6f 	isb	sy
 800e592:	f04f 0000 	mov.w	r0, #0
 800e596:	f380 8811 	msr	BASEPRI, r0
 800e59a:	4770      	bx	lr
 800e59c:	f3af 8000 	nop.w

0800e5a0 <pxCurrentTCBConst2>:
 800e5a0:	20000a60 	.word	0x20000a60
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e5a4:	bf00      	nop
 800e5a6:	bf00      	nop

0800e5a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e5a8:	4808      	ldr	r0, [pc, #32]	; (800e5cc <prvPortStartFirstTask+0x24>)
 800e5aa:	6800      	ldr	r0, [r0, #0]
 800e5ac:	6800      	ldr	r0, [r0, #0]
 800e5ae:	f380 8808 	msr	MSP, r0
 800e5b2:	f04f 0000 	mov.w	r0, #0
 800e5b6:	f380 8814 	msr	CONTROL, r0
 800e5ba:	b662      	cpsie	i
 800e5bc:	b661      	cpsie	f
 800e5be:	f3bf 8f4f 	dsb	sy
 800e5c2:	f3bf 8f6f 	isb	sy
 800e5c6:	df00      	svc	0
 800e5c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e5ca:	bf00      	nop
 800e5cc:	e000ed08 	.word	0xe000ed08

0800e5d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e5d0:	b580      	push	{r7, lr}
 800e5d2:	b084      	sub	sp, #16
 800e5d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800e5d6:	4b37      	ldr	r3, [pc, #220]	; (800e6b4 <xPortStartScheduler+0xe4>)
 800e5d8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	781b      	ldrb	r3, [r3, #0]
 800e5de:	b2db      	uxtb	r3, r3
 800e5e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	22ff      	movs	r2, #255	; 0xff
 800e5e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	781b      	ldrb	r3, [r3, #0]
 800e5ec:	b2db      	uxtb	r3, r3
 800e5ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800e5f0:	78fb      	ldrb	r3, [r7, #3]
 800e5f2:	b2db      	uxtb	r3, r3
 800e5f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800e5f8:	b2da      	uxtb	r2, r3
 800e5fa:	4b2f      	ldr	r3, [pc, #188]	; (800e6b8 <xPortStartScheduler+0xe8>)
 800e5fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800e5fe:	4b2f      	ldr	r3, [pc, #188]	; (800e6bc <xPortStartScheduler+0xec>)
 800e600:	2207      	movs	r2, #7
 800e602:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e604:	e009      	b.n	800e61a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800e606:	4b2d      	ldr	r3, [pc, #180]	; (800e6bc <xPortStartScheduler+0xec>)
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	3b01      	subs	r3, #1
 800e60c:	4a2b      	ldr	r2, [pc, #172]	; (800e6bc <xPortStartScheduler+0xec>)
 800e60e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800e610:	78fb      	ldrb	r3, [r7, #3]
 800e612:	b2db      	uxtb	r3, r3
 800e614:	005b      	lsls	r3, r3, #1
 800e616:	b2db      	uxtb	r3, r3
 800e618:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800e61a:	78fb      	ldrb	r3, [r7, #3]
 800e61c:	b2db      	uxtb	r3, r3
 800e61e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e622:	2b80      	cmp	r3, #128	; 0x80
 800e624:	d0ef      	beq.n	800e606 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800e626:	4b25      	ldr	r3, [pc, #148]	; (800e6bc <xPortStartScheduler+0xec>)
 800e628:	681b      	ldr	r3, [r3, #0]
 800e62a:	f1c3 0307 	rsb	r3, r3, #7
 800e62e:	2b04      	cmp	r3, #4
 800e630:	d00c      	beq.n	800e64c <xPortStartScheduler+0x7c>
	__asm volatile
 800e632:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e636:	b672      	cpsid	i
 800e638:	f383 8811 	msr	BASEPRI, r3
 800e63c:	f3bf 8f6f 	isb	sy
 800e640:	f3bf 8f4f 	dsb	sy
 800e644:	b662      	cpsie	i
 800e646:	60bb      	str	r3, [r7, #8]
}
 800e648:	bf00      	nop
 800e64a:	e7fe      	b.n	800e64a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800e64c:	4b1b      	ldr	r3, [pc, #108]	; (800e6bc <xPortStartScheduler+0xec>)
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	021b      	lsls	r3, r3, #8
 800e652:	4a1a      	ldr	r2, [pc, #104]	; (800e6bc <xPortStartScheduler+0xec>)
 800e654:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800e656:	4b19      	ldr	r3, [pc, #100]	; (800e6bc <xPortStartScheduler+0xec>)
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800e65e:	4a17      	ldr	r2, [pc, #92]	; (800e6bc <xPortStartScheduler+0xec>)
 800e660:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	b2da      	uxtb	r2, r3
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800e66a:	4b15      	ldr	r3, [pc, #84]	; (800e6c0 <xPortStartScheduler+0xf0>)
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	4a14      	ldr	r2, [pc, #80]	; (800e6c0 <xPortStartScheduler+0xf0>)
 800e670:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800e674:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800e676:	4b12      	ldr	r3, [pc, #72]	; (800e6c0 <xPortStartScheduler+0xf0>)
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	4a11      	ldr	r2, [pc, #68]	; (800e6c0 <xPortStartScheduler+0xf0>)
 800e67c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800e680:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800e682:	f000 f8dd 	bl	800e840 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800e686:	4b0f      	ldr	r3, [pc, #60]	; (800e6c4 <xPortStartScheduler+0xf4>)
 800e688:	2200      	movs	r2, #0
 800e68a:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800e68c:	f000 f8fc 	bl	800e888 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800e690:	4b0d      	ldr	r3, [pc, #52]	; (800e6c8 <xPortStartScheduler+0xf8>)
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	4a0c      	ldr	r2, [pc, #48]	; (800e6c8 <xPortStartScheduler+0xf8>)
 800e696:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800e69a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800e69c:	f7ff ff84 	bl	800e5a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800e6a0:	f7fe fe6c 	bl	800d37c <vTaskSwitchContext>
	prvTaskExitError();
 800e6a4:	f7ff ff3c 	bl	800e520 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800e6a8:	2300      	movs	r3, #0
}
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	3710      	adds	r7, #16
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bd80      	pop	{r7, pc}
 800e6b2:	bf00      	nop
 800e6b4:	e000e400 	.word	0xe000e400
 800e6b8:	20000c88 	.word	0x20000c88
 800e6bc:	20000c8c 	.word	0x20000c8c
 800e6c0:	e000ed20 	.word	0xe000ed20
 800e6c4:	2000004c 	.word	0x2000004c
 800e6c8:	e000ef34 	.word	0xe000ef34

0800e6cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800e6cc:	b480      	push	{r7}
 800e6ce:	b083      	sub	sp, #12
 800e6d0:	af00      	add	r7, sp, #0
	__asm volatile
 800e6d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6d6:	b672      	cpsid	i
 800e6d8:	f383 8811 	msr	BASEPRI, r3
 800e6dc:	f3bf 8f6f 	isb	sy
 800e6e0:	f3bf 8f4f 	dsb	sy
 800e6e4:	b662      	cpsie	i
 800e6e6:	607b      	str	r3, [r7, #4]
}
 800e6e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800e6ea:	4b10      	ldr	r3, [pc, #64]	; (800e72c <vPortEnterCritical+0x60>)
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	3301      	adds	r3, #1
 800e6f0:	4a0e      	ldr	r2, [pc, #56]	; (800e72c <vPortEnterCritical+0x60>)
 800e6f2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800e6f4:	4b0d      	ldr	r3, [pc, #52]	; (800e72c <vPortEnterCritical+0x60>)
 800e6f6:	681b      	ldr	r3, [r3, #0]
 800e6f8:	2b01      	cmp	r3, #1
 800e6fa:	d111      	bne.n	800e720 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800e6fc:	4b0c      	ldr	r3, [pc, #48]	; (800e730 <vPortEnterCritical+0x64>)
 800e6fe:	681b      	ldr	r3, [r3, #0]
 800e700:	b2db      	uxtb	r3, r3
 800e702:	2b00      	cmp	r3, #0
 800e704:	d00c      	beq.n	800e720 <vPortEnterCritical+0x54>
	__asm volatile
 800e706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e70a:	b672      	cpsid	i
 800e70c:	f383 8811 	msr	BASEPRI, r3
 800e710:	f3bf 8f6f 	isb	sy
 800e714:	f3bf 8f4f 	dsb	sy
 800e718:	b662      	cpsie	i
 800e71a:	603b      	str	r3, [r7, #0]
}
 800e71c:	bf00      	nop
 800e71e:	e7fe      	b.n	800e71e <vPortEnterCritical+0x52>
	}
}
 800e720:	bf00      	nop
 800e722:	370c      	adds	r7, #12
 800e724:	46bd      	mov	sp, r7
 800e726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e72a:	4770      	bx	lr
 800e72c:	2000004c 	.word	0x2000004c
 800e730:	e000ed04 	.word	0xe000ed04

0800e734 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800e734:	b480      	push	{r7}
 800e736:	b083      	sub	sp, #12
 800e738:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800e73a:	4b13      	ldr	r3, [pc, #76]	; (800e788 <vPortExitCritical+0x54>)
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d10c      	bne.n	800e75c <vPortExitCritical+0x28>
	__asm volatile
 800e742:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e746:	b672      	cpsid	i
 800e748:	f383 8811 	msr	BASEPRI, r3
 800e74c:	f3bf 8f6f 	isb	sy
 800e750:	f3bf 8f4f 	dsb	sy
 800e754:	b662      	cpsie	i
 800e756:	607b      	str	r3, [r7, #4]
}
 800e758:	bf00      	nop
 800e75a:	e7fe      	b.n	800e75a <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800e75c:	4b0a      	ldr	r3, [pc, #40]	; (800e788 <vPortExitCritical+0x54>)
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	3b01      	subs	r3, #1
 800e762:	4a09      	ldr	r2, [pc, #36]	; (800e788 <vPortExitCritical+0x54>)
 800e764:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800e766:	4b08      	ldr	r3, [pc, #32]	; (800e788 <vPortExitCritical+0x54>)
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d105      	bne.n	800e77a <vPortExitCritical+0x46>
 800e76e:	2300      	movs	r3, #0
 800e770:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e772:	683b      	ldr	r3, [r7, #0]
 800e774:	f383 8811 	msr	BASEPRI, r3
}
 800e778:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800e77a:	bf00      	nop
 800e77c:	370c      	adds	r7, #12
 800e77e:	46bd      	mov	sp, r7
 800e780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e784:	4770      	bx	lr
 800e786:	bf00      	nop
 800e788:	2000004c 	.word	0x2000004c
 800e78c:	00000000 	.word	0x00000000

0800e790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800e790:	f3ef 8009 	mrs	r0, PSP
 800e794:	f3bf 8f6f 	isb	sy
 800e798:	4b15      	ldr	r3, [pc, #84]	; (800e7f0 <pxCurrentTCBConst>)
 800e79a:	681a      	ldr	r2, [r3, #0]
 800e79c:	f01e 0f10 	tst.w	lr, #16
 800e7a0:	bf08      	it	eq
 800e7a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800e7a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7aa:	6010      	str	r0, [r2, #0]
 800e7ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800e7b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800e7b4:	b672      	cpsid	i
 800e7b6:	f380 8811 	msr	BASEPRI, r0
 800e7ba:	f3bf 8f4f 	dsb	sy
 800e7be:	f3bf 8f6f 	isb	sy
 800e7c2:	b662      	cpsie	i
 800e7c4:	f7fe fdda 	bl	800d37c <vTaskSwitchContext>
 800e7c8:	f04f 0000 	mov.w	r0, #0
 800e7cc:	f380 8811 	msr	BASEPRI, r0
 800e7d0:	bc09      	pop	{r0, r3}
 800e7d2:	6819      	ldr	r1, [r3, #0]
 800e7d4:	6808      	ldr	r0, [r1, #0]
 800e7d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7da:	f01e 0f10 	tst.w	lr, #16
 800e7de:	bf08      	it	eq
 800e7e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800e7e4:	f380 8809 	msr	PSP, r0
 800e7e8:	f3bf 8f6f 	isb	sy
 800e7ec:	4770      	bx	lr
 800e7ee:	bf00      	nop

0800e7f0 <pxCurrentTCBConst>:
 800e7f0:	20000a60 	.word	0x20000a60
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800e7f4:	bf00      	nop
 800e7f6:	bf00      	nop

0800e7f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800e7f8:	b580      	push	{r7, lr}
 800e7fa:	b082      	sub	sp, #8
 800e7fc:	af00      	add	r7, sp, #0
	__asm volatile
 800e7fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e802:	b672      	cpsid	i
 800e804:	f383 8811 	msr	BASEPRI, r3
 800e808:	f3bf 8f6f 	isb	sy
 800e80c:	f3bf 8f4f 	dsb	sy
 800e810:	b662      	cpsie	i
 800e812:	607b      	str	r3, [r7, #4]
}
 800e814:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800e816:	f7fe fcf7 	bl	800d208 <xTaskIncrementTick>
 800e81a:	4603      	mov	r3, r0
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d003      	beq.n	800e828 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800e820:	4b06      	ldr	r3, [pc, #24]	; (800e83c <SysTick_Handler+0x44>)
 800e822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e826:	601a      	str	r2, [r3, #0]
 800e828:	2300      	movs	r3, #0
 800e82a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800e82c:	683b      	ldr	r3, [r7, #0]
 800e82e:	f383 8811 	msr	BASEPRI, r3
}
 800e832:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800e834:	bf00      	nop
 800e836:	3708      	adds	r7, #8
 800e838:	46bd      	mov	sp, r7
 800e83a:	bd80      	pop	{r7, pc}
 800e83c:	e000ed04 	.word	0xe000ed04

0800e840 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800e840:	b480      	push	{r7}
 800e842:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800e844:	4b0b      	ldr	r3, [pc, #44]	; (800e874 <vPortSetupTimerInterrupt+0x34>)
 800e846:	2200      	movs	r2, #0
 800e848:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800e84a:	4b0b      	ldr	r3, [pc, #44]	; (800e878 <vPortSetupTimerInterrupt+0x38>)
 800e84c:	2200      	movs	r2, #0
 800e84e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800e850:	4b0a      	ldr	r3, [pc, #40]	; (800e87c <vPortSetupTimerInterrupt+0x3c>)
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	4a0a      	ldr	r2, [pc, #40]	; (800e880 <vPortSetupTimerInterrupt+0x40>)
 800e856:	fba2 2303 	umull	r2, r3, r2, r3
 800e85a:	099b      	lsrs	r3, r3, #6
 800e85c:	4a09      	ldr	r2, [pc, #36]	; (800e884 <vPortSetupTimerInterrupt+0x44>)
 800e85e:	3b01      	subs	r3, #1
 800e860:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800e862:	4b04      	ldr	r3, [pc, #16]	; (800e874 <vPortSetupTimerInterrupt+0x34>)
 800e864:	2207      	movs	r2, #7
 800e866:	601a      	str	r2, [r3, #0]
}
 800e868:	bf00      	nop
 800e86a:	46bd      	mov	sp, r7
 800e86c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e870:	4770      	bx	lr
 800e872:	bf00      	nop
 800e874:	e000e010 	.word	0xe000e010
 800e878:	e000e018 	.word	0xe000e018
 800e87c:	20000040 	.word	0x20000040
 800e880:	10624dd3 	.word	0x10624dd3
 800e884:	e000e014 	.word	0xe000e014

0800e888 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800e888:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800e898 <vPortEnableVFP+0x10>
 800e88c:	6801      	ldr	r1, [r0, #0]
 800e88e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800e892:	6001      	str	r1, [r0, #0]
 800e894:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800e896:	bf00      	nop
 800e898:	e000ed88 	.word	0xe000ed88

0800e89c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800e89c:	b480      	push	{r7}
 800e89e:	b085      	sub	sp, #20
 800e8a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800e8a2:	f3ef 8305 	mrs	r3, IPSR
 800e8a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	2b0f      	cmp	r3, #15
 800e8ac:	d916      	bls.n	800e8dc <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800e8ae:	4a19      	ldr	r2, [pc, #100]	; (800e914 <vPortValidateInterruptPriority+0x78>)
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	4413      	add	r3, r2
 800e8b4:	781b      	ldrb	r3, [r3, #0]
 800e8b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800e8b8:	4b17      	ldr	r3, [pc, #92]	; (800e918 <vPortValidateInterruptPriority+0x7c>)
 800e8ba:	781b      	ldrb	r3, [r3, #0]
 800e8bc:	7afa      	ldrb	r2, [r7, #11]
 800e8be:	429a      	cmp	r2, r3
 800e8c0:	d20c      	bcs.n	800e8dc <vPortValidateInterruptPriority+0x40>
	__asm volatile
 800e8c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8c6:	b672      	cpsid	i
 800e8c8:	f383 8811 	msr	BASEPRI, r3
 800e8cc:	f3bf 8f6f 	isb	sy
 800e8d0:	f3bf 8f4f 	dsb	sy
 800e8d4:	b662      	cpsie	i
 800e8d6:	607b      	str	r3, [r7, #4]
}
 800e8d8:	bf00      	nop
 800e8da:	e7fe      	b.n	800e8da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800e8dc:	4b0f      	ldr	r3, [pc, #60]	; (800e91c <vPortValidateInterruptPriority+0x80>)
 800e8de:	681b      	ldr	r3, [r3, #0]
 800e8e0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800e8e4:	4b0e      	ldr	r3, [pc, #56]	; (800e920 <vPortValidateInterruptPriority+0x84>)
 800e8e6:	681b      	ldr	r3, [r3, #0]
 800e8e8:	429a      	cmp	r2, r3
 800e8ea:	d90c      	bls.n	800e906 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 800e8ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8f0:	b672      	cpsid	i
 800e8f2:	f383 8811 	msr	BASEPRI, r3
 800e8f6:	f3bf 8f6f 	isb	sy
 800e8fa:	f3bf 8f4f 	dsb	sy
 800e8fe:	b662      	cpsie	i
 800e900:	603b      	str	r3, [r7, #0]
}
 800e902:	bf00      	nop
 800e904:	e7fe      	b.n	800e904 <vPortValidateInterruptPriority+0x68>
	}
 800e906:	bf00      	nop
 800e908:	3714      	adds	r7, #20
 800e90a:	46bd      	mov	sp, r7
 800e90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e910:	4770      	bx	lr
 800e912:	bf00      	nop
 800e914:	e000e3f0 	.word	0xe000e3f0
 800e918:	20000c88 	.word	0x20000c88
 800e91c:	e000ed0c 	.word	0xe000ed0c
 800e920:	20000c8c 	.word	0x20000c8c

0800e924 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800e924:	b580      	push	{r7, lr}
 800e926:	b08a      	sub	sp, #40	; 0x28
 800e928:	af00      	add	r7, sp, #0
 800e92a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800e92c:	2300      	movs	r3, #0
 800e92e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800e930:	f7fe fbae 	bl	800d090 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800e934:	4b5b      	ldr	r3, [pc, #364]	; (800eaa4 <pvPortMalloc+0x180>)
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	d101      	bne.n	800e940 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800e93c:	f000 f91a 	bl	800eb74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800e940:	4b59      	ldr	r3, [pc, #356]	; (800eaa8 <pvPortMalloc+0x184>)
 800e942:	681a      	ldr	r2, [r3, #0]
 800e944:	687b      	ldr	r3, [r7, #4]
 800e946:	4013      	ands	r3, r2
 800e948:	2b00      	cmp	r3, #0
 800e94a:	f040 8092 	bne.w	800ea72 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d01f      	beq.n	800e994 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 800e954:	2208      	movs	r2, #8
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	4413      	add	r3, r2
 800e95a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	f003 0307 	and.w	r3, r3, #7
 800e962:	2b00      	cmp	r3, #0
 800e964:	d016      	beq.n	800e994 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	f023 0307 	bic.w	r3, r3, #7
 800e96c:	3308      	adds	r3, #8
 800e96e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	f003 0307 	and.w	r3, r3, #7
 800e976:	2b00      	cmp	r3, #0
 800e978:	d00c      	beq.n	800e994 <pvPortMalloc+0x70>
	__asm volatile
 800e97a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e97e:	b672      	cpsid	i
 800e980:	f383 8811 	msr	BASEPRI, r3
 800e984:	f3bf 8f6f 	isb	sy
 800e988:	f3bf 8f4f 	dsb	sy
 800e98c:	b662      	cpsie	i
 800e98e:	617b      	str	r3, [r7, #20]
}
 800e990:	bf00      	nop
 800e992:	e7fe      	b.n	800e992 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d06b      	beq.n	800ea72 <pvPortMalloc+0x14e>
 800e99a:	4b44      	ldr	r3, [pc, #272]	; (800eaac <pvPortMalloc+0x188>)
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	687a      	ldr	r2, [r7, #4]
 800e9a0:	429a      	cmp	r2, r3
 800e9a2:	d866      	bhi.n	800ea72 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800e9a4:	4b42      	ldr	r3, [pc, #264]	; (800eab0 <pvPortMalloc+0x18c>)
 800e9a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800e9a8:	4b41      	ldr	r3, [pc, #260]	; (800eab0 <pvPortMalloc+0x18c>)
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e9ae:	e004      	b.n	800e9ba <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 800e9b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800e9b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800e9ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9bc:	685b      	ldr	r3, [r3, #4]
 800e9be:	687a      	ldr	r2, [r7, #4]
 800e9c0:	429a      	cmp	r2, r3
 800e9c2:	d903      	bls.n	800e9cc <pvPortMalloc+0xa8>
 800e9c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	2b00      	cmp	r3, #0
 800e9ca:	d1f1      	bne.n	800e9b0 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800e9cc:	4b35      	ldr	r3, [pc, #212]	; (800eaa4 <pvPortMalloc+0x180>)
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e9d2:	429a      	cmp	r2, r3
 800e9d4:	d04d      	beq.n	800ea72 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800e9d6:	6a3b      	ldr	r3, [r7, #32]
 800e9d8:	681b      	ldr	r3, [r3, #0]
 800e9da:	2208      	movs	r2, #8
 800e9dc:	4413      	add	r3, r2
 800e9de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800e9e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9e2:	681a      	ldr	r2, [r3, #0]
 800e9e4:	6a3b      	ldr	r3, [r7, #32]
 800e9e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800e9e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e9ea:	685a      	ldr	r2, [r3, #4]
 800e9ec:	687b      	ldr	r3, [r7, #4]
 800e9ee:	1ad2      	subs	r2, r2, r3
 800e9f0:	2308      	movs	r3, #8
 800e9f2:	005b      	lsls	r3, r3, #1
 800e9f4:	429a      	cmp	r2, r3
 800e9f6:	d921      	bls.n	800ea3c <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800e9f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e9fa:	687b      	ldr	r3, [r7, #4]
 800e9fc:	4413      	add	r3, r2
 800e9fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ea00:	69bb      	ldr	r3, [r7, #24]
 800ea02:	f003 0307 	and.w	r3, r3, #7
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	d00c      	beq.n	800ea24 <pvPortMalloc+0x100>
	__asm volatile
 800ea0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea0e:	b672      	cpsid	i
 800ea10:	f383 8811 	msr	BASEPRI, r3
 800ea14:	f3bf 8f6f 	isb	sy
 800ea18:	f3bf 8f4f 	dsb	sy
 800ea1c:	b662      	cpsie	i
 800ea1e:	613b      	str	r3, [r7, #16]
}
 800ea20:	bf00      	nop
 800ea22:	e7fe      	b.n	800ea22 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ea24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea26:	685a      	ldr	r2, [r3, #4]
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	1ad2      	subs	r2, r2, r3
 800ea2c:	69bb      	ldr	r3, [r7, #24]
 800ea2e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ea30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea32:	687a      	ldr	r2, [r7, #4]
 800ea34:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ea36:	69b8      	ldr	r0, [r7, #24]
 800ea38:	f000 f8fe 	bl	800ec38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ea3c:	4b1b      	ldr	r3, [pc, #108]	; (800eaac <pvPortMalloc+0x188>)
 800ea3e:	681a      	ldr	r2, [r3, #0]
 800ea40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea42:	685b      	ldr	r3, [r3, #4]
 800ea44:	1ad3      	subs	r3, r2, r3
 800ea46:	4a19      	ldr	r2, [pc, #100]	; (800eaac <pvPortMalloc+0x188>)
 800ea48:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ea4a:	4b18      	ldr	r3, [pc, #96]	; (800eaac <pvPortMalloc+0x188>)
 800ea4c:	681a      	ldr	r2, [r3, #0]
 800ea4e:	4b19      	ldr	r3, [pc, #100]	; (800eab4 <pvPortMalloc+0x190>)
 800ea50:	681b      	ldr	r3, [r3, #0]
 800ea52:	429a      	cmp	r2, r3
 800ea54:	d203      	bcs.n	800ea5e <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ea56:	4b15      	ldr	r3, [pc, #84]	; (800eaac <pvPortMalloc+0x188>)
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	4a16      	ldr	r2, [pc, #88]	; (800eab4 <pvPortMalloc+0x190>)
 800ea5c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ea5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea60:	685a      	ldr	r2, [r3, #4]
 800ea62:	4b11      	ldr	r3, [pc, #68]	; (800eaa8 <pvPortMalloc+0x184>)
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	431a      	orrs	r2, r3
 800ea68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea6a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ea6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea6e:	2200      	movs	r2, #0
 800ea70:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ea72:	f7fe fb1b 	bl	800d0ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ea76:	69fb      	ldr	r3, [r7, #28]
 800ea78:	f003 0307 	and.w	r3, r3, #7
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d00c      	beq.n	800ea9a <pvPortMalloc+0x176>
	__asm volatile
 800ea80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea84:	b672      	cpsid	i
 800ea86:	f383 8811 	msr	BASEPRI, r3
 800ea8a:	f3bf 8f6f 	isb	sy
 800ea8e:	f3bf 8f4f 	dsb	sy
 800ea92:	b662      	cpsie	i
 800ea94:	60fb      	str	r3, [r7, #12]
}
 800ea96:	bf00      	nop
 800ea98:	e7fe      	b.n	800ea98 <pvPortMalloc+0x174>
	return pvReturn;
 800ea9a:	69fb      	ldr	r3, [r7, #28]
}
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	3728      	adds	r7, #40	; 0x28
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	bd80      	pop	{r7, pc}
 800eaa4:	20008498 	.word	0x20008498
 800eaa8:	200084a4 	.word	0x200084a4
 800eaac:	2000849c 	.word	0x2000849c
 800eab0:	20008490 	.word	0x20008490
 800eab4:	200084a0 	.word	0x200084a0

0800eab8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b086      	sub	sp, #24
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d04c      	beq.n	800eb64 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800eaca:	2308      	movs	r3, #8
 800eacc:	425b      	negs	r3, r3
 800eace:	697a      	ldr	r2, [r7, #20]
 800ead0:	4413      	add	r3, r2
 800ead2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ead4:	697b      	ldr	r3, [r7, #20]
 800ead6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ead8:	693b      	ldr	r3, [r7, #16]
 800eada:	685a      	ldr	r2, [r3, #4]
 800eadc:	4b23      	ldr	r3, [pc, #140]	; (800eb6c <vPortFree+0xb4>)
 800eade:	681b      	ldr	r3, [r3, #0]
 800eae0:	4013      	ands	r3, r2
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d10c      	bne.n	800eb00 <vPortFree+0x48>
	__asm volatile
 800eae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaea:	b672      	cpsid	i
 800eaec:	f383 8811 	msr	BASEPRI, r3
 800eaf0:	f3bf 8f6f 	isb	sy
 800eaf4:	f3bf 8f4f 	dsb	sy
 800eaf8:	b662      	cpsie	i
 800eafa:	60fb      	str	r3, [r7, #12]
}
 800eafc:	bf00      	nop
 800eafe:	e7fe      	b.n	800eafe <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800eb00:	693b      	ldr	r3, [r7, #16]
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d00c      	beq.n	800eb22 <vPortFree+0x6a>
	__asm volatile
 800eb08:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb0c:	b672      	cpsid	i
 800eb0e:	f383 8811 	msr	BASEPRI, r3
 800eb12:	f3bf 8f6f 	isb	sy
 800eb16:	f3bf 8f4f 	dsb	sy
 800eb1a:	b662      	cpsie	i
 800eb1c:	60bb      	str	r3, [r7, #8]
}
 800eb1e:	bf00      	nop
 800eb20:	e7fe      	b.n	800eb20 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800eb22:	693b      	ldr	r3, [r7, #16]
 800eb24:	685a      	ldr	r2, [r3, #4]
 800eb26:	4b11      	ldr	r3, [pc, #68]	; (800eb6c <vPortFree+0xb4>)
 800eb28:	681b      	ldr	r3, [r3, #0]
 800eb2a:	4013      	ands	r3, r2
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d019      	beq.n	800eb64 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800eb30:	693b      	ldr	r3, [r7, #16]
 800eb32:	681b      	ldr	r3, [r3, #0]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d115      	bne.n	800eb64 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800eb38:	693b      	ldr	r3, [r7, #16]
 800eb3a:	685a      	ldr	r2, [r3, #4]
 800eb3c:	4b0b      	ldr	r3, [pc, #44]	; (800eb6c <vPortFree+0xb4>)
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	43db      	mvns	r3, r3
 800eb42:	401a      	ands	r2, r3
 800eb44:	693b      	ldr	r3, [r7, #16]
 800eb46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800eb48:	f7fe faa2 	bl	800d090 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800eb4c:	693b      	ldr	r3, [r7, #16]
 800eb4e:	685a      	ldr	r2, [r3, #4]
 800eb50:	4b07      	ldr	r3, [pc, #28]	; (800eb70 <vPortFree+0xb8>)
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	4413      	add	r3, r2
 800eb56:	4a06      	ldr	r2, [pc, #24]	; (800eb70 <vPortFree+0xb8>)
 800eb58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800eb5a:	6938      	ldr	r0, [r7, #16]
 800eb5c:	f000 f86c 	bl	800ec38 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800eb60:	f7fe faa4 	bl	800d0ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800eb64:	bf00      	nop
 800eb66:	3718      	adds	r7, #24
 800eb68:	46bd      	mov	sp, r7
 800eb6a:	bd80      	pop	{r7, pc}
 800eb6c:	200084a4 	.word	0x200084a4
 800eb70:	2000849c 	.word	0x2000849c

0800eb74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800eb74:	b480      	push	{r7}
 800eb76:	b085      	sub	sp, #20
 800eb78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800eb7a:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 800eb7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800eb80:	4b27      	ldr	r3, [pc, #156]	; (800ec20 <prvHeapInit+0xac>)
 800eb82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	f003 0307 	and.w	r3, r3, #7
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d00c      	beq.n	800eba8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	3307      	adds	r3, #7
 800eb92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	f023 0307 	bic.w	r3, r3, #7
 800eb9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800eb9c:	68ba      	ldr	r2, [r7, #8]
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	1ad3      	subs	r3, r2, r3
 800eba2:	4a1f      	ldr	r2, [pc, #124]	; (800ec20 <prvHeapInit+0xac>)
 800eba4:	4413      	add	r3, r2
 800eba6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ebac:	4a1d      	ldr	r2, [pc, #116]	; (800ec24 <prvHeapInit+0xb0>)
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800ebb2:	4b1c      	ldr	r3, [pc, #112]	; (800ec24 <prvHeapInit+0xb0>)
 800ebb4:	2200      	movs	r2, #0
 800ebb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	68ba      	ldr	r2, [r7, #8]
 800ebbc:	4413      	add	r3, r2
 800ebbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800ebc0:	2208      	movs	r2, #8
 800ebc2:	68fb      	ldr	r3, [r7, #12]
 800ebc4:	1a9b      	subs	r3, r3, r2
 800ebc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	f023 0307 	bic.w	r3, r3, #7
 800ebce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	4a15      	ldr	r2, [pc, #84]	; (800ec28 <prvHeapInit+0xb4>)
 800ebd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ebd6:	4b14      	ldr	r3, [pc, #80]	; (800ec28 <prvHeapInit+0xb4>)
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	2200      	movs	r2, #0
 800ebdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ebde:	4b12      	ldr	r3, [pc, #72]	; (800ec28 <prvHeapInit+0xb4>)
 800ebe0:	681b      	ldr	r3, [r3, #0]
 800ebe2:	2200      	movs	r2, #0
 800ebe4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ebea:	683b      	ldr	r3, [r7, #0]
 800ebec:	68fa      	ldr	r2, [r7, #12]
 800ebee:	1ad2      	subs	r2, r2, r3
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ebf4:	4b0c      	ldr	r3, [pc, #48]	; (800ec28 <prvHeapInit+0xb4>)
 800ebf6:	681a      	ldr	r2, [r3, #0]
 800ebf8:	683b      	ldr	r3, [r7, #0]
 800ebfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ebfc:	683b      	ldr	r3, [r7, #0]
 800ebfe:	685b      	ldr	r3, [r3, #4]
 800ec00:	4a0a      	ldr	r2, [pc, #40]	; (800ec2c <prvHeapInit+0xb8>)
 800ec02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ec04:	683b      	ldr	r3, [r7, #0]
 800ec06:	685b      	ldr	r3, [r3, #4]
 800ec08:	4a09      	ldr	r2, [pc, #36]	; (800ec30 <prvHeapInit+0xbc>)
 800ec0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ec0c:	4b09      	ldr	r3, [pc, #36]	; (800ec34 <prvHeapInit+0xc0>)
 800ec0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ec12:	601a      	str	r2, [r3, #0]
}
 800ec14:	bf00      	nop
 800ec16:	3714      	adds	r7, #20
 800ec18:	46bd      	mov	sp, r7
 800ec1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1e:	4770      	bx	lr
 800ec20:	20000c90 	.word	0x20000c90
 800ec24:	20008490 	.word	0x20008490
 800ec28:	20008498 	.word	0x20008498
 800ec2c:	200084a0 	.word	0x200084a0
 800ec30:	2000849c 	.word	0x2000849c
 800ec34:	200084a4 	.word	0x200084a4

0800ec38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ec38:	b480      	push	{r7}
 800ec3a:	b085      	sub	sp, #20
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ec40:	4b28      	ldr	r3, [pc, #160]	; (800ece4 <prvInsertBlockIntoFreeList+0xac>)
 800ec42:	60fb      	str	r3, [r7, #12]
 800ec44:	e002      	b.n	800ec4c <prvInsertBlockIntoFreeList+0x14>
 800ec46:	68fb      	ldr	r3, [r7, #12]
 800ec48:	681b      	ldr	r3, [r3, #0]
 800ec4a:	60fb      	str	r3, [r7, #12]
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	687a      	ldr	r2, [r7, #4]
 800ec52:	429a      	cmp	r2, r3
 800ec54:	d8f7      	bhi.n	800ec46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ec5a:	68fb      	ldr	r3, [r7, #12]
 800ec5c:	685b      	ldr	r3, [r3, #4]
 800ec5e:	68ba      	ldr	r2, [r7, #8]
 800ec60:	4413      	add	r3, r2
 800ec62:	687a      	ldr	r2, [r7, #4]
 800ec64:	429a      	cmp	r2, r3
 800ec66:	d108      	bne.n	800ec7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	685a      	ldr	r2, [r3, #4]
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	685b      	ldr	r3, [r3, #4]
 800ec70:	441a      	add	r2, r3
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	685b      	ldr	r3, [r3, #4]
 800ec82:	68ba      	ldr	r2, [r7, #8]
 800ec84:	441a      	add	r2, r3
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	681b      	ldr	r3, [r3, #0]
 800ec8a:	429a      	cmp	r2, r3
 800ec8c:	d118      	bne.n	800ecc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	681a      	ldr	r2, [r3, #0]
 800ec92:	4b15      	ldr	r3, [pc, #84]	; (800ece8 <prvInsertBlockIntoFreeList+0xb0>)
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	429a      	cmp	r2, r3
 800ec98:	d00d      	beq.n	800ecb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	685a      	ldr	r2, [r3, #4]
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	685b      	ldr	r3, [r3, #4]
 800eca4:	441a      	add	r2, r3
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	681a      	ldr	r2, [r3, #0]
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	601a      	str	r2, [r3, #0]
 800ecb4:	e008      	b.n	800ecc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ecb6:	4b0c      	ldr	r3, [pc, #48]	; (800ece8 <prvInsertBlockIntoFreeList+0xb0>)
 800ecb8:	681a      	ldr	r2, [r3, #0]
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	601a      	str	r2, [r3, #0]
 800ecbe:	e003      	b.n	800ecc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ecc0:	68fb      	ldr	r3, [r7, #12]
 800ecc2:	681a      	ldr	r2, [r3, #0]
 800ecc4:	687b      	ldr	r3, [r7, #4]
 800ecc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ecc8:	68fa      	ldr	r2, [r7, #12]
 800ecca:	687b      	ldr	r3, [r7, #4]
 800eccc:	429a      	cmp	r2, r3
 800ecce:	d002      	beq.n	800ecd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	687a      	ldr	r2, [r7, #4]
 800ecd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ecd6:	bf00      	nop
 800ecd8:	3714      	adds	r7, #20
 800ecda:	46bd      	mov	sp, r7
 800ecdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ece0:	4770      	bx	lr
 800ece2:	bf00      	nop
 800ece4:	20008490 	.word	0x20008490
 800ece8:	20008498 	.word	0x20008498

0800ecec <__errno>:
 800ecec:	4b01      	ldr	r3, [pc, #4]	; (800ecf4 <__errno+0x8>)
 800ecee:	6818      	ldr	r0, [r3, #0]
 800ecf0:	4770      	bx	lr
 800ecf2:	bf00      	nop
 800ecf4:	20000050 	.word	0x20000050

0800ecf8 <__libc_init_array>:
 800ecf8:	b570      	push	{r4, r5, r6, lr}
 800ecfa:	4d0d      	ldr	r5, [pc, #52]	; (800ed30 <__libc_init_array+0x38>)
 800ecfc:	4c0d      	ldr	r4, [pc, #52]	; (800ed34 <__libc_init_array+0x3c>)
 800ecfe:	1b64      	subs	r4, r4, r5
 800ed00:	10a4      	asrs	r4, r4, #2
 800ed02:	2600      	movs	r6, #0
 800ed04:	42a6      	cmp	r6, r4
 800ed06:	d109      	bne.n	800ed1c <__libc_init_array+0x24>
 800ed08:	4d0b      	ldr	r5, [pc, #44]	; (800ed38 <__libc_init_array+0x40>)
 800ed0a:	4c0c      	ldr	r4, [pc, #48]	; (800ed3c <__libc_init_array+0x44>)
 800ed0c:	f000 fcb8 	bl	800f680 <_init>
 800ed10:	1b64      	subs	r4, r4, r5
 800ed12:	10a4      	asrs	r4, r4, #2
 800ed14:	2600      	movs	r6, #0
 800ed16:	42a6      	cmp	r6, r4
 800ed18:	d105      	bne.n	800ed26 <__libc_init_array+0x2e>
 800ed1a:	bd70      	pop	{r4, r5, r6, pc}
 800ed1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed20:	4798      	blx	r3
 800ed22:	3601      	adds	r6, #1
 800ed24:	e7ee      	b.n	800ed04 <__libc_init_array+0xc>
 800ed26:	f855 3b04 	ldr.w	r3, [r5], #4
 800ed2a:	4798      	blx	r3
 800ed2c:	3601      	adds	r6, #1
 800ed2e:	e7f2      	b.n	800ed16 <__libc_init_array+0x1e>
 800ed30:	08012794 	.word	0x08012794
 800ed34:	08012794 	.word	0x08012794
 800ed38:	08012794 	.word	0x08012794
 800ed3c:	08012798 	.word	0x08012798

0800ed40 <__retarget_lock_acquire_recursive>:
 800ed40:	4770      	bx	lr

0800ed42 <__retarget_lock_release_recursive>:
 800ed42:	4770      	bx	lr

0800ed44 <memcpy>:
 800ed44:	440a      	add	r2, r1
 800ed46:	4291      	cmp	r1, r2
 800ed48:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800ed4c:	d100      	bne.n	800ed50 <memcpy+0xc>
 800ed4e:	4770      	bx	lr
 800ed50:	b510      	push	{r4, lr}
 800ed52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ed56:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ed5a:	4291      	cmp	r1, r2
 800ed5c:	d1f9      	bne.n	800ed52 <memcpy+0xe>
 800ed5e:	bd10      	pop	{r4, pc}

0800ed60 <memset>:
 800ed60:	4402      	add	r2, r0
 800ed62:	4603      	mov	r3, r0
 800ed64:	4293      	cmp	r3, r2
 800ed66:	d100      	bne.n	800ed6a <memset+0xa>
 800ed68:	4770      	bx	lr
 800ed6a:	f803 1b01 	strb.w	r1, [r3], #1
 800ed6e:	e7f9      	b.n	800ed64 <memset+0x4>

0800ed70 <_malloc_r>:
 800ed70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ed72:	1ccd      	adds	r5, r1, #3
 800ed74:	f025 0503 	bic.w	r5, r5, #3
 800ed78:	3508      	adds	r5, #8
 800ed7a:	2d0c      	cmp	r5, #12
 800ed7c:	bf38      	it	cc
 800ed7e:	250c      	movcc	r5, #12
 800ed80:	2d00      	cmp	r5, #0
 800ed82:	4606      	mov	r6, r0
 800ed84:	db01      	blt.n	800ed8a <_malloc_r+0x1a>
 800ed86:	42a9      	cmp	r1, r5
 800ed88:	d903      	bls.n	800ed92 <_malloc_r+0x22>
 800ed8a:	230c      	movs	r3, #12
 800ed8c:	6033      	str	r3, [r6, #0]
 800ed8e:	2000      	movs	r0, #0
 800ed90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ed92:	f000 f8e1 	bl	800ef58 <__malloc_lock>
 800ed96:	4921      	ldr	r1, [pc, #132]	; (800ee1c <_malloc_r+0xac>)
 800ed98:	680a      	ldr	r2, [r1, #0]
 800ed9a:	4614      	mov	r4, r2
 800ed9c:	b99c      	cbnz	r4, 800edc6 <_malloc_r+0x56>
 800ed9e:	4f20      	ldr	r7, [pc, #128]	; (800ee20 <_malloc_r+0xb0>)
 800eda0:	683b      	ldr	r3, [r7, #0]
 800eda2:	b923      	cbnz	r3, 800edae <_malloc_r+0x3e>
 800eda4:	4621      	mov	r1, r4
 800eda6:	4630      	mov	r0, r6
 800eda8:	f000 f8a6 	bl	800eef8 <_sbrk_r>
 800edac:	6038      	str	r0, [r7, #0]
 800edae:	4629      	mov	r1, r5
 800edb0:	4630      	mov	r0, r6
 800edb2:	f000 f8a1 	bl	800eef8 <_sbrk_r>
 800edb6:	1c43      	adds	r3, r0, #1
 800edb8:	d123      	bne.n	800ee02 <_malloc_r+0x92>
 800edba:	230c      	movs	r3, #12
 800edbc:	6033      	str	r3, [r6, #0]
 800edbe:	4630      	mov	r0, r6
 800edc0:	f000 f8d0 	bl	800ef64 <__malloc_unlock>
 800edc4:	e7e3      	b.n	800ed8e <_malloc_r+0x1e>
 800edc6:	6823      	ldr	r3, [r4, #0]
 800edc8:	1b5b      	subs	r3, r3, r5
 800edca:	d417      	bmi.n	800edfc <_malloc_r+0x8c>
 800edcc:	2b0b      	cmp	r3, #11
 800edce:	d903      	bls.n	800edd8 <_malloc_r+0x68>
 800edd0:	6023      	str	r3, [r4, #0]
 800edd2:	441c      	add	r4, r3
 800edd4:	6025      	str	r5, [r4, #0]
 800edd6:	e004      	b.n	800ede2 <_malloc_r+0x72>
 800edd8:	6863      	ldr	r3, [r4, #4]
 800edda:	42a2      	cmp	r2, r4
 800eddc:	bf0c      	ite	eq
 800edde:	600b      	streq	r3, [r1, #0]
 800ede0:	6053      	strne	r3, [r2, #4]
 800ede2:	4630      	mov	r0, r6
 800ede4:	f000 f8be 	bl	800ef64 <__malloc_unlock>
 800ede8:	f104 000b 	add.w	r0, r4, #11
 800edec:	1d23      	adds	r3, r4, #4
 800edee:	f020 0007 	bic.w	r0, r0, #7
 800edf2:	1ac2      	subs	r2, r0, r3
 800edf4:	d0cc      	beq.n	800ed90 <_malloc_r+0x20>
 800edf6:	1a1b      	subs	r3, r3, r0
 800edf8:	50a3      	str	r3, [r4, r2]
 800edfa:	e7c9      	b.n	800ed90 <_malloc_r+0x20>
 800edfc:	4622      	mov	r2, r4
 800edfe:	6864      	ldr	r4, [r4, #4]
 800ee00:	e7cc      	b.n	800ed9c <_malloc_r+0x2c>
 800ee02:	1cc4      	adds	r4, r0, #3
 800ee04:	f024 0403 	bic.w	r4, r4, #3
 800ee08:	42a0      	cmp	r0, r4
 800ee0a:	d0e3      	beq.n	800edd4 <_malloc_r+0x64>
 800ee0c:	1a21      	subs	r1, r4, r0
 800ee0e:	4630      	mov	r0, r6
 800ee10:	f000 f872 	bl	800eef8 <_sbrk_r>
 800ee14:	3001      	adds	r0, #1
 800ee16:	d1dd      	bne.n	800edd4 <_malloc_r+0x64>
 800ee18:	e7cf      	b.n	800edba <_malloc_r+0x4a>
 800ee1a:	bf00      	nop
 800ee1c:	200084a8 	.word	0x200084a8
 800ee20:	200084ac 	.word	0x200084ac

0800ee24 <cleanup_glue>:
 800ee24:	b538      	push	{r3, r4, r5, lr}
 800ee26:	460c      	mov	r4, r1
 800ee28:	6809      	ldr	r1, [r1, #0]
 800ee2a:	4605      	mov	r5, r0
 800ee2c:	b109      	cbz	r1, 800ee32 <cleanup_glue+0xe>
 800ee2e:	f7ff fff9 	bl	800ee24 <cleanup_glue>
 800ee32:	4621      	mov	r1, r4
 800ee34:	4628      	mov	r0, r5
 800ee36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ee3a:	f000 b899 	b.w	800ef70 <_free_r>
	...

0800ee40 <_reclaim_reent>:
 800ee40:	4b2c      	ldr	r3, [pc, #176]	; (800eef4 <_reclaim_reent+0xb4>)
 800ee42:	681b      	ldr	r3, [r3, #0]
 800ee44:	4283      	cmp	r3, r0
 800ee46:	b570      	push	{r4, r5, r6, lr}
 800ee48:	4604      	mov	r4, r0
 800ee4a:	d051      	beq.n	800eef0 <_reclaim_reent+0xb0>
 800ee4c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800ee4e:	b143      	cbz	r3, 800ee62 <_reclaim_reent+0x22>
 800ee50:	68db      	ldr	r3, [r3, #12]
 800ee52:	2b00      	cmp	r3, #0
 800ee54:	d14a      	bne.n	800eeec <_reclaim_reent+0xac>
 800ee56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ee58:	6819      	ldr	r1, [r3, #0]
 800ee5a:	b111      	cbz	r1, 800ee62 <_reclaim_reent+0x22>
 800ee5c:	4620      	mov	r0, r4
 800ee5e:	f000 f887 	bl	800ef70 <_free_r>
 800ee62:	6961      	ldr	r1, [r4, #20]
 800ee64:	b111      	cbz	r1, 800ee6c <_reclaim_reent+0x2c>
 800ee66:	4620      	mov	r0, r4
 800ee68:	f000 f882 	bl	800ef70 <_free_r>
 800ee6c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800ee6e:	b111      	cbz	r1, 800ee76 <_reclaim_reent+0x36>
 800ee70:	4620      	mov	r0, r4
 800ee72:	f000 f87d 	bl	800ef70 <_free_r>
 800ee76:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800ee78:	b111      	cbz	r1, 800ee80 <_reclaim_reent+0x40>
 800ee7a:	4620      	mov	r0, r4
 800ee7c:	f000 f878 	bl	800ef70 <_free_r>
 800ee80:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800ee82:	b111      	cbz	r1, 800ee8a <_reclaim_reent+0x4a>
 800ee84:	4620      	mov	r0, r4
 800ee86:	f000 f873 	bl	800ef70 <_free_r>
 800ee8a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800ee8c:	b111      	cbz	r1, 800ee94 <_reclaim_reent+0x54>
 800ee8e:	4620      	mov	r0, r4
 800ee90:	f000 f86e 	bl	800ef70 <_free_r>
 800ee94:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ee96:	b111      	cbz	r1, 800ee9e <_reclaim_reent+0x5e>
 800ee98:	4620      	mov	r0, r4
 800ee9a:	f000 f869 	bl	800ef70 <_free_r>
 800ee9e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800eea0:	b111      	cbz	r1, 800eea8 <_reclaim_reent+0x68>
 800eea2:	4620      	mov	r0, r4
 800eea4:	f000 f864 	bl	800ef70 <_free_r>
 800eea8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800eeaa:	b111      	cbz	r1, 800eeb2 <_reclaim_reent+0x72>
 800eeac:	4620      	mov	r0, r4
 800eeae:	f000 f85f 	bl	800ef70 <_free_r>
 800eeb2:	69a3      	ldr	r3, [r4, #24]
 800eeb4:	b1e3      	cbz	r3, 800eef0 <_reclaim_reent+0xb0>
 800eeb6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800eeb8:	4620      	mov	r0, r4
 800eeba:	4798      	blx	r3
 800eebc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800eebe:	b1b9      	cbz	r1, 800eef0 <_reclaim_reent+0xb0>
 800eec0:	4620      	mov	r0, r4
 800eec2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800eec6:	f7ff bfad 	b.w	800ee24 <cleanup_glue>
 800eeca:	5949      	ldr	r1, [r1, r5]
 800eecc:	b941      	cbnz	r1, 800eee0 <_reclaim_reent+0xa0>
 800eece:	3504      	adds	r5, #4
 800eed0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eed2:	2d80      	cmp	r5, #128	; 0x80
 800eed4:	68d9      	ldr	r1, [r3, #12]
 800eed6:	d1f8      	bne.n	800eeca <_reclaim_reent+0x8a>
 800eed8:	4620      	mov	r0, r4
 800eeda:	f000 f849 	bl	800ef70 <_free_r>
 800eede:	e7ba      	b.n	800ee56 <_reclaim_reent+0x16>
 800eee0:	680e      	ldr	r6, [r1, #0]
 800eee2:	4620      	mov	r0, r4
 800eee4:	f000 f844 	bl	800ef70 <_free_r>
 800eee8:	4631      	mov	r1, r6
 800eeea:	e7ef      	b.n	800eecc <_reclaim_reent+0x8c>
 800eeec:	2500      	movs	r5, #0
 800eeee:	e7ef      	b.n	800eed0 <_reclaim_reent+0x90>
 800eef0:	bd70      	pop	{r4, r5, r6, pc}
 800eef2:	bf00      	nop
 800eef4:	20000050 	.word	0x20000050

0800eef8 <_sbrk_r>:
 800eef8:	b538      	push	{r3, r4, r5, lr}
 800eefa:	4d06      	ldr	r5, [pc, #24]	; (800ef14 <_sbrk_r+0x1c>)
 800eefc:	2300      	movs	r3, #0
 800eefe:	4604      	mov	r4, r0
 800ef00:	4608      	mov	r0, r1
 800ef02:	602b      	str	r3, [r5, #0]
 800ef04:	f7f6 f9b6 	bl	8005274 <_sbrk>
 800ef08:	1c43      	adds	r3, r0, #1
 800ef0a:	d102      	bne.n	800ef12 <_sbrk_r+0x1a>
 800ef0c:	682b      	ldr	r3, [r5, #0]
 800ef0e:	b103      	cbz	r3, 800ef12 <_sbrk_r+0x1a>
 800ef10:	6023      	str	r3, [r4, #0]
 800ef12:	bd38      	pop	{r3, r4, r5, pc}
 800ef14:	20008c54 	.word	0x20008c54

0800ef18 <siprintf>:
 800ef18:	b40e      	push	{r1, r2, r3}
 800ef1a:	b500      	push	{lr}
 800ef1c:	b09c      	sub	sp, #112	; 0x70
 800ef1e:	ab1d      	add	r3, sp, #116	; 0x74
 800ef20:	9002      	str	r0, [sp, #8]
 800ef22:	9006      	str	r0, [sp, #24]
 800ef24:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ef28:	4809      	ldr	r0, [pc, #36]	; (800ef50 <siprintf+0x38>)
 800ef2a:	9107      	str	r1, [sp, #28]
 800ef2c:	9104      	str	r1, [sp, #16]
 800ef2e:	4909      	ldr	r1, [pc, #36]	; (800ef54 <siprintf+0x3c>)
 800ef30:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef34:	9105      	str	r1, [sp, #20]
 800ef36:	6800      	ldr	r0, [r0, #0]
 800ef38:	9301      	str	r3, [sp, #4]
 800ef3a:	a902      	add	r1, sp, #8
 800ef3c:	f000 f8c4 	bl	800f0c8 <_svfiprintf_r>
 800ef40:	9b02      	ldr	r3, [sp, #8]
 800ef42:	2200      	movs	r2, #0
 800ef44:	701a      	strb	r2, [r3, #0]
 800ef46:	b01c      	add	sp, #112	; 0x70
 800ef48:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef4c:	b003      	add	sp, #12
 800ef4e:	4770      	bx	lr
 800ef50:	20000050 	.word	0x20000050
 800ef54:	ffff0208 	.word	0xffff0208

0800ef58 <__malloc_lock>:
 800ef58:	4801      	ldr	r0, [pc, #4]	; (800ef60 <__malloc_lock+0x8>)
 800ef5a:	f7ff bef1 	b.w	800ed40 <__retarget_lock_acquire_recursive>
 800ef5e:	bf00      	nop
 800ef60:	20008c4c 	.word	0x20008c4c

0800ef64 <__malloc_unlock>:
 800ef64:	4801      	ldr	r0, [pc, #4]	; (800ef6c <__malloc_unlock+0x8>)
 800ef66:	f7ff beec 	b.w	800ed42 <__retarget_lock_release_recursive>
 800ef6a:	bf00      	nop
 800ef6c:	20008c4c 	.word	0x20008c4c

0800ef70 <_free_r>:
 800ef70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ef72:	2900      	cmp	r1, #0
 800ef74:	d048      	beq.n	800f008 <_free_r+0x98>
 800ef76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef7a:	9001      	str	r0, [sp, #4]
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	f1a1 0404 	sub.w	r4, r1, #4
 800ef82:	bfb8      	it	lt
 800ef84:	18e4      	addlt	r4, r4, r3
 800ef86:	f7ff ffe7 	bl	800ef58 <__malloc_lock>
 800ef8a:	4a20      	ldr	r2, [pc, #128]	; (800f00c <_free_r+0x9c>)
 800ef8c:	9801      	ldr	r0, [sp, #4]
 800ef8e:	6813      	ldr	r3, [r2, #0]
 800ef90:	4615      	mov	r5, r2
 800ef92:	b933      	cbnz	r3, 800efa2 <_free_r+0x32>
 800ef94:	6063      	str	r3, [r4, #4]
 800ef96:	6014      	str	r4, [r2, #0]
 800ef98:	b003      	add	sp, #12
 800ef9a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ef9e:	f7ff bfe1 	b.w	800ef64 <__malloc_unlock>
 800efa2:	42a3      	cmp	r3, r4
 800efa4:	d90b      	bls.n	800efbe <_free_r+0x4e>
 800efa6:	6821      	ldr	r1, [r4, #0]
 800efa8:	1862      	adds	r2, r4, r1
 800efaa:	4293      	cmp	r3, r2
 800efac:	bf04      	itt	eq
 800efae:	681a      	ldreq	r2, [r3, #0]
 800efb0:	685b      	ldreq	r3, [r3, #4]
 800efb2:	6063      	str	r3, [r4, #4]
 800efb4:	bf04      	itt	eq
 800efb6:	1852      	addeq	r2, r2, r1
 800efb8:	6022      	streq	r2, [r4, #0]
 800efba:	602c      	str	r4, [r5, #0]
 800efbc:	e7ec      	b.n	800ef98 <_free_r+0x28>
 800efbe:	461a      	mov	r2, r3
 800efc0:	685b      	ldr	r3, [r3, #4]
 800efc2:	b10b      	cbz	r3, 800efc8 <_free_r+0x58>
 800efc4:	42a3      	cmp	r3, r4
 800efc6:	d9fa      	bls.n	800efbe <_free_r+0x4e>
 800efc8:	6811      	ldr	r1, [r2, #0]
 800efca:	1855      	adds	r5, r2, r1
 800efcc:	42a5      	cmp	r5, r4
 800efce:	d10b      	bne.n	800efe8 <_free_r+0x78>
 800efd0:	6824      	ldr	r4, [r4, #0]
 800efd2:	4421      	add	r1, r4
 800efd4:	1854      	adds	r4, r2, r1
 800efd6:	42a3      	cmp	r3, r4
 800efd8:	6011      	str	r1, [r2, #0]
 800efda:	d1dd      	bne.n	800ef98 <_free_r+0x28>
 800efdc:	681c      	ldr	r4, [r3, #0]
 800efde:	685b      	ldr	r3, [r3, #4]
 800efe0:	6053      	str	r3, [r2, #4]
 800efe2:	4421      	add	r1, r4
 800efe4:	6011      	str	r1, [r2, #0]
 800efe6:	e7d7      	b.n	800ef98 <_free_r+0x28>
 800efe8:	d902      	bls.n	800eff0 <_free_r+0x80>
 800efea:	230c      	movs	r3, #12
 800efec:	6003      	str	r3, [r0, #0]
 800efee:	e7d3      	b.n	800ef98 <_free_r+0x28>
 800eff0:	6825      	ldr	r5, [r4, #0]
 800eff2:	1961      	adds	r1, r4, r5
 800eff4:	428b      	cmp	r3, r1
 800eff6:	bf04      	itt	eq
 800eff8:	6819      	ldreq	r1, [r3, #0]
 800effa:	685b      	ldreq	r3, [r3, #4]
 800effc:	6063      	str	r3, [r4, #4]
 800effe:	bf04      	itt	eq
 800f000:	1949      	addeq	r1, r1, r5
 800f002:	6021      	streq	r1, [r4, #0]
 800f004:	6054      	str	r4, [r2, #4]
 800f006:	e7c7      	b.n	800ef98 <_free_r+0x28>
 800f008:	b003      	add	sp, #12
 800f00a:	bd30      	pop	{r4, r5, pc}
 800f00c:	200084a8 	.word	0x200084a8

0800f010 <__ssputs_r>:
 800f010:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f014:	688e      	ldr	r6, [r1, #8]
 800f016:	429e      	cmp	r6, r3
 800f018:	4682      	mov	sl, r0
 800f01a:	460c      	mov	r4, r1
 800f01c:	4690      	mov	r8, r2
 800f01e:	461f      	mov	r7, r3
 800f020:	d838      	bhi.n	800f094 <__ssputs_r+0x84>
 800f022:	898a      	ldrh	r2, [r1, #12]
 800f024:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f028:	d032      	beq.n	800f090 <__ssputs_r+0x80>
 800f02a:	6825      	ldr	r5, [r4, #0]
 800f02c:	6909      	ldr	r1, [r1, #16]
 800f02e:	eba5 0901 	sub.w	r9, r5, r1
 800f032:	6965      	ldr	r5, [r4, #20]
 800f034:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f038:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f03c:	3301      	adds	r3, #1
 800f03e:	444b      	add	r3, r9
 800f040:	106d      	asrs	r5, r5, #1
 800f042:	429d      	cmp	r5, r3
 800f044:	bf38      	it	cc
 800f046:	461d      	movcc	r5, r3
 800f048:	0553      	lsls	r3, r2, #21
 800f04a:	d531      	bpl.n	800f0b0 <__ssputs_r+0xa0>
 800f04c:	4629      	mov	r1, r5
 800f04e:	f7ff fe8f 	bl	800ed70 <_malloc_r>
 800f052:	4606      	mov	r6, r0
 800f054:	b950      	cbnz	r0, 800f06c <__ssputs_r+0x5c>
 800f056:	230c      	movs	r3, #12
 800f058:	f8ca 3000 	str.w	r3, [sl]
 800f05c:	89a3      	ldrh	r3, [r4, #12]
 800f05e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f062:	81a3      	strh	r3, [r4, #12]
 800f064:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f06c:	6921      	ldr	r1, [r4, #16]
 800f06e:	464a      	mov	r2, r9
 800f070:	f7ff fe68 	bl	800ed44 <memcpy>
 800f074:	89a3      	ldrh	r3, [r4, #12]
 800f076:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f07a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f07e:	81a3      	strh	r3, [r4, #12]
 800f080:	6126      	str	r6, [r4, #16]
 800f082:	6165      	str	r5, [r4, #20]
 800f084:	444e      	add	r6, r9
 800f086:	eba5 0509 	sub.w	r5, r5, r9
 800f08a:	6026      	str	r6, [r4, #0]
 800f08c:	60a5      	str	r5, [r4, #8]
 800f08e:	463e      	mov	r6, r7
 800f090:	42be      	cmp	r6, r7
 800f092:	d900      	bls.n	800f096 <__ssputs_r+0x86>
 800f094:	463e      	mov	r6, r7
 800f096:	4632      	mov	r2, r6
 800f098:	6820      	ldr	r0, [r4, #0]
 800f09a:	4641      	mov	r1, r8
 800f09c:	f000 faa8 	bl	800f5f0 <memmove>
 800f0a0:	68a3      	ldr	r3, [r4, #8]
 800f0a2:	6822      	ldr	r2, [r4, #0]
 800f0a4:	1b9b      	subs	r3, r3, r6
 800f0a6:	4432      	add	r2, r6
 800f0a8:	60a3      	str	r3, [r4, #8]
 800f0aa:	6022      	str	r2, [r4, #0]
 800f0ac:	2000      	movs	r0, #0
 800f0ae:	e7db      	b.n	800f068 <__ssputs_r+0x58>
 800f0b0:	462a      	mov	r2, r5
 800f0b2:	f000 fab7 	bl	800f624 <_realloc_r>
 800f0b6:	4606      	mov	r6, r0
 800f0b8:	2800      	cmp	r0, #0
 800f0ba:	d1e1      	bne.n	800f080 <__ssputs_r+0x70>
 800f0bc:	6921      	ldr	r1, [r4, #16]
 800f0be:	4650      	mov	r0, sl
 800f0c0:	f7ff ff56 	bl	800ef70 <_free_r>
 800f0c4:	e7c7      	b.n	800f056 <__ssputs_r+0x46>
	...

0800f0c8 <_svfiprintf_r>:
 800f0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0cc:	4698      	mov	r8, r3
 800f0ce:	898b      	ldrh	r3, [r1, #12]
 800f0d0:	061b      	lsls	r3, r3, #24
 800f0d2:	b09d      	sub	sp, #116	; 0x74
 800f0d4:	4607      	mov	r7, r0
 800f0d6:	460d      	mov	r5, r1
 800f0d8:	4614      	mov	r4, r2
 800f0da:	d50e      	bpl.n	800f0fa <_svfiprintf_r+0x32>
 800f0dc:	690b      	ldr	r3, [r1, #16]
 800f0de:	b963      	cbnz	r3, 800f0fa <_svfiprintf_r+0x32>
 800f0e0:	2140      	movs	r1, #64	; 0x40
 800f0e2:	f7ff fe45 	bl	800ed70 <_malloc_r>
 800f0e6:	6028      	str	r0, [r5, #0]
 800f0e8:	6128      	str	r0, [r5, #16]
 800f0ea:	b920      	cbnz	r0, 800f0f6 <_svfiprintf_r+0x2e>
 800f0ec:	230c      	movs	r3, #12
 800f0ee:	603b      	str	r3, [r7, #0]
 800f0f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f0f4:	e0d1      	b.n	800f29a <_svfiprintf_r+0x1d2>
 800f0f6:	2340      	movs	r3, #64	; 0x40
 800f0f8:	616b      	str	r3, [r5, #20]
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	9309      	str	r3, [sp, #36]	; 0x24
 800f0fe:	2320      	movs	r3, #32
 800f100:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f104:	f8cd 800c 	str.w	r8, [sp, #12]
 800f108:	2330      	movs	r3, #48	; 0x30
 800f10a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800f2b4 <_svfiprintf_r+0x1ec>
 800f10e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f112:	f04f 0901 	mov.w	r9, #1
 800f116:	4623      	mov	r3, r4
 800f118:	469a      	mov	sl, r3
 800f11a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f11e:	b10a      	cbz	r2, 800f124 <_svfiprintf_r+0x5c>
 800f120:	2a25      	cmp	r2, #37	; 0x25
 800f122:	d1f9      	bne.n	800f118 <_svfiprintf_r+0x50>
 800f124:	ebba 0b04 	subs.w	fp, sl, r4
 800f128:	d00b      	beq.n	800f142 <_svfiprintf_r+0x7a>
 800f12a:	465b      	mov	r3, fp
 800f12c:	4622      	mov	r2, r4
 800f12e:	4629      	mov	r1, r5
 800f130:	4638      	mov	r0, r7
 800f132:	f7ff ff6d 	bl	800f010 <__ssputs_r>
 800f136:	3001      	adds	r0, #1
 800f138:	f000 80aa 	beq.w	800f290 <_svfiprintf_r+0x1c8>
 800f13c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f13e:	445a      	add	r2, fp
 800f140:	9209      	str	r2, [sp, #36]	; 0x24
 800f142:	f89a 3000 	ldrb.w	r3, [sl]
 800f146:	2b00      	cmp	r3, #0
 800f148:	f000 80a2 	beq.w	800f290 <_svfiprintf_r+0x1c8>
 800f14c:	2300      	movs	r3, #0
 800f14e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f152:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f156:	f10a 0a01 	add.w	sl, sl, #1
 800f15a:	9304      	str	r3, [sp, #16]
 800f15c:	9307      	str	r3, [sp, #28]
 800f15e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f162:	931a      	str	r3, [sp, #104]	; 0x68
 800f164:	4654      	mov	r4, sl
 800f166:	2205      	movs	r2, #5
 800f168:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f16c:	4851      	ldr	r0, [pc, #324]	; (800f2b4 <_svfiprintf_r+0x1ec>)
 800f16e:	f7f1 f857 	bl	8000220 <memchr>
 800f172:	9a04      	ldr	r2, [sp, #16]
 800f174:	b9d8      	cbnz	r0, 800f1ae <_svfiprintf_r+0xe6>
 800f176:	06d0      	lsls	r0, r2, #27
 800f178:	bf44      	itt	mi
 800f17a:	2320      	movmi	r3, #32
 800f17c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f180:	0711      	lsls	r1, r2, #28
 800f182:	bf44      	itt	mi
 800f184:	232b      	movmi	r3, #43	; 0x2b
 800f186:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f18a:	f89a 3000 	ldrb.w	r3, [sl]
 800f18e:	2b2a      	cmp	r3, #42	; 0x2a
 800f190:	d015      	beq.n	800f1be <_svfiprintf_r+0xf6>
 800f192:	9a07      	ldr	r2, [sp, #28]
 800f194:	4654      	mov	r4, sl
 800f196:	2000      	movs	r0, #0
 800f198:	f04f 0c0a 	mov.w	ip, #10
 800f19c:	4621      	mov	r1, r4
 800f19e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f1a2:	3b30      	subs	r3, #48	; 0x30
 800f1a4:	2b09      	cmp	r3, #9
 800f1a6:	d94e      	bls.n	800f246 <_svfiprintf_r+0x17e>
 800f1a8:	b1b0      	cbz	r0, 800f1d8 <_svfiprintf_r+0x110>
 800f1aa:	9207      	str	r2, [sp, #28]
 800f1ac:	e014      	b.n	800f1d8 <_svfiprintf_r+0x110>
 800f1ae:	eba0 0308 	sub.w	r3, r0, r8
 800f1b2:	fa09 f303 	lsl.w	r3, r9, r3
 800f1b6:	4313      	orrs	r3, r2
 800f1b8:	9304      	str	r3, [sp, #16]
 800f1ba:	46a2      	mov	sl, r4
 800f1bc:	e7d2      	b.n	800f164 <_svfiprintf_r+0x9c>
 800f1be:	9b03      	ldr	r3, [sp, #12]
 800f1c0:	1d19      	adds	r1, r3, #4
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	9103      	str	r1, [sp, #12]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	bfbb      	ittet	lt
 800f1ca:	425b      	neglt	r3, r3
 800f1cc:	f042 0202 	orrlt.w	r2, r2, #2
 800f1d0:	9307      	strge	r3, [sp, #28]
 800f1d2:	9307      	strlt	r3, [sp, #28]
 800f1d4:	bfb8      	it	lt
 800f1d6:	9204      	strlt	r2, [sp, #16]
 800f1d8:	7823      	ldrb	r3, [r4, #0]
 800f1da:	2b2e      	cmp	r3, #46	; 0x2e
 800f1dc:	d10c      	bne.n	800f1f8 <_svfiprintf_r+0x130>
 800f1de:	7863      	ldrb	r3, [r4, #1]
 800f1e0:	2b2a      	cmp	r3, #42	; 0x2a
 800f1e2:	d135      	bne.n	800f250 <_svfiprintf_r+0x188>
 800f1e4:	9b03      	ldr	r3, [sp, #12]
 800f1e6:	1d1a      	adds	r2, r3, #4
 800f1e8:	681b      	ldr	r3, [r3, #0]
 800f1ea:	9203      	str	r2, [sp, #12]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	bfb8      	it	lt
 800f1f0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f1f4:	3402      	adds	r4, #2
 800f1f6:	9305      	str	r3, [sp, #20]
 800f1f8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800f2c4 <_svfiprintf_r+0x1fc>
 800f1fc:	7821      	ldrb	r1, [r4, #0]
 800f1fe:	2203      	movs	r2, #3
 800f200:	4650      	mov	r0, sl
 800f202:	f7f1 f80d 	bl	8000220 <memchr>
 800f206:	b140      	cbz	r0, 800f21a <_svfiprintf_r+0x152>
 800f208:	2340      	movs	r3, #64	; 0x40
 800f20a:	eba0 000a 	sub.w	r0, r0, sl
 800f20e:	fa03 f000 	lsl.w	r0, r3, r0
 800f212:	9b04      	ldr	r3, [sp, #16]
 800f214:	4303      	orrs	r3, r0
 800f216:	3401      	adds	r4, #1
 800f218:	9304      	str	r3, [sp, #16]
 800f21a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f21e:	4826      	ldr	r0, [pc, #152]	; (800f2b8 <_svfiprintf_r+0x1f0>)
 800f220:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f224:	2206      	movs	r2, #6
 800f226:	f7f0 fffb 	bl	8000220 <memchr>
 800f22a:	2800      	cmp	r0, #0
 800f22c:	d038      	beq.n	800f2a0 <_svfiprintf_r+0x1d8>
 800f22e:	4b23      	ldr	r3, [pc, #140]	; (800f2bc <_svfiprintf_r+0x1f4>)
 800f230:	bb1b      	cbnz	r3, 800f27a <_svfiprintf_r+0x1b2>
 800f232:	9b03      	ldr	r3, [sp, #12]
 800f234:	3307      	adds	r3, #7
 800f236:	f023 0307 	bic.w	r3, r3, #7
 800f23a:	3308      	adds	r3, #8
 800f23c:	9303      	str	r3, [sp, #12]
 800f23e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f240:	4433      	add	r3, r6
 800f242:	9309      	str	r3, [sp, #36]	; 0x24
 800f244:	e767      	b.n	800f116 <_svfiprintf_r+0x4e>
 800f246:	fb0c 3202 	mla	r2, ip, r2, r3
 800f24a:	460c      	mov	r4, r1
 800f24c:	2001      	movs	r0, #1
 800f24e:	e7a5      	b.n	800f19c <_svfiprintf_r+0xd4>
 800f250:	2300      	movs	r3, #0
 800f252:	3401      	adds	r4, #1
 800f254:	9305      	str	r3, [sp, #20]
 800f256:	4619      	mov	r1, r3
 800f258:	f04f 0c0a 	mov.w	ip, #10
 800f25c:	4620      	mov	r0, r4
 800f25e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f262:	3a30      	subs	r2, #48	; 0x30
 800f264:	2a09      	cmp	r2, #9
 800f266:	d903      	bls.n	800f270 <_svfiprintf_r+0x1a8>
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d0c5      	beq.n	800f1f8 <_svfiprintf_r+0x130>
 800f26c:	9105      	str	r1, [sp, #20]
 800f26e:	e7c3      	b.n	800f1f8 <_svfiprintf_r+0x130>
 800f270:	fb0c 2101 	mla	r1, ip, r1, r2
 800f274:	4604      	mov	r4, r0
 800f276:	2301      	movs	r3, #1
 800f278:	e7f0      	b.n	800f25c <_svfiprintf_r+0x194>
 800f27a:	ab03      	add	r3, sp, #12
 800f27c:	9300      	str	r3, [sp, #0]
 800f27e:	462a      	mov	r2, r5
 800f280:	4b0f      	ldr	r3, [pc, #60]	; (800f2c0 <_svfiprintf_r+0x1f8>)
 800f282:	a904      	add	r1, sp, #16
 800f284:	4638      	mov	r0, r7
 800f286:	f3af 8000 	nop.w
 800f28a:	1c42      	adds	r2, r0, #1
 800f28c:	4606      	mov	r6, r0
 800f28e:	d1d6      	bne.n	800f23e <_svfiprintf_r+0x176>
 800f290:	89ab      	ldrh	r3, [r5, #12]
 800f292:	065b      	lsls	r3, r3, #25
 800f294:	f53f af2c 	bmi.w	800f0f0 <_svfiprintf_r+0x28>
 800f298:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f29a:	b01d      	add	sp, #116	; 0x74
 800f29c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2a0:	ab03      	add	r3, sp, #12
 800f2a2:	9300      	str	r3, [sp, #0]
 800f2a4:	462a      	mov	r2, r5
 800f2a6:	4b06      	ldr	r3, [pc, #24]	; (800f2c0 <_svfiprintf_r+0x1f8>)
 800f2a8:	a904      	add	r1, sp, #16
 800f2aa:	4638      	mov	r0, r7
 800f2ac:	f000 f87a 	bl	800f3a4 <_printf_i>
 800f2b0:	e7eb      	b.n	800f28a <_svfiprintf_r+0x1c2>
 800f2b2:	bf00      	nop
 800f2b4:	08012758 	.word	0x08012758
 800f2b8:	08012762 	.word	0x08012762
 800f2bc:	00000000 	.word	0x00000000
 800f2c0:	0800f011 	.word	0x0800f011
 800f2c4:	0801275e 	.word	0x0801275e

0800f2c8 <_printf_common>:
 800f2c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f2cc:	4616      	mov	r6, r2
 800f2ce:	4699      	mov	r9, r3
 800f2d0:	688a      	ldr	r2, [r1, #8]
 800f2d2:	690b      	ldr	r3, [r1, #16]
 800f2d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f2d8:	4293      	cmp	r3, r2
 800f2da:	bfb8      	it	lt
 800f2dc:	4613      	movlt	r3, r2
 800f2de:	6033      	str	r3, [r6, #0]
 800f2e0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f2e4:	4607      	mov	r7, r0
 800f2e6:	460c      	mov	r4, r1
 800f2e8:	b10a      	cbz	r2, 800f2ee <_printf_common+0x26>
 800f2ea:	3301      	adds	r3, #1
 800f2ec:	6033      	str	r3, [r6, #0]
 800f2ee:	6823      	ldr	r3, [r4, #0]
 800f2f0:	0699      	lsls	r1, r3, #26
 800f2f2:	bf42      	ittt	mi
 800f2f4:	6833      	ldrmi	r3, [r6, #0]
 800f2f6:	3302      	addmi	r3, #2
 800f2f8:	6033      	strmi	r3, [r6, #0]
 800f2fa:	6825      	ldr	r5, [r4, #0]
 800f2fc:	f015 0506 	ands.w	r5, r5, #6
 800f300:	d106      	bne.n	800f310 <_printf_common+0x48>
 800f302:	f104 0a19 	add.w	sl, r4, #25
 800f306:	68e3      	ldr	r3, [r4, #12]
 800f308:	6832      	ldr	r2, [r6, #0]
 800f30a:	1a9b      	subs	r3, r3, r2
 800f30c:	42ab      	cmp	r3, r5
 800f30e:	dc26      	bgt.n	800f35e <_printf_common+0x96>
 800f310:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f314:	1e13      	subs	r3, r2, #0
 800f316:	6822      	ldr	r2, [r4, #0]
 800f318:	bf18      	it	ne
 800f31a:	2301      	movne	r3, #1
 800f31c:	0692      	lsls	r2, r2, #26
 800f31e:	d42b      	bmi.n	800f378 <_printf_common+0xb0>
 800f320:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f324:	4649      	mov	r1, r9
 800f326:	4638      	mov	r0, r7
 800f328:	47c0      	blx	r8
 800f32a:	3001      	adds	r0, #1
 800f32c:	d01e      	beq.n	800f36c <_printf_common+0xa4>
 800f32e:	6823      	ldr	r3, [r4, #0]
 800f330:	68e5      	ldr	r5, [r4, #12]
 800f332:	6832      	ldr	r2, [r6, #0]
 800f334:	f003 0306 	and.w	r3, r3, #6
 800f338:	2b04      	cmp	r3, #4
 800f33a:	bf08      	it	eq
 800f33c:	1aad      	subeq	r5, r5, r2
 800f33e:	68a3      	ldr	r3, [r4, #8]
 800f340:	6922      	ldr	r2, [r4, #16]
 800f342:	bf0c      	ite	eq
 800f344:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f348:	2500      	movne	r5, #0
 800f34a:	4293      	cmp	r3, r2
 800f34c:	bfc4      	itt	gt
 800f34e:	1a9b      	subgt	r3, r3, r2
 800f350:	18ed      	addgt	r5, r5, r3
 800f352:	2600      	movs	r6, #0
 800f354:	341a      	adds	r4, #26
 800f356:	42b5      	cmp	r5, r6
 800f358:	d11a      	bne.n	800f390 <_printf_common+0xc8>
 800f35a:	2000      	movs	r0, #0
 800f35c:	e008      	b.n	800f370 <_printf_common+0xa8>
 800f35e:	2301      	movs	r3, #1
 800f360:	4652      	mov	r2, sl
 800f362:	4649      	mov	r1, r9
 800f364:	4638      	mov	r0, r7
 800f366:	47c0      	blx	r8
 800f368:	3001      	adds	r0, #1
 800f36a:	d103      	bne.n	800f374 <_printf_common+0xac>
 800f36c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f374:	3501      	adds	r5, #1
 800f376:	e7c6      	b.n	800f306 <_printf_common+0x3e>
 800f378:	18e1      	adds	r1, r4, r3
 800f37a:	1c5a      	adds	r2, r3, #1
 800f37c:	2030      	movs	r0, #48	; 0x30
 800f37e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f382:	4422      	add	r2, r4
 800f384:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f388:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f38c:	3302      	adds	r3, #2
 800f38e:	e7c7      	b.n	800f320 <_printf_common+0x58>
 800f390:	2301      	movs	r3, #1
 800f392:	4622      	mov	r2, r4
 800f394:	4649      	mov	r1, r9
 800f396:	4638      	mov	r0, r7
 800f398:	47c0      	blx	r8
 800f39a:	3001      	adds	r0, #1
 800f39c:	d0e6      	beq.n	800f36c <_printf_common+0xa4>
 800f39e:	3601      	adds	r6, #1
 800f3a0:	e7d9      	b.n	800f356 <_printf_common+0x8e>
	...

0800f3a4 <_printf_i>:
 800f3a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f3a8:	460c      	mov	r4, r1
 800f3aa:	4691      	mov	r9, r2
 800f3ac:	7e27      	ldrb	r7, [r4, #24]
 800f3ae:	990c      	ldr	r1, [sp, #48]	; 0x30
 800f3b0:	2f78      	cmp	r7, #120	; 0x78
 800f3b2:	4680      	mov	r8, r0
 800f3b4:	469a      	mov	sl, r3
 800f3b6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f3ba:	d807      	bhi.n	800f3cc <_printf_i+0x28>
 800f3bc:	2f62      	cmp	r7, #98	; 0x62
 800f3be:	d80a      	bhi.n	800f3d6 <_printf_i+0x32>
 800f3c0:	2f00      	cmp	r7, #0
 800f3c2:	f000 80d8 	beq.w	800f576 <_printf_i+0x1d2>
 800f3c6:	2f58      	cmp	r7, #88	; 0x58
 800f3c8:	f000 80a3 	beq.w	800f512 <_printf_i+0x16e>
 800f3cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f3d0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f3d4:	e03a      	b.n	800f44c <_printf_i+0xa8>
 800f3d6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f3da:	2b15      	cmp	r3, #21
 800f3dc:	d8f6      	bhi.n	800f3cc <_printf_i+0x28>
 800f3de:	a001      	add	r0, pc, #4	; (adr r0, 800f3e4 <_printf_i+0x40>)
 800f3e0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800f3e4:	0800f43d 	.word	0x0800f43d
 800f3e8:	0800f451 	.word	0x0800f451
 800f3ec:	0800f3cd 	.word	0x0800f3cd
 800f3f0:	0800f3cd 	.word	0x0800f3cd
 800f3f4:	0800f3cd 	.word	0x0800f3cd
 800f3f8:	0800f3cd 	.word	0x0800f3cd
 800f3fc:	0800f451 	.word	0x0800f451
 800f400:	0800f3cd 	.word	0x0800f3cd
 800f404:	0800f3cd 	.word	0x0800f3cd
 800f408:	0800f3cd 	.word	0x0800f3cd
 800f40c:	0800f3cd 	.word	0x0800f3cd
 800f410:	0800f55d 	.word	0x0800f55d
 800f414:	0800f481 	.word	0x0800f481
 800f418:	0800f53f 	.word	0x0800f53f
 800f41c:	0800f3cd 	.word	0x0800f3cd
 800f420:	0800f3cd 	.word	0x0800f3cd
 800f424:	0800f57f 	.word	0x0800f57f
 800f428:	0800f3cd 	.word	0x0800f3cd
 800f42c:	0800f481 	.word	0x0800f481
 800f430:	0800f3cd 	.word	0x0800f3cd
 800f434:	0800f3cd 	.word	0x0800f3cd
 800f438:	0800f547 	.word	0x0800f547
 800f43c:	680b      	ldr	r3, [r1, #0]
 800f43e:	1d1a      	adds	r2, r3, #4
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	600a      	str	r2, [r1, #0]
 800f444:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800f448:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f44c:	2301      	movs	r3, #1
 800f44e:	e0a3      	b.n	800f598 <_printf_i+0x1f4>
 800f450:	6825      	ldr	r5, [r4, #0]
 800f452:	6808      	ldr	r0, [r1, #0]
 800f454:	062e      	lsls	r6, r5, #24
 800f456:	f100 0304 	add.w	r3, r0, #4
 800f45a:	d50a      	bpl.n	800f472 <_printf_i+0xce>
 800f45c:	6805      	ldr	r5, [r0, #0]
 800f45e:	600b      	str	r3, [r1, #0]
 800f460:	2d00      	cmp	r5, #0
 800f462:	da03      	bge.n	800f46c <_printf_i+0xc8>
 800f464:	232d      	movs	r3, #45	; 0x2d
 800f466:	426d      	negs	r5, r5
 800f468:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f46c:	485e      	ldr	r0, [pc, #376]	; (800f5e8 <_printf_i+0x244>)
 800f46e:	230a      	movs	r3, #10
 800f470:	e019      	b.n	800f4a6 <_printf_i+0x102>
 800f472:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f476:	6805      	ldr	r5, [r0, #0]
 800f478:	600b      	str	r3, [r1, #0]
 800f47a:	bf18      	it	ne
 800f47c:	b22d      	sxthne	r5, r5
 800f47e:	e7ef      	b.n	800f460 <_printf_i+0xbc>
 800f480:	680b      	ldr	r3, [r1, #0]
 800f482:	6825      	ldr	r5, [r4, #0]
 800f484:	1d18      	adds	r0, r3, #4
 800f486:	6008      	str	r0, [r1, #0]
 800f488:	0628      	lsls	r0, r5, #24
 800f48a:	d501      	bpl.n	800f490 <_printf_i+0xec>
 800f48c:	681d      	ldr	r5, [r3, #0]
 800f48e:	e002      	b.n	800f496 <_printf_i+0xf2>
 800f490:	0669      	lsls	r1, r5, #25
 800f492:	d5fb      	bpl.n	800f48c <_printf_i+0xe8>
 800f494:	881d      	ldrh	r5, [r3, #0]
 800f496:	4854      	ldr	r0, [pc, #336]	; (800f5e8 <_printf_i+0x244>)
 800f498:	2f6f      	cmp	r7, #111	; 0x6f
 800f49a:	bf0c      	ite	eq
 800f49c:	2308      	moveq	r3, #8
 800f49e:	230a      	movne	r3, #10
 800f4a0:	2100      	movs	r1, #0
 800f4a2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f4a6:	6866      	ldr	r6, [r4, #4]
 800f4a8:	60a6      	str	r6, [r4, #8]
 800f4aa:	2e00      	cmp	r6, #0
 800f4ac:	bfa2      	ittt	ge
 800f4ae:	6821      	ldrge	r1, [r4, #0]
 800f4b0:	f021 0104 	bicge.w	r1, r1, #4
 800f4b4:	6021      	strge	r1, [r4, #0]
 800f4b6:	b90d      	cbnz	r5, 800f4bc <_printf_i+0x118>
 800f4b8:	2e00      	cmp	r6, #0
 800f4ba:	d04d      	beq.n	800f558 <_printf_i+0x1b4>
 800f4bc:	4616      	mov	r6, r2
 800f4be:	fbb5 f1f3 	udiv	r1, r5, r3
 800f4c2:	fb03 5711 	mls	r7, r3, r1, r5
 800f4c6:	5dc7      	ldrb	r7, [r0, r7]
 800f4c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f4cc:	462f      	mov	r7, r5
 800f4ce:	42bb      	cmp	r3, r7
 800f4d0:	460d      	mov	r5, r1
 800f4d2:	d9f4      	bls.n	800f4be <_printf_i+0x11a>
 800f4d4:	2b08      	cmp	r3, #8
 800f4d6:	d10b      	bne.n	800f4f0 <_printf_i+0x14c>
 800f4d8:	6823      	ldr	r3, [r4, #0]
 800f4da:	07df      	lsls	r7, r3, #31
 800f4dc:	d508      	bpl.n	800f4f0 <_printf_i+0x14c>
 800f4de:	6923      	ldr	r3, [r4, #16]
 800f4e0:	6861      	ldr	r1, [r4, #4]
 800f4e2:	4299      	cmp	r1, r3
 800f4e4:	bfde      	ittt	le
 800f4e6:	2330      	movle	r3, #48	; 0x30
 800f4e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f4ec:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800f4f0:	1b92      	subs	r2, r2, r6
 800f4f2:	6122      	str	r2, [r4, #16]
 800f4f4:	f8cd a000 	str.w	sl, [sp]
 800f4f8:	464b      	mov	r3, r9
 800f4fa:	aa03      	add	r2, sp, #12
 800f4fc:	4621      	mov	r1, r4
 800f4fe:	4640      	mov	r0, r8
 800f500:	f7ff fee2 	bl	800f2c8 <_printf_common>
 800f504:	3001      	adds	r0, #1
 800f506:	d14c      	bne.n	800f5a2 <_printf_i+0x1fe>
 800f508:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f50c:	b004      	add	sp, #16
 800f50e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f512:	4835      	ldr	r0, [pc, #212]	; (800f5e8 <_printf_i+0x244>)
 800f514:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800f518:	6823      	ldr	r3, [r4, #0]
 800f51a:	680e      	ldr	r6, [r1, #0]
 800f51c:	061f      	lsls	r7, r3, #24
 800f51e:	f856 5b04 	ldr.w	r5, [r6], #4
 800f522:	600e      	str	r6, [r1, #0]
 800f524:	d514      	bpl.n	800f550 <_printf_i+0x1ac>
 800f526:	07d9      	lsls	r1, r3, #31
 800f528:	bf44      	itt	mi
 800f52a:	f043 0320 	orrmi.w	r3, r3, #32
 800f52e:	6023      	strmi	r3, [r4, #0]
 800f530:	b91d      	cbnz	r5, 800f53a <_printf_i+0x196>
 800f532:	6823      	ldr	r3, [r4, #0]
 800f534:	f023 0320 	bic.w	r3, r3, #32
 800f538:	6023      	str	r3, [r4, #0]
 800f53a:	2310      	movs	r3, #16
 800f53c:	e7b0      	b.n	800f4a0 <_printf_i+0xfc>
 800f53e:	6823      	ldr	r3, [r4, #0]
 800f540:	f043 0320 	orr.w	r3, r3, #32
 800f544:	6023      	str	r3, [r4, #0]
 800f546:	2378      	movs	r3, #120	; 0x78
 800f548:	4828      	ldr	r0, [pc, #160]	; (800f5ec <_printf_i+0x248>)
 800f54a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f54e:	e7e3      	b.n	800f518 <_printf_i+0x174>
 800f550:	065e      	lsls	r6, r3, #25
 800f552:	bf48      	it	mi
 800f554:	b2ad      	uxthmi	r5, r5
 800f556:	e7e6      	b.n	800f526 <_printf_i+0x182>
 800f558:	4616      	mov	r6, r2
 800f55a:	e7bb      	b.n	800f4d4 <_printf_i+0x130>
 800f55c:	680b      	ldr	r3, [r1, #0]
 800f55e:	6826      	ldr	r6, [r4, #0]
 800f560:	6960      	ldr	r0, [r4, #20]
 800f562:	1d1d      	adds	r5, r3, #4
 800f564:	600d      	str	r5, [r1, #0]
 800f566:	0635      	lsls	r5, r6, #24
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	d501      	bpl.n	800f570 <_printf_i+0x1cc>
 800f56c:	6018      	str	r0, [r3, #0]
 800f56e:	e002      	b.n	800f576 <_printf_i+0x1d2>
 800f570:	0671      	lsls	r1, r6, #25
 800f572:	d5fb      	bpl.n	800f56c <_printf_i+0x1c8>
 800f574:	8018      	strh	r0, [r3, #0]
 800f576:	2300      	movs	r3, #0
 800f578:	6123      	str	r3, [r4, #16]
 800f57a:	4616      	mov	r6, r2
 800f57c:	e7ba      	b.n	800f4f4 <_printf_i+0x150>
 800f57e:	680b      	ldr	r3, [r1, #0]
 800f580:	1d1a      	adds	r2, r3, #4
 800f582:	600a      	str	r2, [r1, #0]
 800f584:	681e      	ldr	r6, [r3, #0]
 800f586:	6862      	ldr	r2, [r4, #4]
 800f588:	2100      	movs	r1, #0
 800f58a:	4630      	mov	r0, r6
 800f58c:	f7f0 fe48 	bl	8000220 <memchr>
 800f590:	b108      	cbz	r0, 800f596 <_printf_i+0x1f2>
 800f592:	1b80      	subs	r0, r0, r6
 800f594:	6060      	str	r0, [r4, #4]
 800f596:	6863      	ldr	r3, [r4, #4]
 800f598:	6123      	str	r3, [r4, #16]
 800f59a:	2300      	movs	r3, #0
 800f59c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f5a0:	e7a8      	b.n	800f4f4 <_printf_i+0x150>
 800f5a2:	6923      	ldr	r3, [r4, #16]
 800f5a4:	4632      	mov	r2, r6
 800f5a6:	4649      	mov	r1, r9
 800f5a8:	4640      	mov	r0, r8
 800f5aa:	47d0      	blx	sl
 800f5ac:	3001      	adds	r0, #1
 800f5ae:	d0ab      	beq.n	800f508 <_printf_i+0x164>
 800f5b0:	6823      	ldr	r3, [r4, #0]
 800f5b2:	079b      	lsls	r3, r3, #30
 800f5b4:	d413      	bmi.n	800f5de <_printf_i+0x23a>
 800f5b6:	68e0      	ldr	r0, [r4, #12]
 800f5b8:	9b03      	ldr	r3, [sp, #12]
 800f5ba:	4298      	cmp	r0, r3
 800f5bc:	bfb8      	it	lt
 800f5be:	4618      	movlt	r0, r3
 800f5c0:	e7a4      	b.n	800f50c <_printf_i+0x168>
 800f5c2:	2301      	movs	r3, #1
 800f5c4:	4632      	mov	r2, r6
 800f5c6:	4649      	mov	r1, r9
 800f5c8:	4640      	mov	r0, r8
 800f5ca:	47d0      	blx	sl
 800f5cc:	3001      	adds	r0, #1
 800f5ce:	d09b      	beq.n	800f508 <_printf_i+0x164>
 800f5d0:	3501      	adds	r5, #1
 800f5d2:	68e3      	ldr	r3, [r4, #12]
 800f5d4:	9903      	ldr	r1, [sp, #12]
 800f5d6:	1a5b      	subs	r3, r3, r1
 800f5d8:	42ab      	cmp	r3, r5
 800f5da:	dcf2      	bgt.n	800f5c2 <_printf_i+0x21e>
 800f5dc:	e7eb      	b.n	800f5b6 <_printf_i+0x212>
 800f5de:	2500      	movs	r5, #0
 800f5e0:	f104 0619 	add.w	r6, r4, #25
 800f5e4:	e7f5      	b.n	800f5d2 <_printf_i+0x22e>
 800f5e6:	bf00      	nop
 800f5e8:	08012769 	.word	0x08012769
 800f5ec:	0801277a 	.word	0x0801277a

0800f5f0 <memmove>:
 800f5f0:	4288      	cmp	r0, r1
 800f5f2:	b510      	push	{r4, lr}
 800f5f4:	eb01 0402 	add.w	r4, r1, r2
 800f5f8:	d902      	bls.n	800f600 <memmove+0x10>
 800f5fa:	4284      	cmp	r4, r0
 800f5fc:	4623      	mov	r3, r4
 800f5fe:	d807      	bhi.n	800f610 <memmove+0x20>
 800f600:	1e43      	subs	r3, r0, #1
 800f602:	42a1      	cmp	r1, r4
 800f604:	d008      	beq.n	800f618 <memmove+0x28>
 800f606:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f60a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f60e:	e7f8      	b.n	800f602 <memmove+0x12>
 800f610:	4402      	add	r2, r0
 800f612:	4601      	mov	r1, r0
 800f614:	428a      	cmp	r2, r1
 800f616:	d100      	bne.n	800f61a <memmove+0x2a>
 800f618:	bd10      	pop	{r4, pc}
 800f61a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f61e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f622:	e7f7      	b.n	800f614 <memmove+0x24>

0800f624 <_realloc_r>:
 800f624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f626:	4607      	mov	r7, r0
 800f628:	4614      	mov	r4, r2
 800f62a:	460e      	mov	r6, r1
 800f62c:	b921      	cbnz	r1, 800f638 <_realloc_r+0x14>
 800f62e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f632:	4611      	mov	r1, r2
 800f634:	f7ff bb9c 	b.w	800ed70 <_malloc_r>
 800f638:	b922      	cbnz	r2, 800f644 <_realloc_r+0x20>
 800f63a:	f7ff fc99 	bl	800ef70 <_free_r>
 800f63e:	4625      	mov	r5, r4
 800f640:	4628      	mov	r0, r5
 800f642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f644:	f000 f814 	bl	800f670 <_malloc_usable_size_r>
 800f648:	42a0      	cmp	r0, r4
 800f64a:	d20f      	bcs.n	800f66c <_realloc_r+0x48>
 800f64c:	4621      	mov	r1, r4
 800f64e:	4638      	mov	r0, r7
 800f650:	f7ff fb8e 	bl	800ed70 <_malloc_r>
 800f654:	4605      	mov	r5, r0
 800f656:	2800      	cmp	r0, #0
 800f658:	d0f2      	beq.n	800f640 <_realloc_r+0x1c>
 800f65a:	4631      	mov	r1, r6
 800f65c:	4622      	mov	r2, r4
 800f65e:	f7ff fb71 	bl	800ed44 <memcpy>
 800f662:	4631      	mov	r1, r6
 800f664:	4638      	mov	r0, r7
 800f666:	f7ff fc83 	bl	800ef70 <_free_r>
 800f66a:	e7e9      	b.n	800f640 <_realloc_r+0x1c>
 800f66c:	4635      	mov	r5, r6
 800f66e:	e7e7      	b.n	800f640 <_realloc_r+0x1c>

0800f670 <_malloc_usable_size_r>:
 800f670:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f674:	1f18      	subs	r0, r3, #4
 800f676:	2b00      	cmp	r3, #0
 800f678:	bfbc      	itt	lt
 800f67a:	580b      	ldrlt	r3, [r1, r0]
 800f67c:	18c0      	addlt	r0, r0, r3
 800f67e:	4770      	bx	lr

0800f680 <_init>:
 800f680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f682:	bf00      	nop
 800f684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f686:	bc08      	pop	{r3}
 800f688:	469e      	mov	lr, r3
 800f68a:	4770      	bx	lr

0800f68c <_fini>:
 800f68c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f68e:	bf00      	nop
 800f690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f692:	bc08      	pop	{r3}
 800f694:	469e      	mov	lr, r3
 800f696:	4770      	bx	lr
