==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.697 seconds; current allocated memory: 0.379 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.631 seconds; current allocated memory: 0.422 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.179 seconds; current allocated memory: 0.508 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.906 seconds; current allocated memory: 0.367 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.915 seconds; current allocated memory: 0.391 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.499 seconds; current allocated memory: 0.500 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.549 seconds; current allocated memory: 0.457 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.8 seconds; current allocated memory: 0.480 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.372 seconds; current allocated memory: 0.406 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 6.579 seconds; current allocated memory: 0.453 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.025 seconds; current allocated memory: 0.387 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.036 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.636 seconds; current allocated memory: 0.434 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.582 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.664 seconds; current allocated memory: 0.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.696 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 9.663 seconds; current allocated memory: 0.676 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.571 seconds; current allocated memory: 0.496 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.965 seconds; current allocated memory: 0.355 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.643 seconds; current allocated memory: 0.484 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 192.938 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.885 seconds; current allocated memory: 195.664 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,330 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,540 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,254 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,704 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,704 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,733 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,731 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,746 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_encrypt' (source/aead.c:13:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_encrypt' (source/aead.c:13:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES' into 'crypto_aead_encrypt' (source/aead.c:13:0)
WARNING: [HLS 214-167] The program may have out of bound array access (source/word.h:29:53)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_1> at source/word.h:22:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_29_1> at source/word.h:29:20 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_22_1'(source/word.h:22:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:22:20)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_58_7'(source/aead.c:58:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/aead.c:58:20)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 in loop 'VITIS_LOOP_29_1'(source/word.h:29:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:29:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 8.526 seconds; current allocated memory: 198.332 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 198.332 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 203.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 205.566 MB.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:26) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 227.992 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_58_7'(source/aead.c:58:20) and 'VITIS_LOOP_29_1'(source/word.h:29:20) in function 'crypto_aead_encrypt.1' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_7' (source/aead.c:58:20) in function 'crypto_aead_encrypt.1' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 284.516 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1_Pipeline_VITIS_LOOP_22_1' to 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_1' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_11' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_12' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1' to 'crypto_aead_encrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 288.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 290.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 290.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 290.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 291.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 291.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:60) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:60 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:60) on local variable 'i', source/word.h:28->source/aead.c:60 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:60) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:60) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 291.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 291.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' consists of the following:
	'store' operation 0 bit ('i_1_write_ln28', source/word.h:28->source/aead.c:84) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:84 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:84) on local variable 'i', source/word.h:28->source/aead.c:84 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:84) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:84) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 292.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 292.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:85) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:85 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:85) on local variable 'i', source/word.h:28->source/aead.c:85 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:85) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:85) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 293.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 293.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 296.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 296.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 297.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 297.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 299.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 300.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 301.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 302.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.404 seconds; current allocated memory: 304.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 305.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 309.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'nsec', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.223 seconds; current allocated memory: 315.215 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 319.223 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.792 seconds; current allocated memory: 328.250 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 21.509 seconds; current allocated memory: 135.566 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 193.496 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.988 seconds; current allocated memory: 196.359 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,386 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,578 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,710 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,687 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,675 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,675 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,675 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,675 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,701 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,693 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,693 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,693 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,693 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,697 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,703 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-366] Duplicating function 'STOREBYTES' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (source/aead.c:154:3)
WARNING: [HLS 214-366] Duplicating function 'STOREBYTES' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (source/aead.c:144:5)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_decrypt' (source/aead.c:94:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_decrypt' (source/aead.c:94:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES.12' into 'crypto_aead_decrypt' (source/aead.c:94:0)
INFO: [HLS 214-178] Inlining function 'CLEARBYTES' into 'crypto_aead_decrypt' (source/aead.c:94:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES' into 'crypto_aead_decrypt' (source/aead.c:94:0)
WARNING: [HLS 214-167] The program may have out of bound array access (source/word.h:29:53)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_1> at source/word.h:22:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_29_1> at source/word.h:29:20 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_22_1'(source/word.h:22:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:22:20)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_142_7'(source/aead.c:142:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/aead.c:142:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.194 seconds; current allocated memory: 198.816 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 199.070 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 204.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 205.852 MB.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:109) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 228.539 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_142_7'(source/aead.c:142:21) and 'VITIS_LOOP_29_1'(source/word.h:29:20) in function 'crypto_aead_decrypt.1' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_142_7' (source/aead.c:142:21) in function 'crypto_aead_decrypt.1' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 284.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_decrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1_Pipeline_VITIS_LOOP_22_1' to 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.clone.1_Pipeline_VITIS_LOOP_22_1' to 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.clone.1' to 'LOADBYTES_clone_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_29_1' to 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_decrypt.1' to 'crypto_aead_decrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 289.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 290.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 290.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 290.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 291.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 291.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 292.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 292.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_clone_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 292.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 292.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:144) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:144 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:144) on local variable 'i', source/word.h:28->source/aead.c:144 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:144) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:144) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 292.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 292.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_decrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 295.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 296.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 296.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 296.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 297.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 300.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 301.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 303.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_clone_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_clone_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 304.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 305.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_decrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_decrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 308.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_decrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'm', 'nsec', 'c', 'ad', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_decrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.935 seconds; current allocated memory: 313.188 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 316.930 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.592 seconds; current allocated memory: 326.156 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_decrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_decrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 19.409 seconds; current allocated memory: 132.742 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 24.957 seconds; current allocated memory: 8.051 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 193.582 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.021 seconds; current allocated memory: 196.477 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,330 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,540 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,254 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,704 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,704 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,733 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,731 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,746 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_encrypt' (source/aead.c:13:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_encrypt' (source/aead.c:13:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES' into 'crypto_aead_encrypt' (source/aead.c:13:0)
WARNING: [HLS 214-167] The program may have out of bound array access (source/word.h:29:53)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_1> at source/word.h:22:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_29_1> at source/word.h:29:20 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_22_1'(source/word.h:22:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:22:20)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_58_7'(source/aead.c:58:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/aead.c:58:20)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 in loop 'VITIS_LOOP_29_1'(source/word.h:29:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:29:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.492 seconds; current allocated memory: 198.906 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 198.906 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 204.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 205.945 MB.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:26) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 228.703 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_58_7'(source/aead.c:58:20) and 'VITIS_LOOP_29_1'(source/word.h:29:20) in function 'crypto_aead_encrypt.1' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_58_7' (source/aead.c:58:20) in function 'crypto_aead_encrypt.1' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 284.852 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1_Pipeline_VITIS_LOOP_22_1' to 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_1' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_11' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_12' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1' to 'crypto_aead_encrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.356 seconds; current allocated memory: 289.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 290.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 291.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 291.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 291.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 292.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:60) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:60 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:60) on local variable 'i', source/word.h:28->source/aead.c:60 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:60) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:60) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 292.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 292.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' consists of the following:
	'store' operation 0 bit ('i_1_write_ln28', source/word.h:28->source/aead.c:84) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:84 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:84) on local variable 'i', source/word.h:28->source/aead.c:84 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:84) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:84) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 292.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 292.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:85) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:85 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:85) on local variable 'i', source/word.h:28->source/aead.c:85 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:85) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:85) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 293.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 293.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 297.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 297.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 297.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 297.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 299.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 300.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 301.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 303.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 304.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.411 seconds; current allocated memory: 305.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 309.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'nsec', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.171 seconds; current allocated memory: 315.934 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.594 seconds; current allocated memory: 319.562 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.765 seconds; current allocated memory: 329.363 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 20.662 seconds; current allocated memory: 135.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.731 seconds; current allocated memory: 8.539 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 193.391 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.299 seconds; current allocated memory: 196.363 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,386 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,578 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,275 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,710 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,687 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,675 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,675 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,675 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,675 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,701 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,693 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,693 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,693 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,693 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,697 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,703 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-366] Duplicating function 'STOREBYTES' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (source/aead.c:158:3)
WARNING: [HLS 214-366] Duplicating function 'STOREBYTES' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (source/aead.c:148:5)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_decrypt' (source/aead.c:98:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_decrypt' (source/aead.c:98:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES.12' into 'crypto_aead_decrypt' (source/aead.c:98:0)
INFO: [HLS 214-178] Inlining function 'CLEARBYTES' into 'crypto_aead_decrypt' (source/aead.c:98:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES' into 'crypto_aead_decrypt' (source/aead.c:98:0)
WARNING: [HLS 214-167] The program may have out of bound array access (source/word.h:29:53)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_1> at source/word.h:22:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_29_1> at source/word.h:29:20 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_22_1'(source/word.h:22:20) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:22:20)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_146_7'(source/aead.c:146:21) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/aead.c:146:21)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.484 seconds; current allocated memory: 198.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 198.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 203.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 205.691 MB.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:113) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 228.555 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_146_7'(source/aead.c:146:21) and 'VITIS_LOOP_29_1'(source/word.h:29:20) in function 'crypto_aead_decrypt.1' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_146_7' (source/aead.c:146:21) in function 'crypto_aead_decrypt.1' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 284.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_decrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1_Pipeline_VITIS_LOOP_22_1' to 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.clone.1_Pipeline_VITIS_LOOP_22_1' to 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.clone.1' to 'LOADBYTES_clone_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_decrypt.1_Pipeline_VITIS_LOOP_29_1' to 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_decrypt.1' to 'crypto_aead_decrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 289.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 290.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 290.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 290.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 291.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 291.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 292.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 292.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_clone_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 292.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 292.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:148) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:148 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:148) on local variable 'i', source/word.h:28->source/aead.c:148 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:148) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:148) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 292.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 292.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_decrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 295.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 296.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 296.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 296.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 298.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 300.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 300.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_clone_1_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 302.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_clone_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_clone_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 304.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_decrypt_1_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.402 seconds; current allocated memory: 305.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_decrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_decrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 308.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_decrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_decrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_decrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'm', 'nsec', 'c', 'ad', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_decrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 313.074 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 316.902 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.933 seconds; current allocated memory: 326.512 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_decrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_decrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.739 seconds; current allocated memory: 133.250 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 16.622 seconds; current allocated memory: 9.004 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.553 seconds; current allocated memory: 0.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 195.008 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region (source/aead.c:82:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (source/aead.c:102:13)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (source/aead.c:15:9)
WARNING: [HLS 214-169] There are a total of 24 such instances of non-canonical statements in the dataflow region (source/aead.c:15:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/aead.c
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.186 seconds; current allocated memory: 198.320 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,400 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,707 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,066 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,853 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,853 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,903 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,903 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,903 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,903 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,858 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,857 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,857 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,857 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,857 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,860 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,866 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_7' is marked as complete unroll implied by the pipeline pragma (source/aead.c:69:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_3' is marked as complete unroll implied by the pipeline pragma (source/aead.c:47:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:24:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_7' (source/aead.c:69:19) in function 'crypto_aead_encrypt' completely with a factor of 2 (source/aead.c:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (source/aead.c:47:20) in function 'crypto_aead_encrypt' completely with a factor of 2 (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES.29' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES.27' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.26' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES.24' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.23' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.19' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.17' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.15' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.14' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.13' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.12' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:24:60)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:34:1)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:33:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.958 seconds; current allocated memory: 201.480 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 201.504 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 206.504 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 208.336 MB.
ERROR: [XFORM 203-313] Conflicting pipeline and dataflow directives found in function 'crypto_aead_encrypt.1'
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.499 seconds; current allocated memory: 15.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 194.480 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.978 seconds; current allocated memory: 197.039 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,330 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,626 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,993 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,769 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,769 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,766 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,766 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,766 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,766 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,806 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,796 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,796 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,796 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,796 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,807 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,834 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_7' is marked as complete unroll implied by the pipeline pragma (source/aead.c:69:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_3' is marked as complete unroll implied by the pipeline pragma (source/aead.c:47:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:24:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_7' (source/aead.c:69:19) in function 'crypto_aead_encrypt' completely with a factor of 2 (source/aead.c:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (source/aead.c:47:20) in function 'crypto_aead_encrypt' completely with a factor of 2 (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_24_1'(source/word.h:24:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:24:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_33_1'(source/word.h:33:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:33:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.313 seconds; current allocated memory: 199.582 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 199.582 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 205.125 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 206.562 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'STOREBYTES.1' (source/word.h:30:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'LOADBYTES.1' (source/word.h:20:2).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_33_1' (source/word.h:33) in function 'STOREBYTES.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_24_1' (source/word.h:24) in function 'LOADBYTES.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:30) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 228.863 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 258.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'STOREBYTES.1' to 'STOREBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1' to 'crypto_aead_encrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'LOADBYTES.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'LOADBYTES.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.334 seconds; current allocated memory: 263.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 264.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ROUND.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ROUND.6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 265.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 265.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STOREBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'STOREBYTES.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'STOREBYTES.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 266.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 266.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'crypto_aead_encrypt.1': contains subfunction 'LOADBYTES.1' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'crypto_aead_encrypt.1': contains subfunction 'LOADBYTES.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 269.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 269.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 269.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 270.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 271.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 273.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STOREBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'STOREBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.306 seconds; current allocated memory: 275.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 279.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'nsec' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.185 seconds; current allocated memory: 284.965 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.511 seconds; current allocated memory: 288.527 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.564 seconds; current allocated memory: 297.473 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
INFO: [HLS 200-789] **** Estimated Fmax: 118.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 18.017 seconds; current allocated memory: 103.125 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 193.875 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region (source/aead.c:82:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (source/aead.c:102:13)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (source/aead.c:15:9)
WARNING: [HLS 214-169] There are a total of 24 such instances of non-canonical statements in the dataflow region (source/aead.c:15:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/aead.c
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 3.254 seconds; current allocated memory: 197.008 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,400 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,707 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 8,066 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,853 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,853 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,903 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,903 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,903 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,903 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,858 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,857 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,857 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,857 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,857 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,860 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,866 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_7' is marked as complete unroll implied by the pipeline pragma (source/aead.c:69:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_3' is marked as complete unroll implied by the pipeline pragma (source/aead.c:47:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:24:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_7' (source/aead.c:69:19) in function 'crypto_aead_encrypt' completely with a factor of 2 (source/aead.c:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (source/aead.c:47:20) in function 'crypto_aead_encrypt' completely with a factor of 2 (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES.29' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES.27' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.26' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES.24' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.23' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.19' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.17' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.15' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.14' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.13' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.12' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:24:60)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:34:1)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:33:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.809 seconds; current allocated memory: 200.305 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 200.309 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 205.383 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 207.152 MB.
ERROR: [XFORM 203-313] Conflicting pipeline and dataflow directives found in function 'crypto_aead_encrypt.1'
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.415 seconds; current allocated memory: 14.926 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 194.137 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region (source/aead.c:82:2)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (source/aead.c:102:13)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (source/aead.c:15:9)
WARNING: [HLS 214-169] There are a total of 24 such instances of non-canonical statements in the dataflow region (source/aead.c:15:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file source/aead.c
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.286 seconds; current allocated memory: 196.766 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,400 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,622 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,330 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,819 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,818 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,771 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,771 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,771 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,771 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,792 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,787 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,787 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,787 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,787 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,790 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,800 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:24:19)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES.21' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES.20' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.15' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.14' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.13' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES.12' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_33_1' (source/word.h:33:19) in function 'STOREBYTES' completely with a factor of 8 (source/word.h:29:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_24_1' (source/word.h:24:19) in function 'LOADBYTES' completely with a factor of 8 (source/word.h:19:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_47_3> at source/aead.c:47:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_69_7> at source/aead.c:69:19 
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:24:60)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:24:19)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:33:19)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:34:1)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.686 seconds; current allocated memory: 199.902 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 199.902 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 205.742 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 207.512 MB.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:30) automatically.
ERROR: [HLS 200-1013] Bundled bus interface 'gmem' on ports 'c, m, ad, nsec, npub, k' failed dataflow checking: it cannot read data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'gmem' on ports 'c, m, ad, nsec, npub, k' has read operations in functions:  'LOADBYTES.12.1' (source/word.h:20:2), 'LOADBYTES.13.1' (source/word.h:20:2), 'LOADBYTES.14.1' (source/word.h:20:2), 'LOADBYTES.15.1' (source/word.h:20:2) and 'crypto_aead_encrypt.1_Block_entry156_proc' (source/aead.c:30).

ERROR: [HLS 200-1013] Bundled bus interface 'gmem' on ports 'c, m, ad, nsec, npub, k' failed dataflow checking: it cannot write data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'gmem' on ports 'c, m, ad, nsec, npub, k' has write operations in functions:  'crypto_aead_encrypt.1_Block_entry156_proc' (source/aead.c:30), 'STOREBYTES.20.1' (source/aead.c:30:2) and 'STOREBYTES.21.1' (source/aead.c:30:2).

ERROR: [HLS 200-1013] Bundled bus interface 'gmem' on ports 'c, m, ad, nsec, npub, k' failed dataflow checking: it cannot write data in multiple processes.
ERROR: [HLS 200-984] Bundled bus interface 'gmem' on ports 'c, m, ad, nsec, npub, k' has write operations in functions:  'crypto_aead_encrypt.1_Block_entry156_proc' (source/aead.c:30), 'STOREBYTES.20.1' (source/aead.c:30:2) and 'STOREBYTES.21.1' (source/aead.c:30:2).

ERROR: [XFORM 203-711] Argument 'gmem' failed dataflow checking: Scalar channel must only have 1 reader and 1 writer.
INFO: [HLS 200-992] Argument 'gmem' has read operations in process function 'LOADBYTES.12.1' (source/word.h:20:2) (around source/aead.c:24).
INFO: [HLS 200-992] Argument 'gmem' has read operations in process function 'LOADBYTES.13.1' (source/word.h:20:2) (around source/aead.c:25).
INFO: [HLS 200-992] Argument 'gmem' has read operations in process function 'LOADBYTES.14.1' (source/word.h:20:2) (around source/aead.c:26).
INFO: [HLS 200-992] Argument 'gmem' has read operations in process function 'LOADBYTES.15.1' (source/word.h:20:2) (around source/aead.c:27).
INFO: [HLS 200-992] Argument 'gmem' has read and write operations in process function 'crypto_aead_encrypt.1_Block_entry156_proc' (source/aead.c:30).
INFO: [HLS 200-992] Argument 'gmem' has read and write operations in process function 'crypto_aead_encrypt.1_Block_entry156_proc' (source/aead.c:30).
INFO: [HLS 200-992] Argument 'gmem' has write operations in process function 'STOREBYTES.20.1' (source/aead.c:30:2) (around source/aead.c:101).
INFO: [HLS 200-992] Argument 'gmem' has write operations in process function 'STOREBYTES.21.1' (source/aead.c:30:2) (around source/aead.c:102).
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 12.72 seconds; current allocated memory: 19.664 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 193.242 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.121 seconds; current allocated memory: 196.387 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,330 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,626 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,993 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,769 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,769 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,766 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,766 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,766 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,766 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,806 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,796 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,796 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,796 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,796 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,807 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,834 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_69_7' is marked as complete unroll implied by the pipeline pragma (source/aead.c:69:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_47_3' is marked as complete unroll implied by the pipeline pragma (source/aead.c:47:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:24:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_7' (source/aead.c:69:19) in function 'crypto_aead_encrypt' completely with a factor of 2 (source/aead.c:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_47_3' (source/aead.c:47:20) in function 'crypto_aead_encrypt' completely with a factor of 2 (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_24_1'(source/word.h:24:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:24:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_33_1'(source/word.h:33:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:33:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.27 seconds; current allocated memory: 198.930 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 198.930 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 204.098 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 205.852 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'STOREBYTES.1' (source/word.h:30:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'LOADBYTES.1' (source/word.h:20:2).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_33_1' (source/word.h:33) in function 'STOREBYTES.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_24_1' (source/word.h:24) in function 'LOADBYTES.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:30) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 228.340 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 258.719 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'STOREBYTES.1' to 'STOREBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1' to 'crypto_aead_encrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'LOADBYTES.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'LOADBYTES.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 262.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 264.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ROUND.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ROUND.6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 265.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 265.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STOREBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'STOREBYTES.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'STOREBYTES.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 265.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 265.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'crypto_aead_encrypt.1': contains subfunction 'LOADBYTES.1' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'crypto_aead_encrypt.1': contains subfunction 'LOADBYTES.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 269.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 269.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 269.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 269.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 271.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 273.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STOREBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'STOREBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 274.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.285 seconds; current allocated memory: 278.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'nsec' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 284.555 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.447 seconds; current allocated memory: 287.938 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.451 seconds; current allocated memory: 296.699 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
INFO: [HLS 200-789] **** Estimated Fmax: 118.10 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 17.786 seconds; current allocated memory: 103.562 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 193.926 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.086 seconds; current allocated memory: 196.586 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,330 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,540 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,254 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,741 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,741 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,739 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,739 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,739 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,739 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,771 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,763 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,763 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,763 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,763 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,771 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,800 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:24:19)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_64_7> at source/aead.c:64:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_3> at source/aead.c:43:20 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_24_1'(source/word.h:24:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:24:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_33_1'(source/word.h:33:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:33:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.141 seconds; current allocated memory: 198.805 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 198.805 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 204.328 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 205.891 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'STOREBYTES.1' (source/word.h:30:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'LOADBYTES.1' (source/word.h:20:2).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_33_1' (source/word.h:33) in function 'STOREBYTES.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_24_1' (source/word.h:24) in function 'LOADBYTES.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:28) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 228.590 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 276.469 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_43_3' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_43_3'.
WARNING: [SYN 201-103] Legalizing function name 'STOREBYTES.1' to 'STOREBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_64_7' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_64_7'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1' to 'crypto_aead_encrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'LOADBYTES.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'LOADBYTES.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 280.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 281.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ROUND.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ROUND.6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 283.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 283.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_43_3': contains subfunction 'LOADBYTES.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 283.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 284.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STOREBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'STOREBYTES.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'STOREBYTES.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 284.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 284.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_64_7': contains subfunction 'LOADBYTES.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 285.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 285.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 287.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 287.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 287.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 287.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 289.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 291.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 293.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STOREBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'STOREBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 295.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_64_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 297.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.337 seconds; current allocated memory: 301.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'nsec', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.744 seconds; current allocated memory: 305.746 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 309.742 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.593 seconds; current allocated memory: 319.191 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
INFO: [HLS 200-789] **** Estimated Fmax: 117.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 18.426 seconds; current allocated memory: 125.449 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 195.766 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.031 seconds; current allocated memory: 198.395 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,330 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,540 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,254 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,753 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,748 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,746 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,746 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,746 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,746 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,778 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,770 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,770 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,770 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,770 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,778 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,809 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_33_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:33:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_24_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:24:19)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'crypto_aead_encrypt' into 'axi_encrypt' (source/temp.c:56:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_64_7> at source/aead.c:64:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_43_3> at source/aead.c:43:20 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_24_1'(source/word.h:24:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:24:19)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 8 in loop 'VITIS_LOOP_33_1'(source/word.h:33:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:33:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.241 seconds; current allocated memory: 201.012 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 201.012 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 206.414 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 208.176 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'STOREBYTES.1' (source/word.h:30:1).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'LOADBYTES.1' (source/word.h:20:2).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_33_1' (source/word.h:33) in function 'STOREBYTES.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_24_1' (source/word.h:24) in function 'LOADBYTES.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:28) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 230.098 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 286.211 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'STOREBYTES.1' to 'STOREBYTES_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'LOADBYTES.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'LOADBYTES.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 290.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 291.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ROUND.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ROUND.6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 292.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 293.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'P12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'P12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, function 'P12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 293.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 293.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'P6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'P6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'P6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 294.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 294.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_43_3': contains subfunction 'LOADBYTES.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 294.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 294.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'STOREBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'STOREBYTES.1': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'STOREBYTES.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 294.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 295.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_64_7': contains subfunction 'LOADBYTES.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 295.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 296.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 296.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 297.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 299.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 301.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'P12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'P12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 304.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'P6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'P6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 306.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt_Pipeline_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt_Pipeline_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 308.297 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'STOREBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'STOREBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 309.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt_Pipeline_VITIS_LOOP_64_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt_Pipeline_VITIS_LOOP_64_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 311.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'nsec', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 315.582 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 320.676 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.803 seconds; current allocated memory: 330.277 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 117.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 19.005 seconds; current allocated memory: 134.609 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 194.465 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.989 seconds; current allocated memory: 196.773 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,330 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,540 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,254 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,714 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,714 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,715 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,715 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,715 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,715 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,743 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,735 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,735 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,735 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,735 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,741 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,761 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES' into 'crypto_aead_encrypt' (source/aead.c:12:0)
WARNING: [HLS 214-167] The program may have out of bound array access (source/word.h:29:52)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_1> at source/word.h:22:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_29_1> at source/word.h:29:19 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_22_1'(source/word.h:22:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:22:19)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_64_7'(source/aead.c:64:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/aead.c:64:19)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 in loop 'VITIS_LOOP_29_1'(source/word.h:29:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.291 seconds; current allocated memory: 199.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 199.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 205.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 206.738 MB.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:28) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 229.105 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_64_7'(source/aead.c:64:19) and 'VITIS_LOOP_29_1'(source/word.h:29:19) in function 'crypto_aead_encrypt.1' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_7' (source/aead.c:64:19) in function 'crypto_aead_encrypt.1' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 302.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1_Pipeline_VITIS_LOOP_22_1' to 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_1' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_11' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_12' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1' to 'crypto_aead_encrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 307.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 308.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 308.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 309.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ROUND.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ROUND.6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 309.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 309.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'P12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'P12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, function 'P12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 310.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 310.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'P6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'P6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'P6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 311.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 311.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:66) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:66 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:66) on local variable 'i', source/word.h:28->source/aead.c:66 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:66) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:66) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 311.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 311.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' consists of the following:
	'store' operation 0 bit ('i_1_write_ln28', source/word.h:28->source/aead.c:94) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:94 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:94) on local variable 'i', source/word.h:28->source/aead.c:94 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:94) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:94) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 311.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 311.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:95) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:95 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:95) on local variable 'i', source/word.h:28->source/aead.c:95 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:95) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:95) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 312.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 312.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 314.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 314.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 314.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 314.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.334 seconds; current allocated memory: 316.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 318.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 319.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'P12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'P12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.336 seconds; current allocated memory: 322.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'P6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'P6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 324.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 325.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 326.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 327.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 331.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'nsec', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.626 seconds; current allocated memory: 335.602 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 339.309 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.673 seconds; current allocated memory: 349.406 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 20.891 seconds; current allocated memory: 155.090 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.116 seconds; current allocated memory: 199.164 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.121 seconds; current allocated memory: 201.992 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,330 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,540 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,254 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,704 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,704 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,733 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,731 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,746 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES' into 'crypto_aead_encrypt' (source/aead.c:12:0)
WARNING: [HLS 214-167] The program may have out of bound array access (source/word.h:29:52)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_1> at source/word.h:22:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_29_1> at source/word.h:29:19 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_22_1'(source/word.h:22:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:22:19)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_64_7'(source/aead.c:64:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/aead.c:64:19)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 in loop 'VITIS_LOOP_29_1'(source/word.h:29:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.314 seconds; current allocated memory: 204.414 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 204.414 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 210.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 212.043 MB.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:28) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 234.578 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_64_7'(source/aead.c:64:19) and 'VITIS_LOOP_29_1'(source/word.h:29:19) in function 'crypto_aead_encrypt.1' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_7' (source/aead.c:64:19) in function 'crypto_aead_encrypt.1' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 291.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1_Pipeline_VITIS_LOOP_22_1' to 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_1' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_11' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_12' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1' to 'crypto_aead_encrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 295.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 296.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 297.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 297.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 297.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 298.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:66) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:66 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:66) on local variable 'i', source/word.h:28->source/aead.c:66 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:66) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:66) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 298.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 298.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' consists of the following:
	'store' operation 0 bit ('i_1_write_ln28', source/word.h:28->source/aead.c:94) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:94 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:94) on local variable 'i', source/word.h:28->source/aead.c:94 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:94) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:94) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 298.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 298.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:95) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:95 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:95) on local variable 'i', source/word.h:28->source/aead.c:95 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:95) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:95) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 299.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 299.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 303.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 303.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 303.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 303.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 305.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 307.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 308.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 309.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 311.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.405 seconds; current allocated memory: 311.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 315.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'nsec', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.146 seconds; current allocated memory: 321.926 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.554 seconds; current allocated memory: 325.695 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.536 seconds; current allocated memory: 335.191 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 20.416 seconds; current allocated memory: 136.113 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 193.758 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.191 seconds; current allocated memory: 196.480 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,330 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,540 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 6,254 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,704 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,704 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,705 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,733 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,725 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,731 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,746 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES' into 'crypto_aead_encrypt' (source/aead.c:12:0)
WARNING: [HLS 214-167] The program may have out of bound array access (source/word.h:29:52)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_22_1> at source/word.h:22:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_29_1> at source/word.h:29:19 
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_22_1'(source/word.h:22:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:22:19)
INFO: [HLS 214-115] Multiple burst writes of length 16 and bit width 8 in loop 'VITIS_LOOP_64_7'(source/aead.c:64:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/aead.c:64:19)
INFO: [HLS 214-115] Multiple burst writes of length 8 and bit width 8 in loop 'VITIS_LOOP_29_1'(source/word.h:29:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:29:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.392 seconds; current allocated memory: 199.168 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 199.168 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 204.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 206.137 MB.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:28) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 228.465 MB.
INFO: [HLS 200-2060] Failed to convert nested loops 'VITIS_LOOP_64_7'(source/aead.c:64:19) and 'VITIS_LOOP_29_1'(source/word.h:29:19) in function 'crypto_aead_encrypt.1' into perfectly nested loops.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_7' (source/aead.c:64:19) in function 'crypto_aead_encrypt.1' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 284.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1_Pipeline_VITIS_LOOP_22_1' to 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_1' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_11' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1_Pipeline_VITIS_LOOP_29_12' to 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1' to 'crypto_aead_encrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 289.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 290.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 291.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 291.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 292.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 292.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:66) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:66 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:66) on local variable 'i', source/word.h:28->source/aead.c:66 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:66) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:66) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 292.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 292.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' consists of the following:
	'store' operation 0 bit ('i_1_write_ln28', source/word.h:28->source/aead.c:94) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:94 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:94) on local variable 'i', source/word.h:28->source/aead.c:94 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:94) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:94) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 292.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 292.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_29_1'
WARNING: [HLS 200-871] Estimated clock period (8.008 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' consists of the following:
	'store' operation 0 bit ('i_write_ln28', source/word.h:28->source/aead.c:95) of constant 0 on local variable 'i', source/word.h:28->source/aead.c:95 [8]  (1.588 ns)
	'load' operation 4 bit ('i', source/word.h:29->source/aead.c:95) on local variable 'i', source/word.h:28->source/aead.c:95 [11]  (0.000 ns)
	'sub' operation 6 bit ('sub_ln29', source/word.h:29->source/aead.c:95) [22]  (1.825 ns)
	'lshr' operation 64 bit ('lshr_ln29', source/word.h:29->source/aead.c:95) [24]  (4.595 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 293.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 293.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 297.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 297.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 297.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 297.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.313 seconds; current allocated memory: 299.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.165 seconds; current allocated memory: 301.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 302.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.546 seconds; current allocated memory: 303.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 304.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12' pipeline 'VITIS_LOOP_29_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12/m_axi_gmem_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1_Pipeline_VITIS_LOOP_29_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.431 seconds; current allocated memory: 305.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 309.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'nsec', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 315.969 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 319.371 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.725 seconds; current allocated memory: 329.066 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 124.88 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.684 seconds; current allocated memory: 135.414 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 193.172 MB.
INFO: [HLS 200-10] Analyzing design file 'source/aead.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/printstate.c' ... 
INFO: [HLS 200-10] Analyzing design file 'source/temp.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.005 seconds; current allocated memory: 196.234 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 13,330 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 9,626 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7,993 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,726 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,726 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,795 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,795 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,795 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,795 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,796 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,786 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,786 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,786 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,786 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,792 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 4,794 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS/Temp/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_7' is marked as complete unroll implied by the pipeline pragma (source/aead.c:64:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_3' is marked as complete unroll implied by the pipeline pragma (source/aead.c:43:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_29_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:29:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_22_1' is marked as complete unroll implied by the pipeline pragma (source/word.h:22:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_7' (source/aead.c:64:19) in function 'crypto_aead_encrypt' completely with a factor of 2 (source/aead.c:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_3' (source/aead.c:43:20) in function 'crypto_aead_encrypt' completely with a factor of 2 (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'ROR' into 'ROUND.6' (source/round.h:12:0)
INFO: [HLS 214-178] Inlining function 'P12' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'P6' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-178] Inlining function 'STOREBYTES' into 'crypto_aead_encrypt' (source/aead.c:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_29_1' (source/word.h:29:19) in function 'crypto_aead_encrypt' completely with a factor of 8 (source/aead.c:12:0)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 8 in loop 'VITIS_LOOP_22_1'(source/word.h:22:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (source/word.h:22:19)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.283 seconds; current allocated memory: 199.227 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 199.227 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 204.484 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 205.945 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'LOADBYTES.1' (source/word.h:20:2).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_22_1' (source/word.h:22) in function 'LOADBYTES.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 's' (source/aead.c:28) automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 228.309 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 250.816 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'axi_encrypt' ...
WARNING: [SYN 201-103] Legalizing function name 'LOADBYTES.1' to 'LOADBYTES_1'.
WARNING: [SYN 201-103] Legalizing function name 'ROUND.6' to 'ROUND_6'.
WARNING: [SYN 201-103] Legalizing function name 'crypto_aead_encrypt.1' to 'crypto_aead_encrypt_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'LOADBYTES.1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 254.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 256.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ROUND.6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'ROUND.6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 256.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 256.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'crypto_aead_encrypt.1': contains subfunction 'LOADBYTES.1' which is not pipelined.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for function 'crypto_aead_encrypt.1': contains subfunction 'LOADBYTES.1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 262.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 262.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 262.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 262.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LOADBYTES_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LOADBYTES_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 263.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ROUND_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ROUND_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 265.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_aead_encrypt_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_aead_encrypt_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.397 seconds; current allocated memory: 270.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'axi_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/m' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/ad' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/nsec' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/npub' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'axi_encrypt/k' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'axi_encrypt' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'c', 'm', 'ad', 'npub' and 'k' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'axi_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.427 seconds; current allocated memory: 279.230 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 282.422 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.468 seconds; current allocated memory: 291.184 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for axi_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for axi_encrypt.
INFO: [HLS 200-789] **** Estimated Fmax: 121.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 17.645 seconds; current allocated memory: 98.102 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/lguer/AppData/Roaming/Xilinx/Vitis/AsconOptimizedHLS/EsperimentiVitisHLS -rtl verilog 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.291 seconds; current allocated memory: 0.457 MB.
