

================================================================
== Vivado HLS Report for 'DCT'
================================================================
* Date:           Fri Oct 30 07:58:51 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        dct
* Solution:       solution2optimize
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.46|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  198|  198|  132|  132| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+-----------------+-----+-----+-----+-----+---------+
        |                           |                 |  Latency  |  Interval | Pipeline|
        |          Instance         |      Module     | min | max | min | max |   Type  |
        +---------------------------+-----------------+-----+-----+-----+-----+---------+
        |grp_DCT_Loop_1_proc_fu_44  |DCT_Loop_1_proc  |   66|   66|   66|   66|   none  |
        |grp_DCT_Loop_2_proc_fu_37  |DCT_Loop_2_proc  |  131|  131|  131|  131|   none  |
        +---------------------------+-----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|      29|     71|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       2|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|      31|     71|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------+-----------------+---------+-------+----+----+
    |      Instance      |      Module     | BRAM_18K| DSP48E| FF | LUT|
    +--------------------+-----------------+---------+-------+----+----+
    |DCT_Loop_1_proc_U0  |DCT_Loop_1_proc  |        0|      0|  10|  20|
    |DCT_Loop_2_proc_U0  |DCT_Loop_2_proc  |        0|      0|  19|  51|
    +--------------------+-----------------+---------+-------+----+----+
    |Total               |                 |        0|      0|  29|  71|
    +--------------------+-----------------+---------+-------+----+----+

    * Memory: 
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |  Memory |   Module  | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Xbuff_U  |DCT_Xbuff  |        2|  0|   0|    65|   32|     2|         4160|
    +---------+-----------+---------+---+----+------+-----+------+-------------+
    |Total    |           |        2|  0|   0|    65|   32|     2|         4160|
    +---------+-----------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |DCT_Loop_1_proc_U0_ap_start  |  1|   0|    1|          0|
    |ap_CS                        |  1|   0|    1|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |  2|   0|    2|          0|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |      DCT     | return value |
|ap_rst      |  in |    1| ap_ctrl_none |      DCT     | return value |
|X_dout      |  in |   32|    ap_fifo   |       X      |    pointer   |
|X_empty_n   |  in |    1|    ap_fifo   |       X      |    pointer   |
|X_read      | out |    1|    ap_fifo   |       X      |    pointer   |
|function_r  |  in |    8|    ap_none   |  function_r  |    scalar    |
|Y_din       | out |   32|    ap_fifo   |       Y      |    pointer   |
|Y_full_n    |  in |    1|    ap_fifo   |       Y      |    pointer   |
|Y_write     | out |    1|    ap_fifo   |       Y      |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

