- ðŸ‘‹ Hi, Iâ€™m @jogeshsingh
- ðŸ‘€ Iâ€™m interested in RTL and FPGA design engineering . I am Learning about Computer architecture and Digital System Design . I like figuring about different architectures 
in RTL view map , IPs and Digital Logic Modules . I have hands on experince with VIVADO , QUARTUS , MODELSIM , PROTEUS , XILINX ISE 14.7 , VERIOG HDL , SPARTAN-7 mimasV2 FPGA BOARD. 
- 

