# TCL File Generated by Component Editor 21.1
# Thu Mar 03 17:17:24 KST 2022
# DO NOT MODIFY


# 
# simple_synapse "simple_synapse" v1.0.1
#  2022.03.03.17:17:24
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module simple_synapse
# 
set_module_property DESCRIPTION ""
set_module_property NAME simple_synapse
set_module_property VERSION 1.0.1
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME simple_synapse
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL simple_synapse
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file simple_synapse.vhd VHDL PATH src/simple_synapse.vhd TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter THRESHOLD INTEGER 10
set_parameter_property THRESHOLD DEFAULT_VALUE 10
set_parameter_property THRESHOLD DISPLAY_NAME THRESHOLD
set_parameter_property THRESHOLD TYPE INTEGER
set_parameter_property THRESHOLD UNITS None
set_parameter_property THRESHOLD ALLOWED_RANGES -2147483648:2147483647
set_parameter_property THRESHOLD HDL_PARAMETER true
add_parameter TIME_WIDTH INTEGER 8
set_parameter_property TIME_WIDTH DEFAULT_VALUE 8
set_parameter_property TIME_WIDTH DISPLAY_NAME TIME_WIDTH
set_parameter_property TIME_WIDTH TYPE INTEGER
set_parameter_property TIME_WIDTH UNITS None
set_parameter_property TIME_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property TIME_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst reset Input 1


# 
# connection point s_synapse
# 
add_interface s_synapse avalon end
set_interface_property s_synapse addressUnits WORDS
set_interface_property s_synapse associatedClock clock
set_interface_property s_synapse associatedReset reset_sink
set_interface_property s_synapse bitsPerSymbol 8
set_interface_property s_synapse burstOnBurstBoundariesOnly false
set_interface_property s_synapse burstcountUnits WORDS
set_interface_property s_synapse explicitAddressSpan 0
set_interface_property s_synapse holdTime 0
set_interface_property s_synapse linewrapBursts false
set_interface_property s_synapse maximumPendingReadTransactions 0
set_interface_property s_synapse maximumPendingWriteTransactions 0
set_interface_property s_synapse readLatency 0
set_interface_property s_synapse readWaitTime 1
set_interface_property s_synapse setupTime 0
set_interface_property s_synapse timingUnits Cycles
set_interface_property s_synapse writeWaitTime 0
set_interface_property s_synapse ENABLED true
set_interface_property s_synapse EXPORT_OF ""
set_interface_property s_synapse PORT_NAME_MAP ""
set_interface_property s_synapse CMSIS_SVD_VARIABLES ""
set_interface_property s_synapse SVD_ADDRESS_GROUP ""

add_interface_port s_synapse avs_s_read_synapse read Input 1
add_interface_port s_synapse avs_s_readdata_synapse readdata Output 8
add_interface_port s_synapse s_synapse_waitrequest waitrequest Output 1
set_interface_assignment s_synapse embeddedsw.configuration.isFlash 0
set_interface_assignment s_synapse embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s_synapse embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s_synapse embeddedsw.configuration.isPrintableDevice 0


# 
# connection point s_spike
# 
add_interface s_spike avalon end
set_interface_property s_spike addressUnits WORDS
set_interface_property s_spike associatedClock clock
set_interface_property s_spike associatedReset reset_sink
set_interface_property s_spike bitsPerSymbol 8
set_interface_property s_spike burstOnBurstBoundariesOnly false
set_interface_property s_spike burstcountUnits WORDS
set_interface_property s_spike explicitAddressSpan 0
set_interface_property s_spike holdTime 0
set_interface_property s_spike linewrapBursts false
set_interface_property s_spike maximumPendingReadTransactions 0
set_interface_property s_spike maximumPendingWriteTransactions 0
set_interface_property s_spike readLatency 0
set_interface_property s_spike readWaitTime 1
set_interface_property s_spike setupTime 0
set_interface_property s_spike timingUnits Cycles
set_interface_property s_spike writeWaitTime 0
set_interface_property s_spike ENABLED true
set_interface_property s_spike EXPORT_OF ""
set_interface_property s_spike PORT_NAME_MAP ""
set_interface_property s_spike CMSIS_SVD_VARIABLES ""
set_interface_property s_spike SVD_ADDRESS_GROUP ""

add_interface_port s_spike avs_s_write_spike write Input 1
add_interface_port s_spike avs_s_writedata_spike_time writedata Input 8
add_interface_port s_spike s_spike_waitrequest waitrequest Output 1
set_interface_assignment s_spike embeddedsw.configuration.isFlash 0
set_interface_assignment s_spike embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s_spike embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s_spike embeddedsw.configuration.isPrintableDevice 0


# 
# connection point s_time
# 
add_interface s_time avalon end
set_interface_property s_time addressUnits WORDS
set_interface_property s_time associatedClock clock
set_interface_property s_time associatedReset reset_sink
set_interface_property s_time bitsPerSymbol 8
set_interface_property s_time burstOnBurstBoundariesOnly false
set_interface_property s_time burstcountUnits WORDS
set_interface_property s_time explicitAddressSpan 0
set_interface_property s_time holdTime 0
set_interface_property s_time linewrapBursts false
set_interface_property s_time maximumPendingReadTransactions 0
set_interface_property s_time maximumPendingWriteTransactions 0
set_interface_property s_time readLatency 0
set_interface_property s_time readWaitTime 1
set_interface_property s_time setupTime 0
set_interface_property s_time timingUnits Cycles
set_interface_property s_time writeWaitTime 0
set_interface_property s_time ENABLED true
set_interface_property s_time EXPORT_OF ""
set_interface_property s_time PORT_NAME_MAP ""
set_interface_property s_time CMSIS_SVD_VARIABLES ""
set_interface_property s_time SVD_ADDRESS_GROUP ""

add_interface_port s_time avs_s_address address Input 8
add_interface_port s_time avs_s_waitrequest waitrequest Output 1
add_interface_port s_time avs_s_read_time read Input 1
add_interface_port s_time avs_s_readdata_time readdata Output 8
set_interface_assignment s_time embeddedsw.configuration.isFlash 0
set_interface_assignment s_time embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s_time embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s_time embeddedsw.configuration.isPrintableDevice 0

