###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       114113   # Number of WRITE/WRITEP commands
num_reads_done                 =       609284   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       465296   # Number of read row buffer hits
num_read_cmds                  =       609284   # Number of READ/READP commands
num_writes_done                =       114151   # Number of read requests issued
num_write_row_hits             =        80974   # Number of write row buffer hits
num_act_cmds                   =       177880   # Number of ACT commands
num_pre_cmds                   =       177850   # Number of PRE commands
num_ondemand_pres              =       155070   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9400577   # Cyles of rank active rank.0
rank_active_cycles.1           =      9132402   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       599423   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       867598   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       677386   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8344   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4966   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6506   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          939   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          437   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          610   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          899   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          935   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          834   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21655   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =          152   # Write cmd latency (cycles)
write_latency[40-59]           =          191   # Write cmd latency (cycles)
write_latency[60-79]           =          388   # Write cmd latency (cycles)
write_latency[80-99]           =          857   # Write cmd latency (cycles)
write_latency[100-119]         =         1659   # Write cmd latency (cycles)
write_latency[120-139]         =         3220   # Write cmd latency (cycles)
write_latency[140-159]         =         4569   # Write cmd latency (cycles)
write_latency[160-179]         =         5444   # Write cmd latency (cycles)
write_latency[180-199]         =         5960   # Write cmd latency (cycles)
write_latency[200-]            =        91668   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       251469   # Read request latency (cycles)
read_latency[40-59]            =        79810   # Read request latency (cycles)
read_latency[60-79]            =        90771   # Read request latency (cycles)
read_latency[80-99]            =        39384   # Read request latency (cycles)
read_latency[100-119]          =        28263   # Read request latency (cycles)
read_latency[120-139]          =        21239   # Read request latency (cycles)
read_latency[140-159]          =        13062   # Read request latency (cycles)
read_latency[160-179]          =         9731   # Read request latency (cycles)
read_latency[180-199]          =         7454   # Read request latency (cycles)
read_latency[200-]             =        68096   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.69652e+08   # Write energy
read_energy                    =  2.45663e+09   # Read energy
act_energy                     =   4.8668e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.87723e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.16447e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86596e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69862e+09   # Active standby energy rank.1
average_read_latency           =      101.545   # Average read request latency (cycles)
average_interarrival           =      13.8215   # Average request interarrival latency (cycles)
total_energy                   =  1.64864e+10   # Total energy (pJ)
average_power                  =      1648.64   # Average power (mW)
average_bandwidth              =      6.17331   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       131518   # Number of WRITE/WRITEP commands
num_reads_done                 =       631203   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       466333   # Number of read row buffer hits
num_read_cmds                  =       631208   # Number of READ/READP commands
num_writes_done                =       131551   # Number of read requests issued
num_write_row_hits             =        95265   # Number of write row buffer hits
num_act_cmds                   =       201930   # Number of ACT commands
num_pre_cmds                   =       201903   # Number of PRE commands
num_ondemand_pres              =       178915   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9220227   # Cyles of rank active rank.0
rank_active_cycles.1           =      9226418   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       779773   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       773582   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       718046   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7125   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4960   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6411   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          895   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          457   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          593   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          946   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          914   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          845   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21618   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            3   # Write cmd latency (cycles)
write_latency[20-39]           =          162   # Write cmd latency (cycles)
write_latency[40-59]           =          172   # Write cmd latency (cycles)
write_latency[60-79]           =          315   # Write cmd latency (cycles)
write_latency[80-99]           =          799   # Write cmd latency (cycles)
write_latency[100-119]         =         1539   # Write cmd latency (cycles)
write_latency[120-139]         =         3198   # Write cmd latency (cycles)
write_latency[140-159]         =         4906   # Write cmd latency (cycles)
write_latency[160-179]         =         6137   # Write cmd latency (cycles)
write_latency[180-199]         =         6772   # Write cmd latency (cycles)
write_latency[200-]            =       107515   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       240367   # Read request latency (cycles)
read_latency[40-59]            =        77016   # Read request latency (cycles)
read_latency[60-79]            =        97247   # Read request latency (cycles)
read_latency[80-99]            =        43333   # Read request latency (cycles)
read_latency[100-119]          =        32196   # Read request latency (cycles)
read_latency[120-139]          =        24505   # Read request latency (cycles)
read_latency[140-159]          =        14824   # Read request latency (cycles)
read_latency[160-179]          =        11028   # Read request latency (cycles)
read_latency[180-199]          =         8400   # Read request latency (cycles)
read_latency[200-]             =        82286   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.56538e+08   # Write energy
read_energy                    =  2.54503e+09   # Read energy
act_energy                     =   5.5248e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.74291e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.71319e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.75342e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75728e+09   # Active standby energy rank.1
average_read_latency           =      114.239   # Average read request latency (cycles)
average_interarrival           =      13.1094   # Average request interarrival latency (cycles)
total_energy                   =   1.6715e+10   # Total energy (pJ)
average_power                  =       1671.5   # Average power (mW)
average_bandwidth              =      6.50883   # Average bandwidth
