Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2.2 (win64) Build 3118627 Tue Feb  9 05:14:06 MST 2021
| Date         : Sun Oct 10 19:19:26 2021
| Host         : LAPTOP-1ENOPNGD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file projectLab1b_timing_summary_routed.rpt -pb projectLab1b_timing_summary_routed.pb -rpx projectLab1b_timing_summary_routed.rpx -warn_on_violation
| Design       : projectLab1b
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.422        0.000                      0                  221        0.221        0.000                      0                  221        4.500        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.422        0.000                      0                  221        0.221        0.000                      0                  221        4.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.422ns  (required time - arrival time)
  Source:                 tempWidthEnA_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.602ns  (logic 1.921ns (25.270%)  route 5.681ns (74.730%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X11Y20         FDSE                                         r  tempWidthEnA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.419     5.496 f  tempWidthEnA_reg[3]/Q
                         net (fo=5, routed)           0.851     6.347    tempWidthEnA_reg_n_0_[3]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.296     6.643 r  widthEnA[1]_i_8/O
                         net (fo=1, routed)           0.938     7.581    widthEnA[1]_i_8_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.705 r  widthEnA[1]_i_5/O
                         net (fo=6, routed)           0.683     8.388    widthEnA[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     8.512 f  tempWidthEnA[20]_i_6/O
                         net (fo=5, routed)           0.709     9.221    tempWidthEnA[20]_i_6_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     9.345 r  tempWidthReverse[19]_i_7/O
                         net (fo=17, routed)          0.685    10.030    tempWidthReverse[19]_i_7_n_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.150    10.180 f  tempWidthReverse[12]_i_5/O
                         net (fo=19, routed)          0.809    10.989    tempWidthReverse[12]_i_5_n_0
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.352    11.341 f  tempWidthReverse[20]_i_4/O
                         net (fo=3, routed)           1.006    12.347    tempWidthReverse[20]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I3_O)        0.332    12.679 r  widthEnB[7]_i_1/O
                         net (fo=1, routed)           0.000    12.679    widthEnB[7]_i_1_n_0
    SLICE_X3Y23          FDRE                                         r  widthEnB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.504    14.845    clock_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  widthEnB_reg[7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)        0.031    15.101    widthEnB_reg[7]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                  2.422    

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 tempWidthEnA_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempWidthReverse_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 1.921ns (26.334%)  route 5.374ns (73.666%))
  Logic Levels:           7  (LUT2=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X11Y20         FDSE                                         r  tempWidthEnA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.419     5.496 r  tempWidthEnA_reg[3]/Q
                         net (fo=5, routed)           0.851     6.347    tempWidthEnA_reg_n_0_[3]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.296     6.643 f  widthEnA[1]_i_8/O
                         net (fo=1, routed)           0.938     7.581    widthEnA[1]_i_8_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.705 f  widthEnA[1]_i_5/O
                         net (fo=6, routed)           0.683     8.388    widthEnA[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     8.512 r  tempWidthEnA[20]_i_6/O
                         net (fo=5, routed)           0.709     9.221    tempWidthEnA[20]_i_6_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     9.345 f  tempWidthReverse[19]_i_7/O
                         net (fo=17, routed)          0.685    10.030    tempWidthReverse[19]_i_7_n_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.150    10.180 r  tempWidthReverse[12]_i_5/O
                         net (fo=19, routed)          0.809    10.989    tempWidthReverse[12]_i_5_n_0
    SLICE_X5Y27          LUT2 (Prop_lut2_I0_O)        0.352    11.341 r  tempWidthReverse[20]_i_4/O
                         net (fo=3, routed)           0.699    12.040    tempWidthReverse[20]_i_4_n_0
    SLICE_X5Y27          LUT6 (Prop_lut6_I2_O)        0.332    12.372 r  tempWidthReverse[20]_i_1/O
                         net (fo=1, routed)           0.000    12.372    tempWidthReverse[20]_i_1_n_0
    SLICE_X5Y27          FDRE                                         r  tempWidthReverse_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.503    14.844    clock_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  tempWidthReverse_reg[20]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)        0.029    15.098    tempWidthReverse_reg[20]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -12.372    
  -------------------------------------------------------------------
                         slack                                  2.726    

Slack (MET) :             2.743ns  (required time - arrival time)
  Source:                 tempWidthReverse_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnA_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 1.554ns (21.757%)  route 5.589ns (78.243%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.621     5.142    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  tempWidthReverse_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempWidthReverse_reg[4]/Q
                         net (fo=5, routed)           1.029     6.627    tempWidthReverse_reg_n_0_[4]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.751 f  tempWidthReverse[20]_i_13/O
                         net (fo=2, routed)           0.871     7.623    tempWidthReverse[20]_i_13_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.124     7.747 f  tempWidthReverse[20]_i_10/O
                         net (fo=1, routed)           0.516     8.262    tempWidthReverse[20]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.386 f  tempWidthReverse[20]_i_7/O
                         net (fo=10, routed)          0.854     9.241    tempWidthReverse[20]_i_7_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.152     9.393 r  tempWidthReverse[12]_i_4/O
                         net (fo=21, routed)          0.780    10.173    tempWidthReverse[12]_i_4_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.326    10.499 r  widthEnA[1]_i_4/O
                         net (fo=4, routed)           0.456    10.955    widthEnA[1]_i_4_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.079 r  widthEnA[20]_i_2/O
                         net (fo=14, routed)          1.082    12.161    widthEnA[20]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.285 r  widthEnA[20]_i_1/O
                         net (fo=1, routed)           0.000    12.285    widthEnA[20]_i_1_n_0
    SLICE_X9Y24          FDRE                                         r  widthEnA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.433    14.774    clock_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  widthEnA_reg[20]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.029    15.028    widthEnA_reg[20]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -12.285    
  -------------------------------------------------------------------
                         slack                                  2.743    

Slack (MET) :             2.797ns  (required time - arrival time)
  Source:                 tempWidthEnA_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.230ns  (logic 1.687ns (23.334%)  route 5.543ns (76.666%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X11Y20         FDSE                                         r  tempWidthEnA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.419     5.496 f  tempWidthEnA_reg[3]/Q
                         net (fo=5, routed)           0.851     6.347    tempWidthEnA_reg_n_0_[3]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.296     6.643 r  widthEnA[1]_i_8/O
                         net (fo=1, routed)           0.938     7.581    widthEnA[1]_i_8_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.705 r  widthEnA[1]_i_5/O
                         net (fo=6, routed)           0.683     8.388    widthEnA[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     8.512 f  tempWidthEnA[20]_i_6/O
                         net (fo=5, routed)           0.709     9.221    tempWidthEnA[20]_i_6_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     9.345 r  tempWidthReverse[19]_i_7/O
                         net (fo=17, routed)          0.685    10.030    tempWidthReverse[19]_i_7_n_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.150    10.180 f  tempWidthReverse[12]_i_5/O
                         net (fo=19, routed)          0.550    10.731    tempWidthReverse[12]_i_5_n_0
    SLICE_X6Y27          LUT6 (Prop_lut6_I5_O)        0.326    11.057 r  widthEnB[20]_i_3/O
                         net (fo=12, routed)          1.127    12.183    widthEnB[20]_i_3_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124    12.307 r  widthEnB[3]_i_1/O
                         net (fo=1, routed)           0.000    12.307    widthEnB[3]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  widthEnB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.507    14.848    clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  widthEnB_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.031    15.104    widthEnB_reg[3]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                  2.797    

Slack (MET) :             2.819ns  (required time - arrival time)
  Source:                 tempWidthReverse_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnA_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 1.554ns (21.843%)  route 5.560ns (78.157%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.621     5.142    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  tempWidthReverse_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempWidthReverse_reg[4]/Q
                         net (fo=5, routed)           1.029     6.627    tempWidthReverse_reg_n_0_[4]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.751 f  tempWidthReverse[20]_i_13/O
                         net (fo=2, routed)           0.871     7.623    tempWidthReverse[20]_i_13_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.124     7.747 f  tempWidthReverse[20]_i_10/O
                         net (fo=1, routed)           0.516     8.262    tempWidthReverse[20]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.386 f  tempWidthReverse[20]_i_7/O
                         net (fo=10, routed)          0.854     9.241    tempWidthReverse[20]_i_7_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.152     9.393 r  tempWidthReverse[12]_i_4/O
                         net (fo=21, routed)          0.780    10.173    tempWidthReverse[12]_i_4_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.326    10.499 r  widthEnA[1]_i_4/O
                         net (fo=4, routed)           0.456    10.955    widthEnA[1]_i_4_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.079 r  widthEnA[20]_i_2/O
                         net (fo=14, routed)          1.054    12.133    widthEnA[20]_i_2_n_0
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.257 r  widthEnA[11]_i_1/O
                         net (fo=1, routed)           0.000    12.257    widthEnA[11]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  widthEnA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.433    14.774    clock_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  widthEnA_reg[11]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)        0.077    15.076    widthEnA_reg[11]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  2.819    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 tempWidthEnA_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempPWMenB_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.217ns  (logic 2.075ns (28.752%)  route 5.142ns (71.248%))
  Logic Levels:           9  (CARRY4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X11Y20         FDSE                                         r  tempWidthEnA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.419     5.496 f  tempWidthEnA_reg[3]/Q
                         net (fo=5, routed)           0.851     6.347    tempWidthEnA_reg_n_0_[3]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.296     6.643 r  widthEnA[1]_i_8/O
                         net (fo=1, routed)           0.938     7.581    widthEnA[1]_i_8_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.705 r  widthEnA[1]_i_5/O
                         net (fo=6, routed)           0.683     8.388    widthEnA[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     8.512 f  tempWidthEnA[20]_i_6/O
                         net (fo=5, routed)           0.709     9.221    tempWidthEnA[20]_i_6_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     9.345 r  tempWidthReverse[19]_i_7/O
                         net (fo=17, routed)          0.413     9.758    tempWidthReverse[19]_i_7_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I1_O)        0.124     9.882 r  input3reg_i_3/O
                         net (fo=25, routed)          0.906    10.788    input3reg_i_3_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.124    10.912 r  tempPWMenB_i_19/O
                         net (fo=1, routed)           0.642    11.554    tempPWMenB_i_19_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.952 r  tempPWMenB_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.952    tempPWMenB_reg_i_9_n_0
    SLICE_X4Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.066 r  tempPWMenB_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.066    tempPWMenB_reg_i_2_n_0
    SLICE_X4Y23          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.294 r  tempPWMenB_reg_i_1/CO[2]
                         net (fo=1, routed)           0.000    12.294    tempPWMenB_reg_i_1_n_1
    SLICE_X4Y23          FDRE                                         r  tempPWMenB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.502    14.843    clock_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  tempPWMenB_reg/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y23          FDRE (Setup_fdre_C_D)        0.046    15.114    tempPWMenB_reg
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -12.294    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 tempWidthEnA_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 1.687ns (23.604%)  route 5.460ns (76.396%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.556     5.077    clock_IBUF_BUFG
    SLICE_X11Y20         FDSE                                         r  tempWidthEnA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDSE (Prop_fdse_C_Q)         0.419     5.496 f  tempWidthEnA_reg[3]/Q
                         net (fo=5, routed)           0.851     6.347    tempWidthEnA_reg_n_0_[3]
    SLICE_X9Y20          LUT5 (Prop_lut5_I2_O)        0.296     6.643 r  widthEnA[1]_i_8/O
                         net (fo=1, routed)           0.938     7.581    widthEnA[1]_i_8_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124     7.705 r  widthEnA[1]_i_5/O
                         net (fo=6, routed)           0.683     8.388    widthEnA[1]_i_5_n_0
    SLICE_X7Y20          LUT6 (Prop_lut6_I5_O)        0.124     8.512 f  tempWidthEnA[20]_i_6/O
                         net (fo=5, routed)           0.709     9.221    tempWidthEnA[20]_i_6_n_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I2_O)        0.124     9.345 r  tempWidthReverse[19]_i_7/O
                         net (fo=17, routed)          0.685    10.030    tempWidthReverse[19]_i_7_n_0
    SLICE_X3Y28          LUT2 (Prop_lut2_I1_O)        0.150    10.180 f  tempWidthReverse[12]_i_5/O
                         net (fo=19, routed)          0.713    10.894    tempWidthReverse[12]_i_5_n_0
    SLICE_X6Y26          LUT6 (Prop_lut6_I5_O)        0.326    11.220 r  widthEnB[18]_i_2/O
                         net (fo=4, routed)           0.881    12.100    widthEnB[18]_i_2_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I2_O)        0.124    12.224 r  widthEnB[1]_i_1/O
                         net (fo=1, routed)           0.000    12.224    widthEnB[1]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  widthEnB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.507    14.848    clock_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  widthEnB_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_D)        0.029    15.102    widthEnB_reg[1]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -12.224    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 tempWidthReverse_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnA_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.036ns  (logic 1.554ns (22.087%)  route 5.482ns (77.913%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.621     5.142    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  tempWidthReverse_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempWidthReverse_reg[4]/Q
                         net (fo=5, routed)           1.029     6.627    tempWidthReverse_reg_n_0_[4]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.751 f  tempWidthReverse[20]_i_13/O
                         net (fo=2, routed)           0.871     7.623    tempWidthReverse[20]_i_13_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.124     7.747 f  tempWidthReverse[20]_i_10/O
                         net (fo=1, routed)           0.516     8.262    tempWidthReverse[20]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.386 f  tempWidthReverse[20]_i_7/O
                         net (fo=10, routed)          0.854     9.241    tempWidthReverse[20]_i_7_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.152     9.393 r  tempWidthReverse[12]_i_4/O
                         net (fo=21, routed)          0.780    10.173    tempWidthReverse[12]_i_4_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.326    10.499 r  widthEnA[1]_i_4/O
                         net (fo=4, routed)           0.456    10.955    widthEnA[1]_i_4_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.079 r  widthEnA[20]_i_2/O
                         net (fo=14, routed)          0.976    12.054    widthEnA[20]_i_2_n_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I0_O)        0.124    12.178 r  widthEnA[13]_i_1/O
                         net (fo=1, routed)           0.000    12.178    widthEnA[13]_i_1_n_0
    SLICE_X10Y25         FDRE                                         r  widthEnA_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.434    14.775    clock_IBUF_BUFG
    SLICE_X10Y25         FDRE                                         r  widthEnA_reg[13]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y25         FDRE (Setup_fdre_C_D)        0.077    15.077    widthEnA_reg[13]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -12.178    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 tempWidthReverse_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.975ns  (logic 1.554ns (22.281%)  route 5.421ns (77.719%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.621     5.142    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  tempWidthReverse_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempWidthReverse_reg[4]/Q
                         net (fo=5, routed)           1.029     6.627    tempWidthReverse_reg_n_0_[4]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.751 f  tempWidthReverse[20]_i_13/O
                         net (fo=2, routed)           0.871     7.623    tempWidthReverse[20]_i_13_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.124     7.747 f  tempWidthReverse[20]_i_10/O
                         net (fo=1, routed)           0.516     8.262    tempWidthReverse[20]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.386 f  tempWidthReverse[20]_i_7/O
                         net (fo=10, routed)          0.854     9.241    tempWidthReverse[20]_i_7_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.152     9.393 r  tempWidthReverse[12]_i_4/O
                         net (fo=21, routed)          0.780    10.173    tempWidthReverse[12]_i_4_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.326    10.499 r  widthEnA[1]_i_4/O
                         net (fo=4, routed)           0.456    10.955    widthEnA[1]_i_4_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.079 r  widthEnA[20]_i_2/O
                         net (fo=14, routed)          0.914    11.993    widthEnA[20]_i_2_n_0
    SLICE_X9Y24          LUT5 (Prop_lut5_I0_O)        0.124    12.117 r  widthEnA[9]_i_1/O
                         net (fo=1, routed)           0.000    12.117    widthEnA[9]_i_1_n_0
    SLICE_X9Y24          FDRE                                         r  widthEnA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.433    14.774    clock_IBUF_BUFG
    SLICE_X9Y24          FDRE                                         r  widthEnA_reg[9]/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X9Y24          FDRE (Setup_fdre_C_D)        0.031    15.030    widthEnA_reg[9]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 tempWidthReverse_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 1.554ns (22.368%)  route 5.393ns (77.632%))
  Logic Levels:           7  (LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.621     5.142    clock_IBUF_BUFG
    SLICE_X1Y22          FDRE                                         r  tempWidthReverse_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  tempWidthReverse_reg[4]/Q
                         net (fo=5, routed)           1.029     6.627    tempWidthReverse_reg_n_0_[4]
    SLICE_X3Y21          LUT6 (Prop_lut6_I0_O)        0.124     6.751 f  tempWidthReverse[20]_i_13/O
                         net (fo=2, routed)           0.871     7.623    tempWidthReverse[20]_i_13_n_0
    SLICE_X3Y24          LUT6 (Prop_lut6_I2_O)        0.124     7.747 f  tempWidthReverse[20]_i_10/O
                         net (fo=1, routed)           0.516     8.262    tempWidthReverse[20]_i_10_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.124     8.386 f  tempWidthReverse[20]_i_7/O
                         net (fo=10, routed)          0.854     9.241    tempWidthReverse[20]_i_7_n_0
    SLICE_X4Y25          LUT2 (Prop_lut2_I0_O)        0.152     9.393 r  tempWidthReverse[12]_i_4/O
                         net (fo=21, routed)          0.780    10.173    tempWidthReverse[12]_i_4_n_0
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.326    10.499 r  widthEnA[1]_i_4/O
                         net (fo=4, routed)           0.456    10.955    widthEnA[1]_i_4_n_0
    SLICE_X3Y20          LUT5 (Prop_lut5_I0_O)        0.124    11.079 r  widthEnA[20]_i_2/O
                         net (fo=14, routed)          0.887    11.966    widthEnA[20]_i_2_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.124    12.090 r  widthEnA[5]_i_1/O
                         net (fo=1, routed)           0.000    12.090    widthEnA[5]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  widthEnA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         1.436    14.777    clock_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  widthEnA_reg[5]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.029    15.031    widthEnA_reg[5]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -12.090    
  -------------------------------------------------------------------
                         slack                                  2.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counterTurn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterTurn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.501%)  route 0.148ns (41.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.557     1.440    clock_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  counterTurn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  counterTurn_reg[3]/Q
                         net (fo=17, routed)          0.148     1.752    counterTurn_reg_n_0_[3]
    SLICE_X10Y19         LUT6 (Prop_lut6_I4_O)        0.045     1.797 r  counterTurn[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    counterTurn[5]
    SLICE_X10Y19         FDRE                                         r  counterTurn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.826     1.953    clock_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  counterTurn_reg[5]/C
                         clock pessimism             -0.498     1.455    
    SLICE_X10Y19         FDRE (Hold_fdre_C_D)         0.121     1.576    counterTurn_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counterTurn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterTurn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.017%)  route 0.117ns (35.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.558     1.441    clock_IBUF_BUFG
    SLICE_X10Y19         FDRE                                         r  counterTurn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  counterTurn_reg[0]/Q
                         net (fo=9, routed)           0.117     1.723    counterTurn_reg_n_0_[0]
    SLICE_X11Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.768 r  counterTurn[1]_i_1/O
                         net (fo=1, routed)           0.000     1.768    counterTurn[1]
    SLICE_X11Y19         FDRE                                         r  counterTurn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.826     1.953    clock_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  counterTurn_reg[1]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X11Y19         FDRE (Hold_fdre_C_D)         0.091     1.545    counterTurn_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 counterTurn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counterTurn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.558     1.441    clock_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  counterTurn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  counterTurn_reg[2]/Q
                         net (fo=18, routed)          0.180     1.763    counterTurn_reg_n_0_[2]
    SLICE_X9Y19          LUT3 (Prop_lut3_I0_O)        0.042     1.805 r  counterTurn[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    counterTurn[2]
    SLICE_X9Y19          FDRE                                         r  counterTurn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.826     1.953    clock_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  counterTurn_reg[2]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.105     1.546    counterTurn_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counterTurn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempWidthEnA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.558     1.441    clock_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  counterTurn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 f  counterTurn_reg[2]/Q
                         net (fo=18, routed)          0.180     1.762    counterTurn_reg_n_0_[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  tempWidthEnA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    p_1_in[2]
    SLICE_X9Y20          FDRE                                         r  tempWidthEnA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.825     1.952    clock_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  tempWidthEnA_reg[2]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.091     1.545    tempWidthEnA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 counterTurn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tempWidthEnA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.744%)  route 0.181ns (49.256%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.558     1.441    clock_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  counterTurn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 f  counterTurn_reg[2]/Q
                         net (fo=18, routed)          0.181     1.763    counterTurn_reg_n_0_[2]
    SLICE_X9Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  tempWidthEnA[4]_i_1/O
                         net (fo=1, routed)           0.000     1.808    p_1_in[4]
    SLICE_X9Y20          FDRE                                         r  tempWidthEnA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.825     1.952    clock_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  tempWidthEnA_reg[4]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.092     1.546    tempWidthEnA_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 widthEnB_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  widthEnB_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  widthEnB_reg[4]/Q
                         net (fo=3, routed)           0.167     1.774    widthEnB_reg_n_0_[4]
    SLICE_X5Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  widthEnB[4]_i_1/O
                         net (fo=1, routed)           0.000     1.819    widthEnB[4]_i_1_n_0
    SLICE_X5Y21          FDRE                                         r  widthEnB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.852     1.979    clock_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  widthEnB_reg[4]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.091     1.557    widthEnB_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 stateTurn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stateTurn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.586     1.469    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  stateTurn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  stateTurn_reg[0]/Q
                         net (fo=26, routed)          0.168     1.778    stateTurn_reg_n_0_[0]
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  stateTurn[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    stateTurn[0]_i_1_n_0
    SLICE_X3Y29          FDRE                                         r  stateTurn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.855     1.982    clock_IBUF_BUFG
    SLICE_X3Y29          FDRE                                         r  stateTurn_reg[0]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y29          FDRE (Hold_fdre_C_D)         0.091     1.560    stateTurn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 widthEnA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.584     1.467    clock_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  widthEnA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  widthEnA_reg[2]/Q
                         net (fo=3, routed)           0.168     1.776    widthEnA_reg_n_0_[2]
    SLICE_X5Y20          LUT6 (Prop_lut6_I3_O)        0.045     1.821 r  widthEnA[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    widthEnA[2]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  widthEnA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.853     1.980    clock_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  widthEnA_reg[2]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.091     1.558    widthEnA_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 widthEnA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  widthEnA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  widthEnA_reg[7]/Q
                         net (fo=3, routed)           0.168     1.775    widthEnA_reg_n_0_[7]
    SLICE_X7Y21          LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  widthEnA[7]_i_1/O
                         net (fo=1, routed)           0.000     1.820    widthEnA[7]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  widthEnA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.852     1.979    clock_IBUF_BUFG
    SLICE_X7Y21          FDRE                                         r  widthEnA_reg[7]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.091     1.557    widthEnA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 widthEnA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            widthEnA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.556     1.439    clock_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  widthEnA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164     1.603 r  widthEnA_reg[0]/Q
                         net (fo=3, routed)           0.175     1.778    widthEnA_reg_n_0_[0]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.045     1.823 r  widthEnA[0]_i_1/O
                         net (fo=1, routed)           0.000     1.823    widthEnA[0]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  widthEnA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=158, routed)         0.823     1.950    clock_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  widthEnA_reg[0]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.120     1.559    widthEnA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y19   counterTurn_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y19   counterTurn_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y19    counterTurn_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y20   counterTurn_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y19    counterTurn_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y24    counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y20    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20    counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20    counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20    counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y20    counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y19   counterTurn_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y19   counterTurn_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y19    counterTurn_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y20   counterTurn_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y19    counterTurn_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y24    counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y27    input2reg_reg/C



