{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7k325tffg676-2",
      "name": "octogen_m",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.2"
    },
    "design_tree": {
      "pix_map_0": "",
      "k_lin_0": "",
      "fir_filt_0": "",
      "fft_split_0": "",
      "fft_recomb_0": "",
      "disp_comp_0": "",
      "bg_sub_0": "",
      "clk_wiz_0": ""
    },
    "components": {
      "pix_map_0": {
        "vlnv": "xilinx.com:module_ref:pix_map:1.0",
        "ip_revision": "1",
        "xci_name": "octogen_m_pix_map_0_0",
        "xci_path": "ip\\octogen_m_pix_map_0_0\\octogen_m_pix_map_0_0.xci",
        "inst_hier_path": "pix_map_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pix_map",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "str_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "str_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "k_lin_0": {
        "vlnv": "xilinx.com:module_ref:k_lin:1.0",
        "ip_revision": "1",
        "xci_name": "octogen_m_k_lin_0_0",
        "xci_path": "ip\\octogen_m_k_lin_0_0\\octogen_m_k_lin_0_0.xci",
        "inst_hier_path": "k_lin_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "k_lin",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "str_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "str_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "fir_filt_0": {
        "vlnv": "xilinx.com:module_ref:fir_filt:1.0",
        "ip_revision": "1",
        "xci_name": "octogen_m_fir_filt_0_0",
        "xci_path": "ip\\octogen_m_fir_filt_0_0\\octogen_m_fir_filt_0_0.xci",
        "inst_hier_path": "fir_filt_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fir_filt",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "str_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "str_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "fft_split_0": {
        "vlnv": "xilinx.com:module_ref:fft_split:1.0",
        "ip_revision": "1",
        "xci_name": "octogen_m_fft_split_0_0",
        "xci_path": "ip\\octogen_m_fft_split_0_0\\octogen_m_fft_split_0_0.xci",
        "inst_hier_path": "fft_split_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fft_split",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "str_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bus1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bus2": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bus3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "fft_recomb_0": {
        "vlnv": "xilinx.com:module_ref:fft_recomb:1.0",
        "ip_revision": "1",
        "xci_name": "octogen_m_fft_recomb_0_0",
        "xci_path": "ip\\octogen_m_fft_recomb_0_0\\octogen_m_fft_recomb_0_0.xci",
        "inst_hier_path": "fft_recomb_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fft_recomb",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "bus1": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bus2": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bus3": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "str_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "disp_comp_0": {
        "vlnv": "xilinx.com:module_ref:disp_comp:1.0",
        "ip_revision": "1",
        "xci_name": "octogen_m_disp_comp_0_0",
        "xci_path": "ip\\octogen_m_disp_comp_0_0\\octogen_m_disp_comp_0_0.xci",
        "inst_hier_path": "disp_comp_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "disp_comp",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "str_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "str_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "bg_sub_0": {
        "vlnv": "xilinx.com:module_ref:bg_sub:1.0",
        "ip_revision": "1",
        "xci_name": "octogen_m_bg_sub_0_0",
        "xci_path": "ip\\octogen_m_bg_sub_0_0\\octogen_m_bg_sub_0_0.xci",
        "inst_hier_path": "bg_sub_0",
        "has_run_ip_tcl": "true",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "bg_sub",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "str_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "str_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "17",
        "xci_name": "octogen_m_clk_wiz_0_0",
        "xci_path": "ip\\octogen_m_clk_wiz_0_0\\octogen_m_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "162.035"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_JITTER": {
            "value": "122.430"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "500.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "f_clk"
          },
          "CLK_OUT2_PORT": {
            "value": "e_clk"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "2"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "50.000"
          }
        }
      }
    },
    "nets": {
      "bg_sub_0_str_out": {
        "ports": [
          "bg_sub_0/str_out",
          "k_lin_0/str_in"
        ]
      },
      "clk_wiz_0_f_clk": {
        "ports": [
          "clk_wiz_0/f_clk",
          "bg_sub_0/clk",
          "k_lin_0/clk",
          "disp_comp_0/clk",
          "fir_filt_0/clk",
          "fft_split_0/clk",
          "fft_recomb_0/clk",
          "pix_map_0/clk"
        ]
      },
      "disp_comp_0_str_out": {
        "ports": [
          "disp_comp_0/str_out",
          "fir_filt_0/str_in"
        ]
      },
      "fft_recomb_0_str_out": {
        "ports": [
          "fft_recomb_0/str_out",
          "pix_map_0/str_in"
        ]
      },
      "fir_filt_0_str_out": {
        "ports": [
          "fir_filt_0/str_out",
          "fft_split_0/str_in"
        ]
      },
      "k_lin_0_str_out": {
        "ports": [
          "k_lin_0/str_out",
          "disp_comp_0/str_in"
        ]
      }
    }
  }
}