{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634636421474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634636421474 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 14:40:19 2021 " "Processing started: Tue Oct 19 14:40:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634636421474 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636421474 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FullAdder7 -c FullAdder " "Command: quartus_map --read_settings_files=on --write_settings_files=off FullAdder7 -c FullAdder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636421474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634636421980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634636421980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/muhammad zubair/desktop/creative/a/repos prev/new folder/prj4/src/four_bit_full_adder_7_segment_display_structural.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/muhammad zubair/desktop/creative/a/repos prev/new folder/prj4/src/four_bit_full_adder_7_segment_display_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Four_bit_Full_Adder_7_Segment_Display_Structural-rtl " "Found design unit 1: Four_bit_Full_Adder_7_Segment_Display_Structural-rtl" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636433690 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 C4M1P3-C4M1P3_rtl " "Found design unit 2: C4M1P3-C4M1P3_rtl" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636433690 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fullAdder-full_adder_rtl " "Found design unit 3: fullAdder-full_adder_rtl" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 239 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636433690 ""} { "Info" "ISGN_ENTITY_NAME" "1 Four_bit_Full_Adder_7_Segment_Display_Structural " "Found entity 1: Four_bit_Full_Adder_7_Segment_Display_Structural" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636433690 ""} { "Info" "ISGN_ENTITY_NAME" "2 C4M1P3 " "Found entity 2: C4M1P3" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636433690 ""} { "Info" "ISGN_ENTITY_NAME" "3 fullAdder " "Found entity 3: fullAdder" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636433690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_default.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Default " "Found entity 1: DE10_LITE_Default" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634636433693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433693 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Default " "Elaborating entity \"DE10_LITE_Default\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634636433729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four_bit_Full_Adder_7_Segment_Display_Structural Four_bit_Full_Adder_7_Segment_Display_Structural:u0 " "Elaborating entity \"Four_bit_Full_Adder_7_Segment_Display_Structural\" for hierarchy \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\"" {  } { { "DE10_LITE_Default.v" "u0" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634636433732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xy Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(20) " "Verilog HDL or VHDL warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(20): object \"xy\" assigned a value but never read" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634636433734 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Sout Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(30) " "Verilog HDL or VHDL warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(30): object \"Sout\" assigned a value but never read" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634636433734 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Xsw Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(68) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(68): signal \"Xsw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433735 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ysw Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(82) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(82): signal \"Ysw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433736 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(112) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(112): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433737 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(114) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(114): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433737 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(116) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(116): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433737 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(118) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(118): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433737 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(120) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(120): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433737 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(122) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(122): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433737 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(124) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(124): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433737 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(126) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(126): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433738 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(128) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(128): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433738 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(130) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(130): signal \"S0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433738 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(136) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(136): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433738 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(138) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(138): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433738 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(140) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(140): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433738 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(142) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(142): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433738 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(144) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(144): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433739 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(146) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(146): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433739 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(148) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(148): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433739 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(150) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(150): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433739 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(152) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(152): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433739 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(154) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(154): signal \"S1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1634636433739 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable \"S0\", which holds its previous value in one or more paths through the process" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634636433741 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "S1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable \"S1\", which holds its previous value in one or more paths through the process" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634636433741 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX1 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable \"HEX1\", which holds its previous value in one or more paths through the process" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634636433742 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HEX0 Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "VHDL Process Statement warning at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99): inferring latch(es) for signal or variable \"HEX0\", which holds its previous value in one or more paths through the process" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1634636433742 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[0\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[0\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433743 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[1\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[1\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433743 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[2\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[2\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433743 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[3\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433743 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[4\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[5\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[6\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX0\[7\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[0\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[0\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[1\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[1\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[2\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[2\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[3\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[4\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[5\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[6\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"HEX1\[7\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433744 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[0\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[0\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[1\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[1\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[2\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[2\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[3\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[4\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[5\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[6\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[7\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[8\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[8\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[9\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[9\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[10\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[10\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[11\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[11\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[12\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[12\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[13\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[13\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433745 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[14\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[14\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[15\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[15\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[16\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[16\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[17\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[17\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[18\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[18\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[19\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[19\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[20\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[20\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[21\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[21\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[22\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[22\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[23\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[23\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[24\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[24\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[25\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[25\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[26\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[26\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[27\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[27\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[28\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[28\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433746 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[29\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[29\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[30\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[30\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S1\[31\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S1\[31\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[0\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[0\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[1\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[1\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[2\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[2\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[3\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[4\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[5\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[6\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[7\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[8\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[8\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[9\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[9\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[10\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[10\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433747 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[11\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[11\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[12\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[12\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[13\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[13\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[14\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[14\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[15\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[15\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[16\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[16\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[17\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[17\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[18\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[18\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[19\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[19\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[20\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[20\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[21\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[21\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[22\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[22\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433748 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[23\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[23\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433749 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[24\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[24\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433749 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[25\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[25\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433749 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[26\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[26\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433749 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[27\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[27\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433749 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[28\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[28\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433749 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[29\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[29\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433749 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[30\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[30\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433749 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "S0\[31\] Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99) " "Inferred latch for \"S0\[31\]\" at Four_bit_Full_Adder_7_Segment_Display_Structural.vhd(99)" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636433749 "|DE10_LITE_Default|Four_bit_Full_Adder_7_Segment_Display_Structural:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C4M1P3 Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding " "Elaborating entity \"C4M1P3\" for hierarchy \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "Adding" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634636433787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F0 " "Elaborating entity \"fullAdder\" for hierarchy \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F0\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "F0" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634636433810 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634636434619 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[5\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[5\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[4\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[4\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[3\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[3\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|HEX1\[0\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[6\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[6\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[7\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[7\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[8\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[8\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[9\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[9\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[10\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[10\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[11\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[11\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[12\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[12\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[13\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[13\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[14\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[14\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[15\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[15\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[16\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[16\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[17\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[17\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[18\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[18\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[19\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[19\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[20\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[20\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[21\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[21\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[22\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[22\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[23\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[23\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[24\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[24\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[25\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[25\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[26\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[26\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[27\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[27\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[28\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[28\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[29\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[29\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[30\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[30\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[31\] Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Duplicate LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[31\]\" merged with LATCH primitive \"Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\]\"" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1634636434676 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1634636434676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[1\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[1\] " "Ports D and ENA on the latch are fed by the same signal SW\[1\]" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636434678 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636434678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[2\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F2\|sout " "Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F2\|sout" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636434678 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636434678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[3\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|sout " "Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|sout" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636434678 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636434678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[4\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout " "Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636434678 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636434678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout " "Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636434678 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636434678 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S1\[0\] " "Latch Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|S1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout " "Ports D and ENA on the latch are fed by the same signal Four_bit_Full_Adder_7_Segment_Display_Structural:u0\|C4M1P3:Adding\|fullAdder:F3\|cout" {  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 235 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1634636434679 ""}  } { { "../src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/src/Four_bit_Full_Adder_7_Segment_Display_Structural.vhd" 99 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1634636434679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634636434738 "|DE10_LITE_Default|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634636434738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634636434860 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634636435530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634636435530 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Default.v" "" { Text "C:/Users/Muhammad Zubair/Desktop/Creative/a/Repos Prev/New folder/prj4/misc/DE10_LITE_Default.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634636435649 "|DE10_LITE_Default|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634636435649 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "104 " "Implemented 104 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634636435649 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634636435649 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634636435649 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634636435649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634636435712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 19 14:40:35 2021 " "Processing ended: Tue Oct 19 14:40:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634636435712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634636435712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634636435712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634636435712 ""}
