# ğŸ•’ Low-Power Clock Chain Dividers using 8T SRAM, Gated LFSR, and DFF

> A Comparative Study and Physical Implementation of Clock Chain Dividers  
> **Verilog | ModelSim | Synopsys DC | Cadence Innovus | RTL to Layout Flow**  

## ğŸ“˜ Overview

This project presents the design, verification, and physical implementation of **three low-power clock divider architectures** using Verilog HDL:

- D Flip-Flop (DFF)-Based Divider
- Gated Linear Feedback Shift Register (LFSR)-Based Divider
- Symbolic 8T SRAM-Based Divider

Each design incorporates **clock gating, power gating, and test mode** for functional observability and power efficiency. The designs are verified using simulation and synthesized to analyze area, timing, and power trade-offs. The most efficient design (SRAM-based) is taken through **physical design using Cadence Innovus**.

---

## ğŸ¯ Objectives

- âœ… Implement three RTL clock divider architectures
- âœ… Integrate low-power features (clock & power gating)
- âœ… Perform simulation using ModelSim
- âœ… Synthesize using Synopsys Design Compiler
- âœ… Compare area, power, and timing
- âœ… Physically implement the optimal design in Cadence Innovus

---

## ğŸ“‚ Repository Structure

```
clock-chain-divider-8T-SRAM-LFSR-DFF/
â”œâ”€â”€ src/                    # Verilog source and testbenches
â”‚   â”œâ”€â”€ dff_clock_chain_divider.v
â”‚   â”œâ”€â”€ gated_lfsr_clock_divider.v
â”‚   â”œâ”€â”€ sram_clock_chain_divider.v
â”‚   â””â”€â”€ sram_8t_bitcell.v
â”‚   â””â”€â”€ tb_*.v              # All testbenches
â”œâ”€â”€ netlist/                # Synthesized netlist (.vg)
â”‚   â””â”€â”€ sram_clock_chain_divider_netlist.v
â”œâ”€â”€ reports/                # Synthesis, waveform, and layout results
â”‚   â”œâ”€â”€ synthesis_reports.pdf
â”‚   â”œâ”€â”€ waveform_snapshots.png
â”‚   â””â”€â”€ layout_screenshots.png
â”œâ”€â”€ presentation/
â”‚   â””â”€â”€ 240FinalProject_presentation.pdf
â”œâ”€â”€ report/
â”‚   â””â”€â”€ 240_FINAL_PROJECT.pdf
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE
```

---

## ğŸ§ª Functional Verification (ModelSim)

Each design was simulated using ModelSim with custom testbenches that verified:

- Clock/reset behavior  
- Clock and power gating functionality  
- Test mode override for debug  
- Correct state transitions and output waveforms  

ğŸ–¥ï¸ Waveforms and logs were captured for each architecture.

---

## ğŸ§  RTL Architectures

### ğŸ”¹ DFF-Based Divider
- Uses chained D flip-flops.
- Simple structure but high toggling = more power.

### ğŸ”¹ Gated LFSR-Based Divider
- Uses XOR feedback.
- Adds clock & power gating for improved efficiency.

### ğŸ”¹ 8T SRAM-Based Divider (Proposed)
- Uses symbolic SRAM bitcells.
- Supports state retention and selective activation.
- Offers best power savings with minimal area trade-off.

---

## ğŸ“Š Synthesis Results (Synopsys DC)
âœ… **SRAM-based divider** selected for physical design due to lowest power and acceptable area/timing.

---

## ğŸ§± Physical Design (Cadence Innovus)

Performed full backend layout for the 8T SRAM-based divider:

- Floorplanning  
- Power rings and stripes  
- Clock Tree Synthesis (CTS)  
- Standard cell placement  
- NanoRoute detailed routing  
- DRC verification  
- Power analysis

ğŸ–¼ï¸ Final layout is clean and shows optimized routing with minimal skew.

---

## ğŸš§ Challenges Faced

- RTL modeling of SRAM behavior  
- RTL gating integration without glitches  
- Interfacing Verilog â†’ Synopsys DC â†’ Innovus  
- Manual layout constraint tuning  
- Interpreting synthesis and power reports

---

## ğŸ”­ Future Scope

- Extend SRAM-based design to 16-bit / 32-bit chains  
- Integrate into RISC-V processor subsystems  
- Perform IR-drop and post-route STA  
- Add automated Makefiles/scripts for full flow  
- Explore dynamic multi-Vt techniques

---

## ğŸ‘¨â€ğŸ’» Tools Used

| Tool                     | Use Case                            |
|--------------------------|-------------------------------------|
| **ModelSim**             | RTL Simulation                      |
| **Synopsys Design Compiler** | RTL Synthesis                    |
| **Design Vision**        | RTL/Gate Schematic View             |
| **Cadence Innovus**      | Floorplan, CTS, Routing, DRC        |
| **CentOS Linux 7**       | Linux environment for toolchain     |

---

## ğŸ“„ References

- CMOS VLSI Design â€“ Weste & Harris  
- Synopsys and Cadence official tool manuals  
- IEEE Access, vol. 8, 2020: "Clock Division and Randomization using LFSRs"  
- https://www.researchgate.net/figure/The-schematic-diagram-of-8T-SRAM-cell_fig3_283862501

---

## ğŸ™Œ Authors

- **Bindu Sree Chandu**  
*California State University, Fresno*

---

## ğŸ“œ License

This project is licensed under the [MIT License](LICENSE).


## ğŸ“œ Disclaimer

The work presented here is intended solely for academic and educational purposes. It demonstrates concepts in RTL design, low-power architecture implementation, functional simulation, synthesis, and physical design using industry-standard tools such as ModelSim, Synopsys Design Compiler, and Cadence Innovus.

All content, including Verilog source code, simulation outputs, and design reports, is provided for learning, research, and portfolio use only. This repository is not intended for commercial applications.
