; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@.str = private unnamed_addr constant [11 x i8] c"__CUDA_FTZ\00", align 1

define void @triton_poi_fused_add_repeat_tanh_0(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #3, !dbg !10
  %5 = shl i32 %4, 6, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = shl i32 %6, 1, !dbg !12
  %8 = and i32 %7, 62, !dbg !12
  %9 = or disjoint i32 %5, %8, !dbg !13
  %10 = icmp slt i32 %9, 64, !dbg !14
  %11 = srem i32 %9, 4, !dbg !15
  %12 = sdiv i32 %9, 16, !dbg !16
  %13 = sext i32 %9 to i64, !dbg !17
  %14 = getelementptr float, ptr addrspace(1) %0, i64 %13, !dbg !17
  %15 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %14, i1 %10) #3, !dbg !18
  %16 = extractvalue { i32, i32 } %15, 0, !dbg !18
  %17 = extractvalue { i32, i32 } %15, 1, !dbg !18
  %18 = bitcast i32 %16 to float, !dbg !18
  %19 = bitcast i32 %17 to float, !dbg !18
  %20 = shl nsw i32 %12, 2, !dbg !19
  %21 = add nsw i32 %20, %11, !dbg !20
  %22 = sext i32 %21 to i64, !dbg !21
  %23 = getelementptr float, ptr addrspace(1) %1, i64 %22, !dbg !21
  %24 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.L1::evict_last.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %23, i1 %10) #3, !dbg !22
  %25 = extractvalue { i32, i32 } %24, 0, !dbg !22
  %26 = extractvalue { i32, i32 } %24, 1, !dbg !22
  %27 = bitcast i32 %25 to float, !dbg !22
  %28 = bitcast i32 %26 to float, !dbg !22
  %29 = fadd float %18, %27, !dbg !23
  %30 = fadd float %19, %28, !dbg !23
  %31 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not.i = icmp eq i32 %31, 0, !dbg !24
  %32 = tail call float @llvm.nvvm.fabs.ftz.f(float %29) #3, !dbg !24
  %33 = tail call float @llvm.nvvm.fabs.f(float %29) #3, !dbg !24
  %.01.i = select i1 %.not.i, float %33, float %32, !dbg !24
  %34 = fcmp ult float %.01.i, 0x3FE3333340000000, !dbg !24
  br i1 %34, label %__internal_fmad.exit3.i, label %__internal_fmad.exit1.i, !dbg !24

__internal_fmad.exit1.i:                          ; preds = %3
  %35 = fmul float %.01.i, 0x4007154760000000, !dbg !24
  %36 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %35) #3, !dbg !24
  %37 = fadd float %36, 1.000000e+00, !dbg !24
  %38 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %37) #4, !dbg !24, !srcloc !25
  %39 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not6.i = icmp eq i32 %39, 0, !dbg !24
  %40 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %38, float -2.000000e+00, float 1.000000e+00) #3, !dbg !24
  %41 = tail call float @llvm.nvvm.fma.rn.f(float %38, float -2.000000e+00, float 1.000000e+00) #3, !dbg !24
  %.03.i = select i1 %.not6.i, float %41, float %40, !dbg !24
  %42 = fcmp oge float %.01.i, 0x4022059680000000, !dbg !24
  %s.0.i = select i1 %42, float 1.000000e+00, float %.03.i, !dbg !24
  %43 = bitcast float %s.0.i to i32, !dbg !24
  %44 = bitcast float %29 to i32, !dbg !24
  %45 = and i32 %44, -2147483648, !dbg !24
  %46 = or i32 %45, %43, !dbg !24
  br label %__nv_tanhf.exit, !dbg !24

__internal_fmad.exit3.i:                          ; preds = %3
  %47 = fmul float %29, %29, !dbg !24
  %48 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not1.i = icmp eq i32 %48, 0, !dbg !24
  %49 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %47, float 0xBFAAC795C0000000) #3, !dbg !24
  %50 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %47, float 0xBFAAC795C0000000) #3, !dbg !24
  %.06.i = select i1 %.not1.i, float %50, float %49, !dbg !24
  %51 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not2.i = icmp eq i32 %51, 0, !dbg !24
  %52 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i, float %47, float 0x3FC10B2820000000) #3, !dbg !24
  %53 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i, float %47, float 0x3FC10B2820000000) #3, !dbg !24
  %.05.i = select i1 %.not2.i, float %53, float %52, !dbg !24
  %54 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not3.i = icmp eq i32 %54, 0, !dbg !24
  %55 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i, float %47, float 0xBFD5553DA0000000) #3, !dbg !24
  %56 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i, float %47, float 0xBFD5553DA0000000) #3, !dbg !24
  %.0.i = select i1 %.not3.i, float %56, float %55, !dbg !24
  %57 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not4.i = icmp eq i32 %57, 0, !dbg !24
  %58 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i, float %47, float 0.000000e+00) #3, !dbg !24
  %59 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i, float %47, float 0.000000e+00) #3, !dbg !24
  %.04.i = select i1 %.not4.i, float %59, float %58, !dbg !24
  %60 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not5.i = icmp eq i32 %60, 0, !dbg !24
  %61 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i, float %29, float %29) #3, !dbg !24
  %62 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i, float %29, float %29) #3, !dbg !24
  %.02.i = select i1 %.not5.i, float %62, float %61, !dbg !24
  %63 = bitcast float %.02.i to i32, !dbg !26
  br label %__nv_tanhf.exit, !dbg !24

__nv_tanhf.exit:                                  ; preds = %__internal_fmad.exit1.i, %__internal_fmad.exit3.i
  %s.1.i = phi i32 [ %46, %__internal_fmad.exit1.i ], [ %63, %__internal_fmad.exit3.i ], !dbg !24
  %64 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not.i1 = icmp eq i32 %64, 0, !dbg !24
  %65 = tail call float @llvm.nvvm.fabs.ftz.f(float %30) #3, !dbg !24
  %66 = tail call float @llvm.nvvm.fabs.f(float %30) #3, !dbg !24
  %.01.i2 = select i1 %.not.i1, float %66, float %65, !dbg !24
  %67 = fcmp ult float %.01.i2, 0x3FE3333340000000, !dbg !24
  br i1 %67, label %__internal_fmad.exit3.i8, label %__internal_fmad.exit1.i3, !dbg !24

__internal_fmad.exit1.i3:                         ; preds = %__nv_tanhf.exit
  %68 = fmul float %.01.i2, 0x4007154760000000, !dbg !24
  %69 = tail call float @llvm.nvvm.ex2.approx.ftz.f(float %68) #3, !dbg !24
  %70 = fadd float %69, 1.000000e+00, !dbg !24
  %71 = tail call float asm "rcp.approx.ftz.f32 $0,$1;", "=f,f"(float %70) #4, !dbg !24, !srcloc !25
  %72 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not6.i4 = icmp eq i32 %72, 0, !dbg !24
  %73 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %71, float -2.000000e+00, float 1.000000e+00) #3, !dbg !24
  %74 = tail call float @llvm.nvvm.fma.rn.f(float %71, float -2.000000e+00, float 1.000000e+00) #3, !dbg !24
  %.03.i5 = select i1 %.not6.i4, float %74, float %73, !dbg !24
  %75 = fcmp oge float %.01.i2, 0x4022059680000000, !dbg !24
  %s.0.i6 = select i1 %75, float 1.000000e+00, float %.03.i5, !dbg !24
  %76 = bitcast float %s.0.i6 to i32, !dbg !24
  %77 = bitcast float %30 to i32, !dbg !24
  %78 = and i32 %77, -2147483648, !dbg !24
  %79 = or i32 %78, %76, !dbg !24
  br label %__nv_tanhf.exit19, !dbg !24

__internal_fmad.exit3.i8:                         ; preds = %__nv_tanhf.exit
  %80 = fmul float %30, %30, !dbg !24
  %81 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not1.i9 = icmp eq i32 %81, 0, !dbg !24
  %82 = tail call float @llvm.nvvm.fma.rn.ftz.f(float 0x3F901E1040000000, float %80, float 0xBFAAC795C0000000) #3, !dbg !24
  %83 = tail call float @llvm.nvvm.fma.rn.f(float 0x3F901E1040000000, float %80, float 0xBFAAC795C0000000) #3, !dbg !24
  %.06.i10 = select i1 %.not1.i9, float %83, float %82, !dbg !24
  %84 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not2.i11 = icmp eq i32 %84, 0, !dbg !24
  %85 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.06.i10, float %80, float 0x3FC10B2820000000) #3, !dbg !24
  %86 = tail call float @llvm.nvvm.fma.rn.f(float %.06.i10, float %80, float 0x3FC10B2820000000) #3, !dbg !24
  %.05.i12 = select i1 %.not2.i11, float %86, float %85, !dbg !24
  %87 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not3.i13 = icmp eq i32 %87, 0, !dbg !24
  %88 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.05.i12, float %80, float 0xBFD5553DA0000000) #3, !dbg !24
  %89 = tail call float @llvm.nvvm.fma.rn.f(float %.05.i12, float %80, float 0xBFD5553DA0000000) #3, !dbg !24
  %.0.i14 = select i1 %.not3.i13, float %89, float %88, !dbg !24
  %90 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not4.i15 = icmp eq i32 %90, 0, !dbg !24
  %91 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.0.i14, float %80, float 0.000000e+00) #3, !dbg !24
  %92 = tail call float @llvm.nvvm.fma.rn.f(float %.0.i14, float %80, float 0.000000e+00) #3, !dbg !24
  %.04.i16 = select i1 %.not4.i15, float %92, float %91, !dbg !24
  %93 = tail call i32 @__nvvm_reflect(ptr nonnull @.str) #3, !dbg !24
  %.not5.i17 = icmp eq i32 %93, 0, !dbg !24
  %94 = tail call float @llvm.nvvm.fma.rn.ftz.f(float %.04.i16, float %30, float %30) #3, !dbg !24
  %95 = tail call float @llvm.nvvm.fma.rn.f(float %.04.i16, float %30, float %30) #3, !dbg !24
  %.02.i18 = select i1 %.not5.i17, float %95, float %94, !dbg !24
  %96 = bitcast float %.02.i18 to i32, !dbg !26
  br label %__nv_tanhf.exit19, !dbg !24

__nv_tanhf.exit19:                                ; preds = %__internal_fmad.exit1.i3, %__internal_fmad.exit3.i8
  %s.1.i7 = phi i32 [ %79, %__internal_fmad.exit1.i3 ], [ %96, %__internal_fmad.exit3.i8 ], !dbg !24
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %s.1.i, i32 %s.1.i7, ptr addrspace(1) %14, i1 %10) #3, !dbg !26
  ret void, !dbg !27
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

declare i32 @__nvvm_reflect(ptr) local_unnamed_addr #1

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.ftz.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fabs.f(float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind willreturn memory(none)
declare float @llvm.nvvm.ex2.approx.ftz.f(float) #2

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.ftz.f(float, float, float) #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.nvvm.fma.rn.f(float, float, float) #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { mustprogress nocallback nofree nosync nounwind willreturn memory(none) }
attributes #3 = { nounwind }
attributes #4 = { nounwind memory(none) }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7yz5rijl4xkyqi4dcyc44ev3qzndm2zeqn5f3ursx4rnp3ot3ob.py", directory: "inductor_cache/7y")
!4 = !{ptr @triton_poi_fused_add_repeat_tanh_0, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_add_repeat_tanh_0, !"reqntidx", i32 32}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_add_repeat_tanh_0", linkageName: "triton_poi_fused_add_repeat_tanh_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 26, column: 19, scope: !7)
!17 = !DILocation(line: 27, column: 34, scope: !7)
!18 = !DILocation(line: 27, column: 39, scope: !7)
!19 = !DILocation(line: 28, column: 37, scope: !7)
!20 = !DILocation(line: 28, column: 35, scope: !7)
!21 = !DILocation(line: 28, column: 30, scope: !7)
!22 = !DILocation(line: 28, column: 42, scope: !7)
!23 = !DILocation(line: 29, column: 18, scope: !7)
!24 = !DILocation(line: 30, column: 26, scope: !7)
!25 = !{i32 21046}
!26 = !DILocation(line: 31, column: 39, scope: !7)
!27 = !DILocation(line: 31, column: 4, scope: !7)
