Analysis & Synthesis report for ASIP
Fri May 07 00:08:38 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri May 07 00:08:38 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; ASIP                                        ;
; Top-level Entity Name           ; pipeContUnitDtoE                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 12                                          ;
; Total pins                      ; 26                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pipeContUnitDtoE   ; ASIP               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                           ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------+---------+
; pipeContUnitDtoE.sv              ; yes             ; User SystemVerilog HDL File  ; C:/QuartusProjects/Proyecto2Arqui1/pipeContUnitDtoE.sv ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 6         ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 0         ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 0         ;
;     -- 5 input functions                    ; 0         ;
;     -- 4 input functions                    ; 0         ;
;     -- <=3 input functions                  ; 0         ;
;                                             ;           ;
; Dedicated logic registers                   ; 12        ;
;                                             ;           ;
; I/O pins                                    ; 26        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 12        ;
; Total fan-out                               ; 74        ;
; Average fan-out                             ; 1.16      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name      ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+------------------+--------------+
; |pipeContUnitDtoE          ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 26   ; 0            ; |pipeContUnitDtoE   ; pipeContUnitDtoE ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 12    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; arriav_ff         ; 12                              ;
;     CLR           ; 12                              ;
; boundary_port     ; 26                              ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri May 07 00:08:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ASIP -c ASIP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.sv
    Info (12023): Found entity 1: DataMemory File: C:/QuartusProjects/Proyecto2Arqui1/DataMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file data_tb.sv
    Info (12023): Found entity 1: Data_tb File: C:/QuartusProjects/Proyecto2Arqui1/Data_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: Alu File: C:/QuartusProjects/Proyecto2Arqui1/Alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file andalu.sv
    Info (12023): Found entity 1: andALU File: C:/QuartusProjects/Proyecto2Arqui1/andALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divalu.sv
    Info (12023): Found entity 1: divALU File: C:/QuartusProjects/Proyecto2Arqui1/divALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flagz.sv
    Info (12023): Found entity 1: flagZ File: C:/QuartusProjects/Proyecto2Arqui1/flagZ.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruc_tb.sv
    Info (12023): Found entity 1: Instruc_tb File: C:/QuartusProjects/Proyecto2Arqui1/Instruc_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instrucmemory.sv
    Info (12023): Found entity 1: InstrucMemory File: C:/QuartusProjects/Proyecto2Arqui1/InstrucMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mulalu.sv
    Info (12023): Found entity 1: mulALU File: C:/QuartusProjects/Proyecto2Arqui1/mulALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxalu.sv
    Info (12023): Found entity 1: muxALU File: C:/QuartusProjects/Proyecto2Arqui1/muxALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file oralu.sv
    Info (12023): Found entity 1: orALU File: C:/QuartusProjects/Proyecto2Arqui1/orALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: RegFile File: C:/QuartusProjects/Proyecto2Arqui1/RegFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file resalu.sv
    Info (12023): Found entity 1: resALU File: C:/QuartusProjects/Proyecto2Arqui1/resALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftl.sv
    Info (12023): Found entity 1: shiftL File: C:/QuartusProjects/Proyecto2Arqui1/shiftL.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftr.sv
    Info (12023): Found entity 1: shiftR File: C:/QuartusProjects/Proyecto2Arqui1/shiftR.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumalu.sv
    Info (12023): Found entity 1: sumALU File: C:/QuartusProjects/Proyecto2Arqui1/sumALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flagn.sv
    Info (12023): Found entity 1: flagN File: C:/QuartusProjects/Proyecto2Arqui1/flagN.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flago.sv
    Info (12023): Found entity 1: flagO File: C:/QuartusProjects/Proyecto2Arqui1/flagO.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: PC File: C:/QuartusProjects/Proyecto2Arqui1/PC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sumador.sv
    Info (12023): Found entity 1: sumador File: C:/QuartusProjects/Proyecto2Arqui1/sumador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_tb.sv
    Info (12023): Found entity 1: Alu_tb File: C:/QuartusProjects/Proyecto2Arqui1/Alu_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file muxflag.sv
    Info (12023): Found entity 1: muxflag File: C:/QuartusProjects/Proyecto2Arqui1/muxflag.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_.sv
    Info (12023): Found entity 1: mux_ File: C:/QuartusProjects/Proyecto2Arqui1/mux_.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file procesador.sv
    Info (12023): Found entity 1: Procesador File: C:/QuartusProjects/Proyecto2Arqui1/Procesador.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetch.sv
    Info (12023): Found entity 1: Fetch File: C:/QuartusProjects/Proyecto2Arqui1/Fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeline.sv
    Info (12023): Found entity 1: pipeLine File: C:/QuartusProjects/Proyecto2Arqui1/pipeLine.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode.sv
    Info (12023): Found entity 1: Decode File: C:/QuartusProjects/Proyecto2Arqui1/Decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: Extend File: C:/QuartusProjects/Proyecto2Arqui1/Extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/QuartusProjects/Proyecto2Arqui1/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decode_tb.sv
    Info (12023): Found entity 1: Decode_tb File: C:/QuartusProjects/Proyecto2Arqui1/Decode_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit_tb.sv
    Info (12023): Found entity 1: ControlUnit_tb File: C:/QuartusProjects/Proyecto2Arqui1/ControlUnit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipedecotoexe.sv
    Info (12023): Found entity 1: pipeDecotoExe File: C:/QuartusProjects/Proyecto2Arqui1/pipeDecotoExe.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipedecotoexe_tb.sv
    Info (12023): Found entity 1: pipeDecotoExe_tb File: C:/QuartusProjects/Proyecto2Arqui1/pipeDecotoExe_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile_tb.sv
    Info (12023): Found entity 1: RegFile_tb File: C:/QuartusProjects/Proyecto2Arqui1/RegFile_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipecontunitdtoe.sv
    Info (12023): Found entity 1: pipeContUnitDtoE File: C:/QuartusProjects/Proyecto2Arqui1/pipeContUnitDtoE.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file execute.sv
    Info (12023): Found entity 1: Execute File: C:/QuartusProjects/Proyecto2Arqui1/Execute.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipecontunitdtoe_tb.sv
    Info (12023): Found entity 1: pipeContUnitDtoE_tb File: C:/QuartusProjects/Proyecto2Arqui1/pipeContUnitDtoE_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condunit.sv
    Info (12023): Found entity 1: CondUnit File: C:/QuartusProjects/Proyecto2Arqui1/CondUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflop.sv
    Info (12023): Found entity 1: flipflop File: C:/QuartusProjects/Proyecto2Arqui1/flipflop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file condcheck.sv
    Info (12023): Found entity 1: CondCheck File: C:/QuartusProjects/Proyecto2Arqui1/CondCheck.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipeexetomem.sv
    Info (12023): Found entity 1: pipeExetoMem File: C:/QuartusProjects/Proyecto2Arqui1/pipeExetoMem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipecondunitetom.sv
    Info (12023): Found entity 1: pipeCondUnitEtoM File: C:/QuartusProjects/Proyecto2Arqui1/pipeCondUnitEtoM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pipememtowback.sv
    Info (12023): Found entity 1: pipeMemtoWBack File: C:/QuartusProjects/Proyecto2Arqui1/pipeMemtoWBack.sv Line: 1
Info (12127): Elaborating entity "pipeContUnitDtoE" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/QuartusProjects/Proyecto2Arqui1/output_files/ASIP.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 38 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 12 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4808 megabytes
    Info: Processing ended: Fri May 07 00:08:38 2021
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/QuartusProjects/Proyecto2Arqui1/output_files/ASIP.map.smsg.


