{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714914570665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714914570673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 18:39:30 2024 " "Processing started: Sun May 05 18:39:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714914570673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914570673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off madgwick_processor -c madgwick_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off madgwick_processor -c madgwick_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914570673 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714914571310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714914571310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quaternion_lib.v 4 4 " "Found 4 design units, including 4 entities, in source file quaternion_lib.v" { { "Info" "ISGN_ENTITY_NAME" "1 normalise_quat " "Found entity 1: normalise_quat" {  } { { "quaternion_lib.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572833 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult_quat " "Found entity 2: mult_quat" {  } { { "quaternion_lib.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572833 ""} { "Info" "ISGN_ENTITY_NAME" "3 addsub_quat " "Found entity 3: addsub_quat" {  } { { "quaternion_lib.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572833 ""} { "Info" "ISGN_ENTITY_NAME" "4 multscalar_quat " "Found entity 4: multscalar_quat" {  } { { "quaternion_lib.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914572833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prop_gen.v 3 3 " "Found 3 design units, including 3 entities, in source file prop_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Gij " "Found entity 1: Gij" {  } { { "Prop_gen.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/Prop_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572838 ""} { "Info" "ISGN_ENTITY_NAME" "2 PijGij " "Found entity 2: PijGij" {  } { { "Prop_gen.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/Prop_gen.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572838 ""} { "Info" "ISGN_ENTITY_NAME" "3 Sum " "Found entity 3: Sum" {  } { { "Prop_gen.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/Prop_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914572838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prefix_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file prefix_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 padder26 " "Found entity 1: padder26" {  } { { "prefix_adder.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/prefix_adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914572844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mul " "Found entity 1: fp_mul" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914572850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_div.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_div " "Found entity 1: fp_div" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914572857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_as.v 1 1 " "Found 1 design units, including 1 entities, in source file fp_as.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_as " "Found entity 1: fp_as" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914572864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 madgwick " "Found entity 1: madgwick" {  } { { "filter.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/filter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914572871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "class.v 1 1 " "Found 1 design units, including 1 entities, in source file class.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_class " "Found entity 1: fp_class" {  } { { "class.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/class.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914572879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abs26.v 1 1 " "Found 1 design units, including 1 entities, in source file abs26.v" { { "Info" "ISGN_ENTITY_NAME" "1 abs26 " "Found entity 1: abs26" {  } { { "abs26.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/abs26.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714914572885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914572885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "madgwick " "Elaborating entity \"madgwick\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714914572957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "normalise_quat normalise_quat:accel_norm " "Elaborating entity \"normalise_quat\" for hierarchy \"normalise_quat:accel_norm\"" {  } { { "filter.v" "accel_norm" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/filter.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914572966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mul normalise_quat:accel_norm\|fp_mul:w2 " "Elaborating entity \"fp_mul\" for hierarchy \"normalise_quat:accel_norm\|fp_mul:w2\"" {  } { { "quaternion_lib.v" "w2" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914572969 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pSign fp_mul.v(23) " "Verilog HDL warning at fp_mul.v(23): object pSign used but never assigned" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 23 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714914572971 "|madgwick|normalise_quat:accel_norm|fp_mul:w2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fp_mul.v(72) " "Verilog HDL assignment warning at fp_mul.v(72): truncated value with size 32 to match size of target (7)" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714914572973 "|madgwick|normalise_quat:accel_norm|fp_mul:w2"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "fp_mul.v(87) " "Verilog HDL warning at fp_mul.v(87): converting signed shift amount to unsigned" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 87 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1714914572973 "|madgwick|normalise_quat:accel_norm|fp_mul:w2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fp_mul.v(99) " "Verilog HDL assignment warning at fp_mul.v(99): truncated value with size 32 to match size of target (7)" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714914572973 "|madgwick|normalise_quat:accel_norm|fp_mul:w2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t1Exp fp_mul.v(33) " "Verilog HDL Always Construct warning at fp_mul.v(33): inferring latch(es) for variable \"t1Exp\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914572976 "|madgwick|normalise_quat:accel_norm|fp_mul:w2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tSig fp_mul.v(33) " "Verilog HDL Always Construct warning at fp_mul.v(33): inferring latch(es) for variable \"tSig\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914572976 "|madgwick|normalise_quat:accel_norm|fp_mul:w2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "t2Exp fp_mul.v(33) " "Verilog HDL Always Construct warning at fp_mul.v(33): inferring latch(es) for variable \"t2Exp\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914572976 "|madgwick|normalise_quat:accel_norm|fp_mul:w2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pSig fp_mul.v(33) " "Verilog HDL Always Construct warning at fp_mul.v(33): inferring latch(es) for variable \"pSig\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914572976 "|madgwick|normalise_quat:accel_norm|fp_mul:w2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pExp fp_mul.v(33) " "Verilog HDL Always Construct warning at fp_mul.v(33): inferring latch(es) for variable \"pExp\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 33 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914572977 "|madgwick|normalise_quat:accel_norm|fp_mul:w2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pSign 0 fp_mul.v(23) " "Net \"pSign\" at fp_mul.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "fp_mul.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714914572978 "|madgwick|normalise_quat:accel_norm|fp_mul:w2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_class normalise_quat:accel_norm\|fp_mul:w2\|fp_class:aClass " "Elaborating entity \"fp_class\" for hierarchy \"normalise_quat:accel_norm\|fp_mul:w2\|fp_class:aClass\"" {  } { { "fp_mul.v" "aClass" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_mul.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914573000 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 class.v(28) " "Verilog HDL assignment warning at class.v(28): truncated value with size 32 to match size of target (11)" {  } { { "class.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/class.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714914573003 "|madgwick|normalise_quat:accel_norm|fp_mul:w2|fp_class:aClass"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "43 18 class.v(41) " "Verilog HDL assignment warning at class.v(41): truncated value with size 43 to match size of target (18)" {  } { { "class.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/class.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714914573003 "|madgwick|normalise_quat:accel_norm|fp_mul:w2|fp_class:aClass"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 class.v(49) " "Verilog HDL assignment warning at class.v(49): truncated value with size 32 to match size of target (4)" {  } { { "class.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/class.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714914573003 "|madgwick|normalise_quat:accel_norm|fp_mul:w2|fp_class:aClass"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 class.v(53) " "Verilog HDL assignment warning at class.v(53): truncated value with size 32 to match size of target (7)" {  } { { "class.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/class.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714914573003 "|madgwick|normalise_quat:accel_norm|fp_mul:w2|fp_class:aClass"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i class.v(35) " "Verilog HDL Always Construct warning at class.v(35): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "class.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/class.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573003 "|madgwick|normalise_quat:accel_norm|fp_mul:w2|fp_class:aClass"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_as normalise_quat:accel_norm\|fp_as:adder1 " "Elaborating entity \"fp_as\" for hierarchy \"normalise_quat:accel_norm\|fp_as:adder1\"" {  } { { "quaternion_lib.v" "adder1" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914573025 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "expOut fp_as.v(21) " "Verilog HDL warning at fp_as.v(21): object expOut used but never assigned" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714914573030 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sigOut fp_as.v(22) " "Verilog HDL warning at fp_as.v(22): object sigOut used but never assigned" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714914573030 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sumSig fp_as.v(29) " "Verilog HDL warning at fp_as.v(29): object sumSig used but never assigned" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714914573030 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "absSig fp_as.v(29) " "Verilog HDL warning at fp_as.v(29): object absSig used but never assigned" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714914573030 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "normExp fp_as.v(35) " "Verilog HDL or VHDL warning at fp_as.v(35): object \"normExp\" assigned a value but never read" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714914573030 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 fp_as.v(42) " "Verilog HDL assignment warning at fp_as.v(42): truncated value with size 32 to match size of target (26)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714914573030 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "fp_as.v(109) " "Verilog HDL warning at fp_as.v(109): converting signed shift amount to unsigned" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 109 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fp_as.v(119) " "Verilog HDL assignment warning at fp_as.v(119): truncated value with size 32 to match size of target (4)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fp_as.v(146) " "Verilog HDL assignment warning at fp_as.v(146): truncated value with size 32 to match size of target (7)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "si fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"si\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e0 fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"e0\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "augendSig fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"augendSig\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addendSig fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"addendSig\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "na fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"na\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sumSign fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"sumSign\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftAmt fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"shiftAmt\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adjExp fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"adjExp\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573031 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "normSig fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"normSig\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "biasExp fp_as.v(53) " "Verilog HDL Always Construct warning at fp_as.v(53): inferring latch(es) for variable \"biasExp\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "expOut 0 fp_as.v(21) " "Net \"expOut\" at fp_as.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sigOut 0 fp_as.v(22) " "Net \"sigOut\" at fp_as.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sumSig 0 fp_as.v(29) " "Net \"sumSig\" at fp_as.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "absSig 0 fp_as.v(29) " "Net \"absSig\" at fp_as.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumSign fp_as.v(60) " "Inferred latch for \"sumSign\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-13\] fp_as.v(60) " "Inferred latch for \"addendSig\[-13\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-12\] fp_as.v(60) " "Inferred latch for \"addendSig\[-12\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-11\] fp_as.v(60) " "Inferred latch for \"addendSig\[-11\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-10\] fp_as.v(60) " "Inferred latch for \"addendSig\[-10\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-9\] fp_as.v(60) " "Inferred latch for \"addendSig\[-9\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-8\] fp_as.v(60) " "Inferred latch for \"addendSig\[-8\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573032 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-7\] fp_as.v(60) " "Inferred latch for \"addendSig\[-7\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-6\] fp_as.v(60) " "Inferred latch for \"addendSig\[-6\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-5\] fp_as.v(60) " "Inferred latch for \"addendSig\[-5\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-4\] fp_as.v(60) " "Inferred latch for \"addendSig\[-4\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-3\] fp_as.v(60) " "Inferred latch for \"addendSig\[-3\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-2\] fp_as.v(60) " "Inferred latch for \"addendSig\[-2\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[-1\] fp_as.v(60) " "Inferred latch for \"addendSig\[-1\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[0\] fp_as.v(60) " "Inferred latch for \"addendSig\[0\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[1\] fp_as.v(60) " "Inferred latch for \"addendSig\[1\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[2\] fp_as.v(60) " "Inferred latch for \"addendSig\[2\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[3\] fp_as.v(60) " "Inferred latch for \"addendSig\[3\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[4\] fp_as.v(60) " "Inferred latch for \"addendSig\[4\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[5\] fp_as.v(60) " "Inferred latch for \"addendSig\[5\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[6\] fp_as.v(60) " "Inferred latch for \"addendSig\[6\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[7\] fp_as.v(60) " "Inferred latch for \"addendSig\[7\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[8\] fp_as.v(60) " "Inferred latch for \"addendSig\[8\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[9\] fp_as.v(60) " "Inferred latch for \"addendSig\[9\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[10\] fp_as.v(60) " "Inferred latch for \"addendSig\[10\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573033 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[11\] fp_as.v(60) " "Inferred latch for \"addendSig\[11\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addendSig\[12\] fp_as.v(60) " "Inferred latch for \"addendSig\[12\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-13\] fp_as.v(60) " "Inferred latch for \"augendSig\[-13\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-12\] fp_as.v(60) " "Inferred latch for \"augendSig\[-12\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-11\] fp_as.v(60) " "Inferred latch for \"augendSig\[-11\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-10\] fp_as.v(60) " "Inferred latch for \"augendSig\[-10\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-9\] fp_as.v(60) " "Inferred latch for \"augendSig\[-9\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-8\] fp_as.v(60) " "Inferred latch for \"augendSig\[-8\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-7\] fp_as.v(60) " "Inferred latch for \"augendSig\[-7\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-6\] fp_as.v(60) " "Inferred latch for \"augendSig\[-6\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-5\] fp_as.v(60) " "Inferred latch for \"augendSig\[-5\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-4\] fp_as.v(60) " "Inferred latch for \"augendSig\[-4\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-3\] fp_as.v(60) " "Inferred latch for \"augendSig\[-3\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-2\] fp_as.v(60) " "Inferred latch for \"augendSig\[-2\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[-1\] fp_as.v(60) " "Inferred latch for \"augendSig\[-1\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[0\] fp_as.v(60) " "Inferred latch for \"augendSig\[0\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[1\] fp_as.v(60) " "Inferred latch for \"augendSig\[1\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[2\] fp_as.v(60) " "Inferred latch for \"augendSig\[2\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[3\] fp_as.v(60) " "Inferred latch for \"augendSig\[3\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[4\] fp_as.v(60) " "Inferred latch for \"augendSig\[4\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[5\] fp_as.v(60) " "Inferred latch for \"augendSig\[5\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[6\] fp_as.v(60) " "Inferred latch for \"augendSig\[6\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573034 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[7\] fp_as.v(60) " "Inferred latch for \"augendSig\[7\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573036 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[8\] fp_as.v(60) " "Inferred latch for \"augendSig\[8\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573036 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[9\] fp_as.v(60) " "Inferred latch for \"augendSig\[9\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573036 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[10\] fp_as.v(60) " "Inferred latch for \"augendSig\[10\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573036 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[11\] fp_as.v(60) " "Inferred latch for \"augendSig\[11\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573036 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "augendSig\[12\] fp_as.v(60) " "Inferred latch for \"augendSig\[12\]\" at fp_as.v(60)" {  } { { "fp_as.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914573036 "|madgwick|normalise_quat:accel_norm|fp_as:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "padder26 normalise_quat:accel_norm\|fp_as:adder1\|padder26:U0 " "Elaborating entity \"padder26\" for hierarchy \"normalise_quat:accel_norm\|fp_as:adder1\|padder26:U0\"" {  } { { "fp_as.v" "U0" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914573043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum normalise_quat:accel_norm\|fp_as:adder1\|padder26:U0\|Sum:s0 " "Elaborating entity \"Sum\" for hierarchy \"normalise_quat:accel_norm\|fp_as:adder1\|padder26:U0\|Sum:s0\"" {  } { { "prefix_adder.v" "s0" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/prefix_adder.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914573048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Gij normalise_quat:accel_norm\|fp_as:adder1\|padder26:U0\|Gij:\\0:-1 " "Elaborating entity \"Gij\" for hierarchy \"normalise_quat:accel_norm\|fp_as:adder1\|padder26:U0\|Gij:\\0:-1\"" {  } { { "prefix_adder.v" "\\0:-1" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/prefix_adder.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914573052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PijGij normalise_quat:accel_norm\|fp_as:adder1\|padder26:U0\|PijGij:\\2:1 " "Elaborating entity \"PijGij\" for hierarchy \"normalise_quat:accel_norm\|fp_as:adder1\|padder26:U0\|PijGij:\\2:1\"" {  } { { "prefix_adder.v" "\\2:1" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/prefix_adder.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914573055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abs26 normalise_quat:accel_norm\|fp_as:adder1\|abs26:U26 " "Elaborating entity \"abs26\" for hierarchy \"normalise_quat:accel_norm\|fp_as:adder1\|abs26:U26\"" {  } { { "fp_as.v" "U26" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_as.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914573127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_div normalise_quat:accel_norm\|fp_div:div_w " "Elaborating entity \"fp_div\" for hierarchy \"normalise_quat:accel_norm\|fp_div:div_w\"" {  } { { "quaternion_lib.v" "div_w" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914573276 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "expOut fp_div.v(12) " "Verilog HDL warning at fp_div.v(12): object expOut used but never assigned" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714914573277 "|madgwick|normalise_quat:accel_norm|fp_div:div_w"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "expIn fp_div.v(13) " "Verilog HDL or VHDL warning at fp_div.v(13): object \"expIn\" assigned a value but never read" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714914573278 "|madgwick|normalise_quat:accel_norm|fp_div:div_w"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sigOut fp_div.v(14) " "Verilog HDL warning at fp_div.v(14): object sigOut used but never assigned" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 14 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714914573278 "|madgwick|normalise_quat:accel_norm|fp_div:div_w"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 fp_div.v(114) " "Verilog HDL assignment warning at fp_div.v(114): truncated value with size 32 to match size of target (7)" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714914573278 "|madgwick|normalise_quat:accel_norm|fp_div:div_w"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "si fp_div.v(32) " "Verilog HDL Always Construct warning at fp_div.v(32): inferring latch(es) for variable \"si\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573278 "|madgwick|normalise_quat:accel_norm|fp_div:div_w"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i fp_div.v(32) " "Verilog HDL Always Construct warning at fp_div.v(32): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573278 "|madgwick|normalise_quat:accel_norm|fp_div:div_w"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rSig fp_div.v(32) " "Verilog HDL Always Construct warning at fp_div.v(32): inferring latch(es) for variable \"rSig\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573278 "|madgwick|normalise_quat:accel_norm|fp_div:div_w"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qExp fp_div.v(32) " "Verilog HDL Always Construct warning at fp_div.v(32): inferring latch(es) for variable \"qExp\", which holds its previous value in one or more paths through the always construct" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714914573278 "|madgwick|normalise_quat:accel_norm|fp_div:div_w"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "expOut 0 fp_div.v(12) " "Net \"expOut\" at fp_div.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714914573278 "|madgwick|normalise_quat:accel_norm|fp_div:div_w"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sigOut 0 fp_div.v(14) " "Net \"sigOut\" at fp_div.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "fp_div.v" "" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/fp_div.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714914573278 "|madgwick|normalise_quat:accel_norm|fp_div:div_w"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_quat mult_quat:qdot1 " "Elaborating entity \"mult_quat\" for hierarchy \"mult_quat:qdot1\"" {  } { { "filter.v" "qdot1" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/filter.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914574787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multscalar_quat multscalar_quat:qdot2 " "Elaborating entity \"multscalar_quat\" for hierarchy \"multscalar_quat:qdot2\"" {  } { { "filter.v" "qdot2" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/filter.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914575868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub_quat addsub_quat:qdot4 " "Elaborating entity \"addsub_quat\" for hierarchy \"addsub_quat:qdot4\"" {  } { { "filter.v" "qdot4" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/filter.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714914576019 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multw fp_mult " "Node instance \"multw\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multw" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 127 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multi fp_mult " "Node instance \"multi\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multi" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 128 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multj fp_mult " "Node instance \"multj\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multj" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 129 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multk fp_mult " "Node instance \"multk\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multk" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 130 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multw fp_mult " "Node instance \"multw\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multw" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 127 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multi fp_mult " "Node instance \"multi\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multi" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 128 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multj fp_mult " "Node instance \"multj\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multj" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 129 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multk fp_mult " "Node instance \"multk\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multk" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 130 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multw fp_mult " "Node instance \"multw\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multw" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 127 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multi fp_mult " "Node instance \"multi\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multi" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 128 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multj fp_mult " "Node instance \"multj\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multj" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 129 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "multk fp_mult " "Node instance \"multk\" instantiates undefined entity \"fp_mult\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "quaternion_lib.v" "multk" { Text "C:/Users/shobh/OneDrive/Desktop/EE705/motion_processor/quaternion_lib.v" 130 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1714914577180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 50 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714914577685 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 05 18:39:37 2024 " "Processing ended: Sun May 05 18:39:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714914577685 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714914577685 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714914577685 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714914577685 ""}
