# VHDL_Pipeline_Processor
This little project is an implementation of a MIPS-like pipeline processor in VHDL using Altera's FPGA technology
