@W: MT420 |Found inferred clock Complex_Mult_test_sd|PCLK with period 10.00ns. Please declare a user-defined clock on port PCLK.
