Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Mon Dec 28 09:49:55 2020
| Host             : DESKTOP-VJ7SO95 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.703        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.582        |
| Device Static (W)        | 0.121        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.4         |
| Junction Temperature (C) | 44.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.006 |        4 |       --- |             --- |
| Slice Logic              |     0.015 |    11719 |       --- |             --- |
|   LUT as Logic           |     0.011 |     4771 |     17600 |           27.11 |
|   CARRY4                 |     0.004 |     1022 |      4400 |           23.23 |
|   Register               |    <0.001 |     4877 |     35200 |           13.86 |
|   LUT as Distributed RAM |    <0.001 |       40 |      6000 |            0.67 |
|   LUT as Shift Register  |    <0.001 |       63 |      6000 |            1.05 |
|   Others                 |     0.000 |      568 |       --- |             --- |
| Signals                  |     0.021 |    14008 |       --- |             --- |
| DSPs                     |     0.015 |       80 |        80 |          100.00 |
| I/O                      |     0.002 |       21 |       100 |           21.00 |
| PS7                      |     1.523 |        1 |       --- |             --- |
| Static Power             |     0.121 |          |           |                 |
| Total                    |     1.703 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.064 |       0.057 |      0.007 |
| Vccaux    |       1.800 |     0.008 |       0.000 |      0.008 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.720 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_fpga_1 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            88.6 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                            |     1.582 |
|   IIC_0_scl_iobuf                                                           |    <0.001 |
|   IIC_0_sda_iobuf                                                           |    <0.001 |
|   design_1_i                                                                |     1.580 |
|     FIR_reloadable_v1_0_0                                                   |     0.026 |
|       U0                                                                    |     0.026 |
|         FIR_reloadable_v1_0_S00_AXI_inst                                    |     0.026 |
|           fir                                                               |     0.026 |
|             BANK1                                                           |     0.001 |
|               REG[0].R                                                      |    <0.001 |
|               REG[10].R                                                     |    <0.001 |
|               REG[11].R                                                     |    <0.001 |
|               REG[12].R                                                     |    <0.001 |
|               REG[13].R                                                     |    <0.001 |
|               REG[14].R                                                     |    <0.001 |
|               REG[15].R                                                     |    <0.001 |
|               REG[16].R                                                     |    <0.001 |
|               REG[17].R                                                     |    <0.001 |
|               REG[18].R                                                     |    <0.001 |
|               REG[19].R                                                     |    <0.001 |
|               REG[1].R                                                      |    <0.001 |
|               REG[20].R                                                     |    <0.001 |
|               REG[21].R                                                     |    <0.001 |
|               REG[22].R                                                     |    <0.001 |
|               REG[23].R                                                     |    <0.001 |
|               REG[24].R                                                     |    <0.001 |
|               REG[25].R                                                     |    <0.001 |
|               REG[26].R                                                     |    <0.001 |
|               REG[27].R                                                     |    <0.001 |
|               REG[28].R                                                     |    <0.001 |
|               REG[29].R                                                     |    <0.001 |
|               REG[2].R                                                      |    <0.001 |
|               REG[30].R                                                     |    <0.001 |
|               REG[31].R                                                     |    <0.001 |
|               REG[32].R                                                     |    <0.001 |
|               REG[33].R                                                     |    <0.001 |
|               REG[34].R                                                     |    <0.001 |
|               REG[35].R                                                     |    <0.001 |
|               REG[36].R                                                     |    <0.001 |
|               REG[37].R                                                     |    <0.001 |
|               REG[38].R                                                     |    <0.001 |
|               REG[39].R                                                     |    <0.001 |
|               REG[3].R                                                      |    <0.001 |
|               REG[4].R                                                      |    <0.001 |
|               REG[5].R                                                      |    <0.001 |
|               REG[6].R                                                      |    <0.001 |
|               REG[7].R                                                      |    <0.001 |
|               REG[8].R                                                      |    <0.001 |
|               REG[9].R                                                      |    <0.001 |
|               ctrl                                                          |    <0.001 |
|                 delay                                                       |    <0.001 |
|                 dut                                                         |    <0.001 |
|                 rise_detector                                               |    <0.001 |
|             FIR1                                                            |     0.025 |
|               FB[0].B                                                       |    <0.001 |
|               FB[10].B                                                      |    <0.001 |
|               FB[11].B                                                      |    <0.001 |
|               FB[12].B                                                      |    <0.001 |
|               FB[13].B                                                      |    <0.001 |
|               FB[14].B                                                      |    <0.001 |
|               FB[15].B                                                      |    <0.001 |
|               FB[16].B                                                      |    <0.001 |
|               FB[17].B                                                      |    <0.001 |
|               FB[18].B                                                      |    <0.001 |
|               FB[19].B                                                      |    <0.001 |
|               FB[1].B                                                       |    <0.001 |
|               FB[20].B                                                      |    <0.001 |
|               FB[21].B                                                      |    <0.001 |
|               FB[22].B                                                      |    <0.001 |
|               FB[23].B                                                      |    <0.001 |
|               FB[24].B                                                      |    <0.001 |
|               FB[25].B                                                      |    <0.001 |
|               FB[26].B                                                      |    <0.001 |
|               FB[27].B                                                      |    <0.001 |
|               FB[28].B                                                      |    <0.001 |
|               FB[29].B                                                      |    <0.001 |
|               FB[2].B                                                       |    <0.001 |
|               FB[30].B                                                      |    <0.001 |
|               FB[31].B                                                      |    <0.001 |
|               FB[32].B                                                      |    <0.001 |
|               FB[33].B                                                      |    <0.001 |
|               FB[34].B                                                      |    <0.001 |
|               FB[35].B                                                      |    <0.001 |
|               FB[36].B                                                      |    <0.001 |
|               FB[37].B                                                      |    <0.001 |
|               FB[38].B                                                      |    <0.001 |
|               FB[39].B                                                      |    <0.001 |
|               FB[3].B                                                       |    <0.001 |
|               FB[4].B                                                       |    <0.001 |
|               FB[5].B                                                       |    <0.001 |
|               FB[6].B                                                       |    <0.001 |
|               FB[7].B                                                       |    <0.001 |
|               FB[8].B                                                       |    <0.001 |
|               FB[9].B                                                       |    <0.001 |
|             rise_detector                                                   |    <0.001 |
|     FIR_reloadable_v1_0_1                                                   |     0.026 |
|       U0                                                                    |     0.026 |
|         FIR_reloadable_v1_0_S00_AXI_inst                                    |     0.026 |
|           fir                                                               |     0.026 |
|             BANK1                                                           |     0.001 |
|               REG[0].R                                                      |    <0.001 |
|               REG[10].R                                                     |    <0.001 |
|               REG[11].R                                                     |    <0.001 |
|               REG[12].R                                                     |    <0.001 |
|               REG[13].R                                                     |    <0.001 |
|               REG[14].R                                                     |    <0.001 |
|               REG[15].R                                                     |    <0.001 |
|               REG[16].R                                                     |    <0.001 |
|               REG[17].R                                                     |    <0.001 |
|               REG[18].R                                                     |    <0.001 |
|               REG[19].R                                                     |    <0.001 |
|               REG[1].R                                                      |    <0.001 |
|               REG[20].R                                                     |    <0.001 |
|               REG[21].R                                                     |    <0.001 |
|               REG[22].R                                                     |    <0.001 |
|               REG[23].R                                                     |    <0.001 |
|               REG[24].R                                                     |    <0.001 |
|               REG[25].R                                                     |    <0.001 |
|               REG[26].R                                                     |    <0.001 |
|               REG[27].R                                                     |    <0.001 |
|               REG[28].R                                                     |    <0.001 |
|               REG[29].R                                                     |    <0.001 |
|               REG[2].R                                                      |    <0.001 |
|               REG[30].R                                                     |    <0.001 |
|               REG[31].R                                                     |    <0.001 |
|               REG[32].R                                                     |    <0.001 |
|               REG[33].R                                                     |    <0.001 |
|               REG[34].R                                                     |    <0.001 |
|               REG[35].R                                                     |    <0.001 |
|               REG[36].R                                                     |    <0.001 |
|               REG[37].R                                                     |    <0.001 |
|               REG[38].R                                                     |    <0.001 |
|               REG[39].R                                                     |    <0.001 |
|               REG[3].R                                                      |    <0.001 |
|               REG[4].R                                                      |    <0.001 |
|               REG[5].R                                                      |    <0.001 |
|               REG[6].R                                                      |    <0.001 |
|               REG[7].R                                                      |    <0.001 |
|               REG[8].R                                                      |    <0.001 |
|               REG[9].R                                                      |    <0.001 |
|               ctrl                                                          |    <0.001 |
|                 delay                                                       |    <0.001 |
|                 dut                                                         |    <0.001 |
|                 rise_detector                                               |    <0.001 |
|             FIR1                                                            |     0.025 |
|               FB[0].B                                                       |    <0.001 |
|               FB[10].B                                                      |    <0.001 |
|               FB[11].B                                                      |    <0.001 |
|               FB[12].B                                                      |    <0.001 |
|               FB[13].B                                                      |    <0.001 |
|               FB[14].B                                                      |    <0.001 |
|               FB[15].B                                                      |    <0.001 |
|               FB[16].B                                                      |    <0.001 |
|               FB[17].B                                                      |    <0.001 |
|               FB[18].B                                                      |    <0.001 |
|               FB[19].B                                                      |    <0.001 |
|               FB[1].B                                                       |    <0.001 |
|               FB[20].B                                                      |    <0.001 |
|               FB[21].B                                                      |    <0.001 |
|               FB[22].B                                                      |    <0.001 |
|               FB[23].B                                                      |    <0.001 |
|               FB[24].B                                                      |    <0.001 |
|               FB[25].B                                                      |    <0.001 |
|               FB[26].B                                                      |    <0.001 |
|               FB[27].B                                                      |    <0.001 |
|               FB[28].B                                                      |    <0.001 |
|               FB[29].B                                                      |    <0.001 |
|               FB[2].B                                                       |    <0.001 |
|               FB[30].B                                                      |    <0.001 |
|               FB[31].B                                                      |    <0.001 |
|               FB[32].B                                                      |    <0.001 |
|               FB[33].B                                                      |    <0.001 |
|               FB[34].B                                                      |    <0.001 |
|               FB[35].B                                                      |    <0.001 |
|               FB[36].B                                                      |    <0.001 |
|               FB[37].B                                                      |    <0.001 |
|               FB[38].B                                                      |    <0.001 |
|               FB[39].B                                                      |    <0.001 |
|               FB[3].B                                                       |    <0.001 |
|               FB[4].B                                                       |    <0.001 |
|               FB[5].B                                                       |    <0.001 |
|               FB[6].B                                                       |    <0.001 |
|               FB[7].B                                                       |    <0.001 |
|               FB[8].B                                                       |    <0.001 |
|               FB[9].B                                                       |    <0.001 |
|             rise_detector                                                   |    <0.001 |
|     axi_gpio_0                                                              |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         gpio_core_1                                                         |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS4                                           |    <0.001 |
|           Dual.INPUT_DOUBLE_REGS5                                           |    <0.001 |
|     axi_gpio_1                                                              |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         gpio_core_1                                                         |    <0.001 |
|     axi_i2s_adi_0                                                           |    <0.001 |
|       U0                                                                    |    <0.001 |
|         ctrl                                                                |    <0.001 |
|           clkgen                                                            |    <0.001 |
|           rx_gen.rx                                                         |    <0.001 |
|           rx_gen.rx_sync                                                    |    <0.001 |
|             fifo_reg_0_3_0_4                                                |    <0.001 |
|           tx_gen.tx                                                         |    <0.001 |
|           tx_sync                                                           |    <0.001 |
|             fifo_reg_0_3_0_4                                                |    <0.001 |
|         ctrlif                                                              |    <0.001 |
|         pl330_dma_rx_gen.rx_fifo                                            |    <0.001 |
|           fifo                                                              |    <0.001 |
|             data_fifo_reg_0_7_0_5                                           |    <0.001 |
|             data_fifo_reg_0_7_12_17                                         |    <0.001 |
|             data_fifo_reg_0_7_18_23                                         |    <0.001 |
|             data_fifo_reg_0_7_6_11                                          |    <0.001 |
|         pl330_dma_tx_gen.tx_fifo                                            |    <0.001 |
|           fifo                                                              |    <0.001 |
|             data_fifo_reg_0_7_0_5                                           |    <0.001 |
|             data_fifo_reg_0_7_12_17                                         |    <0.001 |
|             data_fifo_reg_0_7_18_23                                         |    <0.001 |
|             data_fifo_reg_0_7_6_11                                          |    <0.001 |
|     processing_system7_0                                                    |     1.524 |
|       inst                                                                  |     1.524 |
|     ps7_0_axi_periph                                                        |     0.002 |
|       s00_couplers                                                          |     0.002 |
|         auto_pc                                                             |     0.002 |
|           inst                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.002 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |    <0.001 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |    <0.001 |
|         inst                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|             addr_arbiter_inst                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     rst_ps7_0_50M                                                           |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


