xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc7k70t-fbg676-2 SingleCoreProcessor.ngc SingleCoreProcessor.ngd  
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
xst -intstyle ise -ifn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.xst" -ofn "/home/filipe/Documents/AAC/lab1/SingleCoreProcessor.syr" 
netgen -intstyle ise -ar Structure -tm SingleCoreProcessor -w -dir netgen/synthesis -ofmt vhdl -sim SingleCoreProcessor.ngc SingleCoreProcessor_synthesis.vhd 
