--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
laplace.twr -v 30 -l 30 laplace_routed.ncd laplace.pcf

Design file:              laplace_routed.ncd
Physical constraint file: laplace.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.MGTREFCLKRX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.MGTREFCLKTX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.MGTREFCLKRX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.MGTREFCLKTX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.MGTREFCLKRX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.MGTREFCLKTX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.MGTREFCLKRX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.MGTREFCLKTX0
  Clock network: pcie/sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 0.5 HIGH 
50% PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1861 paths analyzed, 728 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.900ns.
--------------------------------------------------------------------------------
Slack:                  0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (2.563 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y176.SR    net (fanout=156)      1.927   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y176.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_3
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (0.962ns logic, 2.494ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 1)
  Clock Path Skew:      -0.053ns (2.563 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y176.SR    net (fanout=156)      1.927   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y176.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (0.962ns logic, 2.494ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (2.564 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y175.SR    net (fanout=156)      1.809   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y175.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (0.962ns logic, 2.376ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.338ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (2.564 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y175.SR    net (fanout=156)      1.809   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y175.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_4
    -------------------------------------------------  ---------------------------
    Total                                      3.338ns (0.962ns logic, 2.376ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (2.566 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y174.SR    net (fanout=156)      1.688   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y174.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.962ns logic, 2.255ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (2.566 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y174.SR    net (fanout=156)      1.688   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y174.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.962ns logic, 2.255ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  0.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (2.567 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y172.SR    net (fanout=156)      1.558   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y172.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_7
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (0.962ns logic, 2.125ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.087ns (Levels of Logic = 1)
  Clock Path Skew:      -0.049ns (2.567 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y172.SR    net (fanout=156)      1.558   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y172.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_6
    -------------------------------------------------  ---------------------------
    Total                                      3.087ns (0.962ns logic, 2.125ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  0.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.969ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (2.568 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y171.SR    net (fanout=156)      1.440   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y171.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_1
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (0.962ns logic, 2.007ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.969ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (2.568 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y171.SR    net (fanout=156)      1.440   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y171.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/daddr_0
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (0.962ns logic, 2.007ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.901ns (Levels of Logic = 1)
  Clock Path Skew:      -0.046ns (2.570 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y169.SR    net (fanout=156)      1.372   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y169.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (0.962ns logic, 1.939ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.457ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (2.464 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X154Y159.SR    net (fanout=156)      0.928   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X154Y159.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (0.962ns logic, 1.495ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.457ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (2.464 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X154Y159.SR    net (fanout=156)      0.928   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X154Y159.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (0.962ns logic, 1.495ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.452ns (Levels of Logic = 1)
  Clock Path Skew:      -0.155ns (2.461 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X161Y148.SR    net (fanout=156)      0.923   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X161Y148.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (0.962ns logic, 1.490ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.407ns (Levels of Logic = 1)
  Clock Path Skew:      -0.154ns (2.462 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X152Y158.SR    net (fanout=156)      0.936   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X152Y158.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_1
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.904ns logic, 1.503ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  1.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.407ns (Levels of Logic = 1)
  Clock Path Skew:      -0.154ns (2.462 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X152Y158.SR    net (fanout=156)      0.936   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X152Y158.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_0
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.904ns logic, 1.503ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.166ns (2.450 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X144Y150.SR    net (fanout=156)      0.884   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X144Y150.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_3
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.904ns logic, 1.451ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.166ns (2.450 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X144Y150.SR    net (fanout=156)      0.884   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X144Y150.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (0.904ns logic, 1.451ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  1.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (2.464 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X154Y158.SR    net (fanout=156)      0.810   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X154Y158.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_7
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (0.962ns logic, 1.377ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  1.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (2.464 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X154Y158.SR    net (fanout=156)      0.810   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X154Y158.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[7]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_6
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (0.962ns logic, 1.377ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (2.464 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X154Y157.SR    net (fanout=156)      0.805   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X154Y157.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (0.962ns logic, 1.372ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.326ns (Levels of Logic = 1)
  Clock Path Skew:      -0.160ns (2.456 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X149Y149.SR    net (fanout=156)      0.797   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X149Y149.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_1
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.962ns logic, 1.364ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (2.464 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X154Y157.SR    net (fanout=156)      0.805   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X154Y157.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd2
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (0.962ns logic, 1.372ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.152ns (2.464 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X155Y157.SR    net (fanout=156)      0.805   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X155Y157.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (0.962ns logic, 1.372ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack:                  1.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.326ns (Levels of Logic = 1)
  Clock Path Skew:      -0.160ns (2.456 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X149Y149.SR    net (fanout=156)      0.797   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X149Y149.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_0
    -------------------------------------------------  ---------------------------
    Total                                      2.326ns (0.962ns logic, 1.364ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack:                  1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (2.573 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y160.SR    net (fanout=156)      0.822   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y160.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_3
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.962ns logic, 1.389ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.351ns (Levels of Logic = 1)
  Clock Path Skew:      -0.043ns (2.573 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X156Y160.SR    net (fanout=156)      0.822   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X156Y160.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr[3]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX_DRP_CHANALIGN_FIX_3752/daddr_2
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (0.962ns logic, 1.389ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns (2.452 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X146Y149.SR    net (fanout=156)      0.752   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X146Y149.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_5
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.904ns logic, 1.319ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  1.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns (2.452 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X146Y149.SR    net (fanout=156)      0.752   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X146Y149.CLK   Tsrck                 0.455   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr[5]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/daddr_4
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.904ns logic, 1.319ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_clocking_i/reg_clock_locked_1 (FF)
  Destination:          pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.208ns (Levels of Logic = 1)
  Clock Path Skew:      -0.161ns (2.455 - 2.616)
  Source Clock:         pcie/core/pipe_clk rising at 16.000ns
  Destination Clock:    pcie/icap_clk rising at 20.000ns
  Clock Uncertainty:    0.071ns

  Clock Uncertainty:          0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.123ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_clocking_i/reg_clock_locked_1 to pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X158Y152.BQ    Tcko                  0.381   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_clocking_i/reg_clock_locked_1
    SLICE_X158Y152.A4    net (fanout=26)       0.567   pcie/core/pcie_clocking_i/reg_clock_locked[1]
    SLICE_X158Y152.A     Tilo                  0.068   pcie/core/pcie_clocking_i/reg_clock_locked[1]
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv1
    SLICE_X149Y148.SR    net (fanout=156)      0.679   pcie/core/pcie_2_0_i/pcie_gt_i/clock_locked_inv
    SLICE_X149Y148.CLK   Tsrck                 0.513   pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
                                                       pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_DRP_CHANALIGN_FIX_3752/drpstate_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.208ns (0.962ns logic, 1.246ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 0.5 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 10.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 10.000ns (100.000MHz) (Tcapper)
  Physical resource: pcie/app/config_ctrl/ICAP_VIRTEX6_inst/CLK
  Logical resource: pcie/app/config_ctrl/ICAP_VIRTEX6_inst/CLK
  Location pin: ICAP_X0Y1.CLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 12.308ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 12.308ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 12.308ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 12.308ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/DCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 16.000ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y30.CLKBWRCLKL
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X7Y29.CLKBWRCLKL
  Clock network: pcie/icap_clk
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_clocking_i/sel_lnk_rate_d/CLK
  Logical resource: pcie/core/pcie_clocking_i/GEN2_LINK.sel_lnk_rate_delay/CLK
  Location pin: SLICE_X146Y128.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_clocking_i/sel_lnk_rate_d/CLK
  Logical resource: pcie/core/pcie_clocking_i/GEN2_LINK.sel_lnk_rate_delay/CLK
  Location pin: SLICE_X146Y128.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y140.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y140.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y140.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 18.300ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.850ns (Tmpw)
  Physical resource: pcie/core/pcie_2_0_i/PIPERX0ELECIDLEGT/CLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX_RX_VALID_FILTER/rx_elec_idle_delay/CLK
  Location pin: SLICE_X152Y140.CLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TXOUTCLKBUFG = PERIOD TIMEGRP "TXOUTCLKBUFG" 100 MHz HIGH 
50% PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 252 paths analyzed, 81 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.537ns.
--------------------------------------------------------------------------------
Slack:                  6.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.DQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X142Y169.A1    net (fanout=2)        0.906   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (0.937ns logic, 2.545ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  6.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.DQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X142Y169.A1    net (fanout=2)        0.906   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (0.937ns logic, 2.545ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  6.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.DQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X142Y169.A1    net (fanout=2)        0.906   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (0.937ns logic, 2.545ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  6.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.482ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.DQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X142Y169.A1    net (fanout=2)        0.906   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    -------------------------------------------------  ---------------------------
    Total                                      3.482ns (0.937ns logic, 2.545ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  6.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_3 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_3 to pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.DQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_3
    SLICE_X142Y169.A1    net (fanout=2)        0.906   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y165.CE    net (fanout=2)        0.490   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y165.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.937ns logic, 2.430ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.076ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y165.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X142Y169.B2    net (fanout=7)        0.908   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (0.869ns logic, 2.207ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.076ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y165.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X142Y169.B2    net (fanout=7)        0.908   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (0.869ns logic, 2.207ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.076ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y165.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X142Y169.B2    net (fanout=7)        0.908   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (0.869ns logic, 2.207ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  6.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.076ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.094 - 0.115)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y165.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X142Y169.B2    net (fanout=7)        0.908   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (0.869ns logic, 2.207ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  6.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_2 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.017ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_2 to pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.CQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_2
    SLICE_X142Y169.A5    net (fanout=2)        0.441   pcie/core/pcie_reset_delay_i/reg_count_7_0[2]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.937ns logic, 2.080ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  6.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_2 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.017ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_2 to pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.CQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_2
    SLICE_X142Y169.A5    net (fanout=2)        0.441   pcie/core/pcie_reset_delay_i/reg_count_7_0[2]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.937ns logic, 2.080ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  6.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_2 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.017ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_2 to pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.CQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_2
    SLICE_X142Y169.A5    net (fanout=2)        0.441   pcie/core/pcie_reset_delay_i/reg_count_7_0[2]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.937ns logic, 2.080ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  6.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_2 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.017ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_2 to pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.CQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_2
    SLICE_X142Y169.A5    net (fanout=2)        0.441   pcie/core/pcie_reset_delay_i/reg_count_7_0[2]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (0.937ns logic, 2.080ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  6.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_7 to pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y168.DQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    SLICE_X142Y169.A4    net (fanout=2)        0.427   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.937ns logic, 2.066ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  6.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_7 to pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y168.DQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    SLICE_X142Y169.A4    net (fanout=2)        0.427   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.937ns logic, 2.066ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  6.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_7 to pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y168.DQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    SLICE_X142Y169.A4    net (fanout=2)        0.427   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.937ns logic, 2.066ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  6.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.003ns (Levels of Logic = 4)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_7 to pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y168.DQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    SLICE_X142Y169.A4    net (fanout=2)        0.427   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    -------------------------------------------------  ---------------------------
    Total                                      3.003ns (0.937ns logic, 2.066ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  6.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_1 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_1 to pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.BQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_1
    SLICE_X142Y169.A6    net (fanout=2)        0.378   pcie/core/pcie_reset_delay_i/reg_count_7_0[1]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.937ns logic, 2.017ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  6.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_1 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_1 to pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.BQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_1
    SLICE_X142Y169.A6    net (fanout=2)        0.378   pcie/core/pcie_reset_delay_i/reg_count_7_0[1]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.937ns logic, 2.017ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  6.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_1 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_1 to pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.BQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_1
    SLICE_X142Y169.A6    net (fanout=2)        0.378   pcie/core/pcie_reset_delay_i/reg_count_7_0[1]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.937ns logic, 2.017ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  6.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_1 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.954ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.094 - 0.114)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_1 to pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y167.BQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_1
    SLICE_X142Y169.A6    net (fanout=2)        0.378   pcie/core/pcie_reset_delay_i/reg_count_7_0[1]
    SLICE_X142Y169.A     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1_SW0
    SLICE_X142Y169.B3    net (fanout=1)        0.340   pcie/core/N159
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (0.937ns logic, 2.017ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  7.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.961ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y165.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X142Y169.B2    net (fanout=7)        0.908   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y165.CE    net (fanout=2)        0.490   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y165.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.869ns logic, 2.092ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  7.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_7_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.915ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.092 - 0.115)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/reg_count_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y165.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X153Y157.D6    net (fanout=7)        1.103   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X153Y157.D     Tilo                  0.068   pcie/core/pcie_reset_delay_i/reg_count_23_16<4>_inv
                                                       pcie/core/sys_reset_n_d_INV_35_o1_INV_0
    SLICE_X140Y168.CE    net (fanout=12)       1.079   pcie/core/pcie_reset_delay_i/reg_count_23_16<4>_inv
    SLICE_X140Y168.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.733ns logic, 2.182ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  7.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_7_0_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.915ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.092 - 0.115)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/reg_count_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y165.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X153Y157.D6    net (fanout=7)        1.103   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X153Y157.D     Tilo                  0.068   pcie/core/pcie_reset_delay_i/reg_count_23_16<4>_inv
                                                       pcie/core/sys_reset_n_d_INV_35_o1_INV_0
    SLICE_X140Y168.CE    net (fanout=12)       1.079   pcie/core/pcie_reset_delay_i/reg_count_23_16<4>_inv
    SLICE_X140Y168.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.733ns logic, 2.182ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  7.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_7_0_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.915ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.092 - 0.115)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y165.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X153Y157.D6    net (fanout=7)        1.103   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X153Y157.D     Tilo                  0.068   pcie/core/pcie_reset_delay_i/reg_count_23_16<4>_inv
                                                       pcie/core/sys_reset_n_d_INV_35_o1_INV_0
    SLICE_X140Y168.CE    net (fanout=12)       1.079   pcie/core/pcie_reset_delay_i/reg_count_23_16<4>_inv
    SLICE_X140Y168.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_7
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.733ns logic, 2.182ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  7.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_23_16_4 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_7_0_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.915ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.092 - 0.115)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_23_16_4 to pcie/core/pcie_reset_delay_i/reg_count_7_0_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y165.AQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_4
    SLICE_X153Y157.D6    net (fanout=7)        1.103   pcie/core/pcie_reset_delay_i/reg_count_23_16[4]
    SLICE_X153Y157.D     Tilo                  0.068   pcie/core/pcie_reset_delay_i/reg_count_23_16<4>_inv
                                                       pcie/core/sys_reset_n_d_INV_35_o1_INV_0
    SLICE_X140Y168.CE    net (fanout=12)       1.079   pcie/core/pcie_reset_delay_i/reg_count_23_16<4>_inv
    SLICE_X140Y168.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_6
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.733ns logic, 2.182ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  7.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_6 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_6 to pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y168.CQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_6
    SLICE_X142Y169.B1    net (fanout=2)        0.746   pcie/core/pcie_reset_delay_i/reg_count_7_0[6]
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_0
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.869ns logic, 2.045ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  7.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_6 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_6 to pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y168.CQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_6
    SLICE_X142Y169.B1    net (fanout=2)        0.746   pcie/core/pcie_reset_delay_i/reg_count_7_0[6]
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_3
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.869ns logic, 2.045ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  7.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_6 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_6 to pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y168.CQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_6
    SLICE_X142Y169.B1    net (fanout=2)        0.746   pcie/core/pcie_reset_delay_i/reg_count_7_0[6]
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_1
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.869ns logic, 2.045ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  7.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pcie/core/pcie_reset_delay_i/reg_count_7_0_6 (FF)
  Destination:          pcie/core/pcie_reset_delay_i/reg_count_23_16_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.914ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.094 - 0.113)
  Source Clock:         pcie/core/TxOutClk_bufg rising at 0.000ns
  Destination Clock:    pcie/core/TxOutClk_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pcie/core/pcie_reset_delay_i/reg_count_7_0_6 to pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y168.CQ    Tcko                  0.381   pcie/core/pcie_reset_delay_i/reg_count_7_0[7]
                                                       pcie/core/pcie_reset_delay_i/reg_count_7_0_6
    SLICE_X142Y169.B1    net (fanout=2)        0.746   pcie/core/pcie_reset_delay_i/reg_count_7_0[6]
    SLICE_X142Y169.B     Tilo                  0.068   pcie/app/config_ctrl/config_buffer/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[6]
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B1    net (fanout=3)        0.584   pcie/core/pcie_reset_delay_i/_n0046_inv1
    SLICE_X141Y169.B     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv_SW0
    SLICE_X141Y169.A6    net (fanout=1)        0.110   pcie/core/N161
    SLICE_X141Y169.A     Tilo                  0.068   pcie/app/gen1.psg1/rd_len[31]_GND_9_o_sub_59_OUT<13>_FRB
                                                       pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CE    net (fanout=2)        0.605   pcie/core/pcie_reset_delay_i/_n0046_inv
    SLICE_X140Y164.CLK   Tceck                 0.284   pcie/core/pcie_reset_delay_i/reg_count_23_16[3]
                                                       pcie/core/pcie_reset_delay_i/reg_count_23_16_2
    -------------------------------------------------  ---------------------------
    Total                                      2.914ns (0.869ns logic, 2.045ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TXOUTCLKBUFG = PERIOD TIMEGRP "TXOUTCLKBUFG" 100 MHz HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_0/SR
  Location pin: SLICE_X140Y167.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_1/SR
  Location pin: SLICE_X140Y167.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_2/SR
  Location pin: SLICE_X140Y167.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_3/SR
  Location pin: SLICE_X140Y167.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_4/SR
  Location pin: SLICE_X140Y168.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_5/SR
  Location pin: SLICE_X140Y168.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_6/SR
  Location pin: SLICE_X140Y168.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_7/SR
  Location pin: SLICE_X140Y168.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16_0/SR
  Location pin: SLICE_X140Y164.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16_1/SR
  Location pin: SLICE_X140Y164.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16_2/SR
  Location pin: SLICE_X140Y164.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16_3/SR
  Location pin: SLICE_X140Y164.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16[4]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_23_16_4/SR
  Location pin: SLICE_X140Y165.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_0/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_1/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_2/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[3]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_3/SR
  Location pin: SLICE_X140Y171.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_4/SR
  Location pin: SLICE_X140Y172.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_5/SR
  Location pin: SLICE_X140Y172.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_6/SR
  Location pin: SLICE_X140Y172.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8[7]/SR
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_15_8_7/SR
  Location pin: SLICE_X140Y172.SR
  Clock network: pcie/sys_reset_n_INV_1_o
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK
  Location pin: SLICE_X140Y167.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK
  Location pin: SLICE_X140Y167.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_0/CK
  Location pin: SLICE_X140Y167.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK
  Location pin: SLICE_X140Y167.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK
  Location pin: SLICE_X140Y167.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_1/CK
  Location pin: SLICE_X140Y167.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.364ns (Tcl)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_2/CK
  Location pin: SLICE_X140Y167.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.364ns (Tch)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_2/CK
  Location pin: SLICE_X140Y167.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------
Slack: 9.272ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.728ns (1373.626MHz) (Tcp)
  Physical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0[3]/CLK
  Logical resource: pcie/core/pcie_reset_delay_i/reg_count_7_0_2/CK
  Location pin: SLICE_X140Y167.CLK
  Clock network: pcie/core/TxOutClk_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 165212 paths analyzed, 25496 endpoints analyzed, 33 failing endpoints
 33 timing errors detected. (33 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.486ns.
--------------------------------------------------------------------------------
Slack:                  -0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.362ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.COUT  Topcyb                0.404   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (2.460ns logic, 1.902ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.CQ    Tad_logic             0.763   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (2.486ns logic, 1.853ns route)
                                                       (57.3% logic, 42.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.337ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.COUT  Topcyb                0.404   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.128   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.337ns (2.435ns logic, 1.902ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_16 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.335ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_16 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.BMUX  Tshcko                0.420   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_16
    SLICE_X113Y144.A4    net (fanout=2)        0.406   ult/ul/st/filtx/line2[16]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.COUT  Topcyb                0.404   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.335ns (2.458ns logic, 1.877ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.CQ    Tad_logic             0.763   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.128   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (2.461ns logic, 1.853ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_16 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.312ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_16 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.BMUX  Tshcko                0.420   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_16
    SLICE_X113Y144.A4    net (fanout=2)        0.406   ult/ul/st/filtx/line2[16]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.CQ    Tad_logic             0.763   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.312ns (2.484ns logic, 1.828ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_16 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.310ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_16 to ult/ul/st/filtx/line1_filt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.BMUX  Tshcko                0.420   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_16
    SLICE_X113Y144.A4    net (fanout=2)        0.406   ult/ul/st/filtx/line2[16]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.COUT  Topcyb                0.404   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.128   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (2.433ns logic, 1.877ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_8 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.COUT  Topcyb                0.404   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.094   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_8
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (2.401ns logic, 1.902ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line1_3 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.311ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.974 - 1.012)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line1_3 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y144.BQ    Tcko                  0.381   ult/ul/st/filtx/line1[0]
                                                       ult/ul/st/filtx/line1_3
    SLICE_X116Y144.D3    net (fanout=3)        0.594   ult/ul/st/filtx/line1[3]
    SLICE_X116Y144.COUT  Topcyd                0.319   ult/ul/st/filtx/line1[0]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X116Y145.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy[3]
    SLICE_X116Y145.AMUX  Tcina                 0.213   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_7
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X114Y145.A4    net (fanout=1)        0.459   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_4
    SLICE_X114Y145.AMUX  Tilo                  0.190   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24
    SLICE_X114Y145.B4    net (fanout=2)        0.410   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24
    SLICE_X114Y145.CQ    Tad_logic             0.769   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62_rt
    SLICE_X115Y145.C6    net (fanout=2)        0.485   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.311ns (2.363ns logic, 1.948ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.973 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.CLK   Tas                   0.483   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
                                                       ult/ul/st/filtx/line1_filt_7
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (2.386ns logic, 1.902ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_16 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.287ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_16 to ult/ul/st/filtx/line1_filt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.BMUX  Tshcko                0.420   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_16
    SLICE_X113Y144.A4    net (fanout=2)        0.406   ult/ul/st/filtx/line2[16]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.CQ    Tad_logic             0.763   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.128   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.287ns (2.459ns logic, 1.828ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.282ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.COUT  Topcya                0.409   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X113Y145.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy[3]
    SLICE_X113Y145.AMUX  Tcina                 0.213   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_73
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<7>
    SLICE_X112Y145.A1    net (fanout=1)        0.489   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_43
    SLICE_X112Y145.AMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54
    SLICE_X112Y145.B3    net (fanout=2)        0.473   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54
    SLICE_X112Y145.CQ    Tad_logic             0.769   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>5
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.282ns (2.500ns logic, 1.782ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_8 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.280ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.CQ    Tad_logic             0.763   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.094   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_8
    -------------------------------------------------  ---------------------------
    Total                                      4.280ns (2.427ns logic, 1.853ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_16 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_8 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.276ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_16 to ult/ul/st/filtx/line1_filt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.BMUX  Tshcko                0.420   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_16
    SLICE_X113Y144.A4    net (fanout=2)        0.406   ult/ul/st/filtx/line2[16]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.COUT  Topcyb                0.404   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.094   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_8
    -------------------------------------------------  ---------------------------
    Total                                      4.276ns (2.399ns logic, 1.877ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_17 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.271ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.974 - 1.034)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_17 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y144.AQ    Tcko                  0.337   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/line2_17
    SLICE_X113Y144.B5    net (fanout=2)        0.432   ult/ul/st/filtx/line2[17]
    SLICE_X113Y144.DMUX  Topbd                 0.607   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<1>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.COUT  Topcyb                0.404   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.271ns (2.368ns logic, 1.903ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line1_8 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.289ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.974 - 1.012)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line1_8 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y144.BQ    Tcko                  0.337   ult/ul/st/filtx/line1[10]
                                                       ult/ul/st/filtx/line1_8
    SLICE_X116Y144.A2    net (fanout=2)        0.481   ult/ul/st/filtx/line1[8]
    SLICE_X116Y144.DMUX  Topad                 0.616   ult/ul/st/filtx/line1[0]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X114Y144.D5    net (fanout=1)        0.478   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_3
    SLICE_X114Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_32
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd23
    SLICE_X114Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd23
    SLICE_X114Y145.CQ    Tad_logic             0.763   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62_rt
    SLICE_X115Y145.C6    net (fanout=2)        0.485   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.289ns (2.403ns logic, 1.886ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line1_3 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.286ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.974 - 1.012)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line1_3 to ult/ul/st/filtx/line1_filt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y144.BQ    Tcko                  0.381   ult/ul/st/filtx/line1[0]
                                                       ult/ul/st/filtx/line1_3
    SLICE_X116Y144.D3    net (fanout=3)        0.594   ult/ul/st/filtx/line1[3]
    SLICE_X116Y144.COUT  Topcyd                0.319   ult/ul/st/filtx/line1[0]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X116Y145.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy[3]
    SLICE_X116Y145.AMUX  Tcina                 0.213   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_7
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X114Y145.A4    net (fanout=1)        0.459   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_4
    SLICE_X114Y145.AMUX  Tilo                  0.190   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24
    SLICE_X114Y145.B4    net (fanout=2)        0.410   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24
    SLICE_X114Y145.CQ    Tad_logic             0.769   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62_rt
    SLICE_X115Y145.C6    net (fanout=2)        0.485   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.128   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.286ns (2.338ns logic, 1.948ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_16 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_7 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.973 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_16 to ult/ul/st/filtx/line1_filt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.BMUX  Tshcko                0.420   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_16
    SLICE_X113Y144.A4    net (fanout=2)        0.406   ult/ul/st/filtx/line2[16]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.CLK   Tas                   0.483   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
                                                       ult/ul/st/filtx/line1_filt_7
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (2.384ns logic, 1.877ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.257ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.COUT  Topcya                0.409   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X113Y145.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy[3]
    SLICE_X113Y145.AMUX  Tcina                 0.213   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_73
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<7>
    SLICE_X112Y145.A1    net (fanout=1)        0.489   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_43
    SLICE_X112Y145.AMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54
    SLICE_X112Y145.B3    net (fanout=2)        0.473   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54
    SLICE_X112Y145.CQ    Tad_logic             0.769   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>5
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.128   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.257ns (2.475ns logic, 1.782ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_16 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_16 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.BMUX  Tshcko                0.420   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_16
    SLICE_X113Y144.A4    net (fanout=2)        0.406   ult/ul/st/filtx/line2[16]
    SLICE_X113Y144.COUT  Topcya                0.409   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X113Y145.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy[3]
    SLICE_X113Y145.AMUX  Tcina                 0.213   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_73
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<7>
    SLICE_X112Y145.A1    net (fanout=1)        0.489   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_43
    SLICE_X112Y145.AMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54
    SLICE_X112Y145.B3    net (fanout=2)        0.473   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54
    SLICE_X112Y145.CQ    Tad_logic             0.769   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>5
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (2.498ns logic, 1.757ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_16 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_8 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.253ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_16 to ult/ul/st/filtx/line1_filt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.BMUX  Tshcko                0.420   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_16
    SLICE_X113Y144.A4    net (fanout=2)        0.406   ult/ul/st/filtx/line2[16]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.CQ    Tad_logic             0.763   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.094   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_8
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (2.425ns logic, 1.828ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_1 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.251ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.974 - 1.034)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_1 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y144.DQ    Tcko                  0.337   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/line2_1
    SLICE_X113Y144.B4    net (fanout=3)        0.412   ult/ul/st/filtx/line2[1]
    SLICE_X113Y144.DMUX  Topbd                 0.607   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<1>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.COUT  Topcyb                0.404   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.251ns (2.368ns logic, 1.883ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_17 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.248ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.974 - 1.034)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_17 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y144.AQ    Tcko                  0.337   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/line2_17
    SLICE_X113Y144.B5    net (fanout=2)        0.432   ult/ul/st/filtx/line2[17]
    SLICE_X113Y144.DMUX  Topbd                 0.607   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<1>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.CQ    Tad_logic             0.763   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.248ns (2.394ns logic, 1.854ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_17 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.246ns (Levels of Logic = 5)
  Clock Path Skew:      -0.060ns (0.974 - 1.034)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_17 to ult/ul/st/filtx/line1_filt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y144.AQ    Tcko                  0.337   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/line2_17
    SLICE_X113Y144.B5    net (fanout=2)        0.432   ult/ul/st/filtx/line2[17]
    SLICE_X113Y144.DMUX  Topbd                 0.607   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<1>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.COUT  Topcyb                0.404   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.128   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.246ns (2.343ns logic, 1.903ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line1_8 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.264ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.974 - 1.012)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line1_8 to ult/ul/st/filtx/line1_filt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y144.BQ    Tcko                  0.337   ult/ul/st/filtx/line1[10]
                                                       ult/ul/st/filtx/line1_8
    SLICE_X116Y144.A2    net (fanout=2)        0.481   ult/ul/st/filtx/line1[8]
    SLICE_X116Y144.DMUX  Topad                 0.616   ult/ul/st/filtx/line1[0]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X114Y144.D5    net (fanout=1)        0.478   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_3
    SLICE_X114Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_32
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd23
    SLICE_X114Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd23
    SLICE_X114Y145.CQ    Tad_logic             0.763   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62_rt
    SLICE_X115Y145.C6    net (fanout=2)        0.485   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.128   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.264ns (2.378ns logic, 1.886ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_19 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.240ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_19 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y143.DQ    Tcko                  0.381   ult/ul/st/filtx/line2[19]
                                                       ult/ul/st/filtx/line2_19
    SLICE_X113Y144.D4    net (fanout=2)        0.520   ult/ul/st/filtx/line2[19]
    SLICE_X113Y144.COUT  Topcyd                0.319   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<3>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X113Y145.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy[3]
    SLICE_X113Y145.AMUX  Tcina                 0.213   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_73
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<7>
    SLICE_X112Y145.A1    net (fanout=1)        0.489   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_43
    SLICE_X112Y145.AMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54
    SLICE_X112Y145.B3    net (fanout=2)        0.473   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54
    SLICE_X112Y145.CQ    Tad_logic             0.769   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>5
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (2.369ns logic, 1.871ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_9 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.236ns (Levels of Logic = 5)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.AQ    Tad_logic             0.552   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X115Y145.A5    net (fanout=1)        0.426   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_45
    SLICE_X115Y145.COUT  Topcya                0.409   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<4>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.153   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_9
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (2.346ns logic, 1.890ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line1_3 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_8 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.252ns (Levels of Logic = 6)
  Clock Path Skew:      -0.038ns (0.974 - 1.012)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line1_3 to ult/ul/st/filtx/line1_filt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y144.BQ    Tcko                  0.381   ult/ul/st/filtx/line1[0]
                                                       ult/ul/st/filtx/line1_3
    SLICE_X116Y144.D3    net (fanout=3)        0.594   ult/ul/st/filtx/line1[3]
    SLICE_X116Y144.COUT  Topcyd                0.319   ult/ul/st/filtx/line1[0]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_lut<3>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy<3>
    SLICE_X116Y145.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy[3]
    SLICE_X116Y145.AMUX  Tcina                 0.213   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_7
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_cy<7>
    SLICE_X114Y145.A4    net (fanout=1)        0.459   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_4
    SLICE_X114Y145.AMUX  Tilo                  0.190   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24
    SLICE_X114Y145.B4    net (fanout=2)        0.410   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd24
    SLICE_X114Y145.CQ    Tad_logic             0.769   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_lut<0>5
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd2_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62_rt
    SLICE_X115Y145.C6    net (fanout=2)        0.485   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_62
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.094   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_8
    -------------------------------------------------  ---------------------------
    Total                                      4.252ns (2.304ns logic, 1.948ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_16 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_10 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.230ns (Levels of Logic = 6)
  Clock Path Skew:      -0.059ns (0.974 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_16 to ult/ul/st/filtx/line1_filt_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.BMUX  Tshcko                0.420   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_16
    SLICE_X113Y144.A4    net (fanout=2)        0.406   ult/ul/st/filtx/line2[16]
    SLICE_X113Y144.COUT  Topcya                0.409   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X113Y145.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy[3]
    SLICE_X113Y145.AMUX  Tcina                 0.213   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_73
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<7>
    SLICE_X112Y145.A1    net (fanout=1)        0.489   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_43
    SLICE_X112Y145.AMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54
    SLICE_X112Y145.B3    net (fanout=2)        0.473   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd54
    SLICE_X112Y145.CQ    Tad_logic             0.769   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>5
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65_rt
    SLICE_X115Y145.C4    net (fanout=1)        0.389   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
    SLICE_X115Y145.COUT  Topcyc                0.338   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<6>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
    SLICE_X115Y146.CIN   net (fanout=1)        0.000   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy[7]
    SLICE_X115Y146.CLK   Tcinck                0.128   ult/ul/st/filtx/line1_filt[10]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_xor<10>
                                                       ult/ul/st/filtx/line1_filt_10
    -------------------------------------------------  ---------------------------
    Total                                      4.230ns (2.473ns logic, 1.757ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ult/ul/st/filtx/line2_0 (FF)
  Destination:          ult/ul/st/filtx/line1_filt_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.973 - 1.033)
  Source Clock:         user_clk rising at 0.000ns
  Destination Clock:    user_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ult/ul/st/filtx/line2_0 to ult/ul/st/filtx/line1_filt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y143.AMUX  Tshcko                0.422   ult/ul/st/filtx/line3[3]
                                                       ult/ul/st/filtx/line2_0
    SLICE_X113Y144.A5    net (fanout=3)        0.431   ult/ul/st/filtx/line2[0]
    SLICE_X113Y144.DMUX  Topad                 0.614   ult/ul/st/filtx/line2[1]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_lut<0>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd3_cy<3>
    SLICE_X112Y144.D5    net (fanout=1)        0.591   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_33
    SLICE_X112Y144.DMUX  Tilo                  0.196   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_35
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.A5    net (fanout=2)        0.442   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd53
    SLICE_X112Y145.BQ    Tad_logic             0.671   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_65
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_lut<0>4
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X115Y145.B5    net (fanout=1)        0.438   ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd_55
    SLICE_X115Y145.CLK   Tas                   0.424   ult/ul/st/filtx/line1_filt[7]
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_lut<5>
                                                       ult/ul/st/filtx/ADDERTREE_INTERNAL_Madd6_cy<7>
                                                       ult/ul/st/filtx/line1_filt_6
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (2.327ns logic, 1.902ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2
  Logical resource: pcie/core/pcie_2_0_i/pcie_gt_i/gtx_v6_i/no_of_lanes.GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: pcie/core/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y23.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_wr_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y23.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y31.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_wr_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y31.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y33.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_wr_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y33.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y17.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_4/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y17.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y18.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_3/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y18.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y19.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: ult/ula/adpt_rd_fifo_2/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X6Y19.CLKBWRCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------
Slack: 1.500ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: ult/ula/adpt_rd_fifo_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y20.CLKARDCLKL
  Clock network: user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.106ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns pcie/core/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns pcie/core/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.191ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     11.215ns|            0|           33|            0|       167073|
| TS_CLK_125                    |     20.000ns|     17.900ns|          N/A|            0|            0|         1861|            0|
| TS_CLK_250                    |      4.000ns|      4.486ns|          N/A|           33|            0|       165212|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 33  Score: 5509  (Setup/Max: 5509, Hold: 0)

Constraints cover 167325 paths, 0 nets, and 28259 connections

Design statistics:
   Minimum period:  17.900ns{1}   (Maximum frequency:  55.866MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jan 17 14:21:53 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 759 MB



