{"vcs1":{"timestamp_begin":1680273847.281744682, "rt":0.70, "ut":0.24, "st":0.16}}
{"vcselab":{"timestamp_begin":1680273848.012822901, "rt":0.74, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680273848.776566822, "rt":0.23, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680273847.002012299}
{"VCS_COMP_START_TIME": 1680273847.002012299}
{"VCS_COMP_END_TIME": 1680273849.575699627}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 341640}}
{"stitch_vcselab": {"peak_mem": 239016}}
