

================================================================
== Vitis HLS Report for 'node4'
================================================================
* Date:           Mon Oct  7 15:44:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.480 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8025|     8025|  26.723 us|  26.723 us|  8025|  8025|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop12_loop13  |     8023|     8023|        25|          1|          1|  8000|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      459|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   100|     9220|     5520|    -|
|Memory               |        0|     -|      320|      330|    0|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|     4351|      768|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   101|    13891|     7140|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U4   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U5   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U6   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U7   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U8   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U9   |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U10  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U11  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U12  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U13  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U14  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U15  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U16  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U17  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U18  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U19  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U20  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U21   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U22   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U23   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U24   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U25   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U26   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U27   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U29   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U30   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U31   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U32   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U33   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U34   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U35   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U36   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U37   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U38   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U39   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0| 100| 9220| 5520|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_6ns_8ns_8ns_13_4_1_U41  |mac_muladd_6ns_8ns_8ns_13_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory |          Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v36_U    |node4_v36_RAM_AUTO_1R1W  |        0|  32|  33|    0|    40|   32|     1|         1280|
    |v36_1_U  |node4_v36_RAM_AUTO_1R1W  |        0|  32|  33|    0|    40|   32|     1|         1280|
    |v36_2_U  |node4_v36_RAM_AUTO_1R1W  |        0|  32|  33|    0|    40|   32|     1|         1280|
    |v36_3_U  |node4_v36_RAM_AUTO_1R1W  |        0|  32|  33|    0|    40|   32|     1|         1280|
    |v36_4_U  |node4_v36_RAM_AUTO_1R1W  |        0|  32|  33|    0|    40|   32|     1|         1280|
    |v36_5_U  |node4_v36_RAM_AUTO_1R1W  |        0|  32|  33|    0|    40|   32|     1|         1280|
    |v36_6_U  |node4_v36_RAM_AUTO_1R1W  |        0|  32|  33|    0|    40|   32|     1|         1280|
    |v36_7_U  |node4_v36_RAM_AUTO_1R1W  |        0|  32|  33|    0|    40|   32|     1|         1280|
    |v36_8_U  |node4_v36_RAM_AUTO_1R1W  |        0|  32|  33|    0|    40|   32|     1|         1280|
    |v36_9_U  |node4_v36_RAM_AUTO_1R1W  |        0|  32|  33|    0|    40|   32|     1|         1280|
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total    |                         |        0| 320| 330|    0|   400|  320|    10|        12800|
    +---------+-------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln124_1_fu_888_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln124_fu_940_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln125_fu_921_p2                 |         +|   0|  0|  13|           6|           1|
    |ap_block_state25_pp0_stage0_iter24  |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_no_bkwd_prs    |       and|   0|  0|   2|           1|           1|
    |ap_condition_frp_pvb_pf_start       |       and|   0|  0|   2|           1|           1|
    |pf_all_done                         |       and|   0|  0|   2|           1|           1|
    |pf_sync_continue                    |       and|   0|  0|   2|           1|           1|
    |cmp23_fu_973_p2                     |      icmp|   0|  0|  15|           8|           1|
    |cmp40_1_fu_957_p2                   |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln124_fu_882_p2                |      icmp|   0|  0|  20|          13|           9|
    |icmp_ln125_fu_897_p2                |      icmp|   0|  0|  13|           6|           6|
    |or_ln124_fu_903_p2                  |        or|   0|  0|   2|           1|           1|
    |add33_11439424956677893_fu_1160_p3  |    select|   0|  0|  32|           1|          32|
    |add33_2444758658091_fu_1165_p3      |    select|   0|  0|  32|           1|          32|
    |add33_35154697695_fu_1155_p3        |    select|   0|  0|  32|           1|          32|
    |add33_460638289_fu_1170_p3          |    select|   0|  0|  32|           1|          32|
    |add33_5717497_fu_1150_p3            |    select|   0|  0|  32|           1|          32|
    |add33_68487_fu_1175_p3              |    select|   0|  0|  32|           1|          32|
    |add33_799_fu_1145_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln124_1_fu_946_p3            |    select|   0|  0|   8|           1|           8|
    |select_ln124_fu_909_p3              |    select|   0|  0|   6|           1|           1|
    |v43_8_fu_1131_p3                    |    select|   0|  0|  32|           1|           1|
    |v43_9_fu_1138_p3                    |    select|   0|  0|  32|           1|           1|
    |v43_fu_1124_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 459|          81|         270|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_v37_load             |   9|          2|    8|         16|
    |ap_sig_allocacmp_v38_load             |   9|          2|    6|         12|
    |indvar_flatten_fu_128                 |   9|          2|   13|         26|
    |real_start                            |   9|          2|    1|          2|
    |v37_fu_124                            |   9|          2|    8|         16|
    |v38_fu_120                            |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   55|        110|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |add33_11439424956677893_reg_1910                   |  32|   0|   32|          0|
    |add33_2444758658091_reg_1915                       |  32|   0|   32|          0|
    |add33_35154697695_reg_1905                         |  32|   0|   32|          0|
    |add33_460638289_reg_1920                           |  32|   0|   32|          0|
    |add33_5717497_reg_1900                             |  32|   0|   32|          0|
    |add33_68487_reg_1925                               |  32|   0|   32|          0|
    |add33_799_reg_1895                                 |  32|   0|   32|          0|
    |ap_CS_fsm                                          |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_condition_exit_pp0_iter0_stage0_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_done_reg                                        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg                   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg                         |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg                         |   1|   0|    1|          0|
    |cmp23_reg_1310                                     |   1|   0|    1|          0|
    |cmp40_1_reg_1296                                   |   1|   0|    1|          0|
    |icmp_ln124_reg_1262                                |   1|   0|    1|          0|
    |icmp_ln125_reg_1266                                |   1|   0|    1|          0|
    |icmp_ln125_reg_1266_pp0_iter1_reg                  |   1|   0|    1|          0|
    |indvar_flatten_fu_128                              |  13|   0|   13|          0|
    |or_ln124_reg_1271                                  |   1|   0|    1|          0|
    |pf_all_done                                        |   1|   0|    1|          0|
    |select_ln124_1_reg_1285                            |   8|   0|    8|          0|
    |select_ln124_reg_1275                              |   6|   0|    6|          0|
    |start_once_reg                                     |   1|   0|    1|          0|
    |tmp1_reg_1885                                      |  32|   0|   32|          0|
    |tmp2_reg_1890                                      |  32|   0|   32|          0|
    |tmp_reg_1880                                       |  32|   0|   32|          0|
    |v36_1_addr_reg_1558                                |   6|   0|    6|          0|
    |v36_2_addr_reg_1564                                |   6|   0|    6|          0|
    |v36_3_addr_reg_1570                                |   6|   0|    6|          0|
    |v36_4_addr_reg_1576                                |   6|   0|    6|          0|
    |v36_5_addr_reg_1582                                |   6|   0|    6|          0|
    |v36_6_addr_reg_1588                                |   6|   0|    6|          0|
    |v36_7_addr_reg_1594                                |   6|   0|    6|          0|
    |v36_8_addr_reg_1606                                |   6|   0|    6|          0|
    |v36_9_addr_reg_1612                                |   6|   0|    6|          0|
    |v36_addr_reg_1600                                  |   6|   0|    6|          0|
    |v37_fu_124                                         |   8|   0|    8|          0|
    |v38_fu_120                                         |   6|   0|    6|          0|
    |v42_1_reg_1479                                     |  32|   0|   32|          0|
    |v43_17_reg_1675                                    |  32|   0|   32|          0|
    |v43_18_reg_1680                                    |  32|   0|   32|          0|
    |v43_19_reg_1685                                    |  32|   0|   32|          0|
    |v43_1_reg_1670                                     |  32|   0|   32|          0|
    |v43_20_reg_1690                                    |  32|   0|   32|          0|
    |v43_21_reg_1695                                    |  32|   0|   32|          0|
    |v43_22_reg_1700                                    |  32|   0|   32|          0|
    |v43_8_reg_1870                                     |  32|   0|   32|          0|
    |v43_9_reg_1875                                     |  32|   0|   32|          0|
    |v43_reg_1865                                       |  32|   0|   32|          0|
    |v44_10_reg_1710                                    |  32|   0|   32|          0|
    |v44_11_reg_1935                                    |  32|   0|   32|          0|
    |v44_12_reg_1940                                    |  32|   0|   32|          0|
    |v44_13_reg_1945                                    |  32|   0|   32|          0|
    |v44_14_reg_1950                                    |  32|   0|   32|          0|
    |v44_15_reg_1955                                    |  32|   0|   32|          0|
    |v44_16_reg_1960                                    |  32|   0|   32|          0|
    |v44_17_reg_1715                                    |  32|   0|   32|          0|
    |v44_18_reg_1720                                    |  32|   0|   32|          0|
    |v44_19_reg_1930                                    |  32|   0|   32|          0|
    |v44_1_reg_1623                                     |  32|   0|   32|          0|
    |v44_2_reg_1629                                     |  32|   0|   32|          0|
    |v44_3_reg_1635                                     |  32|   0|   32|          0|
    |v44_4_reg_1641                                     |  32|   0|   32|          0|
    |v44_5_reg_1647                                     |  32|   0|   32|          0|
    |v44_6_reg_1653                                     |  32|   0|   32|          0|
    |v44_7_reg_1659                                     |  32|   0|   32|          0|
    |v44_8_reg_1665                                     |  32|   0|   32|          0|
    |v44_9_reg_1705                                     |  32|   0|   32|          0|
    |v44_reg_1618                                       |  32|   0|   32|          0|
    |v45_10_reg_1845                                    |  32|   0|   32|          0|
    |v45_11_reg_1850                                    |  32|   0|   32|          0|
    |v45_12_reg_1855                                    |  32|   0|   32|          0|
    |v45_13_reg_1860                                    |  32|   0|   32|          0|
    |v45_14_reg_1965                                    |  32|   0|   32|          0|
    |v45_14_reg_1965_pp0_iter23_reg                     |  32|   0|   32|          0|
    |v45_15_reg_1983                                    |  32|   0|   32|          0|
    |v45_16_reg_1989                                    |  32|   0|   32|          0|
    |v45_17_reg_1995                                    |  32|   0|   32|          0|
    |v45_18_reg_2001                                    |  32|   0|   32|          0|
    |v45_19_reg_2007                                    |  32|   0|   32|          0|
    |v45_20_reg_2013                                    |  32|   0|   32|          0|
    |v45_21_reg_2019                                    |  32|   0|   32|          0|
    |v45_22_reg_1971                                    |  32|   0|   32|          0|
    |v45_22_reg_1971_pp0_iter23_reg                     |  32|   0|   32|          0|
    |v45_23_reg_1977                                    |  32|   0|   32|          0|
    |v45_23_reg_1977_pp0_iter23_reg                     |  32|   0|   32|          0|
    |v45_8_reg_1835                                     |  32|   0|   32|          0|
    |v45_9_reg_1840                                     |  32|   0|   32|          0|
    |v45_reg_1830                                       |  32|   0|   32|          0|
    |v47_0_0_load_reg_1400                              |  32|   0|   32|          0|
    |v47_0_1_load_reg_1450                              |  32|   0|   32|          0|
    |v47_1_0_load_reg_1405                              |  32|   0|   32|          0|
    |v47_1_1_load_reg_1760                              |  32|   0|   32|          0|
    |v47_2_0_load_reg_1410                              |  32|   0|   32|          0|
    |v47_2_1_load_reg_1765                              |  32|   0|   32|          0|
    |v47_3_0_load_reg_1415                              |  32|   0|   32|          0|
    |v47_3_1_load_reg_1770                              |  32|   0|   32|          0|
    |v47_4_0_load_reg_1420                              |  32|   0|   32|          0|
    |v47_4_1_load_reg_1775                              |  32|   0|   32|          0|
    |v47_5_0_load_reg_1425                              |  32|   0|   32|          0|
    |v47_5_1_load_reg_1780                              |  32|   0|   32|          0|
    |v47_6_0_load_reg_1430                              |  32|   0|   32|          0|
    |v47_6_1_load_reg_1785                              |  32|   0|   32|          0|
    |v47_7_0_load_reg_1435                              |  32|   0|   32|          0|
    |v47_7_1_load_reg_1790                              |  32|   0|   32|          0|
    |v47_8_0_load_reg_1440                              |  32|   0|   32|          0|
    |v47_8_1_load_reg_1455                              |  32|   0|   32|          0|
    |v47_9_0_load_reg_1445                              |  32|   0|   32|          0|
    |v47_9_1_load_reg_1460                              |  32|   0|   32|          0|
    |v49_0_load3_fu_136                                 |  32|   0|   32|          0|
    |v49_1_load1_fu_132                                 |  32|   0|   32|          0|
    |zext_ln130_1_reg_1324                              |  13|   0|   64|         51|
    |cmp23_reg_1310                                     |  64|  32|    1|          0|
    |cmp40_1_reg_1296                                   |  64|  32|    1|          0|
    |icmp_ln124_reg_1262                                |  64|  32|    1|          0|
    |or_ln124_reg_1271                                  |  64|  32|    1|          0|
    |select_ln124_reg_1275                              |  64|  32|    6|          0|
    |v36_1_addr_reg_1558                                |  64|  32|    6|          0|
    |v36_2_addr_reg_1564                                |  64|  32|    6|          0|
    |v36_3_addr_reg_1570                                |  64|  32|    6|          0|
    |v36_4_addr_reg_1576                                |  64|  32|    6|          0|
    |v36_5_addr_reg_1582                                |  64|  32|    6|          0|
    |v36_6_addr_reg_1588                                |  64|  32|    6|          0|
    |v36_7_addr_reg_1594                                |  64|  32|    6|          0|
    |v36_8_addr_reg_1606                                |  64|  32|    6|          0|
    |v36_9_addr_reg_1612                                |  64|  32|    6|          0|
    |v36_addr_reg_1600                                  |  64|  32|    6|          0|
    |v42_1_reg_1479                                     |  64|  32|   32|          0|
    |v44_1_reg_1623                                     |  64|  32|   32|          0|
    |v44_2_reg_1629                                     |  64|  32|   32|          0|
    |v44_3_reg_1635                                     |  64|  32|   32|          0|
    |v44_4_reg_1641                                     |  64|  32|   32|          0|
    |v44_5_reg_1647                                     |  64|  32|   32|          0|
    |v44_6_reg_1653                                     |  64|  32|   32|          0|
    |v44_7_reg_1659                                     |  64|  32|   32|          0|
    |zext_ln130_1_reg_1324                              |  64|  32|   64|         51|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              |4351| 768| 3256|        102|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         node4|  return value|
|start_full_n          |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_continue           |   in|    1|  ap_ctrl_hs|         node4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         node4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         node4|  return value|
|start_out             |  out|    1|  ap_ctrl_hs|         node4|  return value|
|start_write           |  out|    1|  ap_ctrl_hs|         node4|  return value|
|v55_0_din             |  out|   32|     ap_fifo|         v55_0|       pointer|
|v55_0_num_data_valid  |   in|    7|     ap_fifo|         v55_0|       pointer|
|v55_0_fifo_cap        |   in|    7|     ap_fifo|         v55_0|       pointer|
|v55_0_full_n          |   in|    1|     ap_fifo|         v55_0|       pointer|
|v55_0_write           |  out|    1|     ap_fifo|         v55_0|       pointer|
|v55_1_din             |  out|   32|     ap_fifo|         v55_1|       pointer|
|v55_1_num_data_valid  |   in|    7|     ap_fifo|         v55_1|       pointer|
|v55_1_fifo_cap        |   in|    7|     ap_fifo|         v55_1|       pointer|
|v55_1_full_n          |   in|    1|     ap_fifo|         v55_1|       pointer|
|v55_1_write           |  out|    1|     ap_fifo|         v55_1|       pointer|
|v55_2_din             |  out|   32|     ap_fifo|         v55_2|       pointer|
|v55_2_num_data_valid  |   in|    7|     ap_fifo|         v55_2|       pointer|
|v55_2_fifo_cap        |   in|    7|     ap_fifo|         v55_2|       pointer|
|v55_2_full_n          |   in|    1|     ap_fifo|         v55_2|       pointer|
|v55_2_write           |  out|    1|     ap_fifo|         v55_2|       pointer|
|v55_3_din             |  out|   32|     ap_fifo|         v55_3|       pointer|
|v55_3_num_data_valid  |   in|    7|     ap_fifo|         v55_3|       pointer|
|v55_3_fifo_cap        |   in|    7|     ap_fifo|         v55_3|       pointer|
|v55_3_full_n          |   in|    1|     ap_fifo|         v55_3|       pointer|
|v55_3_write           |  out|    1|     ap_fifo|         v55_3|       pointer|
|v55_4_din             |  out|   32|     ap_fifo|         v55_4|       pointer|
|v55_4_num_data_valid  |   in|    7|     ap_fifo|         v55_4|       pointer|
|v55_4_fifo_cap        |   in|    7|     ap_fifo|         v55_4|       pointer|
|v55_4_full_n          |   in|    1|     ap_fifo|         v55_4|       pointer|
|v55_4_write           |  out|    1|     ap_fifo|         v55_4|       pointer|
|v55_5_din             |  out|   32|     ap_fifo|         v55_5|       pointer|
|v55_5_num_data_valid  |   in|    7|     ap_fifo|         v55_5|       pointer|
|v55_5_fifo_cap        |   in|    7|     ap_fifo|         v55_5|       pointer|
|v55_5_full_n          |   in|    1|     ap_fifo|         v55_5|       pointer|
|v55_5_write           |  out|    1|     ap_fifo|         v55_5|       pointer|
|v55_6_din             |  out|   32|     ap_fifo|         v55_6|       pointer|
|v55_6_num_data_valid  |   in|    7|     ap_fifo|         v55_6|       pointer|
|v55_6_fifo_cap        |   in|    7|     ap_fifo|         v55_6|       pointer|
|v55_6_full_n          |   in|    1|     ap_fifo|         v55_6|       pointer|
|v55_6_write           |  out|    1|     ap_fifo|         v55_6|       pointer|
|v55_7_din             |  out|   32|     ap_fifo|         v55_7|       pointer|
|v55_7_num_data_valid  |   in|    7|     ap_fifo|         v55_7|       pointer|
|v55_7_fifo_cap        |   in|    7|     ap_fifo|         v55_7|       pointer|
|v55_7_full_n          |   in|    1|     ap_fifo|         v55_7|       pointer|
|v55_7_write           |  out|    1|     ap_fifo|         v55_7|       pointer|
|v55_8_din             |  out|   32|     ap_fifo|         v55_8|       pointer|
|v55_8_num_data_valid  |   in|    7|     ap_fifo|         v55_8|       pointer|
|v55_8_fifo_cap        |   in|    7|     ap_fifo|         v55_8|       pointer|
|v55_8_full_n          |   in|    1|     ap_fifo|         v55_8|       pointer|
|v55_8_write           |  out|    1|     ap_fifo|         v55_8|       pointer|
|v55_9_din             |  out|   32|     ap_fifo|         v55_9|       pointer|
|v55_9_num_data_valid  |   in|    7|     ap_fifo|         v55_9|       pointer|
|v55_9_fifo_cap        |   in|    7|     ap_fifo|         v55_9|       pointer|
|v55_9_full_n          |   in|    1|     ap_fifo|         v55_9|       pointer|
|v55_9_write           |  out|    1|     ap_fifo|         v55_9|       pointer|
|v47_0_0_address0      |  out|   13|   ap_memory|       v47_0_0|         array|
|v47_0_0_ce0           |  out|    1|   ap_memory|       v47_0_0|         array|
|v47_0_0_q0            |   in|   32|   ap_memory|       v47_0_0|         array|
|v47_0_1_address0      |  out|   13|   ap_memory|       v47_0_1|         array|
|v47_0_1_ce0           |  out|    1|   ap_memory|       v47_0_1|         array|
|v47_0_1_q0            |   in|   32|   ap_memory|       v47_0_1|         array|
|v47_1_0_address0      |  out|   13|   ap_memory|       v47_1_0|         array|
|v47_1_0_ce0           |  out|    1|   ap_memory|       v47_1_0|         array|
|v47_1_0_q0            |   in|   32|   ap_memory|       v47_1_0|         array|
|v47_1_1_address0      |  out|   13|   ap_memory|       v47_1_1|         array|
|v47_1_1_ce0           |  out|    1|   ap_memory|       v47_1_1|         array|
|v47_1_1_q0            |   in|   32|   ap_memory|       v47_1_1|         array|
|v47_2_0_address0      |  out|   13|   ap_memory|       v47_2_0|         array|
|v47_2_0_ce0           |  out|    1|   ap_memory|       v47_2_0|         array|
|v47_2_0_q0            |   in|   32|   ap_memory|       v47_2_0|         array|
|v47_2_1_address0      |  out|   13|   ap_memory|       v47_2_1|         array|
|v47_2_1_ce0           |  out|    1|   ap_memory|       v47_2_1|         array|
|v47_2_1_q0            |   in|   32|   ap_memory|       v47_2_1|         array|
|v47_3_0_address0      |  out|   13|   ap_memory|       v47_3_0|         array|
|v47_3_0_ce0           |  out|    1|   ap_memory|       v47_3_0|         array|
|v47_3_0_q0            |   in|   32|   ap_memory|       v47_3_0|         array|
|v47_3_1_address0      |  out|   13|   ap_memory|       v47_3_1|         array|
|v47_3_1_ce0           |  out|    1|   ap_memory|       v47_3_1|         array|
|v47_3_1_q0            |   in|   32|   ap_memory|       v47_3_1|         array|
|v47_4_0_address0      |  out|   13|   ap_memory|       v47_4_0|         array|
|v47_4_0_ce0           |  out|    1|   ap_memory|       v47_4_0|         array|
|v47_4_0_q0            |   in|   32|   ap_memory|       v47_4_0|         array|
|v47_4_1_address0      |  out|   13|   ap_memory|       v47_4_1|         array|
|v47_4_1_ce0           |  out|    1|   ap_memory|       v47_4_1|         array|
|v47_4_1_q0            |   in|   32|   ap_memory|       v47_4_1|         array|
|v47_5_0_address0      |  out|   13|   ap_memory|       v47_5_0|         array|
|v47_5_0_ce0           |  out|    1|   ap_memory|       v47_5_0|         array|
|v47_5_0_q0            |   in|   32|   ap_memory|       v47_5_0|         array|
|v47_5_1_address0      |  out|   13|   ap_memory|       v47_5_1|         array|
|v47_5_1_ce0           |  out|    1|   ap_memory|       v47_5_1|         array|
|v47_5_1_q0            |   in|   32|   ap_memory|       v47_5_1|         array|
|v47_6_0_address0      |  out|   13|   ap_memory|       v47_6_0|         array|
|v47_6_0_ce0           |  out|    1|   ap_memory|       v47_6_0|         array|
|v47_6_0_q0            |   in|   32|   ap_memory|       v47_6_0|         array|
|v47_6_1_address0      |  out|   13|   ap_memory|       v47_6_1|         array|
|v47_6_1_ce0           |  out|    1|   ap_memory|       v47_6_1|         array|
|v47_6_1_q0            |   in|   32|   ap_memory|       v47_6_1|         array|
|v47_7_0_address0      |  out|   13|   ap_memory|       v47_7_0|         array|
|v47_7_0_ce0           |  out|    1|   ap_memory|       v47_7_0|         array|
|v47_7_0_q0            |   in|   32|   ap_memory|       v47_7_0|         array|
|v47_7_1_address0      |  out|   13|   ap_memory|       v47_7_1|         array|
|v47_7_1_ce0           |  out|    1|   ap_memory|       v47_7_1|         array|
|v47_7_1_q0            |   in|   32|   ap_memory|       v47_7_1|         array|
|v47_8_0_address0      |  out|   13|   ap_memory|       v47_8_0|         array|
|v47_8_0_ce0           |  out|    1|   ap_memory|       v47_8_0|         array|
|v47_8_0_q0            |   in|   32|   ap_memory|       v47_8_0|         array|
|v47_8_1_address0      |  out|   13|   ap_memory|       v47_8_1|         array|
|v47_8_1_ce0           |  out|    1|   ap_memory|       v47_8_1|         array|
|v47_8_1_q0            |   in|   32|   ap_memory|       v47_8_1|         array|
|v47_9_0_address0      |  out|   13|   ap_memory|       v47_9_0|         array|
|v47_9_0_ce0           |  out|    1|   ap_memory|       v47_9_0|         array|
|v47_9_0_q0            |   in|   32|   ap_memory|       v47_9_0|         array|
|v47_9_1_address0      |  out|   13|   ap_memory|       v47_9_1|         array|
|v47_9_1_ce0           |  out|    1|   ap_memory|       v47_9_1|         array|
|v47_9_1_q0            |   in|   32|   ap_memory|       v47_9_1|         array|
|v49_0_address0        |  out|    8|   ap_memory|         v49_0|         array|
|v49_0_ce0             |  out|    1|   ap_memory|         v49_0|         array|
|v49_0_q0              |   in|   32|   ap_memory|         v49_0|         array|
|v49_1_address0        |  out|    8|   ap_memory|         v49_1|         array|
|v49_1_ce0             |  out|    1|   ap_memory|         v49_1|         array|
|v49_1_q0              |   in|   32|   ap_memory|         v49_1|         array|
+----------------------+-----+-----+------------+--------------+--------------+

