INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'michaela' on host 'michaela-PC' (Linux_x86_64 version 5.4.0-42-generic) on Thu Mar 14 22:03:35 CST 2024
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls'
Sourcing Tcl script '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/export.tcl'
INFO: [HLS 200-1510] Running: open_project hls_prj 
INFO: [HLS 200-10] Opening project '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj'.
INFO: [HLS 200-1510] Running: set_top sa_compute 
INFO: [HLS 200-1510] Running: add_files stream.h 
INFO: [HLS 200-10] Adding design file 'stream.h' to the project
INFO: [HLS 200-1510] Running: add_files rocky-lib.h 
INFO: [HLS 200-10] Adding design file 'rocky-lib.h' to the project
INFO: [HLS 200-1510] Running: add_files pipeSA_tools.h 
INFO: [HLS 200-10] Adding design file 'pipeSA_tools.h' to the project
INFO: [HLS 200-1510] Running: add_files param.h 
INFO: [HLS 200-10] Adding design file 'param.h' to the project
INFO: [HLS 200-1510] Running: add_files misc_DSP.h 
INFO: [HLS 200-10] Adding design file 'misc_DSP.h' to the project
INFO: [HLS 200-1510] Running: add_files misc.h 
INFO: [HLS 200-10] Adding design file 'misc.h' to the project
INFO: [HLS 200-1510] Running: add_files matrix-vector-unit-dsp.h 
INFO: [HLS 200-10] Adding design file 'matrix-vector-unit-dsp.h' to the project
INFO: [HLS 200-1510] Running: add_files config_sa.h 
INFO: [HLS 200-10] Adding design file 'config_sa.h' to the project
INFO: [HLS 200-1510] Running: add_files block_top.h 
INFO: [HLS 200-10] Adding design file 'block_top.h' to the project
INFO: [HLS 200-1510] Running: add_files block_top.cpp 
INFO: [HLS 200-10] Adding design file 'block_top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb conv2_hls_out_4bit.txt -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'conv2_hls_out_4bit.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb block_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'block_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution s2_time -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: create_clock -period 3.3 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name sa_compute sa_compute 
INFO: [HLS 200-1510] Running: export_design -flow impl -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 22:03:46 2024...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Wrote  : </home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Wrote  : </home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
[Thu Mar 14 22:04:05 2024] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Thu Mar 14 22:04:05 2024] Launched synth_1...
Run output will be captured here: /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/synth_1/runme.log
[Thu Mar 14 22:04:05 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21336
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.297 ; gain = 30.902 ; free physical = 34409 ; free virtual = 88300
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/synth_1/.Xil/Vivado-21071-michaela-PC/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/synth_1/.Xil/Vivado-21071-michaela-PC/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2779.203 ; gain = 75.809 ; free physical = 33695 ; free virtual = 87593
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.047 ; gain = 94.652 ; free physical = 33805 ; free virtual = 87705
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2798.047 ; gain = 94.652 ; free physical = 33805 ; free virtual = 87705
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2798.047 ; gain = 0.000 ; free physical = 33788 ; free virtual = 87688
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/sa_compute.xdc]
Finished Parsing XDC File [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/sa_compute.xdc]
Parsing XDC File [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.859 ; gain = 0.000 ; free physical = 34347 ; free virtual = 88282
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.859 ; gain = 0.000 ; free physical = 34343 ; free virtual = 88278
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2885.859 ; gain = 182.465 ; free physical = 34428 ; free virtual = 88383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2885.859 ; gain = 182.465 ; free physical = 34428 ; free virtual = 88383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2885.859 ; gain = 182.465 ; free physical = 34427 ; free virtual = 88382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2885.859 ; gain = 182.465 ; free physical = 34422 ; free virtual = 88378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2885.859 ; gain = 182.465 ; free physical = 34373 ; free virtual = 88335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3332.297 ; gain = 628.902 ; free physical = 34140 ; free virtual = 88216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3332.297 ; gain = 628.902 ; free physical = 34140 ; free virtual = 88216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3352.336 ; gain = 648.941 ; free physical = 34137 ; free virtual = 88213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3358.273 ; gain = 654.879 ; free physical = 34624 ; free virtual = 88708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3358.273 ; gain = 654.879 ; free physical = 34623 ; free virtual = 88708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3358.273 ; gain = 654.879 ; free physical = 34623 ; free virtual = 88708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3358.273 ; gain = 654.879 ; free physical = 34622 ; free virtual = 88707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3358.273 ; gain = 654.879 ; free physical = 34622 ; free virtual = 88707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3358.273 ; gain = 654.879 ; free physical = 34622 ; free virtual = 88707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3358.273 ; gain = 654.879 ; free physical = 34622 ; free virtual = 88707
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3358.273 ; gain = 567.066 ; free physical = 34656 ; free virtual = 88741
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 3358.281 ; gain = 654.879 ; free physical = 34656 ; free virtual = 88741
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3358.281 ; gain = 0.000 ; free physical = 34648 ; free virtual = 88732
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3382.055 ; gain = 0.000 ; free physical = 34608 ; free virtual = 88695
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 3382.055 ; gain = 938.898 ; free physical = 34719 ; free virtual = 88807
INFO: [Common 17-1381] The checkpoint '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 22:09:31 2024...
[Thu Mar 14 22:09:34 2024] synth_1 finished
wait_on_run: Time (s): cpu = 00:04:19 ; elapsed = 00:05:29 . Memory (MB): peak = 2887.500 ; gain = 0.000 ; free physical = 35908 ; free virtual = 90019
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2970.730 ; gain = 0.000 ; free physical = 34606 ; free virtual = 88765
INFO: [Netlist 29-17] Analyzing 1444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/sa_compute.xdc]
Finished Parsing XDC File [/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/sa_compute.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2994.738 ; gain = 0.000 ; free physical = 33898 ; free virtual = 88113
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 203 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 19 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 120 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2994.738 ; gain = 107.238 ; free physical = 33897 ; free virtual = 88112
Running report: report_utilization -file ./report/sa_compute_utilization_synth.rpt
Contents of report file './report/sa_compute_utilization_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 14 22:09:46 2024
| Host         : michaela-PC running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file ./report/sa_compute_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xczu3egsbva484-1
| Design State : Synthesized
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs*                  | 15437 |     0 |     70560 | 21.88 |
|   LUT as Logic             | 12053 |     0 |     70560 | 17.08 |
|   LUT as Memory            |  3384 |     0 |     28800 | 11.75 |
|     LUT as Distributed RAM |  1112 |     0 |           |       |
|     LUT as Shift Register  |  2272 |     0 |           |       |
| CLB Registers              | 14460 |     0 |    141120 | 10.25 |
|   Register as Flip Flop    | 14460 |     0 |    141120 | 10.25 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   525 |     0 |      8820 |  5.95 |
| F7 Muxes                   |   490 |     0 |     35280 |  1.39 |
| F8 Muxes                   |   226 |     0 |     17640 |  1.28 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 282   |          Yes |         Set |            - |
| 14178 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   12 |     0 |       216 |  5.56 |
|   RAMB36/FIFO*    |   12 |     0 |       216 |  5.56 |
|     RAMB36E2 only |   12 |       |           |       |
|   RAMB18          |    0 |     0 |       432 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   64 |     0 |       360 | 17.78 |
|   DSP48E2 only |   64 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |        82 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14178 |            Register |
| LUT6     |  4566 |                 CLB |
| LUT4     |  3064 |                 CLB |
| LUT2     |  2322 |                 CLB |
| SRL16E   |  2272 |                 CLB |
| LUT3     |  1679 |                 CLB |
| LUT5     |  1456 |                 CLB |
| RAMD64E  |   960 |                 CLB |
| LUT1     |   872 |                 CLB |
| CARRY8   |   525 |                 CLB |
| MUXF7    |   490 |                 CLB |
| FDSE     |   282 |            Register |
| RAMD32   |   266 |                 CLB |
| MUXF8    |   226 |                 CLB |
| DSP48E2  |    64 |          Arithmetic |
| RAMS32   |    38 |                 CLB |
| RAMB36E2 |    12 |            BLOCKRAM |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/sa_compute_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 4450.781 ; gain = 1456.043 ; free physical = 30735 ; free virtual = 85061
Contents of report file './report/sa_compute_timing_synth.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Mar 14 22:10:13 2024
| Host              : michaela-PC running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -file ./report/sa_compute_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (276)
6. checking no_output_delay (270)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (276)
--------------------------------
 There are 276 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (270)
---------------------------------
 There are 270 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.027        0.000                      0                59214        0.065        0.000                      0                59214        1.077        0.000                       0                 18088  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.027        0.000                      0                59214        0.065        0.000                      0                59214        1.077        0.000                       0                 18088  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 0.863ns (38.102%)  route 1.402ns (61.898%))
  Logic Levels:           9  (CARRY8=4 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18403, unset)        0.000     0.000    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[23]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.096     0.096 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[23]/Q
                         net (fo=8, unplaced)         0.205     0.301    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg__0[23]
                         LUT6 (Prop_LUT6_I0_O)        0.179     0.480 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/icmp_ln2077_reg_3249[0]_i_8__2/O
                         net (fo=1, unplaced)         0.210     0.690    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/icmp_ln2077_reg_3249[0]_i_8__2_n_2
                         LUT6 (Prop_LUT6_I0_O)        0.040     0.730 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/icmp_ln2077_reg_3249[0]_i_7__2/O
                         net (fo=1, unplaced)         0.210     0.940    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/icmp_ln2077_reg_3249[0]_i_7__2_n_2
                         LUT6 (Prop_LUT6_I5_O)        0.040     0.980 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/icmp_ln2077_reg_3249[0]_i_5__2/O
                         net (fo=4, unplaced)         0.222     1.202    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/icmp_ln2077_reg_3249[0]_i_5__2_n_2
                         LUT6 (Prop_LUT6_I5_O)        0.040     1.242 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222[0]_i_9__2/O
                         net (fo=3, unplaced)         0.216     1.458    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222[0]_i_9__2_n_2
                         LUT2 (Prop_LUT2_I1_O)        0.085     1.543 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222[0]_i_4__2/O
                         net (fo=1, unplaced)         0.287     1.830    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222[0]_i_4__2_n_2
                         CARRY8 (Prop_CARRY8_DI[0]_CO[7])
                                                      0.177     2.007 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[0]_i_3__2/CO[7]
                         net (fo=1, unplaced)         0.007     2.014    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[0]_i_3__2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     2.044 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[8]_i_1__2/CO[7]
                         net (fo=1, unplaced)         0.007     2.051    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[8]_i_1__2_n_2
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.030     2.081 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[16]_i_1__2/CO[7]
                         net (fo=1, unplaced)         0.007     2.088    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[16]_i_1__2_n_2
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.146     2.234 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[24]_i_1__2/O[7]
                         net (fo=1, unplaced)         0.031     2.265    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[24]_i_1__2_n_10
                         FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18403, unset)        0.000     3.300    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[31]/C
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         FDRE (Setup_FDRE_C_D)        0.027     3.292    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/w_index_reg_222_reg[31]
  -------------------------------------------------------------------
                         required time                          3.292    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                  1.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/p_Result_60_0_1_reg_3573_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/add_ln69_163_reg_3708_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.057ns (51.351%)  route 0.054ns (48.649%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18403, unset)        0.000     0.000    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/p_Result_60_0_1_reg_3573_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/p_Result_60_0_1_reg_3573_reg[3]/Q
                         net (fo=2, unplaced)         0.047     0.085    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/p_Result_60_0_1_reg_3573[3]
                         CARRY8 (Prop_CARRY8_S[0]_O[0])
                                                      0.019     0.104 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/add_ln69_163_reg_3708_reg[15]_i_2/O[0]
                         net (fo=1, unplaced)         0.007     0.111    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/add_ln69_163_fu_2167_p2[10]
                         FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/add_ln69_163_reg_3708_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18403, unset)        0.000     0.000    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/add_ln69_163_reg_3708_reg[10]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_56_U0/add_ln69_163_reg_3708_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.300       1.561                bd_0_i/hls_inst/inst/in_stream_extract_U/U_sa_compute_fifo_w256_d64_A_ram/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.650       1.077                bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/or_ln2156_1_reg_3284_pp0_iter7_reg_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.650       1.077                bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/or_ln2156_1_reg_3284_pp0_iter7_reg_reg[0]_srl6/CLK




INFO: [Timing 38-480] Writing timing data to binary archive.
[Thu Mar 14 22:10:17 2024] Launched impl_1...
Run output will be captured here: /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/impl_1/runme.log
[Thu Mar 14 22:10:17 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2433.047 ; gain = 5.938 ; free physical = 29162 ; free virtual = 83681
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2696.496 ; gain = 0.000 ; free physical = 28609 ; free virtual = 83275
INFO: [Netlist 29-17] Analyzing 1444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3043.297 ; gain = 0.000 ; free physical = 27906 ; free virtual = 82447
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 203 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 19 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 120 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3043.297 ; gain = 619.156 ; free physical = 27893 ; free virtual = 82436
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3175.703 ; gain = 128.438 ; free physical = 27456 ; free virtual = 82018

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b701c5bd

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3175.703 ; gain = 0.000 ; free physical = 27881 ; free virtual = 82452

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 479 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8b3bd3c1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.90 . Memory (MB): peak = 3281.699 ; gain = 24.012 ; free physical = 27521 ; free virtual = 82158
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 16 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: df4d9230

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3281.699 ; gain = 24.012 ; free physical = 27514 ; free virtual = 82151
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: acf15a7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3281.699 ; gain = 24.012 ; free physical = 27491 ; free virtual = 82129
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: acf15a7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3281.699 ; gain = 24.012 ; free physical = 27487 ; free virtual = 82125
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: acf15a7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3281.699 ; gain = 24.012 ; free physical = 27484 ; free virtual = 82122
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: acf15a7b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3281.699 ; gain = 24.012 ; free physical = 27482 ; free virtual = 82120
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              16  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3281.699 ; gain = 0.000 ; free physical = 27455 ; free virtual = 82097
Ending Logic Optimization Task | Checksum: ad0bb33a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3281.699 ; gain = 24.012 ; free physical = 27455 ; free virtual = 82097

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 12 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 24
Ending PowerOpt Patch Enables Task | Checksum: 1368eaa7a

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4004.129 ; gain = 0.000 ; free physical = 25868 ; free virtual = 80570
Ending Power Optimization Task | Checksum: 1368eaa7a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 4004.129 ; gain = 722.430 ; free physical = 25902 ; free virtual = 80605

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1368eaa7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4004.129 ; gain = 0.000 ; free physical = 25902 ; free virtual = 80605

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4004.129 ; gain = 0.000 ; free physical = 25901 ; free virtual = 80604
Ending Netlist Obfuscation Task | Checksum: a0fbc30c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4004.129 ; gain = 0.000 ; free physical = 25901 ; free virtual = 80604
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 4004.129 ; gain = 960.832 ; free physical = 25901 ; free virtual = 80603
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4591.285 ; gain = 587.156 ; free physical = 24107 ; free virtual = 78930
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
WARNING: [Vivado_Tcl 4-1400] -ultrathreads option currently only supported on multi-SLR devices. Continuing placement in regular mode.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23956 ; free virtual = 78779
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 817f36c2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23956 ; free virtual = 78779
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23956 ; free virtual = 78779

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9f2f178c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 24000 ; free virtual = 78827

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 182138f62

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23906 ; free virtual = 78729

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 182138f62

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23906 ; free virtual = 78729
Phase 1 Placer Initialization | Checksum: 182138f62

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23904 ; free virtual = 78727

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 15ba27f43

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23809 ; free virtual = 78661

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 138cd002d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23750 ; free virtual = 78603

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 138cd002d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23737 ; free virtual = 78591

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: ade4f5fb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23772 ; free virtual = 78629

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: ade4f5fb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23772 ; free virtual = 78629
Phase 2.1.1 Partition Driven Placement | Checksum: ade4f5fb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23773 ; free virtual = 78630
Phase 2.1 Floorplanning | Checksum: ade4f5fb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23773 ; free virtual = 78630

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: ade4f5fb

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23773 ; free virtual = 78630

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 1333 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 382 nets or cells. Created 2 new cells, deleted 380 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 15 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 12 nets.  Re-placed 92 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 92 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23968 ; free virtual = 78917
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/Inter_Reorg_acc_to_Res_3u_16u_8u_U0/row_buf_V_7_addr_reg_1084_pp0_iter1_reg[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1080 to 121. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 121.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/Inter_Reorg_acc_to_Res_3u_16u_8u_U0/row_buf_V_7_addr_reg_1084_pp0_iter1_reg[1]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1080 to 121. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 121.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/Inter_Reorg_acc_to_Res_3u_16u_8u_U0/row_buf_V_7_addr_reg_1084_pp0_iter1_reg[2]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1080 to 121. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 121.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/Inter_Reorg_acc_to_Res_3u_16u_8u_U0/row_buf_V_7_addr_reg_1084_pp0_iter1_reg[3]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1080 to 121. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 121.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/Inter_Reorg_acc_to_Res_3u_16u_8u_U0/row_buf_V_7_addr_reg_1084_pp0_iter1_reg[4]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1080 to 121. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 121.
INFO: [Physopt 32-1132] Very high fanout net 'bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/Inter_Reorg_acc_to_Res_3u_16u_8u_U0/row_buf_V_7_addr_reg_1084_pp0_iter1_reg[5]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1080 to 121. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 121.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_41s_42_4_1_U85/sa_compute_mac_muladd_26s_15ns_41s_42_4_1_DSP48_1_U/CEC could not be optimized because driver bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_41s_42_4_1_U85/sa_compute_mac_muladd_26s_15ns_41s_42_4_1_DSP48_1_U/p_reg_reg_i_1__12 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-665] Processed cell bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_41s_42_4_1_U85/sa_compute_mac_muladd_26s_15ns_41s_42_4_1_DSP48_1_U/p_reg_reg. 41 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 41 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23965 ; free virtual = 78915
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 11 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23894 ; free virtual = 78885
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23877 ; free virtual = 78884

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            380  |                   382  |           0  |           1  |  00:00:01  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    12  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           41  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           11  |              0  |                    11  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           54  |            380  |                   406  |           0  |          10  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: e1ebc01a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23683 ; free virtual = 78833
Phase 2.3 Global Placement Core | Checksum: 161f39e4d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23701 ; free virtual = 78857
Phase 2 Global Placement | Checksum: 161f39e4d

Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23710 ; free virtual = 78866

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c572d66c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:29 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23709 ; free virtual = 78869

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b5c64bc2

Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23792 ; free virtual = 78962

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 13be47c05

Time (s): cpu = 00:01:25 ; elapsed = 00:00:33 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23677 ; free virtual = 78864

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: bbd010fe

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23671 ; free virtual = 78861

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 177e6d88b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:36 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23646 ; free virtual = 78866
Phase 3.3 Small Shape DP | Checksum: 17ba47101

Time (s): cpu = 00:01:33 ; elapsed = 00:00:37 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23629 ; free virtual = 78878

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 180d8f1ea

Time (s): cpu = 00:01:33 ; elapsed = 00:00:38 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23765 ; free virtual = 78826

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1cadce8f0

Time (s): cpu = 00:01:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23719 ; free virtual = 78782
Phase 3 Detail Placement | Checksum: 1cadce8f0

Time (s): cpu = 00:01:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23715 ; free virtual = 78779

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22adea9f4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.095 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c9052a6b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23487 ; free virtual = 78566
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 220a5ade5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23379 ; free virtual = 78460
Phase 4.1.1.1 BUFG Insertion | Checksum: 22adea9f4

Time (s): cpu = 00:01:46 ; elapsed = 00:00:41 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23322 ; free virtual = 78405
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.506. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:56 ; elapsed = 00:00:51 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23132 ; free virtual = 78394
Phase 4.1 Post Commit Optimization | Checksum: d7d8a9ad

Time (s): cpu = 00:01:56 ; elapsed = 00:00:51 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23082 ; free virtual = 78345

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: d7d8a9ad

Time (s): cpu = 00:01:57 ; elapsed = 00:00:52 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23083 ; free virtual = 78352

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                2x2|                2x2|                4x4|
|___________|___________________|___________________|___________________|
|       East|                2x2|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: d7d8a9ad

Time (s): cpu = 00:01:57 ; elapsed = 00:00:52 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23084 ; free virtual = 78353
Phase 4.3 Placer Reporting | Checksum: d7d8a9ad

Time (s): cpu = 00:01:58 ; elapsed = 00:00:52 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23082 ; free virtual = 78353

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23081 ; free virtual = 78352

Time (s): cpu = 00:01:58 ; elapsed = 00:00:52 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23081 ; free virtual = 78352
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9ba6f31b

Time (s): cpu = 00:01:58 ; elapsed = 00:00:52 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23081 ; free virtual = 78352
Ending Placer Task | Checksum: 63d79472

Time (s): cpu = 00:01:58 ; elapsed = 00:00:52 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23095 ; free virtual = 78368
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:02 ; elapsed = 00:00:54 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23151 ; free virtual = 78424
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23034 ; free virtual = 78390
INFO: [Common 17-1381] The checkpoint '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23261 ; free virtual = 78487
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 23263 ; free virtual = 78493
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22899 ; free virtual = 78313
INFO: [Common 17-1381] The checkpoint '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8b80dec ConstDB: 0 ShapeSum: 5b1f8686 RouteDB: 0

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.33 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22612 ; free virtual = 77929
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "in_r_tdata[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[249]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[249]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "out_r_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "out_r_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[104]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[104]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[105]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[105]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[252]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[252]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[178]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[178]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[179]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[179]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[235]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[235]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[236]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[236]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[136]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[136]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[94]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[94]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[95]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[95]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[141]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[141]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[200]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[200]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[201]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[201]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[82]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[82]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[83]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[83]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[243]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[243]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[244]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[244]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[176]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[176]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[177]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[177]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[192]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[192]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[193]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[193]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[245]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[245]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[246]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[246]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[122]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[122]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[123]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[123]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[158]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[158]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[159]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[159]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[110]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[110]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[111]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[111]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[106]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[106]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[162]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[162]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[163]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[163]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_tdata[210]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_tdata[210]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 32ce17fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22341 ; free virtual = 77679
Post Restoration Checksum: NetGraph: 89c9d74 NumContArr: 2a317a88 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 32ce17fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22279 ; free virtual = 77618

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 32ce17fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22266 ; free virtual = 77605

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 32ce17fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22189 ; free virtual = 77529

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 7d55d92f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22568 ; free virtual = 77917
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.627  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1231e36b4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22481 ; free virtual = 77850

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29903
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24684
  Number of Partially Routed Nets     = 5219
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1231e36b4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:10 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22456 ; free virtual = 77826
Phase 3 Initial Routing | Checksum: 244d05c59

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22385 ; free virtual = 77775

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6934
 Number of Nodes with overlaps = 720
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.383  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 206d3608a

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22192 ; free virtual = 77739

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 20e9b94ff

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22142 ; free virtual = 77689
Phase 4 Rip-up And Reroute | Checksum: 20e9b94ff

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22133 ; free virtual = 77680

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 20e9b94ff

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22182 ; free virtual = 77730

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20e9b94ff

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22176 ; free virtual = 77724
Phase 5 Delay and Skew Optimization | Checksum: 20e9b94ff

Time (s): cpu = 00:01:49 ; elapsed = 00:00:40 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22147 ; free virtual = 77696

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 132991f6a

Time (s): cpu = 00:01:55 ; elapsed = 00:00:42 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22088 ; free virtual = 77648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.383  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 132991f6a

Time (s): cpu = 00:01:55 ; elapsed = 00:00:42 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22095 ; free virtual = 77656
Phase 6 Post Hold Fix | Checksum: 132991f6a

Time (s): cpu = 00:01:55 ; elapsed = 00:00:42 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22097 ; free virtual = 77658

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.79993 %
  Global Horizontal Routing Utilization  = 7.11436 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17554ed0b

Time (s): cpu = 00:01:56 ; elapsed = 00:00:43 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22108 ; free virtual = 77670

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17554ed0b

Time (s): cpu = 00:01:56 ; elapsed = 00:00:43 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22099 ; free virtual = 77663

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17554ed0b

Time (s): cpu = 00:01:59 ; elapsed = 00:00:45 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22085 ; free virtual = 77659

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.383  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17554ed0b

Time (s): cpu = 00:01:59 ; elapsed = 00:00:45 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22080 ; free virtual = 77655
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:59 ; elapsed = 00:00:45 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22141 ; free virtual = 77717

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
113 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:00:47 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22141 ; free virtual = 77717
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4591.285 ; gain = 0.000 ; free physical = 22050 ; free virtual = 77701
INFO: [Common 17-1381] The checkpoint '/home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4631.305 ; gain = 0.000 ; free physical = 21917 ; free virtual = 77623
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 22:13:32 2024...
[Thu Mar 14 22:13:38 2024] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.75 ; elapsed = 00:03:21 . Memory (MB): peak = 4490.801 ; gain = 0.000 ; free physical = 24689 ; free virtual = 80451
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 4490.801 ; gain = 0.000 ; free physical = 24651 ; free virtual = 80422
INFO: [Netlist 29-17] Analyzing 1444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4514.812 ; gain = 0.000 ; free physical = 24261 ; free virtual = 80117
Restored from archive | CPU: 1.290000 secs | Memory: 38.131462 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4514.812 ; gain = 0.000 ; free physical = 24261 ; free virtual = 80117
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4514.812 ; gain = 0.000 ; free physical = 24262 ; free virtual = 80123
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 203 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 64 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 19 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 120 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4514.812 ; gain = 24.012 ; free physical = 24263 ; free virtual = 80123
Running report: report_route_status -file ./report/sa_compute_status_routed.rpt
Contents of report file './report/sa_compute_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       88574 :
       # of nets not needing routing.......... :       58671 :
           # of internally routed nets........ :       50227 :
           # of nets with no loads............ :        7904 :
           # of implicitly routed ports....... :         540 :
       # of routable nets..................... :       29903 :
           # of fully routed nets............. :       29903 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/sa_compute_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/sa_compute_timing_paths_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Mar 14 22:13:48 2024
| Host              : michaela-PC running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing -max_paths 10 -file ./report/sa_compute_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.491ns (17.486%)  route 2.317ns (82.514%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 3.325 - 3.300 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.036     0.036    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/ap_clk
    SLICE_X33Y114        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/Q
                         net (fo=5, routed)           0.290     0.422    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/fifo_C_PE_ACC_0_0_0_V_V_full_n
    SLICE_X35Y108        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     0.600 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_7/O
                         net (fo=1, routed)           0.429     1.029    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_7_n_2
    SLICE_X38Y108        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.129 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_3__0/O
                         net (fo=15, routed)          0.629     1.758    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/ap_block_pp0_stage0_subdone
    SLICE_X33Y109        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.797 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/SRL_SIG_reg[3][0]_srl4_i_5__0/O
                         net (fo=8, routed)           0.192     1.989    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/fifo_C_acc_write1
    SLICE_X33Y112        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     2.028 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/mOutPtr[2]_i_4__14/O
                         net (fo=5, routed)           0.487     2.515    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/mOutPtr_reg[2]_6
    SLICE_X32Y125        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     2.554 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/mOutPtr[2]_i_1__28/O
                         net (fo=3, routed)           0.290     2.844    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/E[0]
    SLICE_X32Y122        FDSE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.025     3.325    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/ap_clk
    SLICE_X32Y122        FDSE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[0]/C
                         clock pessimism              0.000     3.325    
                         clock uncertainty           -0.035     3.290    
    SLICE_X32Y122        FDSE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042     3.248    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.248    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.491ns (17.492%)  route 2.316ns (82.508%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 3.325 - 3.300 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.036     0.036    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/ap_clk
    SLICE_X33Y114        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/Q
                         net (fo=5, routed)           0.290     0.422    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/fifo_C_PE_ACC_0_0_0_V_V_full_n
    SLICE_X35Y108        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     0.600 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_7/O
                         net (fo=1, routed)           0.429     1.029    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_7_n_2
    SLICE_X38Y108        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.129 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_3__0/O
                         net (fo=15, routed)          0.629     1.758    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/ap_block_pp0_stage0_subdone
    SLICE_X33Y109        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.797 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/SRL_SIG_reg[3][0]_srl4_i_5__0/O
                         net (fo=8, routed)           0.192     1.989    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/fifo_C_acc_write1
    SLICE_X33Y112        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     2.028 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/mOutPtr[2]_i_4__14/O
                         net (fo=5, routed)           0.487     2.515    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/mOutPtr_reg[2]_6
    SLICE_X32Y125        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     2.554 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/mOutPtr[2]_i_1__28/O
                         net (fo=3, routed)           0.289     2.843    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/E[0]
    SLICE_X32Y122        FDSE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.025     3.325    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/ap_clk
    SLICE_X32Y122        FDSE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[1]/C
                         clock pessimism              0.000     3.325    
                         clock uncertainty           -0.035     3.290    
    SLICE_X32Y122        FDSE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043     3.247    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[1]
  -------------------------------------------------------------------
                         required time                          3.247    
                         arrival time                          -2.843    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.491ns (17.486%)  route 2.317ns (82.514%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 3.325 - 3.300 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.036     0.036    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/ap_clk
    SLICE_X33Y114        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/Q
                         net (fo=5, routed)           0.290     0.422    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/fifo_C_PE_ACC_0_0_0_V_V_full_n
    SLICE_X35Y108        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     0.600 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_7/O
                         net (fo=1, routed)           0.429     1.029    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_7_n_2
    SLICE_X38Y108        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.129 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_3__0/O
                         net (fo=15, routed)          0.629     1.758    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/ap_block_pp0_stage0_subdone
    SLICE_X33Y109        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.797 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/SRL_SIG_reg[3][0]_srl4_i_5__0/O
                         net (fo=8, routed)           0.192     1.989    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/fifo_C_acc_write1
    SLICE_X33Y112        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     2.028 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/mOutPtr[2]_i_4__14/O
                         net (fo=5, routed)           0.487     2.515    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/mOutPtr_reg[2]_6
    SLICE_X32Y125        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     2.554 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/mOutPtr[2]_i_1__28/O
                         net (fo=3, routed)           0.290     2.844    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/E[0]
    SLICE_X32Y122        FDSE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.025     3.325    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/ap_clk
    SLICE_X32Y122        FDSE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[2]/C
                         clock pessimism              0.000     3.325    
                         clock uncertainty           -0.035     3.290    
    SLICE_X32Y122        FDSE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042     3.248    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                          3.248    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.121ns (39.251%)  route 1.735ns (60.749%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 3.344 - 3.300 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.037     0.037    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/ap_clk
    SLICE_X37Y108        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/Q
                         net (fo=173, routed)         1.300     1.435    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/DSP_C_DATA_INST
    SLICE_X40Y111        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.583 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg_i_51__8/O
                         net (fo=1, routed)           0.435     2.018    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/C[1]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     2.149 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     2.149    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA.C_DATA<1>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[10])
                                                      0.744     2.893 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<10>
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.044     3.344    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.344    
                         clock uncertainty           -0.035     3.309    
    DSP48E2_X4Y44        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                      0.010     3.319    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.121ns (39.251%)  route 1.735ns (60.749%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 3.344 - 3.300 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.037     0.037    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/ap_clk
    SLICE_X37Y108        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/Q
                         net (fo=173, routed)         1.300     1.435    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/DSP_C_DATA_INST
    SLICE_X40Y111        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.583 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg_i_51__8/O
                         net (fo=1, routed)           0.435     2.018    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/C[1]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     2.149 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     2.149    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA.C_DATA<1>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[11])
                                                      0.744     2.893 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<11>
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.044     3.344    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.344    
                         clock uncertainty           -0.035     3.309    
    DSP48E2_X4Y44        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                      0.010     3.319    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.121ns (39.251%)  route 1.735ns (60.749%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 3.344 - 3.300 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.037     0.037    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/ap_clk
    SLICE_X37Y108        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/Q
                         net (fo=173, routed)         1.300     1.435    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/DSP_C_DATA_INST
    SLICE_X40Y111        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.583 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg_i_51__8/O
                         net (fo=1, routed)           0.435     2.018    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/C[1]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     2.149 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     2.149    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA.C_DATA<1>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[12])
                                                      0.744     2.893 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<12>
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.044     3.344    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.344    
                         clock uncertainty           -0.035     3.309    
    DSP48E2_X4Y44        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                      0.010     3.319    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.121ns (39.251%)  route 1.735ns (60.749%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 3.344 - 3.300 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.037     0.037    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/ap_clk
    SLICE_X37Y108        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/Q
                         net (fo=173, routed)         1.300     1.435    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/DSP_C_DATA_INST
    SLICE_X40Y111        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.583 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg_i_51__8/O
                         net (fo=1, routed)           0.435     2.018    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/C[1]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     2.149 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     2.149    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA.C_DATA<1>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[13])
                                                      0.744     2.893 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<13>
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.044     3.344    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.344    
                         clock uncertainty           -0.035     3.309    
    DSP48E2_X4Y44        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                      0.010     3.319    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.121ns (39.251%)  route 1.735ns (60.749%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 3.344 - 3.300 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.037     0.037    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/ap_clk
    SLICE_X37Y108        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/Q
                         net (fo=173, routed)         1.300     1.435    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/DSP_C_DATA_INST
    SLICE_X40Y111        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.583 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg_i_51__8/O
                         net (fo=1, routed)           0.435     2.018    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/C[1]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     2.149 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     2.149    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA.C_DATA<1>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[14])
                                                      0.744     2.893 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<14>
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.044     3.344    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.344    
                         clock uncertainty           -0.035     3.309    
    DSP48E2_X4Y44        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                      0.010     3.319    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.121ns (39.251%)  route 1.735ns (60.749%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 3.344 - 3.300 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.037     0.037    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/ap_clk
    SLICE_X37Y108        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/Q
                         net (fo=173, routed)         1.300     1.435    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/DSP_C_DATA_INST
    SLICE_X40Y111        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.583 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg_i_51__8/O
                         net (fo=1, routed)           0.435     2.018    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/C[1]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     2.149 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     2.149    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA.C_DATA<1>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[15])
                                                      0.744     2.893 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<15>
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.044     3.344    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.344    
                         clock uncertainty           -0.035     3.309    
    DSP48E2_X4Y44        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                      0.010     3.319    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.121ns (39.251%)  route 1.735ns (60.749%))
  Logic Levels:           3  (DSP_ALU=1 DSP_C_DATA=1 LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 3.344 - 3.300 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.037     0.037    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/ap_clk
    SLICE_X37Y108        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/icmp_ln2038_reg_3230_pp0_iter8_reg_reg[0]/Q
                         net (fo=173, routed)         1.300     1.435    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/DSP_C_DATA_INST
    SLICE_X40Y111        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.583 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg_i_51__8/O
                         net (fo=1, routed)           0.435     2.018    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/C[1]
    DSP48E2_X4Y44        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[1]_C_DATA[1])
                                                      0.131     2.149 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA_INST/C_DATA[1]
                         net (fo=2, routed)           0.000     2.149    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_C_DATA.C_DATA<1>
    DSP48E2_X4Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[1]_ALU_OUT[16])
                                                      0.744     2.893 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     2.893    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_ALU.ALU_OUT<16>
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.044     3.344    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/CLK
    DSP48E2_X4Y44        DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.000     3.344    
                         clock uncertainty           -0.035     3.309    
    DSP48E2_X4Y44        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                      0.010     3.319    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/mac_muladd_26s_15ns_43ns_43_4_1_U91/sa_compute_mac_muladd_26s_15ns_43ns_43_4_1_DSP48_3_U/p_reg_reg/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.319    
                         arrival time                          -2.893    
  -------------------------------------------------------------------
                         slack                                  0.426    





Running report: report_utilization -file ./report/sa_compute_utilization_routed.rpt
Contents of report file './report/sa_compute_utilization_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Mar 14 22:13:49 2024
| Host         : michaela-PC running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file ./report/sa_compute_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu3egsbva484-1
| Design State : Routed
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 13987 |     0 |     70560 | 19.82 |
|   LUT as Logic             | 11659 |     0 |     70560 | 16.52 |
|   LUT as Memory            |  2328 |     0 |     28800 |  8.08 |
|     LUT as Distributed RAM |  1112 |     0 |           |       |
|     LUT as Shift Register  |  1216 |     0 |           |       |
| CLB Registers              | 14512 |     0 |    141120 | 10.28 |
|   Register as Flip Flop    | 14512 |     0 |    141120 | 10.28 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   525 |     0 |      8820 |  5.95 |
| F7 Muxes                   |   490 |     0 |     35280 |  1.39 |
| F8 Muxes                   |   226 |     0 |     17640 |  1.28 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 282   |          Yes |         Set |            - |
| 14230 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2921 |     0 |      8820 | 33.12 |
|   CLBL                                     |  1623 |     0 |           |       |
|   CLBM                                     |  1298 |     0 |           |       |
| LUT as Logic                               | 11659 |     0 |     70560 | 16.52 |
|   using O5 output only                     |    91 |       |           |       |
|   using O6 output only                     |  9284 |       |           |       |
|   using O5 and O6                          |  2284 |       |           |       |
| LUT as Memory                              |  2328 |     0 |     28800 |  8.08 |
|   LUT as Distributed RAM                   |  1112 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   960 |       |           |       |
|     using O5 and O6                        |   152 |       |           |       |
|   LUT as Shift Register                    |  1216 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   160 |       |           |       |
|     using O5 and O6                        |  1056 |       |           |       |
| CLB Registers                              | 14512 |     0 |    141120 | 10.28 |
|   Register driven from within the CLB      |  6786 |       |           |       |
|   Register driven from outside the CLB     |  7726 |       |           |       |
|     LUT in front of the register is unused |  4837 |       |           |       |
|     LUT in front of the register is used   |  2889 |       |           |       |
| Unique Control Sets                        |   388 |       |     17640 |  2.20 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   12 |     0 |       216 |  5.56 |
|   RAMB36/FIFO*    |   12 |     0 |       216 |  5.56 |
|     RAMB36E2 only |   12 |       |           |       |
|   RAMB18          |    0 |     0 |       432 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   64 |     0 |       360 | 17.78 |
|   DSP48E2 only |   64 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |       196 |  0.00 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 14230 |            Register |
| LUT6     |  4566 |                 CLB |
| LUT4     |  3064 |                 CLB |
| LUT2     |  2322 |                 CLB |
| SRL16E   |  2272 |                 CLB |
| LUT3     |  1679 |                 CLB |
| LUT5     |  1456 |                 CLB |
| RAMD64E  |   960 |                 CLB |
| LUT1     |   856 |                 CLB |
| CARRY8   |   525 |                 CLB |
| MUXF7    |   490 |                 CLB |
| FDSE     |   282 |            Register |
| RAMD32   |   266 |                 CLB |
| MUXF8    |   226 |                 CLB |
| DSP48E2  |    64 |          Arithmetic |
| RAMS32   |    38 |                 CLB |
| RAMB36E2 |    12 |            BLOCKRAM |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+



Running report: report_timing_summary -file ./report/sa_compute_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/sa_compute_timing_routed.rpt' is as follows:
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Mar 14 22:13:49 2024
| Host              : michaela-PC running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -file ./report/sa_compute_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (276)
6. checking no_output_delay (270)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (276)
--------------------------------
 There are 276 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (270)
---------------------------------
 There are 270 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.404        0.000                      0                59273        0.039        0.000                      0                59273        1.077        0.000                       0                 18140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.404        0.000                      0                59273        0.039        0.000                      0                59273        1.077        0.000                       0                 18140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.404ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.404ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.491ns (17.486%)  route 2.317ns (82.514%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 3.325 - 3.300 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.036     0.036    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/ap_clk
    SLICE_X33Y114        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y114        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/internal_full_n_reg/Q
                         net (fo=5, routed)           0.290     0.422    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/fifo_C_PE_ACC_0_0_0_V_V_full_n
    SLICE_X35Y108        LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.178     0.600 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_7/O
                         net (fo=1, routed)           0.429     1.029    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_7_n_2
    SLICE_X38Y108        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     1.129 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/icmp_ln2222_reg_1173[0]_i_3__0/O
                         net (fo=15, routed)          0.629     1.758    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/ap_block_pp0_stage0_subdone
    SLICE_X33Y109        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     1.797 f  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/SRL_SIG_reg[3][0]_srl4_i_5__0/O
                         net (fo=8, routed)           0.192     1.989    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/fifo_C_acc_write1
    SLICE_X33Y112        LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     2.028 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_DSP_ACC_3u_4u_4u_4u_4u_11u_16u_60_U0/mOutPtr[2]_i_4__14/O
                         net (fo=5, routed)           0.487     2.515    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/mOutPtr_reg[2]_6
    SLICE_X32Y125        LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     2.554 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/mOutPtr[2]_i_1__28/O
                         net (fo=3, routed)           0.290     2.844    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/E[0]
    SLICE_X32Y122        FDSE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=18455, unset)        0.025     3.325    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/ap_clk
    SLICE_X32Y122        FDSE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[0]/C
                         clock pessimism              0.000     3.325    
                         clock uncertainty           -0.035     3.290    
    SLICE_X32Y122        FDSE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042     3.248    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/fifo_C_PE_ACC_0_0_0_V_V_U/mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          3.248    
                         arrival time                          -2.844    
  -------------------------------------------------------------------
                         slack                                  0.404    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/icmp_ln2340_4_reg_1780_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/icmp_ln2340_4_reg_1780_pp5_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.039ns (42.391%)  route 0.053ns (57.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.012     0.012    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/ap_clk
    SLICE_X27Y101        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/icmp_ln2340_4_reg_1780_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/icmp_ln2340_4_reg_1780_reg[0]/Q
                         net (fo=2, routed)           0.053     0.104    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/icmp_ln2340_4_reg_1780_reg_n_2_[0]
    SLICE_X27Y101        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/icmp_ln2340_4_reg_1780_pp5_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=18455, unset)        0.018     0.018    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/ap_clk
    SLICE_X27Y101        FDRE                                         r  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/icmp_ln2340_4_reg_1780_pp5_iter1_reg_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y101        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/arrar_acc_to_Res_2u_2u_8u_16u_U0/icmp_ln2340_4_reg_1780_pp5_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         3.300       1.561      RAMB36_X0Y8    bd_0_i/hls_inst/inst/in_stream_extract_U/U_sa_compute_fifo_w256_d64_A_ram/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         1.650       1.077      SLICE_X39Y103  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/or_ln2156_1_reg_3284_pp0_iter7_reg_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         1.650       1.077      SLICE_X39Y103  bd_0_i/hls_inst/inst/convDSPOpt_SA_U0/PE_wrapper_3u_4u_4u_4u_4u_11u_58_U0/or_ln2156_1_reg_3284_pp0_iter7_reg_reg[0]_srl6/CLK




HLS: impl run complete: worst setup slack (WNS)=0.403645, worst hold slack (WHS)=0.039000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
HLS EXTRACTION: calculating BRAM count: (0 bram18) + 2 * (12 bram36)
HLS EXTRACTION: impl area_totals:  0 70560 141120 360 432 {0 } 0
HLS EXTRACTION: impl area_current: 0 13987 14512 64 24 0 1216 2921 0 0
HLS EXTRACTION: generated /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/report/verilog/sa_compute_export.xml


Implementation tool: Xilinx Vivado v.2020.2
Project:             hls_prj
Solution:            s2_time
Device target:       xczu3eg-sbva484-1-e
Report date:         Thu Mar 14 22:13:50 CST 2024

#=== Post-Implementation Resource usage ===
CLB:           2921
LUT:          13987
FF:           14512
DSP:             64
BRAM:            24
SRL:           1216
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.273
CP achieved post-implementation:    2.896
Timing met

HLS EXTRACTION: generated /home/michaela/my_prj/E4SA_experi/SA_8_8/ourSA_v1_8_8_hls/hls_prj/s2_time/impl/report/verilog/sa_compute_export.rpt
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 22:13:50 2024...
INFO: [HLS 200-802] Generated output file hls_prj/s2_time/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 351.65 seconds. CPU system time: 37.74 seconds. Elapsed time: 617.05 seconds; current allocated memory: 205.077 MB.
