{
  "module_name": "hfc_multi.h",
  "hash_id": "ce2243c8150742245074597a270897ff39862299a93e0cd6f71438deda6c3285",
  "original_prompt": "Ingested from linux-6.6.14/drivers/isdn/hardware/mISDN/hfc_multi.h",
  "human_readable_source": " \n \n\n#define DEBUG_HFCMULTI_FIFO\t0x00010000\n#define\tDEBUG_HFCMULTI_CRC\t0x00020000\n#define\tDEBUG_HFCMULTI_INIT\t0x00040000\n#define\tDEBUG_HFCMULTI_PLXSD\t0x00080000\n#define\tDEBUG_HFCMULTI_MODE\t0x00100000\n#define\tDEBUG_HFCMULTI_MSG\t0x00200000\n#define\tDEBUG_HFCMULTI_STATE\t0x00400000\n#define\tDEBUG_HFCMULTI_FILL\t0x00800000\n#define\tDEBUG_HFCMULTI_SYNC\t0x01000000\n#define\tDEBUG_HFCMULTI_DTMF\t0x02000000\n#define\tDEBUG_HFCMULTI_LOCK\t0x80000000\n\n#define\tPCI_ENA_REGIO\t0x01\n#define\tPCI_ENA_MEMIO\t0x02\n\n#define XHFC_IRQ\t4\t\t \n#define XHFC_MEMBASE\t0xFE000000\n#define XHFC_MEMSIZE    0x00001000\n#define XHFC_OFFSET\t0x00001000\n#define PA_XHFC_A0\t0x0020\t\t \n#define PB_XHFC_IRQ1\t0x00000100\t \n#define PB_XHFC_IRQ2\t0x00000200\t \n#define PB_XHFC_IRQ3\t0x00000400\t \n#define PB_XHFC_IRQ4\t0x00000800\t \n\n \n\n \n\nstruct hfc_chan {\n\tstruct dchannel\t*dch;\t \n\tstruct bchannel\t*bch;\t \n\tint\t\tport;\t \n\t\t\t\t \n\tint\t\tnt_timer;  \n\tint\t\tlos, ais, slip_tx, slip_rx, rdi;  \n\tint\t\tjitter;\n\tu_long\t\tcfg;\t \n\tint\t\tsync;\t \n\tu_int\t\tprotocol;  \n\tint\t\tslot_tx;  \n\tint\t\tbank_tx;  \n\tint\t\tslot_rx;\n\tint\t\tbank_rx;\n\tint\t\tconf;\t \n\tint\t\ttxpending;\t \n\t\t\t\t\t \n\tint\t\tZfill;\t \n\tint\t\trx_off;  \n\tint\t\tcoeff_count;  \n\ts32\t\t*coeff;  \n};\n\n\nstruct hfcm_hw {\n\tu_char\tr_ctrl;\n\tu_char\tr_irq_ctrl;\n\tu_char\tr_cirm;\n\tu_char\tr_ram_sz;\n\tu_char\tr_pcm_md0;\n\tu_char\tr_irqmsk_misc;\n\tu_char\tr_dtmf;\n\tu_char\tr_st_sync;\n\tu_char\tr_sci_msk;\n\tu_char\tr_tx0, r_tx1;\n\tu_char\ta_st_ctrl0[8];\n\tu_char\tr_bert_wd_md;\n\ttimer_t\ttimer;\n};\n\n\n \n#define\tHFC_CFG_NONCAP_TX\t1  \n#define\tHFC_CFG_DIS_ECHANNEL\t2  \n#define\tHFC_CFG_REG_ECHANNEL\t3  \n#define\tHFC_CFG_OPTICAL\t\t4  \n#define\tHFC_CFG_REPORT_LOS\t5  \n#define\tHFC_CFG_REPORT_AIS\t6  \n#define\tHFC_CFG_REPORT_SLIP\t7  \n#define\tHFC_CFG_REPORT_RDI\t8  \n#define\tHFC_CFG_DTMF\t\t9  \n#define\tHFC_CFG_CRC4\t\t10  \n \n\n#define HFC_TYPE_E1\t\t1  \n#define HFC_TYPE_4S\t\t4  \n#define HFC_TYPE_8S\t\t8  \n#define HFC_TYPE_XHFC\t\t5  \n\n#define\tHFC_CHIP_EXRAM_128\t0  \n#define\tHFC_CHIP_EXRAM_512\t1  \n#define\tHFC_CHIP_REVISION0\t2  \n#define\tHFC_CHIP_PCM_SLAVE\t3  \n#define\tHFC_CHIP_PCM_MASTER\t4  \n#define\tHFC_CHIP_RX_SYNC\t5  \n#define\tHFC_CHIP_DTMF\t\t6  \n#define\tHFC_CHIP_CONF\t\t7  \n#define\tHFC_CHIP_ULAW\t\t8  \n#define\tHFC_CHIP_CLOCK2\t\t9  \n#define\tHFC_CHIP_E1CLOCK_GET\t10  \n#define\tHFC_CHIP_E1CLOCK_PUT\t11  \n#define\tHFC_CHIP_WATCHDOG\t12  \n \n#define\tHFC_CHIP_B410P\t\t13  \n \n#define\tHFC_CHIP_PLXSD\t\t14  \n#define\tHFC_CHIP_EMBSD          15  \n\n#define HFC_IO_MODE_PCIMEM\t0x00  \n#define HFC_IO_MODE_REGIO\t0x01  \n#define HFC_IO_MODE_PLXSD\t0x02  \n#define HFC_IO_MODE_EMBSD\t0x03  \n\n \nstruct hm_map {\n\tchar *vendor_name;\n\tchar *card_name;\n\tint type;\n\tint ports;\n\tint clock2;\n\tint leds;\n\tint opticalsupport;\n\tint dip_type;\n\tint io_mode;\n\tint irq;\n};\n\nstruct hfc_multi {\n\tstruct list_head\tlist;\n\tstruct hm_map\t*mtyp;\n\tint\t\tid;\n\tint\t\tpcm;\t \n\tint\t\tctype;\t \n\tint\t\tports;\n\n\tu_int\t\tirq;\t \n\tu_int\t\tirqcnt;\n\tstruct pci_dev\t*pci_dev;\n\tint\t\tio_mode;  \n#ifdef HFC_REGISTER_DEBUG\n\tvoid\t\t(*HFC_outb)(struct hfc_multi *hc, u_char reg,\n\t\t\t\t    u_char val, const char *function, int line);\n\tvoid\t\t(*HFC_outb_nodebug)(struct hfc_multi *hc, u_char reg,\n\t\t\t\t\t    u_char val, const char *function, int line);\n\tu_char\t\t(*HFC_inb)(struct hfc_multi *hc, u_char reg,\n\t\t\t\t   const char *function, int line);\n\tu_char\t\t(*HFC_inb_nodebug)(struct hfc_multi *hc, u_char reg,\n\t\t\t\t\t   const char *function, int line);\n\tu_short\t\t(*HFC_inw)(struct hfc_multi *hc, u_char reg,\n\t\t\t\t   const char *function, int line);\n\tu_short\t\t(*HFC_inw_nodebug)(struct hfc_multi *hc, u_char reg,\n\t\t\t\t\t   const char *function, int line);\n\tvoid\t\t(*HFC_wait)(struct hfc_multi *hc,\n\t\t\t\t    const char *function, int line);\n\tvoid\t\t(*HFC_wait_nodebug)(struct hfc_multi *hc,\n\t\t\t\t\t    const char *function, int line);\n#else\n\tvoid\t\t(*HFC_outb)(struct hfc_multi *hc, u_char reg,\n\t\t\t\t    u_char val);\n\tvoid\t\t(*HFC_outb_nodebug)(struct hfc_multi *hc, u_char reg,\n\t\t\t\t\t    u_char val);\n\tu_char\t\t(*HFC_inb)(struct hfc_multi *hc, u_char reg);\n\tu_char\t\t(*HFC_inb_nodebug)(struct hfc_multi *hc, u_char reg);\n\tu_short\t\t(*HFC_inw)(struct hfc_multi *hc, u_char reg);\n\tu_short\t\t(*HFC_inw_nodebug)(struct hfc_multi *hc, u_char reg);\n\tvoid\t\t(*HFC_wait)(struct hfc_multi *hc);\n\tvoid\t\t(*HFC_wait_nodebug)(struct hfc_multi *hc);\n#endif\n\tvoid\t\t(*read_fifo)(struct hfc_multi *hc, u_char *data,\n\t\t\t\t     int len);\n\tvoid\t\t(*write_fifo)(struct hfc_multi *hc, u_char *data,\n\t\t\t\t      int len);\n\tu_long\t\tpci_origmembase, plx_origmembase;\n\tvoid __iomem\t*pci_membase;  \n\tvoid __iomem\t*plx_membase;  \n\tu_long\t\txhfc_origmembase;\n\tu_char\t\t*xhfc_membase;\n\tu_long\t\t*xhfc_memaddr, *xhfc_memdata;\n#ifdef CONFIG_MISDN_HFCMULTI_8xx\n\tstruct immap\t*immap;\n#endif\n\tu_long\t\tpb_irqmsk;\t \n\tu_long\t\tpci_iobase;  \n\tstruct hfcm_hw\thw;\t \n\n\tu_long\t\tchip;\t \n\tint\t\tmasterclk;  \n\tunsigned char\tsilence; \n\tunsigned char\tsilence_data[128]; \n\tint\t\tdtmf;\t \n\tint\t\tFlen;\t \n\tint\t\tZlen;\t \n\tint\t\tmax_trans;  \n\tint\t\tZmin;\t \n\tint\t\tDTMFbase;  \n\n\tu_int\t\tslots;\t \n\tu_int\t\tleds;\t \n\tu_long\t\tledstate;  \n\tint\t\topticalsupport;  \n\t\t\t\t\t \n\n\tu_int\t\tbmask[32];  \n\tu_char\t\tdnum[32];  \n\tu_char\t\tcreated[32];  \n\tu_int\t\tactivity_tx;  \n\tu_int\t\tactivity_rx;  \n\t\t\t\t      \n\t\t\t\t      \n\tu_int\t\tflash[8];  \n\n\tu_long\t\twdcount;\t \n\t\t\t\t\t \n\tu_char\t\twdbyte;  \n\tint\t\te1_state;  \n\tint\t\te1_getclock;  \n\tint\t\tsyncronized;  \n\tint\t\te1_resync;  \n\n\tspinlock_t\tlock;\t \n\n\tstruct mISDNclock *iclock;  \n\tint\t\ticlock_on;\n\n\t \n\tstruct hfc_chan\tchan[32];\n\tsigned char\tslot_owner[256];  \n};\n\n \n#define\tPLX_GPIO4_DIR_BIT\t13\n#define\tPLX_GPIO4_BIT\t\t14\n#define\tPLX_GPIO5_DIR_BIT\t16\n#define\tPLX_GPIO5_BIT\t\t17\n#define\tPLX_GPIO6_DIR_BIT\t19\n#define\tPLX_GPIO6_BIT\t\t20\n#define\tPLX_GPIO7_DIR_BIT\t22\n#define\tPLX_GPIO7_BIT\t\t23\n#define PLX_GPIO8_DIR_BIT\t25\n#define PLX_GPIO8_BIT\t\t26\n\n#define\tPLX_GPIO4\t\t(1 << PLX_GPIO4_BIT)\n#define\tPLX_GPIO5\t\t(1 << PLX_GPIO5_BIT)\n#define\tPLX_GPIO6\t\t(1 << PLX_GPIO6_BIT)\n#define\tPLX_GPIO7\t\t(1 << PLX_GPIO7_BIT)\n#define PLX_GPIO8\t\t(1 << PLX_GPIO8_BIT)\n\n#define\tPLX_GPIO4_DIR\t\t(1 << PLX_GPIO4_DIR_BIT)\n#define\tPLX_GPIO5_DIR\t\t(1 << PLX_GPIO5_DIR_BIT)\n#define\tPLX_GPIO6_DIR\t\t(1 << PLX_GPIO6_DIR_BIT)\n#define\tPLX_GPIO7_DIR\t\t(1 << PLX_GPIO7_DIR_BIT)\n#define PLX_GPIO8_DIR\t\t(1 << PLX_GPIO8_DIR_BIT)\n\n#define\tPLX_TERM_ON\t\t\tPLX_GPIO7\n#define\tPLX_SLAVE_EN_N\t\tPLX_GPIO5\n#define\tPLX_MASTER_EN\t\tPLX_GPIO6\n#define\tPLX_SYNC_O_EN\t\tPLX_GPIO4\n#define PLX_DSP_RES_N\t\tPLX_GPIO8\n \n#define PLX_GPIOC_INIT\t\t(PLX_GPIO4_DIR | PLX_GPIO5_DIR | PLX_GPIO6_DIR \\\n\t\t\t\t | PLX_GPIO7_DIR | PLX_GPIO8_DIR | PLX_SLAVE_EN_N)\n\n \n#define PLX_INTCSR_LINTI1_ENABLE 0x01\n#define PLX_INTCSR_LINTI1_STATUS 0x04\n#define PLX_INTCSR_LINTI2_ENABLE 0x08\n#define PLX_INTCSR_LINTI2_STATUS 0x20\n#define PLX_INTCSR_PCIINT_ENABLE 0x40\n\n \n#define PLX_INTCSR 0x4c\n#define PLX_CNTRL  0x50\n#define PLX_GPIOC  0x54\n\n\n \n\n \n#define R_CIRM\t\t\t0x00\n#define R_CTRL\t\t\t0x01\n#define R_BRG_PCM_CFG\t\t0x02\n#define R_RAM_ADDR0\t\t0x08\n#define R_RAM_ADDR1\t\t0x09\n#define R_RAM_ADDR2\t\t0x0A\n#define R_FIRST_FIFO\t\t0x0B\n#define R_RAM_SZ\t\t0x0C\n#define R_FIFO_MD\t\t0x0D\n#define R_INC_RES_FIFO\t\t0x0E\n#define R_FSM_IDX\t\t0x0F\n#define R_FIFO\t\t\t0x0F\n#define R_SLOT\t\t\t0x10\n#define R_IRQMSK_MISC\t\t0x11\n#define R_SCI_MSK\t\t0x12\n#define R_IRQ_CTRL\t\t0x13\n#define R_PCM_MD0\t\t0x14\n#define R_PCM_MD1\t\t0x15\n#define R_PCM_MD2\t\t0x15\n#define R_SH0H\t\t\t0x15\n#define R_SH1H\t\t\t0x15\n#define R_SH0L\t\t\t0x15\n#define R_SH1L\t\t\t0x15\n#define R_SL_SEL0\t\t0x15\n#define R_SL_SEL1\t\t0x15\n#define R_SL_SEL2\t\t0x15\n#define R_SL_SEL3\t\t0x15\n#define R_SL_SEL4\t\t0x15\n#define R_SL_SEL5\t\t0x15\n#define R_SL_SEL6\t\t0x15\n#define R_SL_SEL7\t\t0x15\n#define R_ST_SEL\t\t0x16\n#define R_ST_SYNC\t\t0x17\n#define R_CONF_EN\t\t0x18\n#define R_TI_WD\t\t\t0x1A\n#define R_BERT_WD_MD\t\t0x1B\n#define R_DTMF\t\t\t0x1C\n#define R_DTMF_N\t\t0x1D\n#define R_E1_WR_STA\t\t0x20\n#define R_E1_RD_STA\t\t0x20\n#define R_LOS0\t\t\t0x22\n#define R_LOS1\t\t\t0x23\n#define R_RX0\t\t\t0x24\n#define R_RX_FR0\t\t0x25\n#define R_RX_FR1\t\t0x26\n#define R_TX0\t\t\t0x28\n#define R_TX1\t\t\t0x29\n#define R_TX_FR0\t\t0x2C\n\n#define R_TX_FR1\t\t0x2D\n#define R_TX_FR2\t\t0x2E\n#define R_JATT_ATT\t\t0x2F  \n#define A_ST_RD_STATE\t\t0x30\n#define A_ST_WR_STATE\t\t0x30\n#define R_RX_OFF\t\t0x30\n#define A_ST_CTRL0\t\t0x31\n#define R_SYNC_OUT\t\t0x31\n#define A_ST_CTRL1\t\t0x32\n#define A_ST_CTRL2\t\t0x33\n#define A_ST_SQ_WR\t\t0x34\n#define R_TX_OFF\t\t0x34\n#define R_SYNC_CTRL\t\t0x35\n#define A_ST_CLK_DLY\t\t0x37\n#define R_PWM0\t\t\t0x38\n#define R_PWM1\t\t\t0x39\n#define A_ST_B1_TX\t\t0x3C\n#define A_ST_B2_TX\t\t0x3D\n#define A_ST_D_TX\t\t0x3E\n#define R_GPIO_OUT0\t\t0x40\n#define R_GPIO_OUT1\t\t0x41\n#define R_GPIO_EN0\t\t0x42\n#define R_GPIO_EN1\t\t0x43\n#define R_GPIO_SEL\t\t0x44\n#define R_BRG_CTRL\t\t0x45\n#define R_PWM_MD\t\t0x46\n#define R_BRG_MD\t\t0x47\n#define R_BRG_TIM0\t\t0x48\n#define R_BRG_TIM1\t\t0x49\n#define R_BRG_TIM2\t\t0x4A\n#define R_BRG_TIM3\t\t0x4B\n#define R_BRG_TIM_SEL01\t\t0x4C\n#define R_BRG_TIM_SEL23\t\t0x4D\n#define R_BRG_TIM_SEL45\t\t0x4E\n#define R_BRG_TIM_SEL67\t\t0x4F\n#define A_SL_CFG\t\t0xD0\n#define A_CONF\t\t\t0xD1\n#define A_CH_MSK\t\t0xF4\n#define A_CON_HDLC\t\t0xFA\n#define A_SUBCH_CFG\t\t0xFB\n#define A_CHANNEL\t\t0xFC\n#define A_FIFO_SEQ\t\t0xFD\n#define A_IRQ_MSK\t\t0xFF\n\n \n#define A_Z12\t\t\t0x04\n#define A_Z1L\t\t\t0x04\n#define A_Z1\t\t\t0x04\n#define A_Z1H\t\t\t0x05\n#define A_Z2L\t\t\t0x06\n#define A_Z2\t\t\t0x06\n#define A_Z2H\t\t\t0x07\n#define A_F1\t\t\t0x0C\n#define A_F12\t\t\t0x0C\n#define A_F2\t\t\t0x0D\n#define R_IRQ_OVIEW\t\t0x10\n#define R_IRQ_MISC\t\t0x11\n#define R_IRQ_STATECH\t\t0x12\n#define R_CONF_OFLOW\t\t0x14\n#define R_RAM_USE\t\t0x15\n#define R_CHIP_ID\t\t0x16\n#define R_BERT_STA\t\t0x17\n#define R_F0_CNTL\t\t0x18\n#define R_F0_CNTH\t\t0x19\n#define R_BERT_EC\t\t0x1A\n#define R_BERT_ECL\t\t0x1A\n#define R_BERT_ECH\t\t0x1B\n#define R_STATUS\t\t0x1C\n#define R_CHIP_RV\t\t0x1F\n#define R_STATE\t\t\t0x20\n#define R_SYNC_STA\t\t0x24\n#define R_RX_SL0_0\t\t0x25\n#define R_RX_SL0_1\t\t0x26\n#define R_RX_SL0_2\t\t0x27\n#define R_JATT_DIR\t\t0x2b  \n#define R_SLIP\t\t\t0x2c\n#define A_ST_RD_STA\t\t0x30\n#define R_FAS_EC\t\t0x30\n#define R_FAS_ECL\t\t0x30\n#define R_FAS_ECH\t\t0x31\n#define R_VIO_EC\t\t0x32\n#define R_VIO_ECL\t\t0x32\n#define R_VIO_ECH\t\t0x33\n#define A_ST_SQ_RD\t\t0x34\n#define R_CRC_EC\t\t0x34\n#define R_CRC_ECL\t\t0x34\n#define R_CRC_ECH\t\t0x35\n#define R_E_EC\t\t\t0x36\n#define R_E_ECL\t\t\t0x36\n#define R_E_ECH\t\t\t0x37\n#define R_SA6_SA13_EC\t\t0x38\n#define R_SA6_SA13_ECL\t\t0x38\n#define R_SA6_SA13_ECH\t\t0x39\n#define R_SA6_SA23_EC\t\t0x3A\n#define R_SA6_SA23_ECL\t\t0x3A\n#define R_SA6_SA23_ECH\t\t0x3B\n#define A_ST_B1_RX\t\t0x3C\n#define A_ST_B2_RX\t\t0x3D\n#define A_ST_D_RX\t\t0x3E\n#define A_ST_E_RX\t\t0x3F\n#define R_GPIO_IN0\t\t0x40\n#define R_GPIO_IN1\t\t0x41\n#define R_GPI_IN0\t\t0x44\n#define R_GPI_IN1\t\t0x45\n#define R_GPI_IN2\t\t0x46\n#define R_GPI_IN3\t\t0x47\n#define R_INT_DATA\t\t0x88\n#define R_IRQ_FIFO_BL0\t\t0xC8\n#define R_IRQ_FIFO_BL1\t\t0xC9\n#define R_IRQ_FIFO_BL2\t\t0xCA\n#define R_IRQ_FIFO_BL3\t\t0xCB\n#define R_IRQ_FIFO_BL4\t\t0xCC\n#define R_IRQ_FIFO_BL5\t\t0xCD\n#define R_IRQ_FIFO_BL6\t\t0xCE\n#define R_IRQ_FIFO_BL7\t\t0xCF\n\n \n#define A_FIFO_DATA0\t\t0x80\n#define A_FIFO_DATA1\t\t0x80\n#define A_FIFO_DATA2\t\t0x80\n#define A_FIFO_DATA0_NOINC\t0x84\n#define A_FIFO_DATA1_NOINC\t0x84\n#define A_FIFO_DATA2_NOINC\t0x84\n#define R_RAM_DATA\t\t0xC0\n\n\n \n\n \n \n#define V_IRQ_SEL\t\t0x01\n#define V_SRES\t\t\t0x08\n#define V_HFCRES\t\t0x10\n#define V_PCMRES\t\t0x20\n#define V_STRES\t\t\t0x40\n#define V_ETRES\t\t\t0x40\n#define V_RLD_EPR\t\t0x80\n \n#define V_FIFO_LPRIO\t\t0x02\n#define V_SLOW_RD\t\t0x04\n#define V_EXT_RAM\t\t0x08\n#define V_CLK_OFF\t\t0x20\n#define V_ST_CLK\t\t0x40\n \n#define V_RAM_ADDR2\t\t0x01\n#define V_ADDR_RES\t\t0x40\n#define V_ADDR_INC\t\t0x80\n \n#define V_RAM_SZ\t\t0x01\n#define V_PWM0_16KHZ\t\t0x10\n#define V_PWM1_16KHZ\t\t0x20\n#define V_FZ_MD\t\t\t0x80\n \n#define V_PNP_IRQ\t\t0x01\n#define V_CHIP_ID\t\t0x10\n\n \n \n#define V_FIRST_FIRO_DIR\t0x01\n#define V_FIRST_FIFO_NUM\t0x02\n \n#define V_FIFO_MD\t\t0x01\n#define V_CSM_MD\t\t0x04\n#define V_FSM_MD\t\t0x08\n#define V_FIFO_SZ\t\t0x10\n \n#define V_FIFO_DIR\t\t0x01\n#define V_FIFO_NUM\t\t0x02\n#define V_REV\t\t\t0x80\n \n#define V_SL_DIR\t\t0x01\n#define V_SL_NUM\t\t0x02\n \n#define V_CH_DIR\t\t0x01\n#define V_CH_SEL\t\t0x02\n#define V_ROUTING\t\t0x40\n \n#define V_IFF\t\t\t0x01\n#define V_HDLC_TRP\t\t0x02\n#define V_TRP_IRQ\t\t0x04\n#define V_DATA_FLOW\t\t0x20\n \n#define V_BIT_CNT\t\t0x01\n#define V_START_BIT\t\t0x08\n#define V_LOOP_FIFO\t\t0x40\n#define V_INV_DATA\t\t0x80\n \n#define V_CH_DIR0\t\t0x01\n#define V_CH_NUM0\t\t0x02\n \n#define V_NEXT_FIFO_DIR\t\t0x01\n#define V_NEXT_FIFO_NUM\t\t0x02\n#define V_SEQ_END\t\t0x40\n\n \n \n#define V_INC_F\t\t\t0x01\n#define V_RES_F\t\t\t0x02\n#define V_RES_LOST\t\t0x04\n\n \n \n#define V_SCI_MSK_ST0\t\t0x01\n#define V_SCI_MSK_ST1\t\t0x02\n#define V_SCI_MSK_ST2\t\t0x04\n#define V_SCI_MSK_ST3\t\t0x08\n#define V_SCI_MSK_ST4\t\t0x10\n#define V_SCI_MSK_ST5\t\t0x20\n#define V_SCI_MSK_ST6\t\t0x40\n#define V_SCI_MSK_ST7\t\t0x80\n \n#define V_ST_SEL\t\t0x01\n#define V_MULT_ST\t\t0x08\n \n#define V_SYNC_SEL\t\t0x01\n#define V_AUTO_SYNC\t\t0x08\n \n#define V_ST_SET_STA\t\t0x01\n#define V_ST_LD_STA\t\t0x10\n#define V_ST_ACT\t\t0x20\n#define V_SET_G2_G3\t\t0x80\n \n#define V_B1_EN\t\t\t0x01\n#define V_B2_EN\t\t\t0x02\n#define V_ST_MD\t\t\t0x04\n#define V_D_PRIO\t\t0x08\n#define V_SQ_EN\t\t\t0x10\n#define V_96KHZ\t\t\t0x20\n#define V_TX_LI\t\t\t0x40\n#define V_ST_STOP\t\t0x80\n \n#define V_G2_G3_EN\t\t0x01\n#define V_D_HI\t\t\t0x04\n#define V_E_IGNO\t\t0x08\n#define V_E_LO\t\t\t0x10\n#define V_B12_SWAP\t\t0x80\n \n#define V_B1_RX_EN\t\t0x01\n#define V_B2_RX_EN\t\t0x02\n#define V_ST_TRIS\t\t0x40\n \n#define V_ST_CK_DLY\t\t0x01\n#define V_ST_SMPL\t\t0x10\n \n#define V_ST_D_TX\t\t0x40\n \n#define V_SCI_ST0\t\t0x01\n#define V_SCI_ST1\t\t0x02\n#define V_SCI_ST2\t\t0x04\n#define V_SCI_ST3\t\t0x08\n#define V_SCI_ST4\t\t0x10\n#define V_SCI_ST5\t\t0x20\n#define V_SCI_ST6\t\t0x40\n#define V_SCI_ST7\t\t0x80\n \n#define V_ST_STA\t\t0x01\n#define V_FR_SYNC_ST\t\t0x10\n#define V_TI2_EXP\t\t0x20\n#define V_INFO0\t\t\t0x40\n#define V_G2_G3\t\t\t0x80\n \n#define V_ST_SQ\t\t\t0x01\n#define V_MF_RX_RDY\t\t0x10\n#define V_MF_TX_RDY\t\t0x80\n \n#define V_ST_D_RX\t\t0x40\n \n#define V_ST_E_RX\t\t0x40\n\n \n \n \n#define V_E1_SET_STA\t\t0x01\n#define V_E1_LD_STA\t\t0x10\n \n#define V_RX_CODE\t\t0x01\n#define V_RX_FBAUD\t\t0x04\n#define V_RX_CMI\t\t0x08\n#define V_RX_INV_CMI\t\t0x10\n#define V_RX_INV_CLK\t\t0x20\n#define V_RX_INV_DATA\t\t0x40\n#define V_AIS_ITU\t\t0x80\n \n#define V_NO_INSYNC\t\t0x01\n#define V_AUTO_RESYNC\t\t0x02\n#define V_AUTO_RECO\t\t0x04\n#define V_SWORD_COND\t\t0x08\n#define V_SYNC_LOSS\t\t0x10\n#define V_XCRC_SYNC\t\t0x20\n#define V_MF_RESYNC\t\t0x40\n#define V_RESYNC\t\t0x80\n \n#define V_RX_MF\t\t\t0x01\n#define V_RX_MF_SYNC\t\t0x02\n#define V_RX_SL0_RAM\t\t0x04\n#define V_ERR_SIM\t\t0x20\n#define V_RES_NMF\t\t0x40\n \n#define V_TX_CODE\t\t0x01\n#define V_TX_FBAUD\t\t0x04\n#define V_TX_CMI_CODE\t\t0x08\n#define V_TX_INV_CMI_CODE\t0x10\n#define V_TX_INV_CLK\t\t0x20\n#define V_TX_INV_DATA\t\t0x40\n#define V_OUT_EN\t\t0x80\n \n#define V_INV_CLK\t\t0x01\n#define V_EXCHG_DATA_LI\t\t0x02\n#define V_AIS_OUT\t\t0x04\n#define V_ATX\t\t\t0x20\n#define V_NTRI\t\t\t0x40\n#define V_AUTO_ERR_RES\t\t0x80\n \n#define V_TRP_FAS\t\t0x01\n#define V_TRP_NFAS\t\t0x02\n#define V_TRP_RAL\t\t0x04\n#define V_TRP_SA\t\t0x08\n \n#define V_TX_FAS\t\t0x01\n#define V_TX_NFAS\t\t0x02\n#define V_TX_RAL\t\t0x04\n#define V_TX_SA\t\t\t0x08\n \n#define V_TX_MF\t\t\t0x01\n#define V_TRP_SL0\t\t0x02\n#define V_TX_SL0_RAM\t\t0x04\n#define V_TX_E\t\t\t0x10\n#define V_NEG_E\t\t\t0x20\n#define V_XS12_ON\t\t0x40\n#define V_XS15_ON\t\t0x80\n \n#define V_RX_SZ\t\t\t0x01\n#define V_RX_INIT\t\t0x04\n \n#define V_SYNC_E1_RX\t\t0x01\n#define V_IPATS0\t\t0x20\n#define V_IPATS1\t\t0x40\n#define V_IPATS2\t\t0x80\n \n#define V_TX_SZ\t\t\t0x01\n#define V_TX_INIT\t\t0x04\n \n#define V_EXT_CLK_SYNC\t\t0x01\n#define V_SYNC_OFFS\t\t0x02\n#define V_PCM_SYNC\t\t0x04\n#define V_NEG_CLK\t\t0x08\n#define V_HCLK\t\t\t0x10\n \n#define V_JATT_OFF\t\t0x80\n \n#define V_E1_STA\t\t0x01\n#define V_ALT_FR_RX\t\t0x40\n#define V_ALT_FR_TX\t\t0x80\n \n#define V_RX_STA\t\t0x01\n#define V_FR_SYNC_E1\t\t0x04\n#define V_SIG_LOS\t\t0x08\n#define V_MFA_STA\t\t0x10\n#define V_AIS\t\t\t0x40\n#define V_NO_MF_SYNC\t\t0x80\n \n#define V_SI_FAS\t\t0x01\n#define V_SI_NFAS\t\t0x02\n#define V_A\t\t\t0x04\n#define V_CRC_OK\t\t0x08\n#define V_TX_E1\t\t\t0x10\n#define V_TX_E2\t\t\t0x20\n#define V_RX_E1\t\t\t0x40\n#define V_RX_E2\t\t\t0x80\n \n#define V_SLIP_RX\t\t0x01\n#define V_FOSLIP_RX\t\t0x08\n#define V_SLIP_TX\t\t0x10\n#define V_FOSLIP_TX\t\t0x80\n\n \n \n#define V_PCM_MD\t\t0x01\n#define V_C4_POL\t\t0x02\n#define V_F0_NEG\t\t0x04\n#define V_F0_LEN\t\t0x08\n#define V_PCM_ADDR\t\t0x10\n \n#define V_SL_SEL0\t\t0x01\n#define V_SH_SEL0\t\t0x80\n \n#define V_SL_SEL1\t\t0x01\n#define V_SH_SEL1\t\t0x80\n \n#define V_SL_SEL2\t\t0x01\n#define V_SH_SEL2\t\t0x80\n \n#define V_SL_SEL3\t\t0x01\n#define V_SH_SEL3\t\t0x80\n \n#define V_SL_SEL4\t\t0x01\n#define V_SH_SEL4\t\t0x80\n \n#define V_SL_SEL5\t\t0x01\n#define V_SH_SEL5\t\t0x80\n \n#define V_SL_SEL6\t\t0x01\n#define V_SH_SEL6\t\t0x80\n \n#define V_SL_SEL7\t\t0x01\n#define V_SH_SEL7\t\t0x80\n \n#define V_ODEC_CON\t\t0x01\n#define V_PLL_ADJ\t\t0x04\n#define V_PCM_DR\t\t0x10\n#define V_PCM_LOOP\t\t0x40\n \n#define V_SYNC_PLL\t\t0x02\n#define V_SYNC_SRC\t\t0x04\n#define V_SYNC_OUT\t\t0x08\n#define V_ICR_FR_TIME\t\t0x40\n#define V_EN_PLL\t\t0x80\n\n \n \n#define V_EXT_IRQ_EN\t\t0x08\n#define V_PWM0_MD\t\t0x10\n#define V_PWM1_MD\t\t0x40\n\n \n \n#define V_CONF_EN\t\t0x01\n#define V_ULAW\t\t\t0x80\n \n#define V_CONF_NUM\t\t0x01\n#define V_NOISE_SUPPR\t\t0x08\n#define V_ATT_LEV\t\t0x20\n#define V_CONF_SL\t\t0x80\n \n#define V_CONF_OFLOW0\t\t0x01\n#define V_CONF_OFLOW1\t\t0x02\n#define V_CONF_OFLOW2\t\t0x04\n#define V_CONF_OFLOW3\t\t0x08\n#define V_CONF_OFLOW4\t\t0x10\n#define V_CONF_OFLOW5\t\t0x20\n#define V_CONF_OFLOW6\t\t0x40\n#define V_CONF_OFLOW7\t\t0x80\n\n \n \n#define V_DTMF_EN\t\t0x01\n#define V_HARM_SEL\t\t0x02\n#define V_DTMF_RX_CH\t\t0x04\n#define V_DTMF_STOP\t\t0x08\n#define V_CHBL_SEL\t\t0x10\n#define V_RST_DTMF\t\t0x40\n#define V_ULAW_SEL\t\t0x80\n\n \n \n#define V_PAT_SEQ\t\t0x01\n#define V_BERT_ERR\t\t0x08\n#define V_AUTO_WD_RES\t\t0x20\n#define V_WD_RES\t\t0x80\n \n#define V_BERT_SYNC_SRC\t\t0x01\n#define V_BERT_SYNC\t\t0x10\n#define V_BERT_INV_DATA\t\t0x20\n\n \n \n#define V_BRG_EN\t\t0x01\n#define V_BRG_MD\t\t0x02\n#define V_PCM_CLK\t\t0x20\n#define V_ADDR_WRDLY\t\t0x40\n \n#define V_BRG_CS\t\t0x01\n#define V_BRG_ADDR\t\t0x08\n#define V_BRG_CS_SRC\t\t0x80\n \n#define V_BRG_MD0\t\t0x01\n#define V_BRG_MD1\t\t0x02\n#define V_BRG_MD2\t\t0x04\n#define V_BRG_MD3\t\t0x08\n#define V_BRG_MD4\t\t0x10\n#define V_BRG_MD5\t\t0x20\n#define V_BRG_MD6\t\t0x40\n#define V_BRG_MD7\t\t0x80\n \n#define V_BRG_TIM0_IDLE\t\t0x01\n#define V_BRG_TIM0_CLK\t\t0x10\n \n#define V_BRG_TIM1_IDLE\t\t0x01\n#define V_BRG_TIM1_CLK\t\t0x10\n \n#define V_BRG_TIM2_IDLE\t\t0x01\n#define V_BRG_TIM2_CLK\t\t0x10\n \n#define V_BRG_TIM3_IDLE\t\t0x01\n#define V_BRG_TIM3_CLK\t\t0x10\n \n#define V_BRG_WR_SEL0\t\t0x01\n#define V_BRG_RD_SEL0\t\t0x04\n#define V_BRG_WR_SEL1\t\t0x10\n#define V_BRG_RD_SEL1\t\t0x40\n \n#define V_BRG_WR_SEL2\t\t0x01\n#define V_BRG_RD_SEL2\t\t0x04\n#define V_BRG_WR_SEL3\t\t0x10\n#define V_BRG_RD_SEL3\t\t0x40\n \n#define V_BRG_WR_SEL4\t\t0x01\n#define V_BRG_RD_SEL4\t\t0x04\n#define V_BRG_WR_SEL5\t\t0x10\n#define V_BRG_RD_SEL5\t\t0x40\n \n#define V_BRG_WR_SEL6\t\t0x01\n#define V_BRG_RD_SEL6\t\t0x04\n#define V_BRG_WR_SEL7\t\t0x10\n#define V_BRG_RD_SEL7\t\t0x40\n\n \n \n#define V_STA_IRQMSK\t\t0x01\n#define V_TI_IRQMSK\t\t0x02\n#define V_PROC_IRQMSK\t\t0x04\n#define V_DTMF_IRQMSK\t\t0x08\n#define V_IRQ1S_MSK\t\t0x10\n#define V_SA6_IRQMSK\t\t0x20\n#define V_RX_EOMF_MSK\t\t0x40\n#define V_TX_EOMF_MSK\t\t0x80\n \n#define V_FIFO_IRQ\t\t0x01\n#define V_GLOB_IRQ_EN\t\t0x08\n#define V_IRQ_POL\t\t0x10\n \n#define V_EV_TS\t\t\t0x01\n#define V_WD_TS\t\t\t0x10\n \n#define V_IRQ\t\t\t0x01\n#define V_BERT_EN\t\t0x02\n#define V_MIX_IRQ\t\t0x04\n \n#define V_IRQ_FIFO_BL0\t\t0x01\n#define V_IRQ_FIFO_BL1\t\t0x02\n#define V_IRQ_FIFO_BL2\t\t0x04\n#define V_IRQ_FIFO_BL3\t\t0x08\n#define V_IRQ_FIFO_BL4\t\t0x10\n#define V_IRQ_FIFO_BL5\t\t0x20\n#define V_IRQ_FIFO_BL6\t\t0x40\n#define V_IRQ_FIFO_BL7\t\t0x80\n \n#define V_STA_IRQ\t\t0x01\n#define V_TI_IRQ\t\t0x02\n#define V_IRQ_PROC\t\t0x04\n#define V_DTMF_IRQ\t\t0x08\n#define V_IRQ1S\t\t\t0x10\n#define V_SA6_IRQ\t\t0x20\n#define V_RX_EOMF\t\t0x40\n#define V_TX_EOMF\t\t0x80\n \n#define V_BUSY\t\t\t0x01\n#define V_PROC\t\t\t0x02\n#define V_DTMF_STA\t\t0x04\n#define V_LOST_STA\t\t0x08\n#define V_SYNC_IN\t\t0x10\n#define V_EXT_IRQSTA\t\t0x20\n#define V_MISC_IRQSTA\t\t0x40\n#define V_FR_IRQSTA\t\t0x80\n \n#define V_IRQ_FIFO0_TX\t\t0x01\n#define V_IRQ_FIFO0_RX\t\t0x02\n#define V_IRQ_FIFO1_TX\t\t0x04\n#define V_IRQ_FIFO1_RX\t\t0x08\n#define V_IRQ_FIFO2_TX\t\t0x10\n#define V_IRQ_FIFO2_RX\t\t0x20\n#define V_IRQ_FIFO3_TX\t\t0x40\n#define V_IRQ_FIFO3_RX\t\t0x80\n \n#define V_IRQ_FIFO4_TX\t\t0x01\n#define V_IRQ_FIFO4_RX\t\t0x02\n#define V_IRQ_FIFO5_TX\t\t0x04\n#define V_IRQ_FIFO5_RX\t\t0x08\n#define V_IRQ_FIFO6_TX\t\t0x10\n#define V_IRQ_FIFO6_RX\t\t0x20\n#define V_IRQ_FIFO7_TX\t\t0x40\n#define V_IRQ_FIFO7_RX\t\t0x80\n \n#define V_IRQ_FIFO8_TX\t\t0x01\n#define V_IRQ_FIFO8_RX\t\t0x02\n#define V_IRQ_FIFO9_TX\t\t0x04\n#define V_IRQ_FIFO9_RX\t\t0x08\n#define V_IRQ_FIFO10_TX\t\t0x10\n#define V_IRQ_FIFO10_RX\t\t0x20\n#define V_IRQ_FIFO11_TX\t\t0x40\n#define V_IRQ_FIFO11_RX\t\t0x80\n \n#define V_IRQ_FIFO12_TX\t\t0x01\n#define V_IRQ_FIFO12_RX\t\t0x02\n#define V_IRQ_FIFO13_TX\t\t0x04\n#define V_IRQ_FIFO13_RX\t\t0x08\n#define V_IRQ_FIFO14_TX\t\t0x10\n#define V_IRQ_FIFO14_RX\t\t0x20\n#define V_IRQ_FIFO15_TX\t\t0x40\n#define V_IRQ_FIFO15_RX\t\t0x80\n \n#define V_IRQ_FIFO16_TX\t\t0x01\n#define V_IRQ_FIFO16_RX\t\t0x02\n#define V_IRQ_FIFO17_TX\t\t0x04\n#define V_IRQ_FIFO17_RX\t\t0x08\n#define V_IRQ_FIFO18_TX\t\t0x10\n#define V_IRQ_FIFO18_RX\t\t0x20\n#define V_IRQ_FIFO19_TX\t\t0x40\n#define V_IRQ_FIFO19_RX\t\t0x80\n \n#define V_IRQ_FIFO20_TX\t\t0x01\n#define V_IRQ_FIFO20_RX\t\t0x02\n#define V_IRQ_FIFO21_TX\t\t0x04\n#define V_IRQ_FIFO21_RX\t\t0x08\n#define V_IRQ_FIFO22_TX\t\t0x10\n#define V_IRQ_FIFO22_RX\t\t0x20\n#define V_IRQ_FIFO23_TX\t\t0x40\n#define V_IRQ_FIFO23_RX\t\t0x80\n \n#define V_IRQ_FIFO24_TX\t\t0x01\n#define V_IRQ_FIFO24_RX\t\t0x02\n#define V_IRQ_FIFO25_TX\t\t0x04\n#define V_IRQ_FIFO25_RX\t\t0x08\n#define V_IRQ_FIFO26_TX\t\t0x10\n#define V_IRQ_FIFO26_RX\t\t0x20\n#define V_IRQ_FIFO27_TX\t\t0x40\n#define V_IRQ_FIFO27_RX\t\t0x80\n \n#define V_IRQ_FIFO28_TX\t\t0x01\n#define V_IRQ_FIFO28_RX\t\t0x02\n#define V_IRQ_FIFO29_TX\t\t0x04\n#define V_IRQ_FIFO29_RX\t\t0x08\n#define V_IRQ_FIFO30_TX\t\t0x10\n#define V_IRQ_FIFO30_RX\t\t0x20\n#define V_IRQ_FIFO31_TX\t\t0x40\n#define V_IRQ_FIFO31_RX\t\t0x80\n\n \n \n#define V_GPIO_OUT0\t\t0x01\n#define V_GPIO_OUT1\t\t0x02\n#define V_GPIO_OUT2\t\t0x04\n#define V_GPIO_OUT3\t\t0x08\n#define V_GPIO_OUT4\t\t0x10\n#define V_GPIO_OUT5\t\t0x20\n#define V_GPIO_OUT6\t\t0x40\n#define V_GPIO_OUT7\t\t0x80\n \n#define V_GPIO_OUT8\t\t0x01\n#define V_GPIO_OUT9\t\t0x02\n#define V_GPIO_OUT10\t\t0x04\n#define V_GPIO_OUT11\t\t0x08\n#define V_GPIO_OUT12\t\t0x10\n#define V_GPIO_OUT13\t\t0x20\n#define V_GPIO_OUT14\t\t0x40\n#define V_GPIO_OUT15\t\t0x80\n \n#define V_GPIO_EN0\t\t0x01\n#define V_GPIO_EN1\t\t0x02\n#define V_GPIO_EN2\t\t0x04\n#define V_GPIO_EN3\t\t0x08\n#define V_GPIO_EN4\t\t0x10\n#define V_GPIO_EN5\t\t0x20\n#define V_GPIO_EN6\t\t0x40\n#define V_GPIO_EN7\t\t0x80\n \n#define V_GPIO_EN8\t\t0x01\n#define V_GPIO_EN9\t\t0x02\n#define V_GPIO_EN10\t\t0x04\n#define V_GPIO_EN11\t\t0x08\n#define V_GPIO_EN12\t\t0x10\n#define V_GPIO_EN13\t\t0x20\n#define V_GPIO_EN14\t\t0x40\n#define V_GPIO_EN15\t\t0x80\n \n#define V_GPIO_SEL0\t\t0x01\n#define V_GPIO_SEL1\t\t0x02\n#define V_GPIO_SEL2\t\t0x04\n#define V_GPIO_SEL3\t\t0x08\n#define V_GPIO_SEL4\t\t0x10\n#define V_GPIO_SEL5\t\t0x20\n#define V_GPIO_SEL6\t\t0x40\n#define V_GPIO_SEL7\t\t0x80\n \n#define V_GPIO_IN0\t\t0x01\n#define V_GPIO_IN1\t\t0x02\n#define V_GPIO_IN2\t\t0x04\n#define V_GPIO_IN3\t\t0x08\n#define V_GPIO_IN4\t\t0x10\n#define V_GPIO_IN5\t\t0x20\n#define V_GPIO_IN6\t\t0x40\n#define V_GPIO_IN7\t\t0x80\n \n#define V_GPIO_IN8\t\t0x01\n#define V_GPIO_IN9\t\t0x02\n#define V_GPIO_IN10\t\t0x04\n#define V_GPIO_IN11\t\t0x08\n#define V_GPIO_IN12\t\t0x10\n#define V_GPIO_IN13\t\t0x20\n#define V_GPIO_IN14\t\t0x40\n#define V_GPIO_IN15\t\t0x80\n \n#define V_GPI_IN0\t\t0x01\n#define V_GPI_IN1\t\t0x02\n#define V_GPI_IN2\t\t0x04\n#define V_GPI_IN3\t\t0x08\n#define V_GPI_IN4\t\t0x10\n#define V_GPI_IN5\t\t0x20\n#define V_GPI_IN6\t\t0x40\n#define V_GPI_IN7\t\t0x80\n \n#define V_GPI_IN8\t\t0x01\n#define V_GPI_IN9\t\t0x02\n#define V_GPI_IN10\t\t0x04\n#define V_GPI_IN11\t\t0x08\n#define V_GPI_IN12\t\t0x10\n#define V_GPI_IN13\t\t0x20\n#define V_GPI_IN14\t\t0x40\n#define V_GPI_IN15\t\t0x80\n \n#define V_GPI_IN16\t\t0x01\n#define V_GPI_IN17\t\t0x02\n#define V_GPI_IN18\t\t0x04\n#define V_GPI_IN19\t\t0x08\n#define V_GPI_IN20\t\t0x10\n#define V_GPI_IN21\t\t0x20\n#define V_GPI_IN22\t\t0x40\n#define V_GPI_IN23\t\t0x80\n \n#define V_GPI_IN24\t\t0x01\n#define V_GPI_IN25\t\t0x02\n#define V_GPI_IN26\t\t0x04\n#define V_GPI_IN27\t\t0x08\n#define V_GPI_IN28\t\t0x10\n#define V_GPI_IN29\t\t0x20\n#define V_GPI_IN30\t\t0x40\n#define V_GPI_IN31\t\t0x80\n\n \n\n#ifdef HFC_REGISTER_DEBUG\nstruct hfc_register_names {\n\tchar *name;\n\tu_char reg;\n} hfc_register_names[] = {\n\t \n\t{\"R_CIRM\",\t\t0x00},\n\t{\"R_CTRL\",\t\t0x01},\n\t{\"R_BRG_PCM_CFG \",\t0x02},\n\t{\"R_RAM_ADDR0\",\t\t0x08},\n\t{\"R_RAM_ADDR1\",\t\t0x09},\n\t{\"R_RAM_ADDR2\",\t\t0x0A},\n\t{\"R_FIRST_FIFO\",\t0x0B},\n\t{\"R_RAM_SZ\",\t\t0x0C},\n\t{\"R_FIFO_MD\",\t\t0x0D},\n\t{\"R_INC_RES_FIFO\",\t0x0E},\n\t{\"R_FIFO / R_FSM_IDX\",\t0x0F},\n\t{\"R_SLOT\",\t\t0x10},\n\t{\"R_IRQMSK_MISC\",\t0x11},\n\t{\"R_SCI_MSK\",\t\t0x12},\n\t{\"R_IRQ_CTRL\",\t\t0x13},\n\t{\"R_PCM_MD0\",\t\t0x14},\n\t{\"R_0x15\",\t\t0x15},\n\t{\"R_ST_SEL\",\t\t0x16},\n\t{\"R_ST_SYNC\",\t\t0x17},\n\t{\"R_CONF_EN\",\t\t0x18},\n\t{\"R_TI_WD\",\t\t0x1A},\n\t{\"R_BERT_WD_MD\",\t0x1B},\n\t{\"R_DTMF\",\t\t0x1C},\n\t{\"R_DTMF_N\",\t\t0x1D},\n\t{\"R_E1_XX_STA\",\t\t0x20},\n\t{\"R_LOS0\",\t\t0x22},\n\t{\"R_LOS1\",\t\t0x23},\n\t{\"R_RX0\",\t\t0x24},\n\t{\"R_RX_FR0\",\t\t0x25},\n\t{\"R_RX_FR1\",\t\t0x26},\n\t{\"R_TX0\",\t\t0x28},\n\t{\"R_TX1\",\t\t0x29},\n\t{\"R_TX_FR0\",\t\t0x2C},\n\t{\"R_TX_FR1\",\t\t0x2D},\n\t{\"R_TX_FR2\",\t\t0x2E},\n\t{\"R_JATT_ATT\",\t\t0x2F},\n\t{\"A_ST_xx_STA/R_RX_OFF\", 0x30},\n\t{\"A_ST_CTRL0/R_SYNC_OUT\", 0x31},\n\t{\"A_ST_CTRL1\",\t\t0x32},\n\t{\"A_ST_CTRL2\",\t\t0x33},\n\t{\"A_ST_SQ_WR\",\t\t0x34},\n\t{\"R_TX_OFF\",\t\t0x34},\n\t{\"R_SYNC_CTRL\",\t\t0x35},\n\t{\"A_ST_CLK_DLY\",\t0x37},\n\t{\"R_PWM0\",\t\t0x38},\n\t{\"R_PWM1\",\t\t0x39},\n\t{\"A_ST_B1_TX\",\t\t0x3C},\n\t{\"A_ST_B2_TX\",\t\t0x3D},\n\t{\"A_ST_D_TX\",\t\t0x3E},\n\t{\"R_GPIO_OUT0\",\t\t0x40},\n\t{\"R_GPIO_OUT1\",\t\t0x41},\n\t{\"R_GPIO_EN0\",\t\t0x42},\n\t{\"R_GPIO_EN1\",\t\t0x43},\n\t{\"R_GPIO_SEL\",\t\t0x44},\n\t{\"R_BRG_CTRL\",\t\t0x45},\n\t{\"R_PWM_MD\",\t\t0x46},\n\t{\"R_BRG_MD\",\t\t0x47},\n\t{\"R_BRG_TIM0\",\t\t0x48},\n\t{\"R_BRG_TIM1\",\t\t0x49},\n\t{\"R_BRG_TIM2\",\t\t0x4A},\n\t{\"R_BRG_TIM3\",\t\t0x4B},\n\t{\"R_BRG_TIM_SEL01\",\t0x4C},\n\t{\"R_BRG_TIM_SEL23\",\t0x4D},\n\t{\"R_BRG_TIM_SEL45\",\t0x4E},\n\t{\"R_BRG_TIM_SEL67\",\t0x4F},\n\t{\"A_FIFO_DATA0-2\",\t0x80},\n\t{\"A_FIFO_DATA0-2_NOINC\", 0x84},\n\t{\"R_RAM_DATA\",\t\t0xC0},\n\t{\"A_SL_CFG\",\t\t0xD0},\n\t{\"A_CONF\",\t\t0xD1},\n\t{\"A_CH_MSK\",\t\t0xF4},\n\t{\"A_CON_HDLC\",\t\t0xFA},\n\t{\"A_SUBCH_CFG\",\t\t0xFB},\n\t{\"A_CHANNEL\",\t\t0xFC},\n\t{\"A_FIFO_SEQ\",\t\t0xFD},\n\t{\"A_IRQ_MSK\",\t\t0xFF},\n\t{NULL, 0},\n\n\t \n\t{\"A_Z1\",\t\t0x04},\n\t{\"A_Z1H\",\t\t0x05},\n\t{\"A_Z2\",\t\t0x06},\n\t{\"A_Z2H\",\t\t0x07},\n\t{\"A_F1\",\t\t0x0C},\n\t{\"A_F2\",\t\t0x0D},\n\t{\"R_IRQ_OVIEW\",\t\t0x10},\n\t{\"R_IRQ_MISC\",\t\t0x11},\n\t{\"R_IRQ_STATECH\",\t0x12},\n\t{\"R_CONF_OFLOW\",\t0x14},\n\t{\"R_RAM_USE\",\t\t0x15},\n\t{\"R_CHIP_ID\",\t\t0x16},\n\t{\"R_BERT_STA\",\t\t0x17},\n\t{\"R_F0_CNTL\",\t\t0x18},\n\t{\"R_F0_CNTH\",\t\t0x19},\n\t{\"R_BERT_ECL\",\t\t0x1A},\n\t{\"R_BERT_ECH\",\t\t0x1B},\n\t{\"R_STATUS\",\t\t0x1C},\n\t{\"R_CHIP_RV\",\t\t0x1F},\n\t{\"R_STATE\",\t\t0x20},\n\t{\"R_SYNC_STA\",\t\t0x24},\n\t{\"R_RX_SL0_0\",\t\t0x25},\n\t{\"R_RX_SL0_1\",\t\t0x26},\n\t{\"R_RX_SL0_2\",\t\t0x27},\n\t{\"R_JATT_DIR\",\t\t0x2b},\n\t{\"R_SLIP\",\t\t0x2c},\n\t{\"A_ST_RD_STA\",\t\t0x30},\n\t{\"R_FAS_ECL\",\t\t0x30},\n\t{\"R_FAS_ECH\",\t\t0x31},\n\t{\"R_VIO_ECL\",\t\t0x32},\n\t{\"R_VIO_ECH\",\t\t0x33},\n\t{\"R_CRC_ECL / A_ST_SQ_RD\", 0x34},\n\t{\"R_CRC_ECH\",\t\t0x35},\n\t{\"R_E_ECL\",\t\t0x36},\n\t{\"R_E_ECH\",\t\t0x37},\n\t{\"R_SA6_SA13_ECL\",\t0x38},\n\t{\"R_SA6_SA13_ECH\",\t0x39},\n\t{\"R_SA6_SA23_ECL\",\t0x3A},\n\t{\"R_SA6_SA23_ECH\",\t0x3B},\n\t{\"A_ST_B1_RX\",\t\t0x3C},\n\t{\"A_ST_B2_RX\",\t\t0x3D},\n\t{\"A_ST_D_RX\",\t\t0x3E},\n\t{\"A_ST_E_RX\",\t\t0x3F},\n\t{\"R_GPIO_IN0\",\t\t0x40},\n\t{\"R_GPIO_IN1\",\t\t0x41},\n\t{\"R_GPI_IN0\",\t\t0x44},\n\t{\"R_GPI_IN1\",\t\t0x45},\n\t{\"R_GPI_IN2\",\t\t0x46},\n\t{\"R_GPI_IN3\",\t\t0x47},\n\t{\"A_FIFO_DATA0-2\",\t0x80},\n\t{\"A_FIFO_DATA0-2_NOINC\", 0x84},\n\t{\"R_INT_DATA\",\t\t0x88},\n\t{\"R_RAM_DATA\",\t\t0xC0},\n\t{\"R_IRQ_FIFO_BL0\",\t0xC8},\n\t{\"R_IRQ_FIFO_BL1\",\t0xC9},\n\t{\"R_IRQ_FIFO_BL2\",\t0xCA},\n\t{\"R_IRQ_FIFO_BL3\",\t0xCB},\n\t{\"R_IRQ_FIFO_BL4\",\t0xCC},\n\t{\"R_IRQ_FIFO_BL5\",\t0xCD},\n\t{\"R_IRQ_FIFO_BL6\",\t0xCE},\n\t{\"R_IRQ_FIFO_BL7\",\t0xCF},\n};\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}