// Seed: 3217344208
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = ~1;
  wire id_2;
  id_3 :
  assert property (@(negedge 1'b0 == 1) id_3)
  else;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    input tri id_5,
    inout tri id_6,
    output tri id_7,
    input wand id_8,
    input supply0 id_9,
    input wand id_10,
    input supply1 id_11,
    input wire id_12,
    input wor id_13,
    output wire id_14,
    output tri0 id_15,
    output supply0 id_16,
    input uwire id_17,
    output uwire id_18,
    input uwire id_19,
    input wor id_20,
    input wor id_21,
    input uwire id_22,
    output uwire id_23,
    input tri id_24,
    output wand id_25,
    input wire id_26,
    output wor id_27
);
  wire id_29;
  xor (
      id_18,
      id_17,
      id_29,
      id_21,
      id_3,
      id_5,
      id_11,
      id_10,
      id_26,
      id_13,
      id_6,
      id_22,
      id_24,
      id_12,
      id_2,
      id_1,
      id_20,
      id_9
  );
  module_0(
      id_29
  ); static id_30(
      .id_0(1), .id_1(1), .id_2(id_11), .id_3(id_13)
  );
  wire id_31;
endmodule
