Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Mar 16 14:31:14 2023
| Host         : PC1012002888 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys_hdmi_timing_summary_routed.rpt -pb nexys_hdmi_timing_summary_routed.pb -rpx nexys_hdmi_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_hdmi
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (3330)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (3330)
---------------------------------
 There are 3330 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.559        0.000                      0                 9501        0.011        0.000                      0                 9501        2.633        0.000                       0                  3343  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}       25.000          40.000          
    CLKFBIN             {0.000 12.500}       25.000          40.000          
    PixelClkIO          {0.000 12.500}       25.000          40.000          
    SerialClkIO         {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}       25.000          40.000          
    CLKFBIN_1           {0.000 12.500}       25.000          40.000          
    PixelClkIO_1        {0.000 12.500}       25.000          40.000          
    SerialClkIO_1       {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.559        0.000                      0                 9459        0.183        0.000                      0                 9459        7.500        0.000                       0                  3317  
    CLKFBIN                                                                                                                                                              23.751        0.000                       0                     2  
    PixelClkIO                                                                                                                                                           22.845        0.000                       0                    10  
    SerialClkIO                                                                                                                                                           2.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.566        0.000                      0                 9459        0.183        0.000                      0                 9459        7.500        0.000                       0                  3317  
    CLKFBIN_1                                                                                                                                                            23.751        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                         22.845        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                         2.845        0.000                       0                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.559        0.000                      0                 9459        0.011        0.000                      0                 9459  
clk_out1_clk_wiz_0    PixelClkIO                 19.619        0.000                      0                   38        0.200        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                 19.621        0.000                      0                   38        0.202        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.559        0.000                      0                 9459        0.011        0.000                      0                 9459  
clk_out1_clk_wiz_0    PixelClkIO_1               19.619        0.000                      0                   38        0.200        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1               19.621        0.000                      0                   38        0.202        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         23.171        0.000                      0                    4        0.463        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         23.171        0.000                      0                    4        0.290        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       23.171        0.000                      0                    4        0.290        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       23.178        0.000                      0                    4        0.463        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 2.126ns (11.001%)  route 17.200ns (88.999%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 22.872 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.499     7.422    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y129       LUT6 (Prop_lut6_I5_O)        0.328     7.750 r  si_ad_change_buffer[446]_i_30/O
                         net (fo=2, routed)           0.852     8.602    si_ad_change_buffer[446]_i_30_n_0
    SLICE_X139Y133       LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  si_ad_change_buffer[446]_i_29/O
                         net (fo=3, routed)           0.980     9.706    si_ad_change_buffer[446]_i_29_n_0
    SLICE_X140Y124       LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  si_ad_change_buffer[398]_i_25/O
                         net (fo=4, routed)           0.550    10.380    si_ad_change_buffer[398]_i_25_n_0
    SLICE_X136Y124       LUT6 (Prop_lut6_I1_O)        0.124    10.504 r  si_ad_change_buffer[394]_i_21/O
                         net (fo=2, routed)           0.793    11.297    si_ad_change_buffer[394]_i_21_n_0
    SLICE_X133Y124       LUT3 (Prop_lut3_I2_O)        0.150    11.447 r  si_ad_change_buffer[394]_i_15/O
                         net (fo=2, routed)           0.638    12.085    si_ad_change_buffer[394]_i_15_n_0
    SLICE_X128Y123       LUT5 (Prop_lut5_I4_O)        0.332    12.417 r  si_ad_change_buffer[393]_i_9/O
                         net (fo=1, routed)           1.990    14.407    ROTATE_LEFT7_out[393]
    SLICE_X91Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.531 r  si_ad_change_buffer[393]_i_4/O
                         net (fo=1, routed)           2.006    16.537    si_ad_change_buffer[393]_i_4_n_0
    SLICE_X81Y84         LUT5 (Prop_lut5_I4_O)        0.124    16.661 r  si_ad_change_buffer[393]_i_1/O
                         net (fo=1, routed)           0.000    16.661    si_ad_change_buffer[393]_i_1_n_0
    SLICE_X81Y84         FDRE                                         r  si_ad_change_buffer_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.683    22.872    clk_out1
    SLICE_X81Y84         FDRE                                         r  si_ad_change_buffer_reg[393]/C
                         clock pessimism             -0.507    22.365    
                         clock uncertainty           -0.173    22.192    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)        0.029    22.221    si_ad_change_buffer_reg[393]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -16.662    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 2.088ns (10.892%)  route 17.082ns (89.108%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 22.861 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.713     7.637    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.965 r  si_ad_change_buffer[318]_i_30/O
                         net (fo=2, routed)           0.669     8.633    si_ad_change_buffer[318]_i_30_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I3_O)        0.124     8.757 r  si_ad_change_buffer[318]_i_28/O
                         net (fo=4, routed)           0.778     9.535    si_ad_change_buffer[318]_i_28_n_0
    SLICE_X141Y120       LUT6 (Prop_lut6_I5_O)        0.124     9.659 r  si_ad_change_buffer[286]_i_26/O
                         net (fo=4, routed)           1.312    10.971    si_ad_change_buffer[286]_i_26_n_0
    SLICE_X117Y114       LUT6 (Prop_lut6_I3_O)        0.124    11.095 r  si_ad_change_buffer[278]_i_22/O
                         net (fo=2, routed)           0.887    11.982    si_ad_change_buffer[278]_i_22_n_0
    SLICE_X105Y113       LUT3 (Prop_lut3_I2_O)        0.118    12.100 r  si_ad_change_buffer[278]_i_16/O
                         net (fo=2, routed)           0.566    12.666    si_ad_change_buffer[278]_i_16_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I2_O)        0.326    12.992 r  si_ad_change_buffer[278]_i_9/O
                         net (fo=1, routed)           1.222    14.214    ROTATE_LEFT7_out[278]
    SLICE_X82Y101        LUT6 (Prop_lut6_I5_O)        0.124    14.338 r  si_ad_change_buffer[278]_i_4/O
                         net (fo=1, routed)           2.043    16.381    si_ad_change_buffer[278]_i_4_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.505 r  si_ad_change_buffer[278]_i_1/O
                         net (fo=1, routed)           0.000    16.505    si_ad_change_buffer[278]_i_1_n_0
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.672    22.861    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[278]/C
                         clock pessimism             -0.507    22.354    
                         clock uncertainty           -0.173    22.181    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)        0.032    22.213    si_ad_change_buffer_reg[278]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                         -16.505    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.122ns  (logic 1.892ns (9.894%)  route 17.230ns (90.106%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 22.887 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I0_O)        0.124    12.060 r  si_ad_change_buffer[248]_i_16/O
                         net (fo=2, routed)           0.808    12.868    si_ad_change_buffer[248]_i_16_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I2_O)        0.124    12.992 r  si_ad_change_buffer[248]_i_9/O
                         net (fo=1, routed)           1.618    14.610    ROTATE_LEFT7_out[248]
    SLICE_X91Y94         LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  si_ad_change_buffer[248]_i_4/O
                         net (fo=1, routed)           1.599    16.333    si_ad_change_buffer[248]_i_4_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.457 r  si_ad_change_buffer[248]_i_1/O
                         net (fo=1, routed)           0.000    16.457    si_ad_change_buffer[248]_i_1_n_0
    SLICE_X89Y66         FDRE                                         r  si_ad_change_buffer_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.698    22.887    clk_out1
    SLICE_X89Y66         FDRE                                         r  si_ad_change_buffer_reg[248]/C
                         clock pessimism             -0.507    22.380    
                         clock uncertainty           -0.173    22.207    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)        0.032    22.239    si_ad_change_buffer_reg[248]
  -------------------------------------------------------------------
                         required time                         22.239    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[412]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.129ns  (logic 2.348ns (12.275%)  route 16.781ns (87.725%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=6 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 22.873 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         2.665     6.588    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I3_O)        0.354     6.942 r  si_ad_change_buffer[415]_i_31/O
                         net (fo=4, routed)           0.916     7.858    si_ad_change_buffer[415]_i_31_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I4_O)        0.326     8.184 r  si_ad_change_buffer[415]_i_29/O
                         net (fo=4, routed)           1.027     9.211    si_ad_change_buffer[415]_i_29_n_0
    SLICE_X113Y126       LUT5 (Prop_lut5_I2_O)        0.124     9.335 r  si_ad_change_buffer[415]_i_25/O
                         net (fo=4, routed)           0.675    10.011    si_ad_change_buffer[415]_i_25_n_0
    SLICE_X124Y127       LUT5 (Prop_lut5_I4_O)        0.124    10.135 r  si_ad_change_buffer[415]_i_21/O
                         net (fo=2, routed)           1.064    11.199    si_ad_change_buffer[415]_i_21_n_0
    SLICE_X135Y127       LUT3 (Prop_lut3_I0_O)        0.150    11.349 r  si_ad_change_buffer[413]_i_15/O
                         net (fo=2, routed)           0.627    11.976    si_ad_change_buffer[413]_i_15_n_0
    SLICE_X135Y124       LUT5 (Prop_lut5_I4_O)        0.326    12.302 r  si_ad_change_buffer[412]_i_9/O
                         net (fo=1, routed)           1.774    14.075    ROTATE_LEFT7_out[412]
    SLICE_X92Y116        LUT5 (Prop_lut5_I4_O)        0.124    14.199 r  si_ad_change_buffer[412]_i_4/O
                         net (fo=1, routed)           2.140    16.340    si_ad_change_buffer[412]_i_4_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124    16.464 r  si_ad_change_buffer[412]_i_1/O
                         net (fo=1, routed)           0.000    16.464    si_ad_change_buffer[412]_i_1_n_0
    SLICE_X80Y86         FDRE                                         r  si_ad_change_buffer_reg[412]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.684    22.873    clk_out1
    SLICE_X80Y86         FDRE                                         r  si_ad_change_buffer_reg[412]/C
                         clock pessimism             -0.507    22.366    
                         clock uncertainty           -0.173    22.193    
    SLICE_X80Y86         FDRE (Setup_fdre_C_D)        0.079    22.272    si_ad_change_buffer_reg[412]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.985ns  (logic 2.126ns (11.198%)  route 16.859ns (88.802%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 22.868 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.499     7.422    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y129       LUT6 (Prop_lut6_I5_O)        0.328     7.750 r  si_ad_change_buffer[446]_i_30/O
                         net (fo=2, routed)           0.852     8.602    si_ad_change_buffer[446]_i_30_n_0
    SLICE_X139Y133       LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  si_ad_change_buffer[446]_i_29/O
                         net (fo=3, routed)           0.980     9.706    si_ad_change_buffer[446]_i_29_n_0
    SLICE_X140Y124       LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  si_ad_change_buffer[398]_i_25/O
                         net (fo=4, routed)           0.600    10.430    si_ad_change_buffer[398]_i_25_n_0
    SLICE_X136Y125       LUT6 (Prop_lut6_I5_O)        0.124    10.554 r  si_ad_change_buffer[398]_i_21/O
                         net (fo=2, routed)           0.581    11.135    si_ad_change_buffer[398]_i_21_n_0
    SLICE_X134Y125       LUT3 (Prop_lut3_I2_O)        0.150    11.285 r  si_ad_change_buffer[398]_i_15/O
                         net (fo=2, routed)           0.663    11.948    si_ad_change_buffer[398]_i_15_n_0
    SLICE_X128Y124       LUT5 (Prop_lut5_I2_O)        0.332    12.280 r  si_ad_change_buffer[398]_i_9/O
                         net (fo=1, routed)           1.741    14.022    ROTATE_LEFT7_out[398]
    SLICE_X93Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.146 r  si_ad_change_buffer[398]_i_4/O
                         net (fo=1, routed)           2.050    16.196    si_ad_change_buffer[398]_i_4_n_0
    SLICE_X82Y85         LUT5 (Prop_lut5_I4_O)        0.124    16.320 r  si_ad_change_buffer[398]_i_1/O
                         net (fo=1, routed)           0.000    16.320    si_ad_change_buffer[398]_i_1_n_0
    SLICE_X82Y85         FDRE                                         r  si_ad_change_buffer_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.679    22.868    clk_out1
    SLICE_X82Y85         FDRE                                         r  si_ad_change_buffer_reg[398]/C
                         clock pessimism             -0.507    22.361    
                         clock uncertainty           -0.173    22.188    
    SLICE_X82Y85         FDRE (Setup_fdre_C_D)        0.029    22.217    si_ad_change_buffer_reg[398]
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.989ns  (logic 2.348ns (12.365%)  route 16.641ns (87.635%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=6 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 22.873 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         2.665     6.588    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I3_O)        0.354     6.942 r  si_ad_change_buffer[415]_i_31/O
                         net (fo=4, routed)           0.916     7.858    si_ad_change_buffer[415]_i_31_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I4_O)        0.326     8.184 r  si_ad_change_buffer[415]_i_29/O
                         net (fo=4, routed)           1.027     9.211    si_ad_change_buffer[415]_i_29_n_0
    SLICE_X113Y126       LUT5 (Prop_lut5_I2_O)        0.124     9.335 r  si_ad_change_buffer[415]_i_25/O
                         net (fo=4, routed)           0.675    10.011    si_ad_change_buffer[415]_i_25_n_0
    SLICE_X124Y127       LUT5 (Prop_lut5_I4_O)        0.124    10.135 r  si_ad_change_buffer[415]_i_21/O
                         net (fo=2, routed)           1.064    11.199    si_ad_change_buffer[415]_i_21_n_0
    SLICE_X135Y127       LUT3 (Prop_lut3_I0_O)        0.150    11.349 r  si_ad_change_buffer[413]_i_15/O
                         net (fo=2, routed)           0.626    11.975    si_ad_change_buffer[413]_i_15_n_0
    SLICE_X135Y124       LUT5 (Prop_lut5_I2_O)        0.326    12.301 r  si_ad_change_buffer[413]_i_9/O
                         net (fo=1, routed)           1.759    14.059    ROTATE_LEFT7_out[413]
    SLICE_X92Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.183 r  si_ad_change_buffer[413]_i_4/O
                         net (fo=1, routed)           2.017    16.200    si_ad_change_buffer[413]_i_4_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I4_O)        0.124    16.324 r  si_ad_change_buffer[413]_i_1/O
                         net (fo=1, routed)           0.000    16.324    si_ad_change_buffer[413]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  si_ad_change_buffer_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.684    22.873    clk_out1
    SLICE_X79Y85         FDRE                                         r  si_ad_change_buffer_reg[413]/C
                         clock pessimism             -0.507    22.366    
                         clock uncertainty           -0.173    22.193    
    SLICE_X79Y85         FDRE (Setup_fdre_C_D)        0.029    22.222    si_ad_change_buffer_reg[413]
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[274]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.973ns  (logic 2.088ns (11.005%)  route 16.885ns (88.995%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 22.861 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.713     7.637    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.965 r  si_ad_change_buffer[318]_i_30/O
                         net (fo=2, routed)           0.669     8.633    si_ad_change_buffer[318]_i_30_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I3_O)        0.124     8.757 r  si_ad_change_buffer[318]_i_28/O
                         net (fo=4, routed)           0.778     9.535    si_ad_change_buffer[318]_i_28_n_0
    SLICE_X141Y120       LUT6 (Prop_lut6_I5_O)        0.124     9.659 r  si_ad_change_buffer[286]_i_26/O
                         net (fo=4, routed)           0.961    10.620    si_ad_change_buffer[286]_i_26_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.124    10.744 r  si_ad_change_buffer[274]_i_22/O
                         net (fo=2, routed)           0.892    11.636    si_ad_change_buffer[274]_i_22_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.118    11.754 r  si_ad_change_buffer[274]_i_16/O
                         net (fo=2, routed)           0.949    12.703    si_ad_change_buffer[274]_i_16_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I2_O)        0.326    13.029 r  si_ad_change_buffer[274]_i_9/O
                         net (fo=1, routed)           1.689    14.718    ROTATE_LEFT7_out[274]
    SLICE_X83Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  si_ad_change_buffer[274]_i_4/O
                         net (fo=1, routed)           1.342    16.184    si_ad_change_buffer[274]_i_4_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.308 r  si_ad_change_buffer[274]_i_1/O
                         net (fo=1, routed)           0.000    16.308    si_ad_change_buffer[274]_i_1_n_0
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[274]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.672    22.861    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[274]/C
                         clock pessimism             -0.507    22.354    
                         clock uncertainty           -0.173    22.181    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)        0.029    22.210    si_ad_change_buffer_reg[274]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.966ns  (logic 2.088ns (11.009%)  route 16.878ns (88.991%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 22.874 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I2_O)        0.118    12.054 r  si_ad_change_buffer[250]_i_16/O
                         net (fo=2, routed)           0.663    12.718    si_ad_change_buffer[250]_i_16_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I2_O)        0.326    13.044 r  si_ad_change_buffer[250]_i_9/O
                         net (fo=1, routed)           1.280    14.324    ROTATE_LEFT7_out[250]
    SLICE_X88Y99         LUT6 (Prop_lut6_I5_O)        0.124    14.448 r  si_ad_change_buffer[250]_i_4/O
                         net (fo=1, routed)           1.730    16.177    si_ad_change_buffer[250]_i_4_n_0
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.301 r  si_ad_change_buffer[250]_i_1/O
                         net (fo=1, routed)           0.000    16.301    si_ad_change_buffer[250]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.685    22.874    clk_out1
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[250]/C
                         clock pessimism             -0.507    22.367    
                         clock uncertainty           -0.173    22.194    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.031    22.225    si_ad_change_buffer_reg[250]
  -------------------------------------------------------------------
                         required time                         22.225    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.938ns  (logic 1.768ns (9.336%)  route 17.170ns (90.664%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 22.885 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.309     7.233    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X139Y135       LUT5 (Prop_lut5_I2_O)        0.328     7.561 r  si_ad_change_buffer[574]_i_36/O
                         net (fo=4, routed)           0.755     8.316    si_ad_change_buffer[574]_i_36_n_0
    SLICE_X134Y137       LUT6 (Prop_lut6_I3_O)        0.124     8.440 r  si_ad_change_buffer[510]_i_25/O
                         net (fo=4, routed)           0.647     9.087    si_ad_change_buffer[510]_i_25_n_0
    SLICE_X130Y140       LUT6 (Prop_lut6_I5_O)        0.124     9.211 r  si_ad_change_buffer[510]_i_21/O
                         net (fo=4, routed)           0.586     9.796    si_ad_change_buffer[510]_i_21_n_0
    SLICE_X130Y139       LUT6 (Prop_lut6_I0_O)        0.124     9.920 r  si_ad_change_buffer[504]_i_15/O
                         net (fo=2, routed)           0.925    10.845    si_ad_change_buffer[504]_i_15_n_0
    SLICE_X126Y135       LUT5 (Prop_lut5_I4_O)        0.124    10.969 r  si_ad_change_buffer[503]_i_9/O
                         net (fo=1, routed)           1.851    12.820    ROTATE_LEFT7_out[503]
    SLICE_X90Y122        LUT5 (Prop_lut5_I4_O)        0.124    12.944 r  si_ad_change_buffer[503]_i_4/O
                         net (fo=1, routed)           3.205    16.149    si_ad_change_buffer[503]_i_4_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124    16.273 r  si_ad_change_buffer[503]_i_1/O
                         net (fo=1, routed)           0.000    16.273    si_ad_change_buffer[503]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  si_ad_change_buffer_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.696    22.885    clk_out1
    SLICE_X63Y77         FDRE                                         r  si_ad_change_buffer_reg[503]/C
                         clock pessimism             -0.507    22.378    
                         clock uncertainty           -0.173    22.205    
    SLICE_X63Y77         FDRE (Setup_fdre_C_D)        0.031    22.236    si_ad_change_buffer_reg[503]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.920ns  (logic 2.088ns (11.036%)  route 16.832ns (88.964%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 22.874 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I2_O)        0.118    12.054 r  si_ad_change_buffer[250]_i_16/O
                         net (fo=2, routed)           0.515    12.569    si_ad_change_buffer[250]_i_16_n_0
    SLICE_X110Y106       LUT5 (Prop_lut5_I4_O)        0.326    12.895 r  si_ad_change_buffer[249]_i_9/O
                         net (fo=1, routed)           0.993    13.889    ROTATE_LEFT7_out[249]
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124    14.013 r  si_ad_change_buffer[249]_i_4/O
                         net (fo=1, routed)           2.118    16.131    si_ad_change_buffer[249]_i_4_n_0
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  si_ad_change_buffer[249]_i_1/O
                         net (fo=1, routed)           0.000    16.255    si_ad_change_buffer[249]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.685    22.874    clk_out1
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[249]/C
                         clock pessimism             -0.507    22.367    
                         clock uncertainty           -0.173    22.194    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.029    22.223    si_ad_change_buffer_reg[249]
  -------------------------------------------------------------------
                         required time                         22.223    
                         arrival time                         -16.255    
  -------------------------------------------------------------------
                         slack                                  5.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.050%)  route 0.134ns (41.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.134    -0.325    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X162Y140       LUT5 (Prop_lut5_I3_O)        0.045    -0.280 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.920    -0.373    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.212    -0.585    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.121    -0.464    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.658    -0.589    clk_out1
    SLICE_X125Y61        FDRE                                         r  si_ad_change_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  si_ad_change_buffer_reg[60]/Q
                         net (fo=1, routed)           0.116    -0.332    si_ad_change_buffer_reg_n_0_[60]
    SLICE_X124Y61        FDRE                                         r  mem_dina_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.933    -0.360    clk_out1
    SLICE_X124Y61        FDRE                                         r  mem_dina_reg[60]/C
                         clock pessimism             -0.216    -0.576    
    SLICE_X124Y61        FDRE (Hold_fdre_C_D)         0.060    -0.516    mem_dina_reg[60]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X129Y65        FDRE                                         r  si_ad_change_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[30]/Q
                         net (fo=1, routed)           0.116    -0.334    si_ad_change_buffer_reg_n_0_[30]
    SLICE_X128Y65        FDRE                                         r  mem_dina_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X128Y65        FDRE                                         r  mem_dina_reg[30]/C
                         clock pessimism             -0.214    -0.578    
    SLICE_X128Y65        FDRE (Hold_fdre_C_D)         0.059    -0.519    mem_dina_reg[30]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.903%)  route 0.160ns (53.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X113Y60        FDRE                                         r  si_ad_change_buffer_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[120]/Q
                         net (fo=1, routed)           0.160    -0.291    si_ad_change_buffer_reg_n_0_[120]
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.931    -0.362    clk_out1
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[120]/C
                         clock pessimism             -0.192    -0.554    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.075    -0.479    mem_dina_reg[120]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[532]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[532]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.636    -0.611    clk_out1
    SLICE_X72Y81         FDRE                                         r  si_ad_change_buffer_reg[532]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  si_ad_change_buffer_reg[532]/Q
                         net (fo=1, routed)           0.113    -0.334    si_ad_change_buffer_reg_n_0_[532]
    SLICE_X73Y81         FDRE                                         r  mem_dina_reg[532]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.909    -0.384    clk_out1
    SLICE_X73Y81         FDRE                                         r  mem_dina_reg[532]/C
                         clock pessimism             -0.214    -0.598    
    SLICE_X73Y81         FDRE (Hold_fdre_C_D)         0.070    -0.528    mem_dina_reg[532]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.126%)  route 0.158ns (52.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X127Y64        FDRE                                         r  si_ad_change_buffer_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[41]/Q
                         net (fo=1, routed)           0.158    -0.292    si_ad_change_buffer_reg_n_0_[41]
    SLICE_X123Y64        FDRE                                         r  mem_dina_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X123Y64        FDRE                                         r  mem_dina_reg[41]/C
                         clock pessimism             -0.192    -0.556    
    SLICE_X123Y64        FDRE (Hold_fdre_C_D)         0.070    -0.486    mem_dina_reg[41]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.587    -0.661    clk_out1
    SLICE_X48Y147        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.385    uart_value_ad__0[11]
    SLICE_X49Y146        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.856    -0.437    clk_out1
    SLICE_X49Y146        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.209    -0.646    
    SLICE_X49Y146        FDRE (Hold_fdre_C_D)         0.066    -0.580    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.632%)  route 0.161ns (53.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X115Y60        FDRE                                         r  si_ad_change_buffer_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[113]/Q
                         net (fo=1, routed)           0.161    -0.289    si_ad_change_buffer_reg_n_0_[113]
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.931    -0.362    clk_out1
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[113]/C
                         clock pessimism             -0.192    -0.554    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.070    -0.484    mem_dina_reg[113]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[276]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[276]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.199%)  route 0.164ns (53.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.621    -0.626    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[276]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  si_ad_change_buffer_reg[276]/Q
                         net (fo=1, routed)           0.164    -0.321    si_ad_change_buffer_reg_n_0_[276]
    SLICE_X79Y71         FDRE                                         r  mem_dina_reg[276]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.895    -0.398    clk_out1
    SLICE_X79Y71         FDRE                                         r  mem_dina_reg[276]/C
                         clock pessimism             -0.192    -0.590    
    SLICE_X79Y71         FDRE (Hold_fdre_C_D)         0.072    -0.518    mem_dina_reg[276]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X110Y59        FDRE                                         r  si_ad_change_buffer_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[130]/Q
                         net (fo=1, routed)           0.164    -0.286    si_ad_change_buffer_reg_n_0_[130]
    SLICE_X106Y57        FDRE                                         r  mem_dina_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X106Y57        FDRE                                         r  mem_dina_reg[130]/C
                         clock pessimism             -0.192    -0.556    
    SLICE_X106Y57        FDRE (Hold_fdre_C_D)         0.072    -0.484    mem_dina_reg[130]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0       xadc/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X8Y16    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X8Y16    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y19    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y19    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y14    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y14    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y14    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y67    LED_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y82    integer_rotate_speed_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y101   integer_rotate_speed_reg[0]_rep__13/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y72   integer_rotate_speed_reg[0]_rep__15/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y72   integer_rotate_speed_reg[0]_rep__16/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y74   integer_rotate_speed_reg[0]_rep__3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y82   si_buffer_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y74   integer_rotate_speed_reg[0]_rep__6/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y148   FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y148   FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X136Y82   FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X136Y82   FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X136Y82   FSM_onehot_si_state_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X136Y82   FSM_onehot_si_state_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X136Y82   FSM_onehot_si_state_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y69    LED_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 2.126ns (11.001%)  route 17.200ns (88.999%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 22.872 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.499     7.422    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y129       LUT6 (Prop_lut6_I5_O)        0.328     7.750 r  si_ad_change_buffer[446]_i_30/O
                         net (fo=2, routed)           0.852     8.602    si_ad_change_buffer[446]_i_30_n_0
    SLICE_X139Y133       LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  si_ad_change_buffer[446]_i_29/O
                         net (fo=3, routed)           0.980     9.706    si_ad_change_buffer[446]_i_29_n_0
    SLICE_X140Y124       LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  si_ad_change_buffer[398]_i_25/O
                         net (fo=4, routed)           0.550    10.380    si_ad_change_buffer[398]_i_25_n_0
    SLICE_X136Y124       LUT6 (Prop_lut6_I1_O)        0.124    10.504 r  si_ad_change_buffer[394]_i_21/O
                         net (fo=2, routed)           0.793    11.297    si_ad_change_buffer[394]_i_21_n_0
    SLICE_X133Y124       LUT3 (Prop_lut3_I2_O)        0.150    11.447 r  si_ad_change_buffer[394]_i_15/O
                         net (fo=2, routed)           0.638    12.085    si_ad_change_buffer[394]_i_15_n_0
    SLICE_X128Y123       LUT5 (Prop_lut5_I4_O)        0.332    12.417 r  si_ad_change_buffer[393]_i_9/O
                         net (fo=1, routed)           1.990    14.407    ROTATE_LEFT7_out[393]
    SLICE_X91Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.531 r  si_ad_change_buffer[393]_i_4/O
                         net (fo=1, routed)           2.006    16.537    si_ad_change_buffer[393]_i_4_n_0
    SLICE_X81Y84         LUT5 (Prop_lut5_I4_O)        0.124    16.661 r  si_ad_change_buffer[393]_i_1/O
                         net (fo=1, routed)           0.000    16.661    si_ad_change_buffer[393]_i_1_n_0
    SLICE_X81Y84         FDRE                                         r  si_ad_change_buffer_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.683    22.872    clk_out1
    SLICE_X81Y84         FDRE                                         r  si_ad_change_buffer_reg[393]/C
                         clock pessimism             -0.507    22.365    
                         clock uncertainty           -0.167    22.198    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)        0.029    22.227    si_ad_change_buffer_reg[393]
  -------------------------------------------------------------------
                         required time                         22.227    
                         arrival time                         -16.662    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.714ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 2.088ns (10.892%)  route 17.082ns (89.108%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 22.861 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.713     7.637    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.965 r  si_ad_change_buffer[318]_i_30/O
                         net (fo=2, routed)           0.669     8.633    si_ad_change_buffer[318]_i_30_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I3_O)        0.124     8.757 r  si_ad_change_buffer[318]_i_28/O
                         net (fo=4, routed)           0.778     9.535    si_ad_change_buffer[318]_i_28_n_0
    SLICE_X141Y120       LUT6 (Prop_lut6_I5_O)        0.124     9.659 r  si_ad_change_buffer[286]_i_26/O
                         net (fo=4, routed)           1.312    10.971    si_ad_change_buffer[286]_i_26_n_0
    SLICE_X117Y114       LUT6 (Prop_lut6_I3_O)        0.124    11.095 r  si_ad_change_buffer[278]_i_22/O
                         net (fo=2, routed)           0.887    11.982    si_ad_change_buffer[278]_i_22_n_0
    SLICE_X105Y113       LUT3 (Prop_lut3_I2_O)        0.118    12.100 r  si_ad_change_buffer[278]_i_16/O
                         net (fo=2, routed)           0.566    12.666    si_ad_change_buffer[278]_i_16_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I2_O)        0.326    12.992 r  si_ad_change_buffer[278]_i_9/O
                         net (fo=1, routed)           1.222    14.214    ROTATE_LEFT7_out[278]
    SLICE_X82Y101        LUT6 (Prop_lut6_I5_O)        0.124    14.338 r  si_ad_change_buffer[278]_i_4/O
                         net (fo=1, routed)           2.043    16.381    si_ad_change_buffer[278]_i_4_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.505 r  si_ad_change_buffer[278]_i_1/O
                         net (fo=1, routed)           0.000    16.505    si_ad_change_buffer[278]_i_1_n_0
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.672    22.861    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[278]/C
                         clock pessimism             -0.507    22.354    
                         clock uncertainty           -0.167    22.187    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)        0.032    22.219    si_ad_change_buffer_reg[278]
  -------------------------------------------------------------------
                         required time                         22.219    
                         arrival time                         -16.505    
  -------------------------------------------------------------------
                         slack                                  5.714    

Slack (MET) :             5.788ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.122ns  (logic 1.892ns (9.894%)  route 17.230ns (90.106%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 22.887 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I0_O)        0.124    12.060 r  si_ad_change_buffer[248]_i_16/O
                         net (fo=2, routed)           0.808    12.868    si_ad_change_buffer[248]_i_16_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I2_O)        0.124    12.992 r  si_ad_change_buffer[248]_i_9/O
                         net (fo=1, routed)           1.618    14.610    ROTATE_LEFT7_out[248]
    SLICE_X91Y94         LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  si_ad_change_buffer[248]_i_4/O
                         net (fo=1, routed)           1.599    16.333    si_ad_change_buffer[248]_i_4_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.457 r  si_ad_change_buffer[248]_i_1/O
                         net (fo=1, routed)           0.000    16.457    si_ad_change_buffer[248]_i_1_n_0
    SLICE_X89Y66         FDRE                                         r  si_ad_change_buffer_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.698    22.887    clk_out1
    SLICE_X89Y66         FDRE                                         r  si_ad_change_buffer_reg[248]/C
                         clock pessimism             -0.507    22.380    
                         clock uncertainty           -0.167    22.213    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)        0.032    22.245    si_ad_change_buffer_reg[248]
  -------------------------------------------------------------------
                         required time                         22.245    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                  5.788    

Slack (MET) :             5.814ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[412]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.129ns  (logic 2.348ns (12.275%)  route 16.781ns (87.725%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=6 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 22.873 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         2.665     6.588    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I3_O)        0.354     6.942 r  si_ad_change_buffer[415]_i_31/O
                         net (fo=4, routed)           0.916     7.858    si_ad_change_buffer[415]_i_31_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I4_O)        0.326     8.184 r  si_ad_change_buffer[415]_i_29/O
                         net (fo=4, routed)           1.027     9.211    si_ad_change_buffer[415]_i_29_n_0
    SLICE_X113Y126       LUT5 (Prop_lut5_I2_O)        0.124     9.335 r  si_ad_change_buffer[415]_i_25/O
                         net (fo=4, routed)           0.675    10.011    si_ad_change_buffer[415]_i_25_n_0
    SLICE_X124Y127       LUT5 (Prop_lut5_I4_O)        0.124    10.135 r  si_ad_change_buffer[415]_i_21/O
                         net (fo=2, routed)           1.064    11.199    si_ad_change_buffer[415]_i_21_n_0
    SLICE_X135Y127       LUT3 (Prop_lut3_I0_O)        0.150    11.349 r  si_ad_change_buffer[413]_i_15/O
                         net (fo=2, routed)           0.627    11.976    si_ad_change_buffer[413]_i_15_n_0
    SLICE_X135Y124       LUT5 (Prop_lut5_I4_O)        0.326    12.302 r  si_ad_change_buffer[412]_i_9/O
                         net (fo=1, routed)           1.774    14.075    ROTATE_LEFT7_out[412]
    SLICE_X92Y116        LUT5 (Prop_lut5_I4_O)        0.124    14.199 r  si_ad_change_buffer[412]_i_4/O
                         net (fo=1, routed)           2.140    16.340    si_ad_change_buffer[412]_i_4_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124    16.464 r  si_ad_change_buffer[412]_i_1/O
                         net (fo=1, routed)           0.000    16.464    si_ad_change_buffer[412]_i_1_n_0
    SLICE_X80Y86         FDRE                                         r  si_ad_change_buffer_reg[412]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.684    22.873    clk_out1
    SLICE_X80Y86         FDRE                                         r  si_ad_change_buffer_reg[412]/C
                         clock pessimism             -0.507    22.366    
                         clock uncertainty           -0.167    22.199    
    SLICE_X80Y86         FDRE (Setup_fdre_C_D)        0.079    22.278    si_ad_change_buffer_reg[412]
  -------------------------------------------------------------------
                         required time                         22.278    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                  5.814    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.985ns  (logic 2.126ns (11.198%)  route 16.859ns (88.802%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 22.868 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.499     7.422    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y129       LUT6 (Prop_lut6_I5_O)        0.328     7.750 r  si_ad_change_buffer[446]_i_30/O
                         net (fo=2, routed)           0.852     8.602    si_ad_change_buffer[446]_i_30_n_0
    SLICE_X139Y133       LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  si_ad_change_buffer[446]_i_29/O
                         net (fo=3, routed)           0.980     9.706    si_ad_change_buffer[446]_i_29_n_0
    SLICE_X140Y124       LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  si_ad_change_buffer[398]_i_25/O
                         net (fo=4, routed)           0.600    10.430    si_ad_change_buffer[398]_i_25_n_0
    SLICE_X136Y125       LUT6 (Prop_lut6_I5_O)        0.124    10.554 r  si_ad_change_buffer[398]_i_21/O
                         net (fo=2, routed)           0.581    11.135    si_ad_change_buffer[398]_i_21_n_0
    SLICE_X134Y125       LUT3 (Prop_lut3_I2_O)        0.150    11.285 r  si_ad_change_buffer[398]_i_15/O
                         net (fo=2, routed)           0.663    11.948    si_ad_change_buffer[398]_i_15_n_0
    SLICE_X128Y124       LUT5 (Prop_lut5_I2_O)        0.332    12.280 r  si_ad_change_buffer[398]_i_9/O
                         net (fo=1, routed)           1.741    14.022    ROTATE_LEFT7_out[398]
    SLICE_X93Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.146 r  si_ad_change_buffer[398]_i_4/O
                         net (fo=1, routed)           2.050    16.196    si_ad_change_buffer[398]_i_4_n_0
    SLICE_X82Y85         LUT5 (Prop_lut5_I4_O)        0.124    16.320 r  si_ad_change_buffer[398]_i_1/O
                         net (fo=1, routed)           0.000    16.320    si_ad_change_buffer[398]_i_1_n_0
    SLICE_X82Y85         FDRE                                         r  si_ad_change_buffer_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.679    22.868    clk_out1
    SLICE_X82Y85         FDRE                                         r  si_ad_change_buffer_reg[398]/C
                         clock pessimism             -0.507    22.361    
                         clock uncertainty           -0.167    22.194    
    SLICE_X82Y85         FDRE (Setup_fdre_C_D)        0.029    22.223    si_ad_change_buffer_reg[398]
  -------------------------------------------------------------------
                         required time                         22.223    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.989ns  (logic 2.348ns (12.365%)  route 16.641ns (87.635%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=6 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 22.873 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         2.665     6.588    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I3_O)        0.354     6.942 r  si_ad_change_buffer[415]_i_31/O
                         net (fo=4, routed)           0.916     7.858    si_ad_change_buffer[415]_i_31_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I4_O)        0.326     8.184 r  si_ad_change_buffer[415]_i_29/O
                         net (fo=4, routed)           1.027     9.211    si_ad_change_buffer[415]_i_29_n_0
    SLICE_X113Y126       LUT5 (Prop_lut5_I2_O)        0.124     9.335 r  si_ad_change_buffer[415]_i_25/O
                         net (fo=4, routed)           0.675    10.011    si_ad_change_buffer[415]_i_25_n_0
    SLICE_X124Y127       LUT5 (Prop_lut5_I4_O)        0.124    10.135 r  si_ad_change_buffer[415]_i_21/O
                         net (fo=2, routed)           1.064    11.199    si_ad_change_buffer[415]_i_21_n_0
    SLICE_X135Y127       LUT3 (Prop_lut3_I0_O)        0.150    11.349 r  si_ad_change_buffer[413]_i_15/O
                         net (fo=2, routed)           0.626    11.975    si_ad_change_buffer[413]_i_15_n_0
    SLICE_X135Y124       LUT5 (Prop_lut5_I2_O)        0.326    12.301 r  si_ad_change_buffer[413]_i_9/O
                         net (fo=1, routed)           1.759    14.059    ROTATE_LEFT7_out[413]
    SLICE_X92Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.183 r  si_ad_change_buffer[413]_i_4/O
                         net (fo=1, routed)           2.017    16.200    si_ad_change_buffer[413]_i_4_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I4_O)        0.124    16.324 r  si_ad_change_buffer[413]_i_1/O
                         net (fo=1, routed)           0.000    16.324    si_ad_change_buffer[413]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  si_ad_change_buffer_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.684    22.873    clk_out1
    SLICE_X79Y85         FDRE                                         r  si_ad_change_buffer_reg[413]/C
                         clock pessimism             -0.507    22.366    
                         clock uncertainty           -0.167    22.199    
    SLICE_X79Y85         FDRE (Setup_fdre_C_D)        0.029    22.228    si_ad_change_buffer_reg[413]
  -------------------------------------------------------------------
                         required time                         22.228    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[274]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.973ns  (logic 2.088ns (11.005%)  route 16.885ns (88.995%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 22.861 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.713     7.637    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.965 r  si_ad_change_buffer[318]_i_30/O
                         net (fo=2, routed)           0.669     8.633    si_ad_change_buffer[318]_i_30_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I3_O)        0.124     8.757 r  si_ad_change_buffer[318]_i_28/O
                         net (fo=4, routed)           0.778     9.535    si_ad_change_buffer[318]_i_28_n_0
    SLICE_X141Y120       LUT6 (Prop_lut6_I5_O)        0.124     9.659 r  si_ad_change_buffer[286]_i_26/O
                         net (fo=4, routed)           0.961    10.620    si_ad_change_buffer[286]_i_26_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.124    10.744 r  si_ad_change_buffer[274]_i_22/O
                         net (fo=2, routed)           0.892    11.636    si_ad_change_buffer[274]_i_22_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.118    11.754 r  si_ad_change_buffer[274]_i_16/O
                         net (fo=2, routed)           0.949    12.703    si_ad_change_buffer[274]_i_16_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I2_O)        0.326    13.029 r  si_ad_change_buffer[274]_i_9/O
                         net (fo=1, routed)           1.689    14.718    ROTATE_LEFT7_out[274]
    SLICE_X83Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  si_ad_change_buffer[274]_i_4/O
                         net (fo=1, routed)           1.342    16.184    si_ad_change_buffer[274]_i_4_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.308 r  si_ad_change_buffer[274]_i_1/O
                         net (fo=1, routed)           0.000    16.308    si_ad_change_buffer[274]_i_1_n_0
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[274]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.672    22.861    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[274]/C
                         clock pessimism             -0.507    22.354    
                         clock uncertainty           -0.167    22.187    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)        0.029    22.216    si_ad_change_buffer_reg[274]
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.966ns  (logic 2.088ns (11.009%)  route 16.878ns (88.991%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 22.874 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I2_O)        0.118    12.054 r  si_ad_change_buffer[250]_i_16/O
                         net (fo=2, routed)           0.663    12.718    si_ad_change_buffer[250]_i_16_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I2_O)        0.326    13.044 r  si_ad_change_buffer[250]_i_9/O
                         net (fo=1, routed)           1.280    14.324    ROTATE_LEFT7_out[250]
    SLICE_X88Y99         LUT6 (Prop_lut6_I5_O)        0.124    14.448 r  si_ad_change_buffer[250]_i_4/O
                         net (fo=1, routed)           1.730    16.177    si_ad_change_buffer[250]_i_4_n_0
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.301 r  si_ad_change_buffer[250]_i_1/O
                         net (fo=1, routed)           0.000    16.301    si_ad_change_buffer[250]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.685    22.874    clk_out1
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[250]/C
                         clock pessimism             -0.507    22.367    
                         clock uncertainty           -0.167    22.200    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.031    22.231    si_ad_change_buffer_reg[250]
  -------------------------------------------------------------------
                         required time                         22.231    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.938ns  (logic 1.768ns (9.336%)  route 17.170ns (90.664%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 22.885 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.309     7.233    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X139Y135       LUT5 (Prop_lut5_I2_O)        0.328     7.561 r  si_ad_change_buffer[574]_i_36/O
                         net (fo=4, routed)           0.755     8.316    si_ad_change_buffer[574]_i_36_n_0
    SLICE_X134Y137       LUT6 (Prop_lut6_I3_O)        0.124     8.440 r  si_ad_change_buffer[510]_i_25/O
                         net (fo=4, routed)           0.647     9.087    si_ad_change_buffer[510]_i_25_n_0
    SLICE_X130Y140       LUT6 (Prop_lut6_I5_O)        0.124     9.211 r  si_ad_change_buffer[510]_i_21/O
                         net (fo=4, routed)           0.586     9.796    si_ad_change_buffer[510]_i_21_n_0
    SLICE_X130Y139       LUT6 (Prop_lut6_I0_O)        0.124     9.920 r  si_ad_change_buffer[504]_i_15/O
                         net (fo=2, routed)           0.925    10.845    si_ad_change_buffer[504]_i_15_n_0
    SLICE_X126Y135       LUT5 (Prop_lut5_I4_O)        0.124    10.969 r  si_ad_change_buffer[503]_i_9/O
                         net (fo=1, routed)           1.851    12.820    ROTATE_LEFT7_out[503]
    SLICE_X90Y122        LUT5 (Prop_lut5_I4_O)        0.124    12.944 r  si_ad_change_buffer[503]_i_4/O
                         net (fo=1, routed)           3.205    16.149    si_ad_change_buffer[503]_i_4_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124    16.273 r  si_ad_change_buffer[503]_i_1/O
                         net (fo=1, routed)           0.000    16.273    si_ad_change_buffer[503]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  si_ad_change_buffer_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.696    22.885    clk_out1
    SLICE_X63Y77         FDRE                                         r  si_ad_change_buffer_reg[503]/C
                         clock pessimism             -0.507    22.378    
                         clock uncertainty           -0.167    22.211    
    SLICE_X63Y77         FDRE (Setup_fdre_C_D)        0.031    22.242    si_ad_change_buffer_reg[503]
  -------------------------------------------------------------------
                         required time                         22.242    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.974ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.920ns  (logic 2.088ns (11.036%)  route 16.832ns (88.964%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 22.874 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I2_O)        0.118    12.054 r  si_ad_change_buffer[250]_i_16/O
                         net (fo=2, routed)           0.515    12.569    si_ad_change_buffer[250]_i_16_n_0
    SLICE_X110Y106       LUT5 (Prop_lut5_I4_O)        0.326    12.895 r  si_ad_change_buffer[249]_i_9/O
                         net (fo=1, routed)           0.993    13.889    ROTATE_LEFT7_out[249]
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124    14.013 r  si_ad_change_buffer[249]_i_4/O
                         net (fo=1, routed)           2.118    16.131    si_ad_change_buffer[249]_i_4_n_0
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  si_ad_change_buffer[249]_i_1/O
                         net (fo=1, routed)           0.000    16.255    si_ad_change_buffer[249]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.685    22.874    clk_out1
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[249]/C
                         clock pessimism             -0.507    22.367    
                         clock uncertainty           -0.167    22.200    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.029    22.229    si_ad_change_buffer_reg[249]
  -------------------------------------------------------------------
                         required time                         22.229    
                         arrival time                         -16.255    
  -------------------------------------------------------------------
                         slack                                  5.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.050%)  route 0.134ns (41.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.134    -0.325    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X162Y140       LUT5 (Prop_lut5_I3_O)        0.045    -0.280 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.920    -0.373    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.212    -0.585    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.121    -0.464    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.658    -0.589    clk_out1
    SLICE_X125Y61        FDRE                                         r  si_ad_change_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  si_ad_change_buffer_reg[60]/Q
                         net (fo=1, routed)           0.116    -0.332    si_ad_change_buffer_reg_n_0_[60]
    SLICE_X124Y61        FDRE                                         r  mem_dina_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.933    -0.360    clk_out1
    SLICE_X124Y61        FDRE                                         r  mem_dina_reg[60]/C
                         clock pessimism             -0.216    -0.576    
    SLICE_X124Y61        FDRE (Hold_fdre_C_D)         0.060    -0.516    mem_dina_reg[60]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X129Y65        FDRE                                         r  si_ad_change_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[30]/Q
                         net (fo=1, routed)           0.116    -0.334    si_ad_change_buffer_reg_n_0_[30]
    SLICE_X128Y65        FDRE                                         r  mem_dina_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X128Y65        FDRE                                         r  mem_dina_reg[30]/C
                         clock pessimism             -0.214    -0.578    
    SLICE_X128Y65        FDRE (Hold_fdre_C_D)         0.059    -0.519    mem_dina_reg[30]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.903%)  route 0.160ns (53.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X113Y60        FDRE                                         r  si_ad_change_buffer_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[120]/Q
                         net (fo=1, routed)           0.160    -0.291    si_ad_change_buffer_reg_n_0_[120]
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.931    -0.362    clk_out1
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[120]/C
                         clock pessimism             -0.192    -0.554    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.075    -0.479    mem_dina_reg[120]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[532]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[532]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.636    -0.611    clk_out1
    SLICE_X72Y81         FDRE                                         r  si_ad_change_buffer_reg[532]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  si_ad_change_buffer_reg[532]/Q
                         net (fo=1, routed)           0.113    -0.334    si_ad_change_buffer_reg_n_0_[532]
    SLICE_X73Y81         FDRE                                         r  mem_dina_reg[532]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.909    -0.384    clk_out1
    SLICE_X73Y81         FDRE                                         r  mem_dina_reg[532]/C
                         clock pessimism             -0.214    -0.598    
    SLICE_X73Y81         FDRE (Hold_fdre_C_D)         0.070    -0.528    mem_dina_reg[532]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.126%)  route 0.158ns (52.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X127Y64        FDRE                                         r  si_ad_change_buffer_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[41]/Q
                         net (fo=1, routed)           0.158    -0.292    si_ad_change_buffer_reg_n_0_[41]
    SLICE_X123Y64        FDRE                                         r  mem_dina_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X123Y64        FDRE                                         r  mem_dina_reg[41]/C
                         clock pessimism             -0.192    -0.556    
    SLICE_X123Y64        FDRE (Hold_fdre_C_D)         0.070    -0.486    mem_dina_reg[41]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.587    -0.661    clk_out1
    SLICE_X48Y147        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.385    uart_value_ad__0[11]
    SLICE_X49Y146        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.856    -0.437    clk_out1
    SLICE_X49Y146        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.209    -0.646    
    SLICE_X49Y146        FDRE (Hold_fdre_C_D)         0.066    -0.580    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.632%)  route 0.161ns (53.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X115Y60        FDRE                                         r  si_ad_change_buffer_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[113]/Q
                         net (fo=1, routed)           0.161    -0.289    si_ad_change_buffer_reg_n_0_[113]
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.931    -0.362    clk_out1
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[113]/C
                         clock pessimism             -0.192    -0.554    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.070    -0.484    mem_dina_reg[113]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[276]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[276]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.199%)  route 0.164ns (53.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.621    -0.626    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[276]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  si_ad_change_buffer_reg[276]/Q
                         net (fo=1, routed)           0.164    -0.321    si_ad_change_buffer_reg_n_0_[276]
    SLICE_X79Y71         FDRE                                         r  mem_dina_reg[276]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.895    -0.398    clk_out1
    SLICE_X79Y71         FDRE                                         r  mem_dina_reg[276]/C
                         clock pessimism             -0.192    -0.590    
    SLICE_X79Y71         FDRE (Hold_fdre_C_D)         0.072    -0.518    mem_dina_reg[276]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X110Y59        FDRE                                         r  si_ad_change_buffer_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[130]/Q
                         net (fo=1, routed)           0.164    -0.286    si_ad_change_buffer_reg_n_0_[130]
    SLICE_X106Y57        FDRE                                         r  mem_dina_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X106Y57        FDRE                                         r  mem_dina_reg[130]/C
                         clock pessimism             -0.192    -0.556    
    SLICE_X106Y57        FDRE (Hold_fdre_C_D)         0.072    -0.484    mem_dina_reg[130]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { pll0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         25.000      21.000     XADC_X0Y0       xadc/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X5Y12    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X8Y16    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X8Y16    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y19    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y19    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y14    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X4Y14    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X3Y14    blk_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X46Y67    LED_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X85Y82    integer_rotate_speed_reg[0]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X62Y101   integer_rotate_speed_reg[0]_rep__13/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y72   integer_rotate_speed_reg[0]_rep__15/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y72   integer_rotate_speed_reg[0]_rep__16/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X110Y74   integer_rotate_speed_reg[0]_rep__3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X103Y82   si_buffer_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X111Y74   integer_rotate_speed_reg[0]_rep__6/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         12.500      7.500      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y148   FSM_onehot_si_calc_uart_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X48Y148   FSM_onehot_si_calc_uart_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X136Y82   FSM_onehot_si_state_frame_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X136Y82   FSM_onehot_si_state_frame_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X136Y82   FSM_onehot_si_state_frame_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X136Y82   FSM_onehot_si_state_frame_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X136Y82   FSM_onehot_si_state_frame_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X72Y69    LED_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        25.000      27.633     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         25.000      23.333     OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y148   rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y147   rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y140   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y139   rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y136   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y135   rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y134   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         5.000       3.333      OLOGIC_X1Y133   rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { pll0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   pll0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  pll0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 2.126ns (11.001%)  route 17.200ns (88.999%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 22.872 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.499     7.422    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y129       LUT6 (Prop_lut6_I5_O)        0.328     7.750 r  si_ad_change_buffer[446]_i_30/O
                         net (fo=2, routed)           0.852     8.602    si_ad_change_buffer[446]_i_30_n_0
    SLICE_X139Y133       LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  si_ad_change_buffer[446]_i_29/O
                         net (fo=3, routed)           0.980     9.706    si_ad_change_buffer[446]_i_29_n_0
    SLICE_X140Y124       LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  si_ad_change_buffer[398]_i_25/O
                         net (fo=4, routed)           0.550    10.380    si_ad_change_buffer[398]_i_25_n_0
    SLICE_X136Y124       LUT6 (Prop_lut6_I1_O)        0.124    10.504 r  si_ad_change_buffer[394]_i_21/O
                         net (fo=2, routed)           0.793    11.297    si_ad_change_buffer[394]_i_21_n_0
    SLICE_X133Y124       LUT3 (Prop_lut3_I2_O)        0.150    11.447 r  si_ad_change_buffer[394]_i_15/O
                         net (fo=2, routed)           0.638    12.085    si_ad_change_buffer[394]_i_15_n_0
    SLICE_X128Y123       LUT5 (Prop_lut5_I4_O)        0.332    12.417 r  si_ad_change_buffer[393]_i_9/O
                         net (fo=1, routed)           1.990    14.407    ROTATE_LEFT7_out[393]
    SLICE_X91Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.531 r  si_ad_change_buffer[393]_i_4/O
                         net (fo=1, routed)           2.006    16.537    si_ad_change_buffer[393]_i_4_n_0
    SLICE_X81Y84         LUT5 (Prop_lut5_I4_O)        0.124    16.661 r  si_ad_change_buffer[393]_i_1/O
                         net (fo=1, routed)           0.000    16.661    si_ad_change_buffer[393]_i_1_n_0
    SLICE_X81Y84         FDRE                                         r  si_ad_change_buffer_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.683    22.872    clk_out1
    SLICE_X81Y84         FDRE                                         r  si_ad_change_buffer_reg[393]/C
                         clock pessimism             -0.507    22.365    
                         clock uncertainty           -0.173    22.192    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)        0.029    22.221    si_ad_change_buffer_reg[393]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -16.662    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 2.088ns (10.892%)  route 17.082ns (89.108%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 22.861 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.713     7.637    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.965 r  si_ad_change_buffer[318]_i_30/O
                         net (fo=2, routed)           0.669     8.633    si_ad_change_buffer[318]_i_30_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I3_O)        0.124     8.757 r  si_ad_change_buffer[318]_i_28/O
                         net (fo=4, routed)           0.778     9.535    si_ad_change_buffer[318]_i_28_n_0
    SLICE_X141Y120       LUT6 (Prop_lut6_I5_O)        0.124     9.659 r  si_ad_change_buffer[286]_i_26/O
                         net (fo=4, routed)           1.312    10.971    si_ad_change_buffer[286]_i_26_n_0
    SLICE_X117Y114       LUT6 (Prop_lut6_I3_O)        0.124    11.095 r  si_ad_change_buffer[278]_i_22/O
                         net (fo=2, routed)           0.887    11.982    si_ad_change_buffer[278]_i_22_n_0
    SLICE_X105Y113       LUT3 (Prop_lut3_I2_O)        0.118    12.100 r  si_ad_change_buffer[278]_i_16/O
                         net (fo=2, routed)           0.566    12.666    si_ad_change_buffer[278]_i_16_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I2_O)        0.326    12.992 r  si_ad_change_buffer[278]_i_9/O
                         net (fo=1, routed)           1.222    14.214    ROTATE_LEFT7_out[278]
    SLICE_X82Y101        LUT6 (Prop_lut6_I5_O)        0.124    14.338 r  si_ad_change_buffer[278]_i_4/O
                         net (fo=1, routed)           2.043    16.381    si_ad_change_buffer[278]_i_4_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.505 r  si_ad_change_buffer[278]_i_1/O
                         net (fo=1, routed)           0.000    16.505    si_ad_change_buffer[278]_i_1_n_0
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.672    22.861    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[278]/C
                         clock pessimism             -0.507    22.354    
                         clock uncertainty           -0.173    22.181    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)        0.032    22.213    si_ad_change_buffer_reg[278]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                         -16.505    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.122ns  (logic 1.892ns (9.894%)  route 17.230ns (90.106%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 22.887 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I0_O)        0.124    12.060 r  si_ad_change_buffer[248]_i_16/O
                         net (fo=2, routed)           0.808    12.868    si_ad_change_buffer[248]_i_16_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I2_O)        0.124    12.992 r  si_ad_change_buffer[248]_i_9/O
                         net (fo=1, routed)           1.618    14.610    ROTATE_LEFT7_out[248]
    SLICE_X91Y94         LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  si_ad_change_buffer[248]_i_4/O
                         net (fo=1, routed)           1.599    16.333    si_ad_change_buffer[248]_i_4_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.457 r  si_ad_change_buffer[248]_i_1/O
                         net (fo=1, routed)           0.000    16.457    si_ad_change_buffer[248]_i_1_n_0
    SLICE_X89Y66         FDRE                                         r  si_ad_change_buffer_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.698    22.887    clk_out1
    SLICE_X89Y66         FDRE                                         r  si_ad_change_buffer_reg[248]/C
                         clock pessimism             -0.507    22.380    
                         clock uncertainty           -0.173    22.207    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)        0.032    22.239    si_ad_change_buffer_reg[248]
  -------------------------------------------------------------------
                         required time                         22.239    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[412]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.129ns  (logic 2.348ns (12.275%)  route 16.781ns (87.725%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=6 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 22.873 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         2.665     6.588    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I3_O)        0.354     6.942 r  si_ad_change_buffer[415]_i_31/O
                         net (fo=4, routed)           0.916     7.858    si_ad_change_buffer[415]_i_31_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I4_O)        0.326     8.184 r  si_ad_change_buffer[415]_i_29/O
                         net (fo=4, routed)           1.027     9.211    si_ad_change_buffer[415]_i_29_n_0
    SLICE_X113Y126       LUT5 (Prop_lut5_I2_O)        0.124     9.335 r  si_ad_change_buffer[415]_i_25/O
                         net (fo=4, routed)           0.675    10.011    si_ad_change_buffer[415]_i_25_n_0
    SLICE_X124Y127       LUT5 (Prop_lut5_I4_O)        0.124    10.135 r  si_ad_change_buffer[415]_i_21/O
                         net (fo=2, routed)           1.064    11.199    si_ad_change_buffer[415]_i_21_n_0
    SLICE_X135Y127       LUT3 (Prop_lut3_I0_O)        0.150    11.349 r  si_ad_change_buffer[413]_i_15/O
                         net (fo=2, routed)           0.627    11.976    si_ad_change_buffer[413]_i_15_n_0
    SLICE_X135Y124       LUT5 (Prop_lut5_I4_O)        0.326    12.302 r  si_ad_change_buffer[412]_i_9/O
                         net (fo=1, routed)           1.774    14.075    ROTATE_LEFT7_out[412]
    SLICE_X92Y116        LUT5 (Prop_lut5_I4_O)        0.124    14.199 r  si_ad_change_buffer[412]_i_4/O
                         net (fo=1, routed)           2.140    16.340    si_ad_change_buffer[412]_i_4_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124    16.464 r  si_ad_change_buffer[412]_i_1/O
                         net (fo=1, routed)           0.000    16.464    si_ad_change_buffer[412]_i_1_n_0
    SLICE_X80Y86         FDRE                                         r  si_ad_change_buffer_reg[412]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.684    22.873    clk_out1
    SLICE_X80Y86         FDRE                                         r  si_ad_change_buffer_reg[412]/C
                         clock pessimism             -0.507    22.366    
                         clock uncertainty           -0.173    22.193    
    SLICE_X80Y86         FDRE (Setup_fdre_C_D)        0.079    22.272    si_ad_change_buffer_reg[412]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.985ns  (logic 2.126ns (11.198%)  route 16.859ns (88.802%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 22.868 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.499     7.422    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y129       LUT6 (Prop_lut6_I5_O)        0.328     7.750 r  si_ad_change_buffer[446]_i_30/O
                         net (fo=2, routed)           0.852     8.602    si_ad_change_buffer[446]_i_30_n_0
    SLICE_X139Y133       LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  si_ad_change_buffer[446]_i_29/O
                         net (fo=3, routed)           0.980     9.706    si_ad_change_buffer[446]_i_29_n_0
    SLICE_X140Y124       LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  si_ad_change_buffer[398]_i_25/O
                         net (fo=4, routed)           0.600    10.430    si_ad_change_buffer[398]_i_25_n_0
    SLICE_X136Y125       LUT6 (Prop_lut6_I5_O)        0.124    10.554 r  si_ad_change_buffer[398]_i_21/O
                         net (fo=2, routed)           0.581    11.135    si_ad_change_buffer[398]_i_21_n_0
    SLICE_X134Y125       LUT3 (Prop_lut3_I2_O)        0.150    11.285 r  si_ad_change_buffer[398]_i_15/O
                         net (fo=2, routed)           0.663    11.948    si_ad_change_buffer[398]_i_15_n_0
    SLICE_X128Y124       LUT5 (Prop_lut5_I2_O)        0.332    12.280 r  si_ad_change_buffer[398]_i_9/O
                         net (fo=1, routed)           1.741    14.022    ROTATE_LEFT7_out[398]
    SLICE_X93Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.146 r  si_ad_change_buffer[398]_i_4/O
                         net (fo=1, routed)           2.050    16.196    si_ad_change_buffer[398]_i_4_n_0
    SLICE_X82Y85         LUT5 (Prop_lut5_I4_O)        0.124    16.320 r  si_ad_change_buffer[398]_i_1/O
                         net (fo=1, routed)           0.000    16.320    si_ad_change_buffer[398]_i_1_n_0
    SLICE_X82Y85         FDRE                                         r  si_ad_change_buffer_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.679    22.868    clk_out1
    SLICE_X82Y85         FDRE                                         r  si_ad_change_buffer_reg[398]/C
                         clock pessimism             -0.507    22.361    
                         clock uncertainty           -0.173    22.188    
    SLICE_X82Y85         FDRE (Setup_fdre_C_D)        0.029    22.217    si_ad_change_buffer_reg[398]
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.989ns  (logic 2.348ns (12.365%)  route 16.641ns (87.635%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=6 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 22.873 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         2.665     6.588    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I3_O)        0.354     6.942 r  si_ad_change_buffer[415]_i_31/O
                         net (fo=4, routed)           0.916     7.858    si_ad_change_buffer[415]_i_31_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I4_O)        0.326     8.184 r  si_ad_change_buffer[415]_i_29/O
                         net (fo=4, routed)           1.027     9.211    si_ad_change_buffer[415]_i_29_n_0
    SLICE_X113Y126       LUT5 (Prop_lut5_I2_O)        0.124     9.335 r  si_ad_change_buffer[415]_i_25/O
                         net (fo=4, routed)           0.675    10.011    si_ad_change_buffer[415]_i_25_n_0
    SLICE_X124Y127       LUT5 (Prop_lut5_I4_O)        0.124    10.135 r  si_ad_change_buffer[415]_i_21/O
                         net (fo=2, routed)           1.064    11.199    si_ad_change_buffer[415]_i_21_n_0
    SLICE_X135Y127       LUT3 (Prop_lut3_I0_O)        0.150    11.349 r  si_ad_change_buffer[413]_i_15/O
                         net (fo=2, routed)           0.626    11.975    si_ad_change_buffer[413]_i_15_n_0
    SLICE_X135Y124       LUT5 (Prop_lut5_I2_O)        0.326    12.301 r  si_ad_change_buffer[413]_i_9/O
                         net (fo=1, routed)           1.759    14.059    ROTATE_LEFT7_out[413]
    SLICE_X92Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.183 r  si_ad_change_buffer[413]_i_4/O
                         net (fo=1, routed)           2.017    16.200    si_ad_change_buffer[413]_i_4_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I4_O)        0.124    16.324 r  si_ad_change_buffer[413]_i_1/O
                         net (fo=1, routed)           0.000    16.324    si_ad_change_buffer[413]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  si_ad_change_buffer_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.684    22.873    clk_out1
    SLICE_X79Y85         FDRE                                         r  si_ad_change_buffer_reg[413]/C
                         clock pessimism             -0.507    22.366    
                         clock uncertainty           -0.173    22.193    
    SLICE_X79Y85         FDRE (Setup_fdre_C_D)        0.029    22.222    si_ad_change_buffer_reg[413]
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[274]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.973ns  (logic 2.088ns (11.005%)  route 16.885ns (88.995%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 22.861 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.713     7.637    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.965 r  si_ad_change_buffer[318]_i_30/O
                         net (fo=2, routed)           0.669     8.633    si_ad_change_buffer[318]_i_30_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I3_O)        0.124     8.757 r  si_ad_change_buffer[318]_i_28/O
                         net (fo=4, routed)           0.778     9.535    si_ad_change_buffer[318]_i_28_n_0
    SLICE_X141Y120       LUT6 (Prop_lut6_I5_O)        0.124     9.659 r  si_ad_change_buffer[286]_i_26/O
                         net (fo=4, routed)           0.961    10.620    si_ad_change_buffer[286]_i_26_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.124    10.744 r  si_ad_change_buffer[274]_i_22/O
                         net (fo=2, routed)           0.892    11.636    si_ad_change_buffer[274]_i_22_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.118    11.754 r  si_ad_change_buffer[274]_i_16/O
                         net (fo=2, routed)           0.949    12.703    si_ad_change_buffer[274]_i_16_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I2_O)        0.326    13.029 r  si_ad_change_buffer[274]_i_9/O
                         net (fo=1, routed)           1.689    14.718    ROTATE_LEFT7_out[274]
    SLICE_X83Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  si_ad_change_buffer[274]_i_4/O
                         net (fo=1, routed)           1.342    16.184    si_ad_change_buffer[274]_i_4_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.308 r  si_ad_change_buffer[274]_i_1/O
                         net (fo=1, routed)           0.000    16.308    si_ad_change_buffer[274]_i_1_n_0
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[274]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.672    22.861    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[274]/C
                         clock pessimism             -0.507    22.354    
                         clock uncertainty           -0.173    22.181    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)        0.029    22.210    si_ad_change_buffer_reg[274]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.966ns  (logic 2.088ns (11.009%)  route 16.878ns (88.991%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 22.874 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I2_O)        0.118    12.054 r  si_ad_change_buffer[250]_i_16/O
                         net (fo=2, routed)           0.663    12.718    si_ad_change_buffer[250]_i_16_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I2_O)        0.326    13.044 r  si_ad_change_buffer[250]_i_9/O
                         net (fo=1, routed)           1.280    14.324    ROTATE_LEFT7_out[250]
    SLICE_X88Y99         LUT6 (Prop_lut6_I5_O)        0.124    14.448 r  si_ad_change_buffer[250]_i_4/O
                         net (fo=1, routed)           1.730    16.177    si_ad_change_buffer[250]_i_4_n_0
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.301 r  si_ad_change_buffer[250]_i_1/O
                         net (fo=1, routed)           0.000    16.301    si_ad_change_buffer[250]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.685    22.874    clk_out1
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[250]/C
                         clock pessimism             -0.507    22.367    
                         clock uncertainty           -0.173    22.194    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.031    22.225    si_ad_change_buffer_reg[250]
  -------------------------------------------------------------------
                         required time                         22.225    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.938ns  (logic 1.768ns (9.336%)  route 17.170ns (90.664%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 22.885 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.309     7.233    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X139Y135       LUT5 (Prop_lut5_I2_O)        0.328     7.561 r  si_ad_change_buffer[574]_i_36/O
                         net (fo=4, routed)           0.755     8.316    si_ad_change_buffer[574]_i_36_n_0
    SLICE_X134Y137       LUT6 (Prop_lut6_I3_O)        0.124     8.440 r  si_ad_change_buffer[510]_i_25/O
                         net (fo=4, routed)           0.647     9.087    si_ad_change_buffer[510]_i_25_n_0
    SLICE_X130Y140       LUT6 (Prop_lut6_I5_O)        0.124     9.211 r  si_ad_change_buffer[510]_i_21/O
                         net (fo=4, routed)           0.586     9.796    si_ad_change_buffer[510]_i_21_n_0
    SLICE_X130Y139       LUT6 (Prop_lut6_I0_O)        0.124     9.920 r  si_ad_change_buffer[504]_i_15/O
                         net (fo=2, routed)           0.925    10.845    si_ad_change_buffer[504]_i_15_n_0
    SLICE_X126Y135       LUT5 (Prop_lut5_I4_O)        0.124    10.969 r  si_ad_change_buffer[503]_i_9/O
                         net (fo=1, routed)           1.851    12.820    ROTATE_LEFT7_out[503]
    SLICE_X90Y122        LUT5 (Prop_lut5_I4_O)        0.124    12.944 r  si_ad_change_buffer[503]_i_4/O
                         net (fo=1, routed)           3.205    16.149    si_ad_change_buffer[503]_i_4_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124    16.273 r  si_ad_change_buffer[503]_i_1/O
                         net (fo=1, routed)           0.000    16.273    si_ad_change_buffer[503]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  si_ad_change_buffer_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.696    22.885    clk_out1
    SLICE_X63Y77         FDRE                                         r  si_ad_change_buffer_reg[503]/C
                         clock pessimism             -0.507    22.378    
                         clock uncertainty           -0.173    22.205    
    SLICE_X63Y77         FDRE (Setup_fdre_C_D)        0.031    22.236    si_ad_change_buffer_reg[503]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.920ns  (logic 2.088ns (11.036%)  route 16.832ns (88.964%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 22.874 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I2_O)        0.118    12.054 r  si_ad_change_buffer[250]_i_16/O
                         net (fo=2, routed)           0.515    12.569    si_ad_change_buffer[250]_i_16_n_0
    SLICE_X110Y106       LUT5 (Prop_lut5_I4_O)        0.326    12.895 r  si_ad_change_buffer[249]_i_9/O
                         net (fo=1, routed)           0.993    13.889    ROTATE_LEFT7_out[249]
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124    14.013 r  si_ad_change_buffer[249]_i_4/O
                         net (fo=1, routed)           2.118    16.131    si_ad_change_buffer[249]_i_4_n_0
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  si_ad_change_buffer[249]_i_1/O
                         net (fo=1, routed)           0.000    16.255    si_ad_change_buffer[249]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.685    22.874    clk_out1
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[249]/C
                         clock pessimism             -0.507    22.367    
                         clock uncertainty           -0.173    22.194    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.029    22.223    si_ad_change_buffer_reg[249]
  -------------------------------------------------------------------
                         required time                         22.223    
                         arrival time                         -16.255    
  -------------------------------------------------------------------
                         slack                                  5.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.050%)  route 0.134ns (41.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.134    -0.325    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X162Y140       LUT5 (Prop_lut5_I3_O)        0.045    -0.280 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.920    -0.373    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.212    -0.585    
                         clock uncertainty            0.173    -0.412    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.121    -0.291    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.658    -0.589    clk_out1
    SLICE_X125Y61        FDRE                                         r  si_ad_change_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  si_ad_change_buffer_reg[60]/Q
                         net (fo=1, routed)           0.116    -0.332    si_ad_change_buffer_reg_n_0_[60]
    SLICE_X124Y61        FDRE                                         r  mem_dina_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.933    -0.360    clk_out1
    SLICE_X124Y61        FDRE                                         r  mem_dina_reg[60]/C
                         clock pessimism             -0.216    -0.576    
                         clock uncertainty            0.173    -0.403    
    SLICE_X124Y61        FDRE (Hold_fdre_C_D)         0.060    -0.343    mem_dina_reg[60]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X129Y65        FDRE                                         r  si_ad_change_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[30]/Q
                         net (fo=1, routed)           0.116    -0.334    si_ad_change_buffer_reg_n_0_[30]
    SLICE_X128Y65        FDRE                                         r  mem_dina_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X128Y65        FDRE                                         r  mem_dina_reg[30]/C
                         clock pessimism             -0.214    -0.578    
                         clock uncertainty            0.173    -0.405    
    SLICE_X128Y65        FDRE (Hold_fdre_C_D)         0.059    -0.346    mem_dina_reg[30]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.903%)  route 0.160ns (53.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X113Y60        FDRE                                         r  si_ad_change_buffer_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[120]/Q
                         net (fo=1, routed)           0.160    -0.291    si_ad_change_buffer_reg_n_0_[120]
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.931    -0.362    clk_out1
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[120]/C
                         clock pessimism             -0.192    -0.554    
                         clock uncertainty            0.173    -0.381    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.075    -0.306    mem_dina_reg[120]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[532]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[532]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.636    -0.611    clk_out1
    SLICE_X72Y81         FDRE                                         r  si_ad_change_buffer_reg[532]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  si_ad_change_buffer_reg[532]/Q
                         net (fo=1, routed)           0.113    -0.334    si_ad_change_buffer_reg_n_0_[532]
    SLICE_X73Y81         FDRE                                         r  mem_dina_reg[532]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.909    -0.384    clk_out1
    SLICE_X73Y81         FDRE                                         r  mem_dina_reg[532]/C
                         clock pessimism             -0.214    -0.598    
                         clock uncertainty            0.173    -0.425    
    SLICE_X73Y81         FDRE (Hold_fdre_C_D)         0.070    -0.355    mem_dina_reg[532]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.126%)  route 0.158ns (52.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X127Y64        FDRE                                         r  si_ad_change_buffer_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[41]/Q
                         net (fo=1, routed)           0.158    -0.292    si_ad_change_buffer_reg_n_0_[41]
    SLICE_X123Y64        FDRE                                         r  mem_dina_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X123Y64        FDRE                                         r  mem_dina_reg[41]/C
                         clock pessimism             -0.192    -0.556    
                         clock uncertainty            0.173    -0.383    
    SLICE_X123Y64        FDRE (Hold_fdre_C_D)         0.070    -0.313    mem_dina_reg[41]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.587    -0.661    clk_out1
    SLICE_X48Y147        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.385    uart_value_ad__0[11]
    SLICE_X49Y146        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.856    -0.437    clk_out1
    SLICE_X49Y146        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.209    -0.646    
                         clock uncertainty            0.173    -0.473    
    SLICE_X49Y146        FDRE (Hold_fdre_C_D)         0.066    -0.407    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.632%)  route 0.161ns (53.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X115Y60        FDRE                                         r  si_ad_change_buffer_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[113]/Q
                         net (fo=1, routed)           0.161    -0.289    si_ad_change_buffer_reg_n_0_[113]
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.931    -0.362    clk_out1
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[113]/C
                         clock pessimism             -0.192    -0.554    
                         clock uncertainty            0.173    -0.381    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.070    -0.311    mem_dina_reg[113]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[276]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[276]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.199%)  route 0.164ns (53.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.621    -0.626    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[276]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  si_ad_change_buffer_reg[276]/Q
                         net (fo=1, routed)           0.164    -0.321    si_ad_change_buffer_reg_n_0_[276]
    SLICE_X79Y71         FDRE                                         r  mem_dina_reg[276]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.895    -0.398    clk_out1
    SLICE_X79Y71         FDRE                                         r  mem_dina_reg[276]/C
                         clock pessimism             -0.192    -0.590    
                         clock uncertainty            0.173    -0.417    
    SLICE_X79Y71         FDRE (Hold_fdre_C_D)         0.072    -0.345    mem_dina_reg[276]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X110Y59        FDRE                                         r  si_ad_change_buffer_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[130]/Q
                         net (fo=1, routed)           0.164    -0.286    si_ad_change_buffer_reg_n_0_[130]
    SLICE_X106Y57        FDRE                                         r  mem_dina_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X106Y57        FDRE                                         r  mem_dina_reg[130]/C
                         clock pessimism             -0.192    -0.556    
                         clock uncertainty            0.173    -0.383    
    SLICE_X106Y57        FDRE (Hold_fdre_C_D)         0.072    -0.311    mem_dina_reg[130]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.025    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       19.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.619ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.419ns (4.967%)  route 8.017ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.017     5.925    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                 19.619    

Slack (MET) :             19.660ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 0.419ns (4.988%)  route 7.982ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.982     5.889    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 19.660    

Slack (MET) :             19.760ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 0.419ns (5.051%)  route 7.877ns (94.949%))
  Logic Levels:           0  
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.877     5.784    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 19.760    

Slack (MET) :             19.801ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 0.419ns (5.073%)  route 7.841ns (94.927%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.841     5.748    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 19.801    

Slack (MET) :             19.943ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 0.419ns (5.165%)  route 7.693ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.693     5.600    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                 19.943    

Slack (MET) :             19.955ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.419ns (5.173%)  route 7.680ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.680     5.588    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                 19.955    

Slack (MET) :             20.039ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 0.419ns (5.225%)  route 7.600ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.600     5.508    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 20.039    

Slack (MET) :             20.048ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 0.419ns (5.230%)  route 7.592ns (94.770%))
  Logic Levels:           0  
  Clock Path Skew:        4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.592     5.499    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 20.048    

Slack (MET) :             20.474ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 0.456ns (5.723%)  route 7.512ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.040 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           7.512     5.472    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    25.946    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.946    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 20.474    

Slack (MET) :             20.548ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.419ns (5.429%)  route 7.299ns (94.571%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.419    -2.080 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           7.299     5.219    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.800    25.768    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.768    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 20.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.141ns (4.504%)  route 2.990ns (95.496%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.990     2.527    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.128ns (4.154%)  route 2.954ns (95.846%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.954     2.478    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.274    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.148ns (4.790%)  route 2.942ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.942     2.485    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.274    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.418ns (7.197%)  route 5.390ns (92.803%))
  Logic Levels:           0  
  Clock Path Skew:        5.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    -2.103ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.707    -2.103    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.418    -1.685 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.390     3.705    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.129    -2.197    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.691     0.583    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.679 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     2.509    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.515     3.025    
                         clock uncertainty            0.530     3.555    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     3.492    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.141ns (4.483%)  route 3.004ns (95.517%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.004     2.541    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.164ns (5.216%)  route 2.980ns (94.784%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.980     2.543    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.164ns (5.189%)  route 2.996ns (94.811%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.996     2.560    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.164ns (5.187%)  route 2.997ns (94.813%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.997     2.558    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.128ns (4.117%)  route 2.981ns (95.883%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.981     2.505    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     2.273    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.141ns (4.452%)  route 3.026ns (95.548%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.026     2.566    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack       19.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.621ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.419ns (4.967%)  route 8.017ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.017     5.925    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                 19.621    

Slack (MET) :             19.662ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 0.419ns (4.988%)  route 7.982ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.982     5.889    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 19.662    

Slack (MET) :             19.762ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 0.419ns (5.051%)  route 7.877ns (94.949%))
  Logic Levels:           0  
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.877     5.784    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 19.762    

Slack (MET) :             19.803ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 0.419ns (5.073%)  route 7.841ns (94.927%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.841     5.748    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 19.803    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 0.419ns (5.165%)  route 7.693ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.693     5.600    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.957ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.419ns (5.173%)  route 7.680ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.680     5.588    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                 19.957    

Slack (MET) :             20.041ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 0.419ns (5.225%)  route 7.600ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.600     5.508    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 20.041    

Slack (MET) :             20.050ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 0.419ns (5.230%)  route 7.592ns (94.770%))
  Logic Levels:           0  
  Clock Path Skew:        4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.592     5.499    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 20.050    

Slack (MET) :             20.476ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 0.456ns (5.723%)  route 7.512ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.040 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           7.512     5.472    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    25.948    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 20.476    

Slack (MET) :             20.551ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.419ns (5.429%)  route 7.299ns (94.571%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.419    -2.080 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           7.299     5.219    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.800    25.770    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.770    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 20.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.141ns (4.504%)  route 2.990ns (95.496%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.990     2.527    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.128ns (4.154%)  route 2.954ns (95.846%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.954     2.478    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.272    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.148ns (4.790%)  route 2.942ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.942     2.485    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.272    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.418ns (7.197%)  route 5.390ns (92.803%))
  Logic Levels:           0  
  Clock Path Skew:        5.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    -2.103ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.707    -2.103    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.418    -1.685 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.390     3.705    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.129    -2.197    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.691     0.583    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.679 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     2.509    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.515     3.025    
                         clock uncertainty            0.528     3.553    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     3.490    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.141ns (4.483%)  route 3.004ns (95.517%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.004     2.541    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.164ns (5.216%)  route 2.980ns (94.784%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.980     2.543    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.164ns (5.189%)  route 2.996ns (94.811%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.996     2.560    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.164ns (5.187%)  route 2.997ns (94.813%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.997     2.558    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.128ns (4.117%)  route 2.981ns (95.883%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.981     2.505    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     2.271    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.141ns (4.452%)  route 3.026ns (95.548%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.026     2.566    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[393]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.326ns  (logic 2.126ns (11.001%)  route 17.200ns (88.999%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.128ns = ( 22.872 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.499     7.422    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y129       LUT6 (Prop_lut6_I5_O)        0.328     7.750 r  si_ad_change_buffer[446]_i_30/O
                         net (fo=2, routed)           0.852     8.602    si_ad_change_buffer[446]_i_30_n_0
    SLICE_X139Y133       LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  si_ad_change_buffer[446]_i_29/O
                         net (fo=3, routed)           0.980     9.706    si_ad_change_buffer[446]_i_29_n_0
    SLICE_X140Y124       LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  si_ad_change_buffer[398]_i_25/O
                         net (fo=4, routed)           0.550    10.380    si_ad_change_buffer[398]_i_25_n_0
    SLICE_X136Y124       LUT6 (Prop_lut6_I1_O)        0.124    10.504 r  si_ad_change_buffer[394]_i_21/O
                         net (fo=2, routed)           0.793    11.297    si_ad_change_buffer[394]_i_21_n_0
    SLICE_X133Y124       LUT3 (Prop_lut3_I2_O)        0.150    11.447 r  si_ad_change_buffer[394]_i_15/O
                         net (fo=2, routed)           0.638    12.085    si_ad_change_buffer[394]_i_15_n_0
    SLICE_X128Y123       LUT5 (Prop_lut5_I4_O)        0.332    12.417 r  si_ad_change_buffer[393]_i_9/O
                         net (fo=1, routed)           1.990    14.407    ROTATE_LEFT7_out[393]
    SLICE_X91Y111        LUT5 (Prop_lut5_I4_O)        0.124    14.531 r  si_ad_change_buffer[393]_i_4/O
                         net (fo=1, routed)           2.006    16.537    si_ad_change_buffer[393]_i_4_n_0
    SLICE_X81Y84         LUT5 (Prop_lut5_I4_O)        0.124    16.661 r  si_ad_change_buffer[393]_i_1/O
                         net (fo=1, routed)           0.000    16.661    si_ad_change_buffer[393]_i_1_n_0
    SLICE_X81Y84         FDRE                                         r  si_ad_change_buffer_reg[393]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.683    22.872    clk_out1
    SLICE_X81Y84         FDRE                                         r  si_ad_change_buffer_reg[393]/C
                         clock pessimism             -0.507    22.365    
                         clock uncertainty           -0.173    22.192    
    SLICE_X81Y84         FDRE (Setup_fdre_C_D)        0.029    22.221    si_ad_change_buffer_reg[393]
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -16.662    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[278]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.170ns  (logic 2.088ns (10.892%)  route 17.082ns (89.108%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 22.861 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.713     7.637    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.965 r  si_ad_change_buffer[318]_i_30/O
                         net (fo=2, routed)           0.669     8.633    si_ad_change_buffer[318]_i_30_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I3_O)        0.124     8.757 r  si_ad_change_buffer[318]_i_28/O
                         net (fo=4, routed)           0.778     9.535    si_ad_change_buffer[318]_i_28_n_0
    SLICE_X141Y120       LUT6 (Prop_lut6_I5_O)        0.124     9.659 r  si_ad_change_buffer[286]_i_26/O
                         net (fo=4, routed)           1.312    10.971    si_ad_change_buffer[286]_i_26_n_0
    SLICE_X117Y114       LUT6 (Prop_lut6_I3_O)        0.124    11.095 r  si_ad_change_buffer[278]_i_22/O
                         net (fo=2, routed)           0.887    11.982    si_ad_change_buffer[278]_i_22_n_0
    SLICE_X105Y113       LUT3 (Prop_lut3_I2_O)        0.118    12.100 r  si_ad_change_buffer[278]_i_16/O
                         net (fo=2, routed)           0.566    12.666    si_ad_change_buffer[278]_i_16_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I2_O)        0.326    12.992 r  si_ad_change_buffer[278]_i_9/O
                         net (fo=1, routed)           1.222    14.214    ROTATE_LEFT7_out[278]
    SLICE_X82Y101        LUT6 (Prop_lut6_I5_O)        0.124    14.338 r  si_ad_change_buffer[278]_i_4/O
                         net (fo=1, routed)           2.043    16.381    si_ad_change_buffer[278]_i_4_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.505 r  si_ad_change_buffer[278]_i_1/O
                         net (fo=1, routed)           0.000    16.505    si_ad_change_buffer[278]_i_1_n_0
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[278]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.672    22.861    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[278]/C
                         clock pessimism             -0.507    22.354    
                         clock uncertainty           -0.173    22.181    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)        0.032    22.213    si_ad_change_buffer_reg[278]
  -------------------------------------------------------------------
                         required time                         22.213    
                         arrival time                         -16.505    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.782ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[248]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.122ns  (logic 1.892ns (9.894%)  route 17.230ns (90.106%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.113ns = ( 22.887 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I0_O)        0.124    12.060 r  si_ad_change_buffer[248]_i_16/O
                         net (fo=2, routed)           0.808    12.868    si_ad_change_buffer[248]_i_16_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I2_O)        0.124    12.992 r  si_ad_change_buffer[248]_i_9/O
                         net (fo=1, routed)           1.618    14.610    ROTATE_LEFT7_out[248]
    SLICE_X91Y94         LUT6 (Prop_lut6_I5_O)        0.124    14.734 r  si_ad_change_buffer[248]_i_4/O
                         net (fo=1, routed)           1.599    16.333    si_ad_change_buffer[248]_i_4_n_0
    SLICE_X89Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.457 r  si_ad_change_buffer[248]_i_1/O
                         net (fo=1, routed)           0.000    16.457    si_ad_change_buffer[248]_i_1_n_0
    SLICE_X89Y66         FDRE                                         r  si_ad_change_buffer_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.698    22.887    clk_out1
    SLICE_X89Y66         FDRE                                         r  si_ad_change_buffer_reg[248]/C
                         clock pessimism             -0.507    22.380    
                         clock uncertainty           -0.173    22.207    
    SLICE_X89Y66         FDRE (Setup_fdre_C_D)        0.032    22.239    si_ad_change_buffer_reg[248]
  -------------------------------------------------------------------
                         required time                         22.239    
                         arrival time                         -16.457    
  -------------------------------------------------------------------
                         slack                                  5.782    

Slack (MET) :             5.808ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[412]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.129ns  (logic 2.348ns (12.275%)  route 16.781ns (87.725%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=6 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 22.873 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         2.665     6.588    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I3_O)        0.354     6.942 r  si_ad_change_buffer[415]_i_31/O
                         net (fo=4, routed)           0.916     7.858    si_ad_change_buffer[415]_i_31_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I4_O)        0.326     8.184 r  si_ad_change_buffer[415]_i_29/O
                         net (fo=4, routed)           1.027     9.211    si_ad_change_buffer[415]_i_29_n_0
    SLICE_X113Y126       LUT5 (Prop_lut5_I2_O)        0.124     9.335 r  si_ad_change_buffer[415]_i_25/O
                         net (fo=4, routed)           0.675    10.011    si_ad_change_buffer[415]_i_25_n_0
    SLICE_X124Y127       LUT5 (Prop_lut5_I4_O)        0.124    10.135 r  si_ad_change_buffer[415]_i_21/O
                         net (fo=2, routed)           1.064    11.199    si_ad_change_buffer[415]_i_21_n_0
    SLICE_X135Y127       LUT3 (Prop_lut3_I0_O)        0.150    11.349 r  si_ad_change_buffer[413]_i_15/O
                         net (fo=2, routed)           0.627    11.976    si_ad_change_buffer[413]_i_15_n_0
    SLICE_X135Y124       LUT5 (Prop_lut5_I4_O)        0.326    12.302 r  si_ad_change_buffer[412]_i_9/O
                         net (fo=1, routed)           1.774    14.075    ROTATE_LEFT7_out[412]
    SLICE_X92Y116        LUT5 (Prop_lut5_I4_O)        0.124    14.199 r  si_ad_change_buffer[412]_i_4/O
                         net (fo=1, routed)           2.140    16.340    si_ad_change_buffer[412]_i_4_n_0
    SLICE_X80Y86         LUT5 (Prop_lut5_I4_O)        0.124    16.464 r  si_ad_change_buffer[412]_i_1/O
                         net (fo=1, routed)           0.000    16.464    si_ad_change_buffer[412]_i_1_n_0
    SLICE_X80Y86         FDRE                                         r  si_ad_change_buffer_reg[412]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.684    22.873    clk_out1
    SLICE_X80Y86         FDRE                                         r  si_ad_change_buffer_reg[412]/C
                         clock pessimism             -0.507    22.366    
                         clock uncertainty           -0.173    22.193    
    SLICE_X80Y86         FDRE (Setup_fdre_C_D)        0.079    22.272    si_ad_change_buffer_reg[412]
  -------------------------------------------------------------------
                         required time                         22.272    
                         arrival time                         -16.464    
  -------------------------------------------------------------------
                         slack                                  5.808    

Slack (MET) :             5.897ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[398]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.985ns  (logic 2.126ns (11.198%)  route 16.859ns (88.802%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 22.868 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.499     7.422    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y129       LUT6 (Prop_lut6_I5_O)        0.328     7.750 r  si_ad_change_buffer[446]_i_30/O
                         net (fo=2, routed)           0.852     8.602    si_ad_change_buffer[446]_i_30_n_0
    SLICE_X139Y133       LUT3 (Prop_lut3_I2_O)        0.124     8.726 r  si_ad_change_buffer[446]_i_29/O
                         net (fo=3, routed)           0.980     9.706    si_ad_change_buffer[446]_i_29_n_0
    SLICE_X140Y124       LUT6 (Prop_lut6_I1_O)        0.124     9.830 r  si_ad_change_buffer[398]_i_25/O
                         net (fo=4, routed)           0.600    10.430    si_ad_change_buffer[398]_i_25_n_0
    SLICE_X136Y125       LUT6 (Prop_lut6_I5_O)        0.124    10.554 r  si_ad_change_buffer[398]_i_21/O
                         net (fo=2, routed)           0.581    11.135    si_ad_change_buffer[398]_i_21_n_0
    SLICE_X134Y125       LUT3 (Prop_lut3_I2_O)        0.150    11.285 r  si_ad_change_buffer[398]_i_15/O
                         net (fo=2, routed)           0.663    11.948    si_ad_change_buffer[398]_i_15_n_0
    SLICE_X128Y124       LUT5 (Prop_lut5_I2_O)        0.332    12.280 r  si_ad_change_buffer[398]_i_9/O
                         net (fo=1, routed)           1.741    14.022    ROTATE_LEFT7_out[398]
    SLICE_X93Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.146 r  si_ad_change_buffer[398]_i_4/O
                         net (fo=1, routed)           2.050    16.196    si_ad_change_buffer[398]_i_4_n_0
    SLICE_X82Y85         LUT5 (Prop_lut5_I4_O)        0.124    16.320 r  si_ad_change_buffer[398]_i_1/O
                         net (fo=1, routed)           0.000    16.320    si_ad_change_buffer[398]_i_1_n_0
    SLICE_X82Y85         FDRE                                         r  si_ad_change_buffer_reg[398]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.679    22.868    clk_out1
    SLICE_X82Y85         FDRE                                         r  si_ad_change_buffer_reg[398]/C
                         clock pessimism             -0.507    22.361    
                         clock uncertainty           -0.173    22.188    
    SLICE_X82Y85         FDRE (Setup_fdre_C_D)        0.029    22.217    si_ad_change_buffer_reg[398]
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -16.320    
  -------------------------------------------------------------------
                         slack                                  5.897    

Slack (MET) :             5.898ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.989ns  (logic 2.348ns (12.365%)  route 16.641ns (87.635%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=6 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.127ns = ( 22.873 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         2.665     6.588    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X106Y117       LUT4 (Prop_lut4_I3_O)        0.354     6.942 r  si_ad_change_buffer[415]_i_31/O
                         net (fo=4, routed)           0.916     7.858    si_ad_change_buffer[415]_i_31_n_0
    SLICE_X106Y122       LUT5 (Prop_lut5_I4_O)        0.326     8.184 r  si_ad_change_buffer[415]_i_29/O
                         net (fo=4, routed)           1.027     9.211    si_ad_change_buffer[415]_i_29_n_0
    SLICE_X113Y126       LUT5 (Prop_lut5_I2_O)        0.124     9.335 r  si_ad_change_buffer[415]_i_25/O
                         net (fo=4, routed)           0.675    10.011    si_ad_change_buffer[415]_i_25_n_0
    SLICE_X124Y127       LUT5 (Prop_lut5_I4_O)        0.124    10.135 r  si_ad_change_buffer[415]_i_21/O
                         net (fo=2, routed)           1.064    11.199    si_ad_change_buffer[415]_i_21_n_0
    SLICE_X135Y127       LUT3 (Prop_lut3_I0_O)        0.150    11.349 r  si_ad_change_buffer[413]_i_15/O
                         net (fo=2, routed)           0.626    11.975    si_ad_change_buffer[413]_i_15_n_0
    SLICE_X135Y124       LUT5 (Prop_lut5_I2_O)        0.326    12.301 r  si_ad_change_buffer[413]_i_9/O
                         net (fo=1, routed)           1.759    14.059    ROTATE_LEFT7_out[413]
    SLICE_X92Y115        LUT5 (Prop_lut5_I4_O)        0.124    14.183 r  si_ad_change_buffer[413]_i_4/O
                         net (fo=1, routed)           2.017    16.200    si_ad_change_buffer[413]_i_4_n_0
    SLICE_X79Y85         LUT5 (Prop_lut5_I4_O)        0.124    16.324 r  si_ad_change_buffer[413]_i_1/O
                         net (fo=1, routed)           0.000    16.324    si_ad_change_buffer[413]_i_1_n_0
    SLICE_X79Y85         FDRE                                         r  si_ad_change_buffer_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.684    22.873    clk_out1
    SLICE_X79Y85         FDRE                                         r  si_ad_change_buffer_reg[413]/C
                         clock pessimism             -0.507    22.366    
                         clock uncertainty           -0.173    22.193    
    SLICE_X79Y85         FDRE (Setup_fdre_C_D)        0.029    22.222    si_ad_change_buffer_reg[413]
  -------------------------------------------------------------------
                         required time                         22.222    
                         arrival time                         -16.324    
  -------------------------------------------------------------------
                         slack                                  5.898    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[274]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.973ns  (logic 2.088ns (11.005%)  route 16.885ns (88.995%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.139ns = ( 22.861 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.713     7.637    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.965 r  si_ad_change_buffer[318]_i_30/O
                         net (fo=2, routed)           0.669     8.633    si_ad_change_buffer[318]_i_30_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I3_O)        0.124     8.757 r  si_ad_change_buffer[318]_i_28/O
                         net (fo=4, routed)           0.778     9.535    si_ad_change_buffer[318]_i_28_n_0
    SLICE_X141Y120       LUT6 (Prop_lut6_I5_O)        0.124     9.659 r  si_ad_change_buffer[286]_i_26/O
                         net (fo=4, routed)           0.961    10.620    si_ad_change_buffer[286]_i_26_n_0
    SLICE_X123Y114       LUT6 (Prop_lut6_I0_O)        0.124    10.744 r  si_ad_change_buffer[274]_i_22/O
                         net (fo=2, routed)           0.892    11.636    si_ad_change_buffer[274]_i_22_n_0
    SLICE_X107Y113       LUT3 (Prop_lut3_I2_O)        0.118    11.754 r  si_ad_change_buffer[274]_i_16/O
                         net (fo=2, routed)           0.949    12.703    si_ad_change_buffer[274]_i_16_n_0
    SLICE_X105Y110       LUT5 (Prop_lut5_I2_O)        0.326    13.029 r  si_ad_change_buffer[274]_i_9/O
                         net (fo=1, routed)           1.689    14.718    ROTATE_LEFT7_out[274]
    SLICE_X83Y97         LUT6 (Prop_lut6_I5_O)        0.124    14.842 r  si_ad_change_buffer[274]_i_4/O
                         net (fo=1, routed)           1.342    16.184    si_ad_change_buffer[274]_i_4_n_0
    SLICE_X82Y71         LUT6 (Prop_lut6_I5_O)        0.124    16.308 r  si_ad_change_buffer[274]_i_1/O
                         net (fo=1, routed)           0.000    16.308    si_ad_change_buffer[274]_i_1_n_0
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[274]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.672    22.861    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[274]/C
                         clock pessimism             -0.507    22.354    
                         clock uncertainty           -0.173    22.181    
    SLICE_X82Y71         FDRE (Setup_fdre_C_D)        0.029    22.210    si_ad_change_buffer_reg[274]
  -------------------------------------------------------------------
                         required time                         22.210    
                         arrival time                         -16.308    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[250]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.966ns  (logic 2.088ns (11.009%)  route 16.878ns (88.991%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 22.874 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I2_O)        0.118    12.054 r  si_ad_change_buffer[250]_i_16/O
                         net (fo=2, routed)           0.663    12.718    si_ad_change_buffer[250]_i_16_n_0
    SLICE_X110Y107       LUT5 (Prop_lut5_I2_O)        0.326    13.044 r  si_ad_change_buffer[250]_i_9/O
                         net (fo=1, routed)           1.280    14.324    ROTATE_LEFT7_out[250]
    SLICE_X88Y99         LUT6 (Prop_lut6_I5_O)        0.124    14.448 r  si_ad_change_buffer[250]_i_4/O
                         net (fo=1, routed)           1.730    16.177    si_ad_change_buffer[250]_i_4_n_0
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.301 r  si_ad_change_buffer[250]_i_1/O
                         net (fo=1, routed)           0.000    16.301    si_ad_change_buffer[250]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[250]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.685    22.874    clk_out1
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[250]/C
                         clock pessimism             -0.507    22.367    
                         clock uncertainty           -0.173    22.194    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.031    22.225    si_ad_change_buffer_reg[250]
  -------------------------------------------------------------------
                         required time                         22.225    
                         arrival time                         -16.301    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.938ns  (logic 1.768ns (9.336%)  route 17.170ns (90.664%))
  Logic Levels:           9  (LUT4=1 LUT5=4 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.115ns = ( 22.885 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.309     7.233    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X139Y135       LUT5 (Prop_lut5_I2_O)        0.328     7.561 r  si_ad_change_buffer[574]_i_36/O
                         net (fo=4, routed)           0.755     8.316    si_ad_change_buffer[574]_i_36_n_0
    SLICE_X134Y137       LUT6 (Prop_lut6_I3_O)        0.124     8.440 r  si_ad_change_buffer[510]_i_25/O
                         net (fo=4, routed)           0.647     9.087    si_ad_change_buffer[510]_i_25_n_0
    SLICE_X130Y140       LUT6 (Prop_lut6_I5_O)        0.124     9.211 r  si_ad_change_buffer[510]_i_21/O
                         net (fo=4, routed)           0.586     9.796    si_ad_change_buffer[510]_i_21_n_0
    SLICE_X130Y139       LUT6 (Prop_lut6_I0_O)        0.124     9.920 r  si_ad_change_buffer[504]_i_15/O
                         net (fo=2, routed)           0.925    10.845    si_ad_change_buffer[504]_i_15_n_0
    SLICE_X126Y135       LUT5 (Prop_lut5_I4_O)        0.124    10.969 r  si_ad_change_buffer[503]_i_9/O
                         net (fo=1, routed)           1.851    12.820    ROTATE_LEFT7_out[503]
    SLICE_X90Y122        LUT5 (Prop_lut5_I4_O)        0.124    12.944 r  si_ad_change_buffer[503]_i_4/O
                         net (fo=1, routed)           3.205    16.149    si_ad_change_buffer[503]_i_4_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.124    16.273 r  si_ad_change_buffer[503]_i_1/O
                         net (fo=1, routed)           0.000    16.273    si_ad_change_buffer[503]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  si_ad_change_buffer_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.696    22.885    clk_out1
    SLICE_X63Y77         FDRE                                         r  si_ad_change_buffer_reg[503]/C
                         clock pessimism             -0.507    22.378    
                         clock uncertainty           -0.173    22.205    
    SLICE_X63Y77         FDRE (Setup_fdre_C_D)        0.031    22.236    si_ad_change_buffer_reg[503]
  -------------------------------------------------------------------
                         required time                         22.236    
                         arrival time                         -16.273    
  -------------------------------------------------------------------
                         slack                                  5.962    

Slack (MET) :             5.968ns  (required time - arrival time)
  Source:                 si_ad_value_picture_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            si_ad_change_buffer_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.920ns  (logic 2.088ns (11.036%)  route 16.832ns (88.964%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.126ns = ( 22.874 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.665ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.661    -2.665    clk_out1
    SLICE_X65Y138        FDRE                                         r  si_ad_value_picture_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y138        FDRE (Prop_fdre_C_Q)         0.456    -2.209 r  si_ad_value_picture_reg[4]__0/Q
                         net (fo=28, routed)          3.569     1.360    si_ad_value_picture_reg[4]__0_n_0
    SLICE_X132Y139       LUT6 (Prop_lut6_I0_O)        0.124     1.484 f  si_ad_change_buffer[799]_i_676/O
                         net (fo=71, routed)          2.323     3.807    si_ad_change_buffer[799]_i_676_n_0
    SLICE_X80Y139        LUT4 (Prop_lut4_I1_O)        0.116     3.923 f  si_ad_change_buffer[798]_i_26/O
                         net (fo=117, routed)         3.730     7.654    si_ad_change_buffer[798]_i_26_n_0
    SLICE_X142Y122       LUT4 (Prop_lut4_I3_O)        0.328     7.982 r  si_ad_change_buffer[318]_i_31/O
                         net (fo=4, routed)           0.533     8.515    si_ad_change_buffer[318]_i_31_n_0
    SLICE_X143Y122       LUT6 (Prop_lut6_I1_O)        0.124     8.639 r  si_ad_change_buffer[254]_i_33/O
                         net (fo=4, routed)           0.755     9.393    si_ad_change_buffer[254]_i_33_n_0
    SLICE_X141Y119       LUT6 (Prop_lut6_I3_O)        0.124     9.517 r  si_ad_change_buffer[254]_i_29/O
                         net (fo=4, routed)           1.402    10.919    si_ad_change_buffer[254]_i_29_n_0
    SLICE_X130Y110       LUT6 (Prop_lut6_I1_O)        0.124    11.043 r  si_ad_change_buffer[250]_i_24/O
                         net (fo=2, routed)           0.893    11.936    si_ad_change_buffer[250]_i_24_n_0
    SLICE_X115Y109       LUT3 (Prop_lut3_I2_O)        0.118    12.054 r  si_ad_change_buffer[250]_i_16/O
                         net (fo=2, routed)           0.515    12.569    si_ad_change_buffer[250]_i_16_n_0
    SLICE_X110Y106       LUT5 (Prop_lut5_I4_O)        0.326    12.895 r  si_ad_change_buffer[249]_i_9/O
                         net (fo=1, routed)           0.993    13.889    ROTATE_LEFT7_out[249]
    SLICE_X89Y99         LUT6 (Prop_lut6_I5_O)        0.124    14.013 r  si_ad_change_buffer[249]_i_4/O
                         net (fo=1, routed)           2.118    16.131    si_ad_change_buffer[249]_i_4_n_0
    SLICE_X87Y66         LUT6 (Prop_lut6_I5_O)        0.124    16.255 r  si_ad_change_buffer[249]_i_1/O
                         net (fo=1, routed)           0.000    16.255    si_ad_change_buffer[249]_i_1_n_0
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.685    22.874    clk_out1
    SLICE_X87Y66         FDRE                                         r  si_ad_change_buffer_reg[249]/C
                         clock pessimism             -0.507    22.367    
                         clock uncertainty           -0.173    22.194    
    SLICE_X87Y66         FDRE (Setup_fdre_C_D)        0.029    22.223    si_ad_change_buffer_reg[249]
  -------------------------------------------------------------------
                         required time                         22.223    
                         arrival time                         -16.255    
  -------------------------------------------------------------------
                         slack                                  5.968    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.050%)  route 0.134ns (41.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y141       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y141       FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[4]/Q
                         net (fo=1, routed)           0.134    -0.325    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[4]
    SLICE_X162Y140       LUT5 (Prop_lut5_I3_O)        0.045    -0.280 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.920    -0.373    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism             -0.212    -0.585    
                         clock uncertainty            0.173    -0.412    
    SLICE_X162Y140       FDSE (Hold_fdse_C_D)         0.121    -0.291    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.658    -0.589    clk_out1
    SLICE_X125Y61        FDRE                                         r  si_ad_change_buffer_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X125Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  si_ad_change_buffer_reg[60]/Q
                         net (fo=1, routed)           0.116    -0.332    si_ad_change_buffer_reg_n_0_[60]
    SLICE_X124Y61        FDRE                                         r  mem_dina_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.933    -0.360    clk_out1
    SLICE_X124Y61        FDRE                                         r  mem_dina_reg[60]/C
                         clock pessimism             -0.216    -0.576    
                         clock uncertainty            0.173    -0.403    
    SLICE_X124Y61        FDRE (Hold_fdre_C_D)         0.060    -0.343    mem_dina_reg[60]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X129Y65        FDRE                                         r  si_ad_change_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[30]/Q
                         net (fo=1, routed)           0.116    -0.334    si_ad_change_buffer_reg_n_0_[30]
    SLICE_X128Y65        FDRE                                         r  mem_dina_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X128Y65        FDRE                                         r  mem_dina_reg[30]/C
                         clock pessimism             -0.214    -0.578    
                         clock uncertainty            0.173    -0.405    
    SLICE_X128Y65        FDRE (Hold_fdre_C_D)         0.059    -0.346    mem_dina_reg[30]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[120]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.903%)  route 0.160ns (53.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X113Y60        FDRE                                         r  si_ad_change_buffer_reg[120]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[120]/Q
                         net (fo=1, routed)           0.160    -0.291    si_ad_change_buffer_reg_n_0_[120]
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.931    -0.362    clk_out1
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[120]/C
                         clock pessimism             -0.192    -0.554    
                         clock uncertainty            0.173    -0.381    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.075    -0.306    mem_dina_reg[120]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[532]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[532]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.384ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.636    -0.611    clk_out1
    SLICE_X72Y81         FDRE                                         r  si_ad_change_buffer_reg[532]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  si_ad_change_buffer_reg[532]/Q
                         net (fo=1, routed)           0.113    -0.334    si_ad_change_buffer_reg_n_0_[532]
    SLICE_X73Y81         FDRE                                         r  mem_dina_reg[532]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.909    -0.384    clk_out1
    SLICE_X73Y81         FDRE                                         r  mem_dina_reg[532]/C
                         clock pessimism             -0.214    -0.598    
                         clock uncertainty            0.173    -0.425    
    SLICE_X73Y81         FDRE (Hold_fdre_C_D)         0.070    -0.355    mem_dina_reg[532]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.126%)  route 0.158ns (52.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X127Y64        FDRE                                         r  si_ad_change_buffer_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y64        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[41]/Q
                         net (fo=1, routed)           0.158    -0.292    si_ad_change_buffer_reg_n_0_[41]
    SLICE_X123Y64        FDRE                                         r  mem_dina_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X123Y64        FDRE                                         r  mem_dina_reg[41]/C
                         clock pessimism             -0.192    -0.556    
                         clock uncertainty            0.173    -0.383    
    SLICE_X123Y64        FDRE (Hold_fdre_C_D)         0.070    -0.313    mem_dina_reg[41]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 uart_value_ad_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rotate_value_ad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.437ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.587    -0.661    clk_out1
    SLICE_X48Y147        FDRE                                         r  uart_value_ad_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y147        FDRE (Prop_fdre_C_Q)         0.164    -0.497 r  uart_value_ad_reg[11]/Q
                         net (fo=1, routed)           0.112    -0.385    uart_value_ad__0[11]
    SLICE_X49Y146        FDRE                                         r  rotate_value_ad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.856    -0.437    clk_out1
    SLICE_X49Y146        FDRE                                         r  rotate_value_ad_reg[11]/C
                         clock pessimism             -0.209    -0.646    
                         clock uncertainty            0.173    -0.473    
    SLICE_X49Y146        FDRE (Hold_fdre_C_D)         0.066    -0.407    rotate_value_ad_reg[11]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.632%)  route 0.161ns (53.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.362ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X115Y60        FDRE                                         r  si_ad_change_buffer_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y60        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[113]/Q
                         net (fo=1, routed)           0.161    -0.289    si_ad_change_buffer_reg_n_0_[113]
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.931    -0.362    clk_out1
    SLICE_X109Y59        FDRE                                         r  mem_dina_reg[113]/C
                         clock pessimism             -0.192    -0.554    
                         clock uncertainty            0.173    -0.381    
    SLICE_X109Y59        FDRE (Hold_fdre_C_D)         0.070    -0.311    mem_dina_reg[113]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[276]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[276]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.199%)  route 0.164ns (53.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.621    -0.626    clk_out1
    SLICE_X82Y71         FDRE                                         r  si_ad_change_buffer_reg[276]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  si_ad_change_buffer_reg[276]/Q
                         net (fo=1, routed)           0.164    -0.321    si_ad_change_buffer_reg_n_0_[276]
    SLICE_X79Y71         FDRE                                         r  mem_dina_reg[276]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.895    -0.398    clk_out1
    SLICE_X79Y71         FDRE                                         r  mem_dina_reg[276]/C
                         clock pessimism             -0.192    -0.590    
                         clock uncertainty            0.173    -0.417    
    SLICE_X79Y71         FDRE (Hold_fdre_C_D)         0.072    -0.345    mem_dina_reg[276]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 si_ad_change_buffer_reg[130]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mem_dina_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.235%)  route 0.164ns (53.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.656    -0.591    clk_out1
    SLICE_X110Y59        FDRE                                         r  si_ad_change_buffer_reg[130]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y59        FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  si_ad_change_buffer_reg[130]/Q
                         net (fo=1, routed)           0.164    -0.286    si_ad_change_buffer_reg_n_0_[130]
    SLICE_X106Y57        FDRE                                         r  mem_dina_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.929    -0.364    clk_out1
    SLICE_X106Y57        FDRE                                         r  mem_dina_reg[130]/C
                         clock pessimism             -0.192    -0.556    
                         clock uncertainty            0.173    -0.383    
    SLICE_X106Y57        FDRE (Hold_fdre_C_D)         0.072    -0.311    mem_dina_reg[130]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.025    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       19.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.619ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.419ns (4.967%)  route 8.017ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.017     5.925    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                 19.619    

Slack (MET) :             19.660ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 0.419ns (4.988%)  route 7.982ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.982     5.889    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 19.660    

Slack (MET) :             19.760ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 0.419ns (5.051%)  route 7.877ns (94.949%))
  Logic Levels:           0  
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.877     5.784    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.544    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.544    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 19.760    

Slack (MET) :             19.801ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 0.419ns (5.073%)  route 7.841ns (94.927%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.841     5.748    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.530    26.573    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 19.801    

Slack (MET) :             19.943ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 0.419ns (5.165%)  route 7.693ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.693     5.600    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                 19.943    

Slack (MET) :             19.955ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.419ns (5.173%)  route 7.680ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.680     5.588    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.530    26.567    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.543    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.543    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                 19.955    

Slack (MET) :             20.039ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 0.419ns (5.225%)  route 7.600ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.600     5.508    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 20.039    

Slack (MET) :             20.048ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 0.419ns (5.230%)  route 7.592ns (94.770%))
  Logic Levels:           0  
  Clock Path Skew:        4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.592     5.499    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.547    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.547    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 20.048    

Slack (MET) :             20.474ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 0.456ns (5.723%)  route 7.512ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.040 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           7.512     5.472    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.530    26.571    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    25.946    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.946    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 20.474    

Slack (MET) :             20.548ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.419ns (5.429%)  route 7.299ns (94.571%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.419    -2.080 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           7.299     5.219    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.530    26.568    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.800    25.768    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.768    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 20.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.141ns (4.504%)  route 2.990ns (95.496%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.990     2.527    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.128ns (4.154%)  route 2.954ns (95.846%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.954     2.478    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.274    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.148ns (4.790%)  route 2.942ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.942     2.485    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.274    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.274    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.418ns (7.197%)  route 5.390ns (92.803%))
  Logic Levels:           0  
  Clock Path Skew:        5.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    -2.103ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.707    -2.103    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.418    -1.685 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.390     3.705    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.129    -2.197    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.691     0.583    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.679 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     2.509    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.515     3.025    
                         clock uncertainty            0.530     3.555    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     3.492    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.492    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.141ns (4.483%)  route 3.004ns (95.517%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.004     2.541    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.164ns (5.216%)  route 2.980ns (94.784%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.980     2.543    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.164ns (5.189%)  route 2.996ns (94.811%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.996     2.560    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.164ns (5.187%)  route 2.997ns (94.813%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.997     2.558    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.128ns (4.117%)  route 2.981ns (95.883%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.981     2.505    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.530     2.308    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     2.273    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.141ns (4.452%)  route 3.026ns (95.548%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.530ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.304ns
    Phase Error              (PE):    0.375ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.026     2.566    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.530     2.310    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.329    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack       19.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.621ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.436ns  (logic 0.419ns (4.967%)  route 8.017ns (95.033%))
  Logic Levels:           0  
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           8.017     5.925    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -5.925    
  -------------------------------------------------------------------
                         slack                                 19.621    

Slack (MET) :             19.662ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 0.419ns (4.988%)  route 7.982ns (95.012%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.982     5.889    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y148        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y148        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                 19.662    

Slack (MET) :             19.762ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 0.419ns (5.051%)  route 7.877ns (94.949%))
  Logic Levels:           0  
  Clock Path Skew:        4.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.877     5.784    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y135        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.546    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.546    
                         arrival time                          -5.784    
  -------------------------------------------------------------------
                         slack                                 19.762    

Slack (MET) :             19.803ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.260ns  (logic 0.419ns (5.073%)  route 7.841ns (94.927%))
  Logic Levels:           0  
  Clock Path Skew:        4.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.619ns = ( 27.619 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.841     5.748    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.693    27.619    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y147        OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.103    
                         clock uncertainty           -0.528    26.575    
    OLOGIC_X1Y147        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.551    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.551    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 19.803    

Slack (MET) :             19.945ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 0.419ns (5.165%)  route 7.693ns (94.835%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.693     5.600    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y133        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -5.600    
  -------------------------------------------------------------------
                         slack                                 19.945    

Slack (MET) :             19.957ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.099ns  (logic 0.419ns (5.173%)  route 7.680ns (94.827%))
  Logic Levels:           0  
  Clock Path Skew:        4.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 27.613 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.680     5.588    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.687    27.613    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.097    
                         clock uncertainty           -0.528    26.569    
    OLOGIC_X1Y134        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.545    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.545    
                         arrival time                          -5.588    
  -------------------------------------------------------------------
                         slack                                 19.957    

Slack (MET) :             20.041ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.019ns  (logic 0.419ns (5.225%)  route 7.600ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.600     5.508    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -5.508    
  -------------------------------------------------------------------
                         slack                                 20.041    

Slack (MET) :             20.050ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.011ns  (logic 0.419ns (5.230%)  route 7.592ns (94.770%))
  Logic Levels:           0  
  Clock Path Skew:        4.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.512ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.814    -2.512    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X163Y126       FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y126       FDPE (Prop_fdpe_C_Q)         0.419    -2.093 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.592     5.499    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y139        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y139        OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    25.549    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         25.549    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 20.050    

Slack (MET) :             20.476ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 0.456ns (5.723%)  route 7.512ns (94.277%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 27.617 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.496ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.830    -2.496    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X160Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.456    -2.040 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           7.512     5.472    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.691    27.617    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.101    
                         clock uncertainty           -0.528    26.573    
    OLOGIC_X1Y140        OSERDESE2 (Setup_oserdese2_CLKDIV_D2)
                                                     -0.625    25.948    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.948    
                         arrival time                          -5.472    
  -------------------------------------------------------------------
                         slack                                 20.476    

Slack (MET) :             20.551ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (PixelClkIO_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 0.419ns (5.429%)  route 7.299ns (94.571%))
  Logic Levels:           0  
  Clock Path Skew:        4.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 27.614 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.499ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.827    -2.499    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.419    -2.080 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           7.299     5.219    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.994    23.183    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    23.266 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.569    25.835    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    25.926 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.688    27.614    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.515    27.098    
                         clock uncertainty           -0.528    26.570    
    OLOGIC_X1Y136        OSERDESE2 (Setup_oserdese2_CLKDIV_D6)
                                                     -0.800    25.770    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         25.770    
                         arrival time                          -5.219    
  -------------------------------------------------------------------
                         slack                                 20.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 0.141ns (4.504%)  route 2.990ns (95.496%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y135       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.990     2.527    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y135        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y135        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.128ns (4.154%)  route 2.954ns (95.846%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.954     2.478    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     2.272    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.148ns (4.790%)  route 2.942ns (95.210%))
  Logic Levels:           0  
  Clock Path Skew:        2.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.643    -0.605    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y133       FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDSE (Prop_fdse_C_Q)         0.148    -0.457 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.942     2.485    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y133        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y133        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.034     2.272    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.272    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.418ns (7.197%)  route 5.390ns (92.803%))
  Logic Levels:           0  
  Clock Path Skew:        5.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    -2.103ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    -5.620 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    -3.902    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.811 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.707    -2.103    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.418    -1.685 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.390     3.705    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.129    -2.197    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -2.109 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           2.691     0.583    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.679 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.831     2.509    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.515     3.025    
                         clock uncertainty            0.528     3.553    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     3.490    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -3.490    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.141ns (4.483%)  route 3.004ns (95.517%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDSE (Prop_fdse_C_Q)         0.141    -0.463 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.004     2.541    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 0.164ns (5.216%)  route 2.980ns (94.784%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDSE (Prop_fdse_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.980     2.543    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.164ns (5.189%)  route 2.996ns (94.811%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X162Y140       FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.996     2.560    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.164ns (5.187%)  route 2.997ns (94.813%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X162Y134       FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.997     2.558    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[1]
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y134        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y134        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.325    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.128ns (4.117%)  route 2.981ns (95.883%))
  Logic Levels:           0  
  Clock Path Skew:        2.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.644    -0.604    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X163Y136       FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.476 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.981     2.505    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.912     1.733    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y136        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.778    
                         clock uncertainty            0.528     2.306    
    OLOGIC_X1Y136        OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.035     2.271    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.167ns  (logic 0.141ns (4.452%)  route 3.026ns (95.548%))
  Logic Levels:           0  
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.045ns
  Clock Uncertainty:      0.528ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.299ns
    Phase Error              (PE):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.647    -0.601    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X161Y140       FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y140       FDSE (Prop_fdse_C_Q)         0.141    -0.460 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.026     2.566    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.027    -0.266    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.213 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.005     0.792    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.821 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.914     1.735    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y140        OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.045     1.780    
                         clock uncertainty            0.528     2.308    
    OLOGIC_X1Y140        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.327    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.145    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.145    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.419    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.171ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.099    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.099    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.171    

Slack (MET) :             23.217ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.145    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.145    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.416    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
                         clock uncertainty            0.173    -0.271    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.419    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       23.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.105    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.105    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.178ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDCE (Recov_fdce_C_CLR)     -0.576    22.105    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         22.105    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.178    

Slack (MET) :             23.224ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.193%)  route 0.580ns (54.807%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.750ns = ( 23.250 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.130ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.728    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.953    -6.225 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -4.422    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.326 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.196    -2.130    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.478    -1.652 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.580    -1.072    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    R4                                                0.000    25.000 r  CLK (IN)
                         net (fo=0)                   0.000    25.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    26.405 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.586    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.206    19.380 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718    21.098    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.189 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        2.061    23.250    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401    22.848    
                         clock uncertainty           -0.167    22.681    
    SLICE_X163Y48        FDPE (Recov_fdpe_C_PRE)     -0.530    22.151    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         22.151    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                 23.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDCE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDCE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDCE (Remov_fdce_C_CLR)     -0.145    -0.589    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.589    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.819 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.273    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.247 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        0.791    -0.457    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X162Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y48        FDPE (Prop_fdpe_C_Q)         0.148    -0.309 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.183    -0.126    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X163Y48        FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    pll0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pll0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    pll0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.916 r  pll0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.322    pll0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.293 r  pll0/inst/clkout1_buf/O
                         net (fo=3315, routed)        1.072    -0.221    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X163Y48        FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.223    -0.444    
    SLICE_X163Y48        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.592    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.592    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.466    





