{"vcs1":{"timestamp_begin":1682813986.328737225, "rt":0.84, "ut":0.28, "st":0.13}}
{"vcselab":{"timestamp_begin":1682813987.237163439, "rt":2.61, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1682813989.898660820, "rt":0.22, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682813985.958849971}
{"VCS_COMP_START_TIME": 1682813985.958849971}
{"VCS_COMP_END_TIME": 1682813990.186381510}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341112}}
{"stitch_vcselab": {"peak_mem": 238988}}
