<?xml version="1.0" encoding="utf-8"?>
<system>
 <config>
  <integer name="foobar" value="42"/>
  <string name="foo" value="bar"/>
 </config>
 <hardware>
  <processor cpuCores="2" speed="2900" vmxTimerRate="5">
   <cpu apicId="2" cpuId="1"/>
   <cpu apicId="0" cpuId="0"/>
  </processor>
  <memory>
   <memoryBlock allocatable="true" name="ram_1" physicalAddress="16#0000#" size="16#8000_0000#"/>
  </memory>
  <devices pciConfigAddress="16#f800_0000#">
   <device name="debugconsole">
    <ioPort end="16#50b0#" name="port" start="16#50b0#"/>
   </device>
   <device name="vga">
    <memory caching="WC" name="buffer" physicalAddress="16#000b_8000#" size="16#1000#"/>
    <ioPort end="16#03d5#" name="ports" start="16#03d4#"/>
   </device>
   <device name="multiport">
    <irq name="irq" number="12"/>
    <ioPort end="16#03fd#" name="ports1" start="16#03f8#"/>
    <ioPort end="16#bcda#" name="ports2" start="16#abcd#"/>
   </device>
   <device name="testdevice">
    <irq name="irq" number="15"/>
    <ioPort end="16#00ab#" name="fooport" start="16#00ab#"/>
   </device>
   <device name="pcidevice">
    <pci bus="16#04#" device="16#12#" function="5" msi="false">
     <identification classcode="16#0c03#" deviceId="16#3c31#" revisionId="16#04#" vendorId="16#8086#"/>
    </pci>
    <irq name="pci_irq" number="22"/>
   </device>
   <device name="pcidevice2">
    <pci bus="16#04#" device="16#13#" function="6" msi="true">
     <identification classcode="16#0c04#" deviceId="16#3c32#" revisionId="16#01#" vendorId="16#8087#"/>
    </pci>
    <irq name="pci_irq" number="40"/>
   </device>
   <device name="ioapic_1">
     <memory caching="UC" name="mem1" physicalAddress="16#fec0_0000#" size="16#1000#"/>
     <capabilities>
       <capability name="ioapic"/>
       <capability name="gsi_base">0</capability>
       <capability name="max_redirection_entry">23</capability>
     </capabilities>
   </device>
   <device name="iommu_1">
    <memory caching="UC" name="mmio" physicalAddress="16#fed9_0000#" size="16#1000#"/>
    <capabilities>
     <capability name="iommu"/>
     <capability name="fr_offset">512</capability>
     <capability name="iotlb_invalidate_offset">264</capability>
    </capabilities>
   </device>
   <device name="iommu_2">
    <memory caching="UC" name="mmio" physicalAddress="16#fed9_1000#" size="16#1000#"/>
    <capabilities>
     <capability name="iommu"/>
     <capability name="fr_offset">514</capability>
     <capability name="iotlb_invalidate_offset">1280</capability>
    </capabilities>
   </device>
   <device name="system_board">
    <ioPort end="16#0cf9#" name="ioport1" start="16#0cf9#"/>
    <capabilities>
     <capability name="systemboard"/>
     <capability name="pm1a_cnt_slp_typ">7168</capability>
    </capabilities>
   </device>
  </devices>
 </hardware>
 <platform>
  <mappings>
   <aliases/>
   <classes/>
  </mappings>
  <kernelDiagnostics type="uart">
   <device physical="debuconsole">
    <ioPort physical="port"/>
   </device>
  </kernelDiagnostics>
 </platform>
 <memory>
  <memory alignment="16#1000#" caching="WB" name="trampoline" physicalAddress="16#0000#" size="16#1000#" type="system"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_0|vmxon" physicalAddress="16#1000#" size="16#1000#" type="system_vmxon"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_1|vmxon" physicalAddress="16#2000#" size="16#1000#" type="system_vmxon"/>
  <memory alignment="16#1000#" caching="WB" name="tau0|vmcs" physicalAddress="16#3000#" size="16#1000#" type="kernel_vmcs"/>
  <memory alignment="16#1000#" caching="WB" name="subject1|vmcs" physicalAddress="16#4000#" size="16#1000#" type="kernel_vmcs"/>
  <memory alignment="16#1000#" caching="WB" name="subject2|vmcs" physicalAddress="16#5000#" size="16#1000#" type="kernel_vmcs"/>
  <memory alignment="16#1000#" caching="WB" name="subject3|vmcs" physicalAddress="16#6000#" size="16#1000#" type="kernel_vmcs"/>
  <memory alignment="16#1000#" caching="WC" name="vga" physicalAddress="16#000b_8000#" size="16#1000#" type="system"/>
  <memory alignment="16#1000#" caching="UC" name="kernel_text" physicalAddress="16#0010_0000#" size="16#0001_2000#" type="kernel_binary"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_stack_0" physicalAddress="16#0011_2000#" size="16#1000#" type="kernel"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_stack_1" physicalAddress="16#0011_4000#" size="16#1000#" type="kernel"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_interrupt_stack_0" physicalAddress="16#0031_2000#" size="16#1000#" type="kernel"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_interrupt_stack_1" physicalAddress="16#0031_3000#" size="16#1000#" type="kernel"/>
  <memory alignment="16#1000#" caching="UC" name="kernel_data" physicalAddress="16#0011_8000#" size="16#6000#" type="kernel_binary"/>
  <memory alignment="16#1000#" caching="UC" name="sys_interface" physicalAddress="16#001f_f000#" size="16#1000#" type="system"/>
  <memory alignment="16#1000#" caching="WB" name="kernel_0|pt" physicalAddress="16#0020_0000#" size="16#4000#" type="system_pt">
   <file filename="kernel_pt_0" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="kernel_1|pt" physicalAddress="16#0020_4000#" size="16#4000#" type="system_pt">
   <file filename="kernel_pt_1" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="UC" name="tau0" physicalAddress="16#0024_0000#" size="16#0001_0000#" type="subject_binary">
   <file filename="tau0-bin" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="tau0|pt" physicalAddress="16#001f_0000#" size="16#4000#" type="system_pt">
   <file filename="tau0_pt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="tau0|iobm" physicalAddress="16#001a_0000#" size="16#2000#" type="system_iobm">
   <file filename="tau0_iobm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="tau0|msrbm" physicalAddress="16#0090_0000#" size="16#1000#" type="system_msrbm">
   <file filename="tau0_msrbm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="tau0|msrstore" physicalAddress="16#0090_1000#" size="16#1000#" type="kernel_msrstore">
   <file filename="tau0_msrstore" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="UC" name="tau0|sinfo" physicalAddress="16#000f_0000#" size="16#7000#" type="subject_info"/>
  <memory alignment="16#1000#" caching="UC" name="subject1" physicalAddress="16#4000_0000#" size="16#0001_0000_0000#" type="subject_binary">
   <file filename="subject1-bin" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject1|pt" physicalAddress="16#001f_4000#" size="16#4000#" type="system_pt">
   <file filename="subject1_pt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject1|iobm" physicalAddress="16#001b_0000#" size="16#2000#" type="system_iobm">
   <file filename="subject1_iobm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject1|msrbm" physicalAddress="16#0091_0000#" size="16#1000#" type="system_msrbm">
   <file filename="subject1_msrbm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject1|msrstore" physicalAddress="16#0091_1000#" size="16#1000#" type="kernel_msrstore">
   <file filename="subject1_msrstore" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="UC" name="subject2" physicalAddress="16#0040_0000#" size="16#0040_0000#" type="subject_binary">
   <file filename="subject2-bin" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject2|pt" physicalAddress="16#001f_8000#" size="16#4000#" type="system_pt">
   <file filename="subject2_pt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject2|iobm" physicalAddress="16#001c_0000#" size="16#2000#" type="system_iobm">
   <file filename="subject2_iobm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject2|msrbm" physicalAddress="16#0092_0000#" size="16#1000#" type="system_msrbm">
   <file filename="subject2_msrbm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="vtd_root_table" physicalAddress="16#0030_0000#" size="16#1000#" type="system_vtd_root">
   <file filename="vtd_root_table" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="vtd_ir_table" physicalAddress="16#0030_1000#" size="16#1000#" type="system_vtd_ir">
   <file filename="vtd_ir_table" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="UC" name="crash_audit" physicalAddress="16#ab00_0000#" size="16#1000#" type="subject_crash_audit"/>
  <memory alignment="16#1000#" caching="UC" name="subject3" physicalAddress="16#0040_0000#" size="16#0040_0000#" type="subject_binary">
   <file filename="subject3-bin" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject3|pt" physicalAddress="16#001f_8000#" size="16#4000#" type="system_pt">
   <file filename="subject3_pt" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject3|iobm" physicalAddress="16#001c_0000#" size="16#2000#" type="system_iobm">
   <file filename="subject3_iobm" offset="none"/>
  </memory>
  <memory alignment="16#1000#" caching="WB" name="subject3|msrbm" physicalAddress="16#0092_0000#" size="16#1000#" type="system_msrbm">
   <file filename="subject3_msrbm" offset="none"/>
  </memory>
 </memory>
 <deviceDomains/>
 <events>
  <event mode="switch" name="ept_handover"/>
  <event mode="switch" name="s2_handover"/>
  <event mode="self" name="s2_reset"/>
  <event mode="ipi" name="xv6_keyboard"/>
  <event mode="async" name="s1_wakeup"/>
  <event mode="switch" name="tau0_handover"/>
  <event mode="kernel" name="system_reboot"/>
  <event mode="kernel" name="unmask_irq22"/>
  <event mode="kernel" name="system_panic"/>
 </events>
 <kernel>
  <memory>
   <cpu id="0">
    <memory executable="true" logical="text" physical="kernel_text" virtualAddress="16#0010_0000#" writable="true"/>
    <memory executable="false" logical="stack" physical="kernel_stack_0" virtualAddress="16#0011_2000#" writable="true"/>
    <memory executable="false" logical="interrupt_stack" physical="kernel_interrupt_stack_0" virtualAddress="16#0011_3000#" writable="true"/>
    <memory executable="true" logical="data" physical="kernel_data" virtualAddress="16#0011_8000#" writable="true"/>
    <memory executable="false" logical="tau0_interface" physical="sys_interface" virtualAddress="16#001f_f000#" writable="false"/>
    <memory executable="false" logical="tau0|state" physical="tau0|state" virtualAddress="16#001e_0000#" writable="true"/>
    <memory executable="false" logical="tau0|timed_event" physical="tau0|timed_event" virtualAddress="16#0040_0000#" writable="true"/>
    <memory executable="false" logical="tau0|sinfo" physical="tau0|sinfo" virtualAddress="16#0050_0000#" writable="true"/>
    <memory executable="false" logical="tau0|interrupts" physical="tau0|interrupts" virtualAddress="16#0060_0000#" writable="true"/>
    <memory executable="false" logical="tau0|msrstore" physical="tau0|msrstore" virtualAddress="16#0080_0000#" writable="true"/>
    <memory executable="false" logical="tau0|vmcs" physical="tau0|vmcs" virtualAddress="16#0090_0000#" writable="true"/>
    <memory executable="false" logical="tau0|fpu" physical="tau0|fpu" virtualAddress="16#00b0_0000#" writable="true"/>
    <memory executable="false" logical="scheduling_group_info_1" physical="scheduling_group_info_1" virtualAddress="16#0090_0000#" writable="true"/>
    <memory executable="false" logical="scheduling_group_info_3" physical="scheduling_group_info_3" virtualAddress="16#0090_2000#" writable="true"/>
    <memory executable="false" logical="scheduling_group_info_4" physical="scheduling_group_info_4" virtualAddress="16#0090_3000#" writable="true"/>
    <memory executable="false" logical="crash_audit" physical="crash_audit" virtualAddress="16#000e_0001_9000#" writable="true"/>
   </cpu>
   <cpu id="1">
    <memory executable="true" logical="text" physical="kernel_text" virtualAddress="16#0010_0000#" writable="true"/>
    <memory executable="false" logical="stack" physical="kernel_stack_1" virtualAddress="16#0011_2000#" writable="true"/>
    <memory executable="false" logical="interrupt_stack" physical="kernel_interrupt_stack_1" virtualAddress="16#0011_3000#" writable="true"/>
    <memory executable="true" logical="data" physical="kernel_data" virtualAddress="16#0011_8000#" writable="true"/>
    <memory executable="false" logical="tau0_interface" physical="sys_interface" virtualAddress="16#001f_f000#" writable="false"/>
    <memory executable="false" logical="subject1|msrstore" physical="subject1|msrstore" virtualAddress="16#0080_1000#" writable="true"/>
    <memory executable="false" logical="scheduling_group_info_2" physical="scheduling_group_info_2" virtualAddress="16#0090_1000#" writable="true"/>
    <memory executable="false" logical="crash_audit" physical="crash_audit" virtualAddress="16#000e_0001_9000#" writable="true"/>
   </cpu>
  </memory>
  <devices>
   <device logical="debugconsole" physical="debugconsole">
    <ioPort logical="port" physical="port"/>
   </device>
   <device logical="ioapic_1" physical="ioapic_1">
    <memory executable="false" logical="mmio" physical="mmio" virtualAddress="16#001f_c000#" writable="true"/>
   </device>
   <device logical="iommu_1" physical="iommu_1">
    <memory executable="false" logical="mmio" physical="mmio" virtualAddress="16#001f_d000#" writable="true"/>
   </device>
   <device logical="iommu_2" physical="iommu_2">
    <memory executable="false" logical="mmio" physical="mmio" virtualAddress="16#001f_e000#" writable="true"/>
   </device>
   <device logical="system_board" physical="system_board">
    <ioPort logical="reset_port" physical="ioport1"/>
   </device>
  </devices>
 </kernel>
 <subjects>
  <subject cpu="0" globalId="0" localId="0" name="tau0" schedGroupId="1">
   <vcpu>
    <vmx>
     <controls>
      <pin>
       <ExternalInterruptExiting>1</ExternalInterruptExiting>
       <NMIExiting>1</NMIExiting>
       <VirtualNMIs>0</VirtualNMIs>
       <ActivateVMXTimer>1</ActivateVMXTimer>
       <ProcessPostedInterrupts>0</ProcessPostedInterrupts>
      </pin>
      <proc>
       <InterruptWindowExiting>0</InterruptWindowExiting>
       <UseTSCOffsetting>0</UseTSCOffsetting>
       <HLTExiting>0</HLTExiting>
       <INVLPGExiting>1</INVLPGExiting>
       <MWAITExiting>1</MWAITExiting>
       <RDPMCExiting>1</RDPMCExiting>
       <RDTSCExiting>1</RDTSCExiting>
       <CR3LoadExiting>1</CR3LoadExiting>
       <CR3StoreExiting>1</CR3StoreExiting>
       <CR8LoadExiting>1</CR8LoadExiting>
       <CR8StoreExiting>1</CR8StoreExiting>
       <UseTPRShadow>0</UseTPRShadow>
       <NMIWindowExiting>0</NMIWindowExiting>
       <MOVDRExiting>1</MOVDRExiting>
       <UnconditionalIOExiting>0</UnconditionalIOExiting>
       <UseIOBitmaps>1</UseIOBitmaps>
       <MonitorTrapFlag>0</MonitorTrapFlag>
       <UseMSRBitmaps>1</UseMSRBitmaps>
       <MONITORExiting>1</MONITORExiting>
       <PAUSEExiting>0</PAUSEExiting>
       <Activate2ndaryControls>1</Activate2ndaryControls>
      </proc>
      <proc2>
       <VirtualAPICAccesses>0</VirtualAPICAccesses>
       <EnableEPT>0</EnableEPT>
       <DescriptorTableExiting>0</DescriptorTableExiting>
       <EnableRDTSCP>0</EnableRDTSCP>
       <Virtualizex2APICMode>0</Virtualizex2APICMode>
       <EnableVPID>0</EnableVPID>
       <WBINVDExiting>1</WBINVDExiting>
       <UnrestrictedGuest>0</UnrestrictedGuest>
       <APICRegisterVirtualization>0</APICRegisterVirtualization>
       <VirtualInterruptDelivery>0</VirtualInterruptDelivery>
       <PAUSELoopExiting>0</PAUSELoopExiting>
       <RDRANDExiting>0</RDRANDExiting>
       <EnableINVPCID>0</EnableINVPCID>
       <EnableVMFunctions>0</EnableVMFunctions>
      </proc2>
      <entry>
       <LoadDebugControls>0</LoadDebugControls>
       <IA32eModeGuest>1</IA32eModeGuest>
       <EntryToSMM>0</EntryToSMM>
       <DeactiveDualMonitorTreatment>0</DeactiveDualMonitorTreatment>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <LoadIA32PAT>0</LoadIA32PAT>
       <LoadIA32EFER>0</LoadIA32EFER>
      </entry>
      <exit>
       <SaveDebugControls>0</SaveDebugControls>
       <HostAddressspaceSize>1</HostAddressspaceSize>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <AckInterruptOnExit>1</AckInterruptOnExit>
       <SaveIA32PAT>0</SaveIA32PAT>
       <LoadIA32PAT>0</LoadIA32PAT>
       <SaveIA32EFER>0</SaveIA32EFER>
       <LoadIA32EFER>0</LoadIA32EFER>
       <SaveVMXTimerValue>1</SaveVMXTimerValue>
      </exit>
     </controls>
     <masks>
      <exception>
       <DivideError>1</DivideError>
       <Debug>1</Debug>
       <Breakpoint>1</Breakpoint>
       <Overflow>1</Overflow>
       <BOUNDRangeExceeded>1</BOUNDRangeExceeded>
       <InvalidOpcode>1</InvalidOpcode>
       <DeviceNotAvailable>1</DeviceNotAvailable>
       <DoubleFault>1</DoubleFault>
       <CoprocessorSegmentOverrun>1</CoprocessorSegmentOverrun>
       <InvalidTSS>1</InvalidTSS>
       <SegmentNotPresent>1</SegmentNotPresent>
       <StackSegmentFault>1</StackSegmentFault>
       <GeneralProtection>1</GeneralProtection>
       <PageFault>1</PageFault>
       <x87FPUFloatingPointError>1</x87FPUFloatingPointError>
       <AlignmentCheck>1</AlignmentCheck>
       <MachineCheck>1</MachineCheck>
       <SIMDFloatingPointException>1</SIMDFloatingPointException>
      </exception>
      <cr0>
       <ProtectionEnable>1</ProtectionEnable>
       <MonitorCoprocessor>1</MonitorCoprocessor>
       <Emulation>1</Emulation>
       <TaskSwitched>1</TaskSwitched>
       <ExtensionType>1</ExtensionType>
       <NumericError>1</NumericError>
       <WriteProtect>1</WriteProtect>
       <AlignmentMask>1</AlignmentMask>
       <NotWritethrough>1</NotWritethrough>
       <CacheDisable>1</CacheDisable>
       <Paging>1</Paging>
      </cr0>
      <cr4>
       <Virtual8086>1</Virtual8086>
       <ProtectedVirtualInts>1</ProtectedVirtualInts>
       <TimeStampDisable>1</TimeStampDisable>
       <DebuggingExtensions>1</DebuggingExtensions>
       <PageSizeExtensions>1</PageSizeExtensions>
       <PhysicalAddressExtension>1</PhysicalAddressExtension>
       <MachineCheckEnable>1</MachineCheckEnable>
       <PageGlobalEnable>1</PageGlobalEnable>
       <PerfCounterEnable>1</PerfCounterEnable>
       <OSSupportFXSAVE>1</OSSupportFXSAVE>
       <OSSupportSIMDExceptions>1</OSSupportSIMDExceptions>
       <UMInstructionPrevention>1</UMInstructionPrevention>
       <VMXEnable>1</VMXEnable>
       <SMXEnable>1</SMXEnable>
       <FSGSBASEEnable>1</FSGSBASEEnable>
       <PCIDEnable>1</PCIDEnable>
       <XSAVEEnable>1</XSAVEEnable>
       <SMEPEnable>1</SMEPEnable>
       <SMAPEnable>1</SMAPEnable>
       <ProtectionKeyEnable>1</ProtectionKeyEnable>
      </cr4>
     </masks>
    </vmx>
    <msrs>
     <msr end="16#0802#" mode="r" start="16#0800#"/>
     <msr end="16#0805#" mode="rw" start="16#0805#"/>
    </msrs>
    <registers>
     <gpr>
      <rip>16#0abc#</rip>
      <rsp>16#0012_0000#</rsp>
      <rax>16#0000#</rax>
      <rbx>16#0000#</rbx>
      <rcx>16#0000#</rcx>
      <rdx>16#0000#</rdx>
      <rdi>16#0000#</rdi>
      <rsi>16#0000#</rsi>
      <rbp>16#0000#</rbp>
      <r08>16#0000#</r08>
      <r09>16#0000#</r09>
      <r10>16#0000#</r10>
      <r11>16#0000#</r11>
      <r12>16#0000#</r12>
      <r13>16#0000#</r13>
      <r14>16#0000#</r14>
      <r15>16#0000#</r15>
     </gpr>
     <cr0>
      <ProtectionEnable>1</ProtectionEnable>
      <MonitorCoprocessor>0</MonitorCoprocessor>
      <Emulation>1</Emulation>
      <TaskSwitched>0</TaskSwitched>
      <ExtensionType>1</ExtensionType>
      <NumericError>1</NumericError>
      <WriteProtect>1</WriteProtect>
      <AlignmentMask>0</AlignmentMask>
      <NotWritethrough>0</NotWritethrough>
      <CacheDisable>0</CacheDisable>
      <Paging>1</Paging>
     </cr0>
     <cr4>
      <Virtual8086>0</Virtual8086>
      <ProtectedVirtualInts>0</ProtectedVirtualInts>
      <TimeStampDisable>0</TimeStampDisable>
      <DebuggingExtensions>0</DebuggingExtensions>
      <PageSizeExtensions>0</PageSizeExtensions>
      <PhysicalAddressExtension>1</PhysicalAddressExtension>
      <MachineCheckEnable>0</MachineCheckEnable>
      <PageGlobalEnable>0</PageGlobalEnable>
      <PerfCounterEnable>0</PerfCounterEnable>
      <OSSupportFXSAVE>0</OSSupportFXSAVE>
      <OSSupportSIMDExceptions>0</OSSupportSIMDExceptions>
      <UMInstructionPrevention>0</UMInstructionPrevention>
      <VMXEnable>1</VMXEnable>
      <SMXEnable>0</SMXEnable>
      <FSGSBASEEnable>0</FSGSBASEEnable>
      <PCIDEnable>0</PCIDEnable>
      <XSAVEEnable>0</XSAVEEnable>
      <SMEPEnable>0</SMEPEnable>
      <SMAPEnable>0</SMAPEnable>
      <ProtectionKeyEnable>0</ProtectionKeyEnable>
     </cr4>
     <segments>
      <cs access="16#a09b#" base="16#0000#" limit="16#ffff#" selector="16#0008#"/>
      <ds access="16#c093#" base="16#0000#" limit="16#ffff#" selector="16#0010#"/>
      <es access="16#c093#" base="16#0000#" limit="16#ffff_ffff#" selector="16#0010#"/>
      <fs access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
      <gs access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
      <ss access="16#c093#" base="16#0000#" limit="16#ffff_ffff#" selector="16#0010#"/>
      <tr access="16#008b#" base="16#0000#" limit="16#ffff#" selector="16#0018#"/>
      <ldtr access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
     </segments>
    </registers>
   </vcpu>
   <bootparams/>
   <memory>
    <memory executable="true" logical="text" physical="tau0" virtualAddress="16#0000#" writable="true"/>
    <memory executable="false" logical="sys_interface" physical="sys_interface" virtualAddress="16#0010_0000#" writable="false"/>
   </memory>
   <devices/>
   <events>
    <source>
     <group name="vmx_exit">
      <event id="00" logical="exception" physical="s2_handover"/>
      <event id="02" logical="exception" physical="s2_handover"/>
      <event id="03" logical="exception" physical="s2_handover"/>
      <event id="04" logical="exception" physical="s2_handover"/>
      <event id="05" logical="exception" physical="s2_handover"/>
      <event id="06" logical="exception" physical="s2_handover"/>
      <event id="08" logical="exception" physical="s2_handover"/>
      <event id="09" logical="exception" physical="s2_handover"/>
      <event id="10" logical="exception" physical="s2_handover"/>
      <event id="11" logical="exception" physical="s2_handover"/>
      <event id="12" logical="exception" physical="s2_handover"/>
      <event id="13" logical="exception" physical="s2_handover"/>
      <event id="14" logical="exception" physical="s2_handover"/>
      <event id="15" logical="exception" physical="s2_handover"/>
      <event id="16" logical="exception" physical="s2_handover"/>
      <event id="17" logical="exception" physical="s2_handover"/>
      <event id="18" logical="exception" physical="s2_handover"/>
      <event id="19" logical="exception" physical="s2_handover"/>
      <event id="20" logical="exception" physical="s2_handover"/>
      <event id="21" logical="exception" physical="s2_handover"/>
      <event id="22" logical="exception" physical="s2_handover"/>
      <event id="23" logical="exception" physical="s2_handover"/>
      <event id="24" logical="exception" physical="s2_handover"/>
      <event id="25" logical="exception" physical="s2_handover"/>
      <event id="26" logical="exception" physical="s2_handover"/>
      <event id="27" logical="exception" physical="s2_handover"/>
      <event id="28" logical="exception" physical="s2_handover"/>
      <event id="29" logical="exception" physical="s2_handover"/>
      <event id="30" logical="exception" physical="s2_handover"/>
      <event id="31" logical="exception" physical="s2_handover"/>
      <event id="32" logical="exception" physical="s2_handover"/>
      <event id="33" logical="exception" physical="s2_handover"/>
      <event id="34" logical="exception" physical="s2_handover"/>
      <event id="36" logical="exception" physical="s2_handover"/>
      <event id="37" logical="exception" physical="s2_handover"/>
      <event id="39" logical="exception" physical="s2_handover"/>
      <event id="40" logical="exception" physical="s2_handover"/>
      <event id="43" logical="exception" physical="s2_handover"/>
      <event id="44" logical="exception" physical="s2_handover"/>
      <event id="45" logical="exception" physical="s2_handover"/>
      <event id="46" logical="exception" physical="s2_handover"/>
      <event id="47" logical="exception" physical="s2_handover"/>
      <event id="48" logical="ept_violation" physical="ept_handover"/>
      <event id="49" logical="exception" physical="s2_handover"/>
      <event id="50" logical="exception" physical="s2_handover"/>
      <event id="51" logical="exception" physical="s2_handover"/>
      <event id="53" logical="exception" physical="s2_handover"/>
      <event id="54" logical="exception" physical="s2_handover"/>
      <event id="56" logical="exception" physical="s2_handover"/>
      <event id="57" logical="exception" physical="s2_handover"/>
      <event id="58" logical="exception" physical="s2_handover"/>
      <event id="59" logical="exception" physical="s2_handover"/>
     </group>
     <group name="vmcall">
      <event id="17" logical="s1_ipi" physical="xv6_keyboard"/>
      <event id="18" logical="s2_handover" physical="s2_handover"/>
      <event id="19" logical="system_reboot" physical="system_reboot">
       <system_reboot/>
      </event>
      <event id="20" logical="s1_wakeup" physical="s1_wakeup"/>
     </group>
    </source>
    <target>
     <event id="0" logical="tau0_handover" physical="tau0_handover">
      <inject_interrupt vector="32"/>
     </event>
    </target>
   </events>
  </subject>
  <subject cpu="1" globalId="1" localId="0" name="subject1" schedGroupId="2">
   <vcpu>
    <vmx>
     <controls>
      <pin>
       <ExternalInterruptExiting>1</ExternalInterruptExiting>
       <NMIExiting>1</NMIExiting>
       <VirtualNMIs>0</VirtualNMIs>
       <ActivateVMXTimer>1</ActivateVMXTimer>
       <ProcessPostedInterrupts>0</ProcessPostedInterrupts>
      </pin>
      <proc>
       <InterruptWindowExiting>0</InterruptWindowExiting>
       <UseTSCOffsetting>0</UseTSCOffsetting>
       <HLTExiting>0</HLTExiting>
       <INVLPGExiting>1</INVLPGExiting>
       <MWAITExiting>1</MWAITExiting>
       <RDPMCExiting>1</RDPMCExiting>
       <RDTSCExiting>1</RDTSCExiting>
       <CR3LoadExiting>0</CR3LoadExiting>
       <CR3StoreExiting>0</CR3StoreExiting>
       <CR8LoadExiting>1</CR8LoadExiting>
       <CR8StoreExiting>1</CR8StoreExiting>
       <UseTPRShadow>0</UseTPRShadow>
       <NMIWindowExiting>0</NMIWindowExiting>
       <MOVDRExiting>1</MOVDRExiting>
       <UnconditionalIOExiting>0</UnconditionalIOExiting>
       <UseIOBitmaps>1</UseIOBitmaps>
       <MonitorTrapFlag>0</MonitorTrapFlag>
       <UseMSRBitmaps>1</UseMSRBitmaps>
       <MONITORExiting>1</MONITORExiting>
       <PAUSEExiting>0</PAUSEExiting>
       <Activate2ndaryControls>1</Activate2ndaryControls>
      </proc>
      <proc2>
       <VirtualAPICAccesses>0</VirtualAPICAccesses>
       <EnableEPT>1</EnableEPT>
       <DescriptorTableExiting>0</DescriptorTableExiting>
       <EnableRDTSCP>0</EnableRDTSCP>
       <Virtualizex2APICMode>0</Virtualizex2APICMode>
       <EnableVPID>0</EnableVPID>
       <WBINVDExiting>1</WBINVDExiting>
       <UnrestrictedGuest>1</UnrestrictedGuest>
       <APICRegisterVirtualization>0</APICRegisterVirtualization>
       <VirtualInterruptDelivery>0</VirtualInterruptDelivery>
       <PAUSELoopExiting>0</PAUSELoopExiting>
       <RDRANDExiting>0</RDRANDExiting>
       <EnableINVPCID>0</EnableINVPCID>
       <EnableVMFunctions>0</EnableVMFunctions>
      </proc2>
      <entry>
       <LoadDebugControls>0</LoadDebugControls>
       <IA32eModeGuest>0</IA32eModeGuest>
       <EntryToSMM>0</EntryToSMM>
       <DeactiveDualMonitorTreatment>0</DeactiveDualMonitorTreatment>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <LoadIA32PAT>0</LoadIA32PAT>
       <LoadIA32EFER>1</LoadIA32EFER>
      </entry>
      <exit>
       <SaveDebugControls>0</SaveDebugControls>
       <HostAddressspaceSize>1</HostAddressspaceSize>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <AckInterruptOnExit>1</AckInterruptOnExit>
       <SaveIA32PAT>0</SaveIA32PAT>
       <LoadIA32PAT>0</LoadIA32PAT>
       <SaveIA32EFER>1</SaveIA32EFER>
       <LoadIA32EFER>1</LoadIA32EFER>
       <SaveVMXTimerValue>1</SaveVMXTimerValue>
      </exit>
     </controls>
     <masks>
      <exception>
       <DivideError>0</DivideError>
       <Debug>1</Debug>
       <Breakpoint>0</Breakpoint>
       <Overflow>0</Overflow>
       <BOUNDRangeExceeded>0</BOUNDRangeExceeded>
       <InvalidOpcode>0</InvalidOpcode>
       <DeviceNotAvailable>0</DeviceNotAvailable>
       <DoubleFault>0</DoubleFault>
       <CoprocessorSegmentOverrun>0</CoprocessorSegmentOverrun>
       <InvalidTSS>0</InvalidTSS>
       <SegmentNotPresent>0</SegmentNotPresent>
       <StackSegmentFault>0</StackSegmentFault>
       <GeneralProtection>0</GeneralProtection>
       <PageFault>0</PageFault>
       <x87FPUFloatingPointError>0</x87FPUFloatingPointError>
       <AlignmentCheck>0</AlignmentCheck>
       <MachineCheck>0</MachineCheck>
       <SIMDFloatingPointException>0</SIMDFloatingPointException>
      </exception>
      <cr0>
       <ProtectionEnable>0</ProtectionEnable>
       <MonitorCoprocessor>0</MonitorCoprocessor>
       <Emulation>0</Emulation>
       <TaskSwitched>0</TaskSwitched>
       <ExtensionType>0</ExtensionType>
       <NumericError>1</NumericError>
       <WriteProtect>0</WriteProtect>
       <AlignmentMask>0</AlignmentMask>
       <NotWritethrough>0</NotWritethrough>
       <CacheDisable>0</CacheDisable>
       <Paging>0</Paging>
      </cr0>
      <cr4>
       <Virtual8086>0</Virtual8086>
       <ProtectedVirtualInts>0</ProtectedVirtualInts>
       <TimeStampDisable>0</TimeStampDisable>
       <DebuggingExtensions>0</DebuggingExtensions>
       <PageSizeExtensions>0</PageSizeExtensions>
       <PhysicalAddressExtension>0</PhysicalAddressExtension>
       <MachineCheckEnable>0</MachineCheckEnable>
       <PageGlobalEnable>0</PageGlobalEnable>
       <PerfCounterEnable>0</PerfCounterEnable>
       <OSSupportFXSAVE>0</OSSupportFXSAVE>
       <OSSupportSIMDExceptions>0</OSSupportSIMDExceptions>
       <UMInstructionPrevention>0</UMInstructionPrevention>
       <VMXEnable>1</VMXEnable>
       <SMXEnable>0</SMXEnable>
       <FSGSBASEEnable>0</FSGSBASEEnable>
       <PCIDEnable>0</PCIDEnable>
       <XSAVEEnable>0</XSAVEEnable>
       <SMEPEnable>0</SMEPEnable>
       <SMAPEnable>0</SMAPEnable>
       <ProtectionKeyEnable>0</ProtectionKeyEnable>
      </cr4>
     </masks>
    </vmx>
    <msrs>
     <msr end="16#0176#" mode="rw" start="16#0174#"/>
     <msr end="16#c000_0084#" mode="rw" start="16#c000_0080#"/>
     <msr end="16#c000_0102#" mode="rw" start="16#c000_0100#"/>
    </msrs>
    <registers>
     <gpr>
      <rip>16#0abc#</rip>
      <rsp>16#0012_0000#</rsp>
      <rax>16#0001#</rax>
      <rbx>16#00ff#</rbx>
      <rcx>16#0002#</rcx>
      <rdx>16#00fe#</rdx>
      <rdi>16#0003#</rdi>
      <rsi>16#00f0#</rsi>
      <rbp>16#9000#</rbp>
      <r08>16#0f0f#</r08>
      <r09>16#ff00#</r09>
      <r10>16#cafe#</r10>
      <r11>16#fefe#</r11>
      <r12>16#efef#</r12>
      <r13>16#c9c9#</r13>
      <r14>16#a0b0#</r14>
      <r15>16#0000#</r15>
     </gpr>
     <cr0>
      <ProtectionEnable>1</ProtectionEnable>
      <MonitorCoprocessor>0</MonitorCoprocessor>
      <Emulation>1</Emulation>
      <TaskSwitched>0</TaskSwitched>
      <ExtensionType>1</ExtensionType>
      <NumericError>1</NumericError>
      <WriteProtect>0</WriteProtect>
      <AlignmentMask>0</AlignmentMask>
      <NotWritethrough>0</NotWritethrough>
      <CacheDisable>0</CacheDisable>
      <Paging>0</Paging>
     </cr0>
     <cr4>
      <Virtual8086>0</Virtual8086>
      <ProtectedVirtualInts>0</ProtectedVirtualInts>
      <TimeStampDisable>0</TimeStampDisable>
      <DebuggingExtensions>0</DebuggingExtensions>
      <PageSizeExtensions>0</PageSizeExtensions>
      <PhysicalAddressExtension>1</PhysicalAddressExtension>
      <MachineCheckEnable>0</MachineCheckEnable>
      <PageGlobalEnable>0</PageGlobalEnable>
      <PerfCounterEnable>0</PerfCounterEnable>
      <OSSupportFXSAVE>0</OSSupportFXSAVE>
      <OSSupportSIMDExceptions>0</OSSupportSIMDExceptions>
      <UMInstructionPrevention>0</UMInstructionPrevention>
      <VMXEnable>1</VMXEnable>
      <SMXEnable>0</SMXEnable>
      <FSGSBASEEnable>0</FSGSBASEEnable>
      <PCIDEnable>0</PCIDEnable>
      <XSAVEEnable>0</XSAVEEnable>
      <SMEPEnable>0</SMEPEnable>
      <SMAPEnable>0</SMAPEnable>
      <ProtectionKeyEnable>0</ProtectionKeyEnable>
     </cr4>
     <segments>
      <cs access="16#c09b#" base="16#0000#" limit="16#ffff#" selector="16#0008#"/>
      <ds access="16#c093#" base="16#0000#" limit="16#ffff#" selector="16#0010#"/>
      <es access="16#c093#" base="16#0000#" limit="16#ffff_ffff#" selector="16#0010#"/>
      <fs access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
      <gs access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
      <ss access="16#c093#" base="16#0000#" limit="16#ffff_ffff#" selector="16#0010#"/>
      <tr access="16#008b#" base="16#0000#" limit="16#ffff#" selector="16#0018#"/>
      <ldtr access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
     </segments>
    </registers>
   </vcpu>
   <bootparams/>
   <memory>
    <memory executable="true" logical="mem" physical="subject" virtualAddress="16#0000#" writable="true"/>
    <memory executable="false" logical="video" physical="vga" virtualAddress="16#000b_8000#" writable="true"/>
   </memory>
   <devices>
    <device logical="foodevice" physical="multiport">
     <irq logical="irq" physical="irq" vector="44"/>
     <ioPort logical="data" physical="ports1"/>
     <ioPort logical="cmd" physical="ports2"/>
    </device>
    <device logical="bardevice" physical="testdevice">
     <irq logical="irq" physical="irq" vector="47"/>
     <ioPort logical="cmd" physical="fooport"/>
    </device>
    <device logical="pci" physical="pcidevice">
     <irq logical="pci_irq" physical="pci_irq" vector="125"/>
    </device>
    <device logical="pci2" physical="pcidevice2">
     <irq logical="pci_irq" physical="pci_irq" vector="126"/>
    </device>
   </devices>
   <events>
   <source>
    <group name="vmcall">
     <event id="1" logical="unmask_pci_irq" physical="unmask_irq22">
      <unmask_irq number="22"/>
     </event>
    </group>
    <group name="vmx_exit">
     <event id="00" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="02" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="03" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="04" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="05" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="06" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="08" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="09" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="10" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="11" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="12" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="13" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="14" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="15" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="16" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="17" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="18" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="19" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="20" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="21" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="22" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="23" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="24" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="25" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="26" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="27" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="28" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="29" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="30" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="31" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="32" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="33" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="34" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="36" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="37" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="39" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="40" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="43" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="44" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="45" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="46" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="47" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="48" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="49" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="50" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="51" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="53" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="54" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="56" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="57" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="58" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
     <event id="59" logical="exception" physical="system_panic">
      <system_panic/>
     </event>
    </group>
   </source>
    <target>
     <event id="0" logical="xv6_keyboard" physical="xv6_keyboard">
      <inject_interrupt vector="32"/>
     </event>
     <event id="1" logical="wakeup" physical="s1_wakeup"/>
    </target>
   </events>
  </subject>
  <subject cpu="0" globalId="2" localId="1" name="subject2" schedGroupId="3">
   <vcpu>
    <vmx>
     <controls>
      <pin>
       <ExternalInterruptExiting>1</ExternalInterruptExiting>
       <NMIExiting>1</NMIExiting>
       <VirtualNMIs>0</VirtualNMIs>
       <ActivateVMXTimer>1</ActivateVMXTimer>
       <ProcessPostedInterrupts>0</ProcessPostedInterrupts>
      </pin>
      <proc>
       <InterruptWindowExiting>0</InterruptWindowExiting>
       <UseTSCOffsetting>0</UseTSCOffsetting>
       <HLTExiting>0</HLTExiting>
       <INVLPGExiting>1</INVLPGExiting>
       <MWAITExiting>1</MWAITExiting>
       <RDPMCExiting>1</RDPMCExiting>
       <RDTSCExiting>1</RDTSCExiting>
       <CR3LoadExiting>1</CR3LoadExiting>
       <CR3StoreExiting>1</CR3StoreExiting>
       <CR8LoadExiting>1</CR8LoadExiting>
       <CR8StoreExiting>1</CR8StoreExiting>
       <UseTPRShadow>0</UseTPRShadow>
       <NMIWindowExiting>0</NMIWindowExiting>
       <MOVDRExiting>1</MOVDRExiting>
       <UnconditionalIOExiting>0</UnconditionalIOExiting>
       <UseIOBitmaps>1</UseIOBitmaps>
       <MonitorTrapFlag>0</MonitorTrapFlag>
       <UseMSRBitmaps>1</UseMSRBitmaps>
       <MONITORExiting>1</MONITORExiting>
       <PAUSEExiting>0</PAUSEExiting>
       <Activate2ndaryControls>1</Activate2ndaryControls>
      </proc>
      <proc2>
       <VirtualAPICAccesses>0</VirtualAPICAccesses>
       <EnableEPT>0</EnableEPT>
       <DescriptorTableExiting>0</DescriptorTableExiting>
       <EnableRDTSCP>0</EnableRDTSCP>
       <Virtualizex2APICMode>0</Virtualizex2APICMode>
       <EnableVPID>0</EnableVPID>
       <WBINVDExiting>1</WBINVDExiting>
       <UnrestrictedGuest>0</UnrestrictedGuest>
       <APICRegisterVirtualization>0</APICRegisterVirtualization>
       <VirtualInterruptDelivery>0</VirtualInterruptDelivery>
       <PAUSELoopExiting>0</PAUSELoopExiting>
       <RDRANDExiting>0</RDRANDExiting>
       <EnableINVPCID>0</EnableINVPCID>
       <EnableVMFunctions>0</EnableVMFunctions>
      </proc2>
      <entry>
       <LoadDebugControls>0</LoadDebugControls>
       <IA32eModeGuest>1</IA32eModeGuest>
       <EntryToSMM>0</EntryToSMM>
       <DeactiveDualMonitorTreatment>0</DeactiveDualMonitorTreatment>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <LoadIA32PAT>0</LoadIA32PAT>
       <LoadIA32EFER>0</LoadIA32EFER>
      </entry>
      <exit>
       <SaveDebugControls>0</SaveDebugControls>
       <HostAddressspaceSize>1</HostAddressspaceSize>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <AckInterruptOnExit>1</AckInterruptOnExit>
       <SaveIA32PAT>0</SaveIA32PAT>
       <LoadIA32PAT>0</LoadIA32PAT>
       <SaveIA32EFER>0</SaveIA32EFER>
       <LoadIA32EFER>0</LoadIA32EFER>
       <SaveVMXTimerValue>1</SaveVMXTimerValue>
      </exit>
     </controls>
     <masks>
      <exception>
       <DivideError>1</DivideError>
       <Debug>1</Debug>
       <Breakpoint>1</Breakpoint>
       <Overflow>1</Overflow>
       <BOUNDRangeExceeded>1</BOUNDRangeExceeded>
       <InvalidOpcode>1</InvalidOpcode>
       <DeviceNotAvailable>1</DeviceNotAvailable>
       <DoubleFault>1</DoubleFault>
       <CoprocessorSegmentOverrun>1</CoprocessorSegmentOverrun>
       <InvalidTSS>1</InvalidTSS>
       <SegmentNotPresent>1</SegmentNotPresent>
       <StackSegmentFault>1</StackSegmentFault>
       <GeneralProtection>1</GeneralProtection>
       <PageFault>1</PageFault>
       <x87FPUFloatingPointError>1</x87FPUFloatingPointError>
       <AlignmentCheck>1</AlignmentCheck>
       <MachineCheck>1</MachineCheck>
       <SIMDFloatingPointException>1</SIMDFloatingPointException>
      </exception>
      <cr0>
       <ProtectionEnable>1</ProtectionEnable>
       <MonitorCoprocessor>1</MonitorCoprocessor>
       <Emulation>1</Emulation>
       <TaskSwitched>1</TaskSwitched>
       <ExtensionType>1</ExtensionType>
       <NumericError>1</NumericError>
       <WriteProtect>1</WriteProtect>
       <AlignmentMask>1</AlignmentMask>
       <NotWritethrough>1</NotWritethrough>
       <CacheDisable>1</CacheDisable>
       <Paging>1</Paging>
      </cr0>
      <cr4>
       <Virtual8086>1</Virtual8086>
       <ProtectedVirtualInts>1</ProtectedVirtualInts>
       <TimeStampDisable>1</TimeStampDisable>
       <DebuggingExtensions>1</DebuggingExtensions>
       <PageSizeExtensions>1</PageSizeExtensions>
       <PhysicalAddressExtension>1</PhysicalAddressExtension>
       <MachineCheckEnable>1</MachineCheckEnable>
       <PageGlobalEnable>1</PageGlobalEnable>
       <PerfCounterEnable>1</PerfCounterEnable>
       <OSSupportFXSAVE>1</OSSupportFXSAVE>
       <OSSupportSIMDExceptions>1</OSSupportSIMDExceptions>
       <UMInstructionPrevention>1</UMInstructionPrevention>
       <VMXEnable>1</VMXEnable>
       <SMXEnable>1</SMXEnable>
       <FSGSBASEEnable>1</FSGSBASEEnable>
       <PCIDEnable>1</PCIDEnable>
       <XSAVEEnable>1</XSAVEEnable>
       <SMEPEnable>1</SMEPEnable>
       <SMAPEnable>1</SMAPEnable>
       <ProtectionKeyEnable>1</ProtectionKeyEnable>
      </cr4>
     </masks>
    </vmx>
    <msrs/>
    <registers>
     <gpr>
      <rip>16#0abc#</rip>
      <rsp>16#0012_0000#</rsp>
      <rax>16#0000#</rax>
      <rbx>16#0000#</rbx>
      <rcx>16#0000#</rcx>
      <rdx>16#0000#</rdx>
      <rdi>16#0000#</rdi>
      <rsi>16#0000#</rsi>
      <rbp>16#0000#</rbp>
      <r08>16#0000#</r08>
      <r09>16#0000#</r09>
      <r10>16#0000#</r10>
      <r11>16#0000#</r11>
      <r12>16#0000#</r12>
      <r13>16#0000#</r13>
      <r14>16#0000#</r14>
      <r15>16#0000#</r15>
     </gpr>
     <cr0>
      <ProtectionEnable>1</ProtectionEnable>
      <MonitorCoprocessor>0</MonitorCoprocessor>
      <Emulation>1</Emulation>
      <TaskSwitched>0</TaskSwitched>
      <ExtensionType>1</ExtensionType>
      <NumericError>1</NumericError>
      <WriteProtect>1</WriteProtect>
      <AlignmentMask>0</AlignmentMask>
      <NotWritethrough>0</NotWritethrough>
      <CacheDisable>0</CacheDisable>
      <Paging>1</Paging>
     </cr0>
     <cr4>
      <Virtual8086>0</Virtual8086>
      <ProtectedVirtualInts>0</ProtectedVirtualInts>
      <TimeStampDisable>0</TimeStampDisable>
      <DebuggingExtensions>0</DebuggingExtensions>
      <PageSizeExtensions>0</PageSizeExtensions>
      <PhysicalAddressExtension>1</PhysicalAddressExtension>
      <MachineCheckEnable>0</MachineCheckEnable>
      <PageGlobalEnable>0</PageGlobalEnable>
      <PerfCounterEnable>0</PerfCounterEnable>
      <OSSupportFXSAVE>0</OSSupportFXSAVE>
      <OSSupportSIMDExceptions>0</OSSupportSIMDExceptions>
      <UMInstructionPrevention>0</UMInstructionPrevention>
      <VMXEnable>1</VMXEnable>
      <SMXEnable>0</SMXEnable>
      <FSGSBASEEnable>0</FSGSBASEEnable>
      <PCIDEnable>0</PCIDEnable>
      <XSAVEEnable>0</XSAVEEnable>
      <SMEPEnable>0</SMEPEnable>
      <SMAPEnable>0</SMAPEnable>
      <ProtectionKeyEnable>0</ProtectionKeyEnable>
     </cr4>
     <segments>
      <cs access="16#a09b#" base="16#0000#" limit="16#ffff#" selector="16#0008#"/>
      <ds access="16#c093#" base="16#0000#" limit="16#ffff#" selector="16#0010#"/>
      <es access="16#c093#" base="16#0000#" limit="16#ffff_ffff#" selector="16#0010#"/>
      <fs access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
      <gs access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
      <ss access="16#c093#" base="16#0000#" limit="16#ffff_ffff#" selector="16#0010#"/>
      <tr access="16#008b#" base="16#0000#" limit="16#ffff#" selector="16#0018#"/>
      <ldtr access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
     </segments>
    </registers>
   </vcpu>
   <bootparams/>
   <memory>
    <memory executable="true" logical="mem" physical="subject2" virtualAddress="16#0000#" writable="true"/>
   </memory>
   <devices/>
   <events>
    <source>
     <group name="vmx_exit">
      <event id="00" logical="exception" physical="tau0_handover"/>
      <!-- reserved (kernel) -->
      <event id="02" logical="triple_fault" physical="tau0_handover"/>
      <event id="03" logical="init_signal" physical="tau0_handover"/>
      <event id="04" logical="sipi" physical="tau0_handover"/>
      <event id="05" logical="io_smi" physical="tau0_handover"/>
      <event id="06" logical="smi" physical="tau0_handover"/>
      <!-- reserved (kernel) -->
      <event id="08" logical="nmi_window" physical="tau0_handover"/>
      <event id="09" logical="task_switch" physical="tau0_handover"/>
      <event id="10" logical="cpuid" physical="tau0_handover"/>
      <event id="11" logical="getsec" physical="tau0_handover"/>
      <event id="12" logical="hlt" physical="tau0_handover"/>
      <event id="13" logical="invd" physical="tau0_handover"/>
      <event id="14" logical="invlpg" physical="tau0_handover"/>
      <event id="15" logical="rdpmc" physical="tau0_handover"/>
      <event id="16" logical="rdtsc" physical="tau0_handover"/>
      <event id="17" logical="rsm" physical="tau0_handover"/>
      <event id="18" logical="unhandled_vmcall" physical="tau0_handover"/>
      <event id="19" logical="vmclear" physical="tau0_handover"/>
      <event id="20" logical="vmlaunch" physical="tau0_handover"/>
      <event id="21" logical="vmptrld" physical="tau0_handover"/>
      <event id="22" logical="vmptrst" physical="tau0_handover"/>
      <event id="23" logical="vmread" physical="tau0_handover"/>
      <event id="24" logical="vmresume" physical="tau0_handover"/>
      <event id="25" logical="vmwrite" physical="tau0_handover"/>
      <event id="26" logical="vmxoff" physical="tau0_handover"/>
      <event id="27" logical="vmxon" physical="tau0_handover"/>
      <event id="28" logical="control_register" physical="tau0_handover"/>
      <event id="29" logical="debug_register" physical="tau0_handover"/>
      <event id="30" logical="io_instruction" physical="tau0_handover"/>
      <event id="31" logical="rdmsr" physical="tau0_handover"/>
      <event id="32" logical="wrmsr" physical="tau0_handover"/>
      <event id="33" logical="failure_guest_state" physical="tau0_handover"/>
      <event id="34" logical="failure_msr_loading" physical="tau0_handover"/>
      <!-- reserved -->
      <event id="36" logical="mwait" physical="tau0_handover"/>
      <event id="37" logical="monitor_trap_flag" physical="tau0_handover"/>
      <!-- reserved -->
      <event id="39" logical="monitor" physical="tau0_handover"/>
      <event id="40" logical="pause" physical="tau0_handover"/>
      <!-- reserved (kernel) -->
      <!-- reserved -->
      <event id="43" logical="tpr_below_threshold" physical="tau0_handover"/>
      <event id="44" logical="apic_access" physical="tau0_handover"/>
      <event id="45" logical="virtual_eoi" physical="tau0_handover"/>
      <event id="46" logical="gdtr_idtr" physical="tau0_handover"/>
      <event id="47" logical="ldtr_tr" physical="tau0_handover"/>
      <event id="48" logical="ept_violation" physical="tau0_handover"/>
      <event id="49" logical="ept_misconfiguration" physical="tau0_handover"/>
      <event id="50" logical="invept" physical="tau0_handover"/>
      <event id="51" logical="edtscp" physical="tau0_handover"/>
      <!-- reserved (kernel) -->
      <event id="53" logical="invvpid" physical="tau0_handover"/>
      <event id="54" logical="wbinvd" physical="tau0_handover"/>
      <!-- reserved (kernel) -->
      <event id="56" logical="apic_write" physical="tau0_handover"/>
      <event id="57" logical="rdrand" physical="tau0_handover"/>
      <event id="58" logical="invpcid" physical="tau0_handover"/>
      <event id="59" logical="vmfunc" physical="tau0_handover"/>
     </group>
     <group name="vmcall">
      <event id="1" logical="reset" physical="s2_reset"/>
     </group>
    </source>
    <target>
     <event id="0" logical="s2_handover" physical="s2_handover"/>
     <event id="1" logical="ept_handover" physical="ept_handover">
      <inject_interrupt vector="12"/>
     </event>
     <event id="2" logical="reset" physical="s2_reset">
      <reset/>
     </event>
    </target>
   </events>
  </subject>
  <subject cpu="0" globalId="3" localId="2" name="subject3" schedGroupId="4">
   <vcpu>
    <vmx>
     <controls>
      <pin>
       <ExternalInterruptExiting>1</ExternalInterruptExiting>
       <NMIExiting>1</NMIExiting>
       <VirtualNMIs>0</VirtualNMIs>
       <ActivateVMXTimer>1</ActivateVMXTimer>
       <ProcessPostedInterrupts>0</ProcessPostedInterrupts>
      </pin>
      <proc>
       <InterruptWindowExiting>0</InterruptWindowExiting>
       <UseTSCOffsetting>0</UseTSCOffsetting>
       <HLTExiting>0</HLTExiting>
       <INVLPGExiting>1</INVLPGExiting>
       <MWAITExiting>1</MWAITExiting>
       <RDPMCExiting>1</RDPMCExiting>
       <RDTSCExiting>1</RDTSCExiting>
       <CR3LoadExiting>1</CR3LoadExiting>
       <CR3StoreExiting>1</CR3StoreExiting>
       <CR8LoadExiting>1</CR8LoadExiting>
       <CR8StoreExiting>1</CR8StoreExiting>
       <UseTPRShadow>0</UseTPRShadow>
       <NMIWindowExiting>0</NMIWindowExiting>
       <MOVDRExiting>1</MOVDRExiting>
       <UnconditionalIOExiting>0</UnconditionalIOExiting>
       <UseIOBitmaps>1</UseIOBitmaps>
       <MonitorTrapFlag>0</MonitorTrapFlag>
       <UseMSRBitmaps>1</UseMSRBitmaps>
       <MONITORExiting>1</MONITORExiting>
       <PAUSEExiting>0</PAUSEExiting>
       <Activate2ndaryControls>1</Activate2ndaryControls>
      </proc>
      <proc2>
       <VirtualAPICAccesses>0</VirtualAPICAccesses>
       <EnableEPT>0</EnableEPT>
       <DescriptorTableExiting>0</DescriptorTableExiting>
       <EnableRDTSCP>0</EnableRDTSCP>
       <Virtualizex2APICMode>0</Virtualizex2APICMode>
       <EnableVPID>0</EnableVPID>
       <WBINVDExiting>1</WBINVDExiting>
       <UnrestrictedGuest>0</UnrestrictedGuest>
       <APICRegisterVirtualization>0</APICRegisterVirtualization>
       <VirtualInterruptDelivery>0</VirtualInterruptDelivery>
       <PAUSELoopExiting>0</PAUSELoopExiting>
       <RDRANDExiting>0</RDRANDExiting>
       <EnableINVPCID>0</EnableINVPCID>
       <EnableVMFunctions>0</EnableVMFunctions>
      </proc2>
      <entry>
       <LoadDebugControls>0</LoadDebugControls>
       <IA32eModeGuest>1</IA32eModeGuest>
       <EntryToSMM>0</EntryToSMM>
       <DeactiveDualMonitorTreatment>0</DeactiveDualMonitorTreatment>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <LoadIA32PAT>0</LoadIA32PAT>
       <LoadIA32EFER>0</LoadIA32EFER>
      </entry>
      <exit>
       <SaveDebugControls>0</SaveDebugControls>
       <HostAddressspaceSize>1</HostAddressspaceSize>
       <LoadIA32PERFGLOBALCTRL>0</LoadIA32PERFGLOBALCTRL>
       <AckInterruptOnExit>1</AckInterruptOnExit>
       <SaveIA32PAT>0</SaveIA32PAT>
       <LoadIA32PAT>0</LoadIA32PAT>
       <SaveIA32EFER>0</SaveIA32EFER>
       <LoadIA32EFER>0</LoadIA32EFER>
       <SaveVMXTimerValue>1</SaveVMXTimerValue>
      </exit>
     </controls>
     <masks>
      <exception>
       <DivideError>1</DivideError>
       <Debug>1</Debug>
       <Breakpoint>1</Breakpoint>
       <Overflow>1</Overflow>
       <BOUNDRangeExceeded>1</BOUNDRangeExceeded>
       <InvalidOpcode>1</InvalidOpcode>
       <DeviceNotAvailable>1</DeviceNotAvailable>
       <DoubleFault>1</DoubleFault>
       <CoprocessorSegmentOverrun>1</CoprocessorSegmentOverrun>
       <InvalidTSS>1</InvalidTSS>
       <SegmentNotPresent>1</SegmentNotPresent>
       <StackSegmentFault>1</StackSegmentFault>
       <GeneralProtection>1</GeneralProtection>
       <PageFault>1</PageFault>
       <x87FPUFloatingPointError>1</x87FPUFloatingPointError>
       <AlignmentCheck>1</AlignmentCheck>
       <MachineCheck>1</MachineCheck>
       <SIMDFloatingPointException>1</SIMDFloatingPointException>
      </exception>
      <cr0>
       <ProtectionEnable>1</ProtectionEnable>
       <MonitorCoprocessor>1</MonitorCoprocessor>
       <Emulation>1</Emulation>
       <TaskSwitched>1</TaskSwitched>
       <ExtensionType>1</ExtensionType>
       <NumericError>1</NumericError>
       <WriteProtect>1</WriteProtect>
       <AlignmentMask>1</AlignmentMask>
       <NotWritethrough>1</NotWritethrough>
       <CacheDisable>1</CacheDisable>
       <Paging>1</Paging>
      </cr0>
      <cr4>
       <Virtual8086>1</Virtual8086>
       <ProtectedVirtualInts>1</ProtectedVirtualInts>
       <TimeStampDisable>1</TimeStampDisable>
       <DebuggingExtensions>1</DebuggingExtensions>
       <PageSizeExtensions>1</PageSizeExtensions>
       <PhysicalAddressExtension>1</PhysicalAddressExtension>
       <MachineCheckEnable>1</MachineCheckEnable>
       <PageGlobalEnable>1</PageGlobalEnable>
       <PerfCounterEnable>1</PerfCounterEnable>
       <OSSupportFXSAVE>1</OSSupportFXSAVE>
       <OSSupportSIMDExceptions>1</OSSupportSIMDExceptions>
       <UMInstructionPrevention>1</UMInstructionPrevention>
       <VMXEnable>1</VMXEnable>
       <SMXEnable>1</SMXEnable>
       <FSGSBASEEnable>1</FSGSBASEEnable>
       <PCIDEnable>1</PCIDEnable>
       <XSAVEEnable>1</XSAVEEnable>
       <SMEPEnable>1</SMEPEnable>
       <SMAPEnable>1</SMAPEnable>
       <ProtectionKeyEnable>1</ProtectionKeyEnable>
      </cr4>
     </masks>
    </vmx>
    <msrs>
     <msr end="16#0802#" mode="r" start="16#0800#"/>
     <msr end="16#0805#" mode="rw" start="16#0805#"/>
    </msrs>
    <registers>
     <gpr>
      <rip>16#0abc#</rip>
      <rsp>16#0012_0000#</rsp>
      <rax>16#0001#</rax>
      <rbx>16#0002#</rbx>
      <rcx>16#0003#</rcx>
      <rdx>16#0004#</rdx>
      <rdi>16#0005#</rdi>
      <rsi>16#0006#</rsi>
      <rbp>16#0007#</rbp>
      <r08>16#0008#</r08>
      <r09>16#0009#</r09>
      <r10>16#000a#</r10>
      <r11>16#000b#</r11>
      <r12>16#000c#</r12>
      <r13>16#000d#</r13>
      <r14>16#000e#</r14>
      <r15>16#000f#</r15>
     </gpr>
     <cr0>
      <ProtectionEnable>1</ProtectionEnable>
      <MonitorCoprocessor>0</MonitorCoprocessor>
      <Emulation>1</Emulation>
      <TaskSwitched>0</TaskSwitched>
      <ExtensionType>1</ExtensionType>
      <NumericError>1</NumericError>
      <WriteProtect>1</WriteProtect>
      <AlignmentMask>0</AlignmentMask>
      <NotWritethrough>0</NotWritethrough>
      <CacheDisable>0</CacheDisable>
      <Paging>1</Paging>
     </cr0>
     <cr4>
      <Virtual8086>0</Virtual8086>
      <ProtectedVirtualInts>0</ProtectedVirtualInts>
      <TimeStampDisable>0</TimeStampDisable>
      <DebuggingExtensions>0</DebuggingExtensions>
      <PageSizeExtensions>0</PageSizeExtensions>
      <PhysicalAddressExtension>1</PhysicalAddressExtension>
      <MachineCheckEnable>0</MachineCheckEnable>
      <PageGlobalEnable>0</PageGlobalEnable>
      <PerfCounterEnable>0</PerfCounterEnable>
      <OSSupportFXSAVE>0</OSSupportFXSAVE>
      <OSSupportSIMDExceptions>0</OSSupportSIMDExceptions>
      <UMInstructionPrevention>0</UMInstructionPrevention>
      <VMXEnable>1</VMXEnable>
      <SMXEnable>0</SMXEnable>
      <FSGSBASEEnable>0</FSGSBASEEnable>
      <PCIDEnable>0</PCIDEnable>
      <XSAVEEnable>0</XSAVEEnable>
      <SMEPEnable>0</SMEPEnable>
      <SMAPEnable>0</SMAPEnable>
      <ProtectionKeyEnable>0</ProtectionKeyEnable>
     </cr4>
     <segments>
      <cs access="16#a09b#" base="16#0000#" limit="16#ffff#" selector="16#0008#"/>
      <ds access="16#c093#" base="16#0000#" limit="16#ffff#" selector="16#0010#"/>
      <es access="16#c093#" base="16#0000#" limit="16#ffff_ffff#" selector="16#0010#"/>
      <fs access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
      <gs access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
      <ss access="16#c093#" base="16#0000#" limit="16#ffff_ffff#" selector="16#0010#"/>
      <tr access="16#008b#" base="16#0000#" limit="16#ffff#" selector="16#0018#"/>
      <ldtr access="16#0001_0000#" base="16#0000#" limit="16#0000#" selector="16#0000#"/>
     </segments>
    </registers>
   </vcpu>
   <bootparams/>
   <memory>
    <memory executable="true" logical="mem" physical="subject3" virtualAddress="16#0000#" writable="true"/>
   </memory>
   <devices/>
   <events>
    <source>
     <group name="vmx_exit">
      <event id="00" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="02" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="03" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="04" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="05" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="06" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="08" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="09" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="10" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="11" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="12" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="13" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="14" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="15" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="16" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="17" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="18" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="19" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="20" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="21" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="22" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="23" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="24" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="25" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="26" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="27" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="28" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="29" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="30" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="31" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="32" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="33" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="34" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="36" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="37" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="39" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="40" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="43" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="44" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="45" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="46" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="47" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="48" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="49" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="50" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="51" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="53" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="54" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="56" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="57" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="58" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
      <event id="59" logical="exception" physical="system_panic">
       <system_panic/>
      </event>
     </group>
    </source>
   </events>
  </subject>
 </subjects>
 <scheduling tickRate="1000">
  <partitions>
   <partition cpu="0" id="1" name="tau0">
    <group id="1">
     <subject name="tau0"/>
    </group>
   </partition>
   <partition cpu="1" id="2" name="sp1">
    <group id="2">
     <subject name="subject1"/>
    </group>
   </partition>
   <partition cpu="0" id="3" name="sp2">
    <group id="3">
     <subject name="subject2"/>
    </group>
    <group id="4">
     <subject name="subject3"/>
    </group>
   </partition>
  </partitions>
  <majorFrame>
   <cpu id="0">
    <minorFrame barrier="none" partition="tau0" ticks="1700"/>
   </cpu>
   <cpu id="1">
    <minorFrame barrier="none" partition="sp1" ticks="1700"/>
   </cpu>
   <barriers/>
  </majorFrame>
  <majorFrame>
   <cpu id="0">
    <minorFrame barrier="none" partition="tau0" ticks="500"/>
    <minorFrame barrier="1" partition="sp2" ticks="500"/>
    <minorFrame barrier="none" partition="tau0" ticks="500"/>
    <minorFrame barrier="none" partition="sp2" ticks="200"/>
   </cpu>
   <cpu id="1">
    <minorFrame barrier="1" partition="sp1" ticks="1000"/>
    <minorFrame barrier="none" partition="sp1" ticks="700"/>
   </cpu>
   <barriers>
    <barrier id="1" size="2"/>
   </barriers>
  </majorFrame>
  <majorFrame>
   <cpu id="0">
    <minorFrame barrier="1" partition="tau0" ticks="300"/>
    <minorFrame barrier="2" partition="sp2" ticks="200"/>
    <minorFrame barrier="none" partition="tau0" ticks="50"/>
    <minorFrame barrier="none" partition="sp2" ticks="75"/>
    <minorFrame barrier="3" partition="tau0" ticks="75"/>
    <minorFrame barrier="none" partition="sp2" ticks="200"/>
   </cpu>
   <cpu id="1">
    <minorFrame barrier="none" partition="sp1" ticks="100"/>
    <minorFrame barrier="none" partition="sp1" ticks="100"/>
    <minorFrame barrier="1" partition="sp1" ticks="100"/>
    <minorFrame barrier="none" partition="sp1" ticks="100"/>
    <minorFrame barrier="2" partition="sp1" ticks="100"/>
    <minorFrame barrier="none" partition="sp1" ticks="100"/>
    <minorFrame barrier="3" partition="sp1" ticks="100"/>
    <minorFrame barrier="none" partition="sp1" ticks="100"/>
    <minorFrame barrier="none" partition="sp1" ticks="100"/>
   </cpu>
   <barriers>
    <barrier id="1" size="2"/>
    <barrier id="2" size="2"/>
    <barrier id="3" size="2"/>
   </barriers>
  </majorFrame>
 </scheduling>
</system>
