Simulator report for RISC
Sun Dec 29 19:16:45 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 338 nodes    ;
; Simulation Coverage         ;      28.40 % ;
; Total Number of Transitions ; 11737        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                             ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                              ; Timing        ;
; Start time                                                                                 ; 0 ns                                                ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                 ;               ;
; Vector input source                                                                        ; E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform40.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                  ; On            ;
; Check outputs                                                                              ; Off                                                 ; Off           ;
; Report simulation coverage                                                                 ; On                                                  ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                  ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                  ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                  ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                 ; Off           ;
; Detect glitches                                                                            ; Off                                                 ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                 ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                 ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                 ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                 ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                  ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                          ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                 ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                 ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      28.40 % ;
; Total nodes checked                                 ; 338          ;
; Total output ports checked                          ; 338          ;
; Total output ports with complete 1/0-value coverage ; 96           ;
; Total output ports with no 1/0-value coverage       ; 219          ;
; Total output ports with no 1-value coverage         ; 240          ;
; Total output ports with no 0-value coverage         ; 221          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst11                                                                          ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst11                                                                          ; regout           ;
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst9                                                                           ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst9                                                                           ; regout           ;
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst15                                                                          ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst15                                                                          ; regout           ;
; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~0                                                                                  ; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~0                                                                                  ; combout          ;
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst7                                                                           ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst7                                                                           ; regout           ;
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst5                                                                           ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst5                                                                           ; regout           ;
; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~1                                                                                  ; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~1                                                                                  ; combout          ;
; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~2                                                                                  ; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~2                                                                                  ; combout          ;
; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~3                                                                                  ; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~3                                                                                  ; combout          ;
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|HAS:inst6|inst7~0                                                               ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|HAS:inst6|inst7~0                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[2]~14 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[2]~14 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~16 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~16 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~17 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~17 ; combout          ;
; |RISCV1|TEST_DP:inst|ALU:inst1|busmux:inst2|lpm_mux:$00000|mux_boc:auto_generated|result_node[3]~2                     ; |RISCV1|TEST_DP:inst|ALU:inst1|busmux:inst2|lpm_mux:$00000|mux_boc:auto_generated|result_node[3]~2                     ; combout          ;
; |RISCV1|TEST_DP:inst|ALU:inst1|busmux:inst2|lpm_mux:$00000|mux_boc:auto_generated|result_node[2]~3                     ; |RISCV1|TEST_DP:inst|ALU:inst1|busmux:inst2|lpm_mux:$00000|mux_boc:auto_generated|result_node[2]~3                     ; combout          ;
; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~4                                                                                  ; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~4                                                                                  ; combout          ;
; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~5                                                                                  ; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~5                                                                                  ; combout          ;
; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~6                                                                                  ; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~6                                                                                  ; combout          ;
; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~7                                                                                  ; |RISCV1|TEST_DP:inst|IMEM:inst3|rom~7                                                                                  ; combout          ;
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst11~0                                                                        ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst11~0                                                                        ; combout          ;
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst9~0                                                                         ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst9~0                                                                         ; combout          ;
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst15~0                                                                        ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst15~0                                                                        ; combout          ;
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst7~0                                                                         ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst7~0                                                                         ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[15]~16                                                            ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[15]~16                                                            ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[14]~17                                                            ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[14]~17                                                            ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[13]~18                                                            ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[13]~18                                                            ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[12]~19                                                            ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[12]~19                                                            ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[11]~20                                                            ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[11]~20                                                            ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[10]~21                                                            ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[10]~21                                                            ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[9]~22                                                             ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[9]~22                                                             ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[8]~23                                                             ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[8]~23                                                             ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[7]~24                                                             ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[7]~24                                                             ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[6]~25                                                             ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[6]~25                                                             ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[5]~26                                                             ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[5]~26                                                             ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[4]~27                                                             ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[4]~27                                                             ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[3]~28                                                             ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[3]~28                                                             ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[2]~29                                                             ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[2]~29                                                             ; combout          ;
; |RISCV1|TEST_DP:inst|MUX4TO1:inst8|busmux:inst3|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~0                 ; |RISCV1|TEST_DP:inst|MUX4TO1:inst8|busmux:inst3|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~0                 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst1|inst[1]~0                                                      ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst1|inst[1]~0                                                      ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst2|inst[1]~0                                                      ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst2|inst[1]~0                                                      ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[0]~30                                                             ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[0]~30                                                             ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[1]~31                                                             ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst[1]~31                                                             ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst2~0                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst2~0                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst2~0                                                                 ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst2~0                                                                 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[3]~19 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[3]~19 ; combout          ;
; |RISCV1|TEST_DP:inst|ALU:inst1|busmux:inst2|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~4                     ; |RISCV1|TEST_DP:inst|ALU:inst1|busmux:inst2|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~4                     ; combout          ;
; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst5~0                                                                         ; |RISCV1|TEST_DP:inst|COUNTER4BIT:inst4|inst5~0                                                                         ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[3]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[3]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[1]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[1]                                                               ; combout          ;
; |RISCV1|data_out_ram[15]                                                                                               ; |RISCV1|data_out_ram[15]                                                                                               ; padio            ;
; |RISCV1|data_out_ram[14]                                                                                               ; |RISCV1|data_out_ram[14]                                                                                               ; padio            ;
; |RISCV1|data_out_ram[13]                                                                                               ; |RISCV1|data_out_ram[13]                                                                                               ; padio            ;
; |RISCV1|data_out_ram[12]                                                                                               ; |RISCV1|data_out_ram[12]                                                                                               ; padio            ;
; |RISCV1|data_out_ram[11]                                                                                               ; |RISCV1|data_out_ram[11]                                                                                               ; padio            ;
; |RISCV1|data_out_ram[10]                                                                                               ; |RISCV1|data_out_ram[10]                                                                                               ; padio            ;
; |RISCV1|data_out_ram[9]                                                                                                ; |RISCV1|data_out_ram[9]                                                                                                ; padio            ;
; |RISCV1|data_out_ram[8]                                                                                                ; |RISCV1|data_out_ram[8]                                                                                                ; padio            ;
; |RISCV1|data_out_ram[7]                                                                                                ; |RISCV1|data_out_ram[7]                                                                                                ; padio            ;
; |RISCV1|data_out_ram[6]                                                                                                ; |RISCV1|data_out_ram[6]                                                                                                ; padio            ;
; |RISCV1|data_out_ram[5]                                                                                                ; |RISCV1|data_out_ram[5]                                                                                                ; padio            ;
; |RISCV1|data_out_ram[4]                                                                                                ; |RISCV1|data_out_ram[4]                                                                                                ; padio            ;
; |RISCV1|data_out_ram[3]                                                                                                ; |RISCV1|data_out_ram[3]                                                                                                ; padio            ;
; |RISCV1|data_out_ram[2]                                                                                                ; |RISCV1|data_out_ram[2]                                                                                                ; padio            ;
; |RISCV1|data_out_ram[1]                                                                                                ; |RISCV1|data_out_ram[1]                                                                                                ; padio            ;
; |RISCV1|data_out_ram[0]                                                                                                ; |RISCV1|data_out_ram[0]                                                                                                ; padio            ;
; |RISCV1|ZERO                                                                                                           ; |RISCV1|ZERO                                                                                                           ; padio            ;
; |RISCV1|REG_SRC                                                                                                        ; |RISCV1|REG_SRC                                                                                                        ; padio            ;
; |RISCV1|REG_EN                                                                                                         ; |RISCV1|REG_EN                                                                                                         ; padio            ;
; |RISCV1|ALU_SRC                                                                                                        ; |RISCV1|ALU_SRC                                                                                                        ; padio            ;
; |RISCV1|EN_MEM                                                                                                         ; |RISCV1|EN_MEM                                                                                                         ; padio            ;
; |RISCV1|W_MEM                                                                                                          ; |RISCV1|W_MEM                                                                                                          ; padio            ;
; |RISCV1|B[3]                                                                                                           ; |RISCV1|B[3]                                                                                                           ; padio            ;
; |RISCV1|B[2]                                                                                                           ; |RISCV1|B[2]                                                                                                           ; padio            ;
; |RISCV1|B[1]                                                                                                           ; |RISCV1|B[1]                                                                                                           ; padio            ;
; |RISCV1|O[3]                                                                                                           ; |RISCV1|O[3]                                                                                                           ; padio            ;
; |RISCV1|O[2]                                                                                                           ; |RISCV1|O[2]                                                                                                           ; padio            ;
; |RISCV1|O[1]                                                                                                           ; |RISCV1|O[1]                                                                                                           ; padio            ;
; |RISCV1|O[0]                                                                                                           ; |RISCV1|O[0]                                                                                                           ; padio            ;
; |RISCV1|OUT_INS[15]                                                                                                    ; |RISCV1|OUT_INS[15]                                                                                                    ; padio            ;
; |RISCV1|OUT_INS[14]                                                                                                    ; |RISCV1|OUT_INS[14]                                                                                                    ; padio            ;
; |RISCV1|OUT_INS[13]                                                                                                    ; |RISCV1|OUT_INS[13]                                                                                                    ; padio            ;
; |RISCV1|OUT_INS[12]                                                                                                    ; |RISCV1|OUT_INS[12]                                                                                                    ; padio            ;
; |RISCV1|OUT_INS[10]                                                                                                    ; |RISCV1|OUT_INS[10]                                                                                                    ; padio            ;
; |RISCV1|OUT_INS[9]                                                                                                     ; |RISCV1|OUT_INS[9]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[8]                                                                                                     ; |RISCV1|OUT_INS[8]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[3]                                                                                                     ; |RISCV1|OUT_INS[3]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[2]                                                                                                     ; |RISCV1|OUT_INS[2]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[1]                                                                                                     ; |RISCV1|OUT_INS[1]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[0]                                                                                                     ; |RISCV1|OUT_INS[0]                                                                                                     ; padio            ;
; |RISCV1|W_SRC[0]                                                                                                       ; |RISCV1|W_SRC[0]                                                                                                       ; padio            ;
; |RISCV1|CLK                                                                                                            ; |RISCV1|CLK~corein                                                                                                     ; combout          ;
; |RISCV1|CLK~clkctrl                                                                                                    ; |RISCV1|CLK~clkctrl                                                                                                    ; outclk           ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst2~0clkctrl                                                          ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst2~0clkctrl                                                          ; outclk           ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst2~0clkctrl                                                         ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst2~0clkctrl                                                         ; outclk           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[12]~feeder                                                ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[12]~feeder                                                ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[4]~feeder                                                 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[4]~feeder                                                 ; combout          ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[15]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[15]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[15]~2 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[15]~2 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[14]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[14]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[14]~3 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[14]~3 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[13]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[13]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[13]~4 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[13]~4 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[12]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[12]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[12]~5 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[12]~5 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[11]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[11]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[11]~6 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[11]~6 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[10]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[10]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[10]~7 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[10]~7 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[9]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[9]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[9]~8  ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[9]~8  ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[8]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[8]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[8]~9  ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[8]~9  ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[7]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[7]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[7]~10 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[7]~10 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[6]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[6]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[6]~11 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[6]~11 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[5]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[5]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[5]~12 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[5]~12 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[4]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[4]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[4]~13 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[4]~13 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[3]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[3]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[2]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[2]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst2|inst[1]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst2|inst[1]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[1]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[1]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~15 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~15 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[0]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[0]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[0]~18 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[0]~18 ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[15]                                                              ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[15]                                                              ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[15]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[15]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[14]                                                              ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[14]                                                              ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[14]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[14]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[13]                                                              ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[13]                                                              ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[13]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[13]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[12]                                                              ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[12]                                                              ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[12]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[12]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[11]                                                              ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[11]                                                              ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[11]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[11]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[10]                                                              ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[10]                                                              ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[10]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[10]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[9]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[9]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[9]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[9]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[8]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[8]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[8]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[8]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[7]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[7]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[7]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[7]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[6]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[6]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[6]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[6]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[5]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[5]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[5]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[5]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[4]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[4]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[4]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[4]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[3]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[3]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[2]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[2]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[2]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[2]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[1]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[1]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[0]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst12|inst1[0]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[0]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[0]                                                                ; combout          ;
; |RISCV1|PC                                                                                                             ; |RISCV1|PC                                                                                                             ; padio            ;
; |RISCV1|SHIFT_R_L                                                                                                      ; |RISCV1|SHIFT_R_L                                                                                                      ; padio            ;
; |RISCV1|A[15]                                                                                                          ; |RISCV1|A[15]                                                                                                          ; padio            ;
; |RISCV1|A[14]                                                                                                          ; |RISCV1|A[14]                                                                                                          ; padio            ;
; |RISCV1|A[13]                                                                                                          ; |RISCV1|A[13]                                                                                                          ; padio            ;
; |RISCV1|A[12]                                                                                                          ; |RISCV1|A[12]                                                                                                          ; padio            ;
; |RISCV1|A[11]                                                                                                          ; |RISCV1|A[11]                                                                                                          ; padio            ;
; |RISCV1|A[10]                                                                                                          ; |RISCV1|A[10]                                                                                                          ; padio            ;
; |RISCV1|A[9]                                                                                                           ; |RISCV1|A[9]                                                                                                           ; padio            ;
; |RISCV1|A[8]                                                                                                           ; |RISCV1|A[8]                                                                                                           ; padio            ;
; |RISCV1|A[7]                                                                                                           ; |RISCV1|A[7]                                                                                                           ; padio            ;
; |RISCV1|A[6]                                                                                                           ; |RISCV1|A[6]                                                                                                           ; padio            ;
; |RISCV1|A[5]                                                                                                           ; |RISCV1|A[5]                                                                                                           ; padio            ;
; |RISCV1|A[4]                                                                                                           ; |RISCV1|A[4]                                                                                                           ; padio            ;
; |RISCV1|A[3]                                                                                                           ; |RISCV1|A[3]                                                                                                           ; padio            ;
; |RISCV1|A[2]                                                                                                           ; |RISCV1|A[2]                                                                                                           ; padio            ;
; |RISCV1|A[1]                                                                                                           ; |RISCV1|A[1]                                                                                                           ; padio            ;
; |RISCV1|A[0]                                                                                                           ; |RISCV1|A[0]                                                                                                           ; padio            ;
; |RISCV1|ALU_OP[2]                                                                                                      ; |RISCV1|ALU_OP[2]                                                                                                      ; padio            ;
; |RISCV1|ALU_OP[1]                                                                                                      ; |RISCV1|ALU_OP[1]                                                                                                      ; padio            ;
; |RISCV1|ALU_OP[0]                                                                                                      ; |RISCV1|ALU_OP[0]                                                                                                      ; padio            ;
; |RISCV1|B[15]                                                                                                          ; |RISCV1|B[15]                                                                                                          ; padio            ;
; |RISCV1|B[14]                                                                                                          ; |RISCV1|B[14]                                                                                                          ; padio            ;
; |RISCV1|B[13]                                                                                                          ; |RISCV1|B[13]                                                                                                          ; padio            ;
; |RISCV1|B[12]                                                                                                          ; |RISCV1|B[12]                                                                                                          ; padio            ;
; |RISCV1|B[11]                                                                                                          ; |RISCV1|B[11]                                                                                                          ; padio            ;
; |RISCV1|B[10]                                                                                                          ; |RISCV1|B[10]                                                                                                          ; padio            ;
; |RISCV1|B[9]                                                                                                           ; |RISCV1|B[9]                                                                                                           ; padio            ;
; |RISCV1|B[8]                                                                                                           ; |RISCV1|B[8]                                                                                                           ; padio            ;
; |RISCV1|B[7]                                                                                                           ; |RISCV1|B[7]                                                                                                           ; padio            ;
; |RISCV1|B[6]                                                                                                           ; |RISCV1|B[6]                                                                                                           ; padio            ;
; |RISCV1|B[5]                                                                                                           ; |RISCV1|B[5]                                                                                                           ; padio            ;
; |RISCV1|B[4]                                                                                                           ; |RISCV1|B[4]                                                                                                           ; padio            ;
; |RISCV1|B[0]                                                                                                           ; |RISCV1|B[0]                                                                                                           ; padio            ;
; |RISCV1|O[15]                                                                                                          ; |RISCV1|O[15]                                                                                                          ; padio            ;
; |RISCV1|O[14]                                                                                                          ; |RISCV1|O[14]                                                                                                          ; padio            ;
; |RISCV1|O[13]                                                                                                          ; |RISCV1|O[13]                                                                                                          ; padio            ;
; |RISCV1|O[12]                                                                                                          ; |RISCV1|O[12]                                                                                                          ; padio            ;
; |RISCV1|O[11]                                                                                                          ; |RISCV1|O[11]                                                                                                          ; padio            ;
; |RISCV1|O[10]                                                                                                          ; |RISCV1|O[10]                                                                                                          ; padio            ;
; |RISCV1|O[9]                                                                                                           ; |RISCV1|O[9]                                                                                                           ; padio            ;
; |RISCV1|O[8]                                                                                                           ; |RISCV1|O[8]                                                                                                           ; padio            ;
; |RISCV1|O[7]                                                                                                           ; |RISCV1|O[7]                                                                                                           ; padio            ;
; |RISCV1|O[6]                                                                                                           ; |RISCV1|O[6]                                                                                                           ; padio            ;
; |RISCV1|O[5]                                                                                                           ; |RISCV1|O[5]                                                                                                           ; padio            ;
; |RISCV1|O[4]                                                                                                           ; |RISCV1|O[4]                                                                                                           ; padio            ;
; |RISCV1|OUT_INS[11]                                                                                                    ; |RISCV1|OUT_INS[11]                                                                                                    ; padio            ;
; |RISCV1|OUT_INS[7]                                                                                                     ; |RISCV1|OUT_INS[7]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[6]                                                                                                     ; |RISCV1|OUT_INS[6]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[5]                                                                                                     ; |RISCV1|OUT_INS[5]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[4]                                                                                                     ; |RISCV1|OUT_INS[4]                                                                                                     ; padio            ;
; |RISCV1|R0[15]                                                                                                         ; |RISCV1|R0[15]                                                                                                         ; padio            ;
; |RISCV1|R0[14]                                                                                                         ; |RISCV1|R0[14]                                                                                                         ; padio            ;
; |RISCV1|R0[13]                                                                                                         ; |RISCV1|R0[13]                                                                                                         ; padio            ;
; |RISCV1|R0[12]                                                                                                         ; |RISCV1|R0[12]                                                                                                         ; padio            ;
; |RISCV1|R0[11]                                                                                                         ; |RISCV1|R0[11]                                                                                                         ; padio            ;
; |RISCV1|R0[10]                                                                                                         ; |RISCV1|R0[10]                                                                                                         ; padio            ;
; |RISCV1|R0[9]                                                                                                          ; |RISCV1|R0[9]                                                                                                          ; padio            ;
; |RISCV1|R0[8]                                                                                                          ; |RISCV1|R0[8]                                                                                                          ; padio            ;
; |RISCV1|R0[7]                                                                                                          ; |RISCV1|R0[7]                                                                                                          ; padio            ;
; |RISCV1|R0[6]                                                                                                          ; |RISCV1|R0[6]                                                                                                          ; padio            ;
; |RISCV1|R0[5]                                                                                                          ; |RISCV1|R0[5]                                                                                                          ; padio            ;
; |RISCV1|R0[4]                                                                                                          ; |RISCV1|R0[4]                                                                                                          ; padio            ;
; |RISCV1|R0[3]                                                                                                          ; |RISCV1|R0[3]                                                                                                          ; padio            ;
; |RISCV1|R0[2]                                                                                                          ; |RISCV1|R0[2]                                                                                                          ; padio            ;
; |RISCV1|R0[1]                                                                                                          ; |RISCV1|R0[1]                                                                                                          ; padio            ;
; |RISCV1|R0[0]                                                                                                          ; |RISCV1|R0[0]                                                                                                          ; padio            ;
; |RISCV1|R1[15]                                                                                                         ; |RISCV1|R1[15]                                                                                                         ; padio            ;
; |RISCV1|R1[14]                                                                                                         ; |RISCV1|R1[14]                                                                                                         ; padio            ;
; |RISCV1|R1[13]                                                                                                         ; |RISCV1|R1[13]                                                                                                         ; padio            ;
; |RISCV1|R1[12]                                                                                                         ; |RISCV1|R1[12]                                                                                                         ; padio            ;
; |RISCV1|R1[11]                                                                                                         ; |RISCV1|R1[11]                                                                                                         ; padio            ;
; |RISCV1|R1[10]                                                                                                         ; |RISCV1|R1[10]                                                                                                         ; padio            ;
; |RISCV1|R1[9]                                                                                                          ; |RISCV1|R1[9]                                                                                                          ; padio            ;
; |RISCV1|R1[8]                                                                                                          ; |RISCV1|R1[8]                                                                                                          ; padio            ;
; |RISCV1|R1[7]                                                                                                          ; |RISCV1|R1[7]                                                                                                          ; padio            ;
; |RISCV1|R1[6]                                                                                                          ; |RISCV1|R1[6]                                                                                                          ; padio            ;
; |RISCV1|R1[5]                                                                                                          ; |RISCV1|R1[5]                                                                                                          ; padio            ;
; |RISCV1|R1[4]                                                                                                          ; |RISCV1|R1[4]                                                                                                          ; padio            ;
; |RISCV1|R1[3]                                                                                                          ; |RISCV1|R1[3]                                                                                                          ; padio            ;
; |RISCV1|R1[2]                                                                                                          ; |RISCV1|R1[2]                                                                                                          ; padio            ;
; |RISCV1|R1[0]                                                                                                          ; |RISCV1|R1[0]                                                                                                          ; padio            ;
; |RISCV1|R2[15]                                                                                                         ; |RISCV1|R2[15]                                                                                                         ; padio            ;
; |RISCV1|R2[14]                                                                                                         ; |RISCV1|R2[14]                                                                                                         ; padio            ;
; |RISCV1|R2[13]                                                                                                         ; |RISCV1|R2[13]                                                                                                         ; padio            ;
; |RISCV1|R2[12]                                                                                                         ; |RISCV1|R2[12]                                                                                                         ; padio            ;
; |RISCV1|R2[11]                                                                                                         ; |RISCV1|R2[11]                                                                                                         ; padio            ;
; |RISCV1|R2[10]                                                                                                         ; |RISCV1|R2[10]                                                                                                         ; padio            ;
; |RISCV1|R2[9]                                                                                                          ; |RISCV1|R2[9]                                                                                                          ; padio            ;
; |RISCV1|R2[8]                                                                                                          ; |RISCV1|R2[8]                                                                                                          ; padio            ;
; |RISCV1|R2[7]                                                                                                          ; |RISCV1|R2[7]                                                                                                          ; padio            ;
; |RISCV1|R2[6]                                                                                                          ; |RISCV1|R2[6]                                                                                                          ; padio            ;
; |RISCV1|R2[5]                                                                                                          ; |RISCV1|R2[5]                                                                                                          ; padio            ;
; |RISCV1|R2[4]                                                                                                          ; |RISCV1|R2[4]                                                                                                          ; padio            ;
; |RISCV1|R2[3]                                                                                                          ; |RISCV1|R2[3]                                                                                                          ; padio            ;
; |RISCV1|R2[2]                                                                                                          ; |RISCV1|R2[2]                                                                                                          ; padio            ;
; |RISCV1|R2[1]                                                                                                          ; |RISCV1|R2[1]                                                                                                          ; padio            ;
; |RISCV1|R2[0]                                                                                                          ; |RISCV1|R2[0]                                                                                                          ; padio            ;
; |RISCV1|R3[15]                                                                                                         ; |RISCV1|R3[15]                                                                                                         ; padio            ;
; |RISCV1|R3[14]                                                                                                         ; |RISCV1|R3[14]                                                                                                         ; padio            ;
; |RISCV1|R3[13]                                                                                                         ; |RISCV1|R3[13]                                                                                                         ; padio            ;
; |RISCV1|R3[12]                                                                                                         ; |RISCV1|R3[12]                                                                                                         ; padio            ;
; |RISCV1|R3[11]                                                                                                         ; |RISCV1|R3[11]                                                                                                         ; padio            ;
; |RISCV1|R3[10]                                                                                                         ; |RISCV1|R3[10]                                                                                                         ; padio            ;
; |RISCV1|R3[9]                                                                                                          ; |RISCV1|R3[9]                                                                                                          ; padio            ;
; |RISCV1|R3[8]                                                                                                          ; |RISCV1|R3[8]                                                                                                          ; padio            ;
; |RISCV1|R3[7]                                                                                                          ; |RISCV1|R3[7]                                                                                                          ; padio            ;
; |RISCV1|R3[6]                                                                                                          ; |RISCV1|R3[6]                                                                                                          ; padio            ;
; |RISCV1|R3[5]                                                                                                          ; |RISCV1|R3[5]                                                                                                          ; padio            ;
; |RISCV1|R3[4]                                                                                                          ; |RISCV1|R3[4]                                                                                                          ; padio            ;
; |RISCV1|R3[3]                                                                                                          ; |RISCV1|R3[3]                                                                                                          ; padio            ;
; |RISCV1|R3[2]                                                                                                          ; |RISCV1|R3[2]                                                                                                          ; padio            ;
; |RISCV1|R3[1]                                                                                                          ; |RISCV1|R3[1]                                                                                                          ; padio            ;
; |RISCV1|R3[0]                                                                                                          ; |RISCV1|R3[0]                                                                                                          ; padio            ;
; |RISCV1|R4[15]                                                                                                         ; |RISCV1|R4[15]                                                                                                         ; padio            ;
; |RISCV1|R4[14]                                                                                                         ; |RISCV1|R4[14]                                                                                                         ; padio            ;
; |RISCV1|R4[13]                                                                                                         ; |RISCV1|R4[13]                                                                                                         ; padio            ;
; |RISCV1|R4[12]                                                                                                         ; |RISCV1|R4[12]                                                                                                         ; padio            ;
; |RISCV1|R4[11]                                                                                                         ; |RISCV1|R4[11]                                                                                                         ; padio            ;
; |RISCV1|R4[10]                                                                                                         ; |RISCV1|R4[10]                                                                                                         ; padio            ;
; |RISCV1|R4[9]                                                                                                          ; |RISCV1|R4[9]                                                                                                          ; padio            ;
; |RISCV1|R4[8]                                                                                                          ; |RISCV1|R4[8]                                                                                                          ; padio            ;
; |RISCV1|R4[7]                                                                                                          ; |RISCV1|R4[7]                                                                                                          ; padio            ;
; |RISCV1|R4[6]                                                                                                          ; |RISCV1|R4[6]                                                                                                          ; padio            ;
; |RISCV1|R4[5]                                                                                                          ; |RISCV1|R4[5]                                                                                                          ; padio            ;
; |RISCV1|R4[4]                                                                                                          ; |RISCV1|R4[4]                                                                                                          ; padio            ;
; |RISCV1|R4[3]                                                                                                          ; |RISCV1|R4[3]                                                                                                          ; padio            ;
; |RISCV1|R4[2]                                                                                                          ; |RISCV1|R4[2]                                                                                                          ; padio            ;
; |RISCV1|R4[1]                                                                                                          ; |RISCV1|R4[1]                                                                                                          ; padio            ;
; |RISCV1|R4[0]                                                                                                          ; |RISCV1|R4[0]                                                                                                          ; padio            ;
; |RISCV1|R5[15]                                                                                                         ; |RISCV1|R5[15]                                                                                                         ; padio            ;
; |RISCV1|R5[14]                                                                                                         ; |RISCV1|R5[14]                                                                                                         ; padio            ;
; |RISCV1|R5[13]                                                                                                         ; |RISCV1|R5[13]                                                                                                         ; padio            ;
; |RISCV1|R5[12]                                                                                                         ; |RISCV1|R5[12]                                                                                                         ; padio            ;
; |RISCV1|R5[11]                                                                                                         ; |RISCV1|R5[11]                                                                                                         ; padio            ;
; |RISCV1|R5[10]                                                                                                         ; |RISCV1|R5[10]                                                                                                         ; padio            ;
; |RISCV1|R5[9]                                                                                                          ; |RISCV1|R5[9]                                                                                                          ; padio            ;
; |RISCV1|R5[8]                                                                                                          ; |RISCV1|R5[8]                                                                                                          ; padio            ;
; |RISCV1|R5[7]                                                                                                          ; |RISCV1|R5[7]                                                                                                          ; padio            ;
; |RISCV1|R5[6]                                                                                                          ; |RISCV1|R5[6]                                                                                                          ; padio            ;
; |RISCV1|R5[5]                                                                                                          ; |RISCV1|R5[5]                                                                                                          ; padio            ;
; |RISCV1|R5[4]                                                                                                          ; |RISCV1|R5[4]                                                                                                          ; padio            ;
; |RISCV1|R5[3]                                                                                                          ; |RISCV1|R5[3]                                                                                                          ; padio            ;
; |RISCV1|R5[2]                                                                                                          ; |RISCV1|R5[2]                                                                                                          ; padio            ;
; |RISCV1|R5[1]                                                                                                          ; |RISCV1|R5[1]                                                                                                          ; padio            ;
; |RISCV1|R5[0]                                                                                                          ; |RISCV1|R5[0]                                                                                                          ; padio            ;
; |RISCV1|R6[15]                                                                                                         ; |RISCV1|R6[15]                                                                                                         ; padio            ;
; |RISCV1|R6[14]                                                                                                         ; |RISCV1|R6[14]                                                                                                         ; padio            ;
; |RISCV1|R6[13]                                                                                                         ; |RISCV1|R6[13]                                                                                                         ; padio            ;
; |RISCV1|R6[12]                                                                                                         ; |RISCV1|R6[12]                                                                                                         ; padio            ;
; |RISCV1|R6[11]                                                                                                         ; |RISCV1|R6[11]                                                                                                         ; padio            ;
; |RISCV1|R6[10]                                                                                                         ; |RISCV1|R6[10]                                                                                                         ; padio            ;
; |RISCV1|R6[9]                                                                                                          ; |RISCV1|R6[9]                                                                                                          ; padio            ;
; |RISCV1|R6[8]                                                                                                          ; |RISCV1|R6[8]                                                                                                          ; padio            ;
; |RISCV1|R6[7]                                                                                                          ; |RISCV1|R6[7]                                                                                                          ; padio            ;
; |RISCV1|R6[6]                                                                                                          ; |RISCV1|R6[6]                                                                                                          ; padio            ;
; |RISCV1|R6[5]                                                                                                          ; |RISCV1|R6[5]                                                                                                          ; padio            ;
; |RISCV1|R6[4]                                                                                                          ; |RISCV1|R6[4]                                                                                                          ; padio            ;
; |RISCV1|R6[3]                                                                                                          ; |RISCV1|R6[3]                                                                                                          ; padio            ;
; |RISCV1|R6[2]                                                                                                          ; |RISCV1|R6[2]                                                                                                          ; padio            ;
; |RISCV1|R6[1]                                                                                                          ; |RISCV1|R6[1]                                                                                                          ; padio            ;
; |RISCV1|R6[0]                                                                                                          ; |RISCV1|R6[0]                                                                                                          ; padio            ;
; |RISCV1|R7[15]                                                                                                         ; |RISCV1|R7[15]                                                                                                         ; padio            ;
; |RISCV1|R7[14]                                                                                                         ; |RISCV1|R7[14]                                                                                                         ; padio            ;
; |RISCV1|R7[13]                                                                                                         ; |RISCV1|R7[13]                                                                                                         ; padio            ;
; |RISCV1|R7[12]                                                                                                         ; |RISCV1|R7[12]                                                                                                         ; padio            ;
; |RISCV1|R7[11]                                                                                                         ; |RISCV1|R7[11]                                                                                                         ; padio            ;
; |RISCV1|R7[10]                                                                                                         ; |RISCV1|R7[10]                                                                                                         ; padio            ;
; |RISCV1|R7[9]                                                                                                          ; |RISCV1|R7[9]                                                                                                          ; padio            ;
; |RISCV1|R7[8]                                                                                                          ; |RISCV1|R7[8]                                                                                                          ; padio            ;
; |RISCV1|R7[7]                                                                                                          ; |RISCV1|R7[7]                                                                                                          ; padio            ;
; |RISCV1|R7[6]                                                                                                          ; |RISCV1|R7[6]                                                                                                          ; padio            ;
; |RISCV1|R7[5]                                                                                                          ; |RISCV1|R7[5]                                                                                                          ; padio            ;
; |RISCV1|R7[4]                                                                                                          ; |RISCV1|R7[4]                                                                                                          ; padio            ;
; |RISCV1|R7[3]                                                                                                          ; |RISCV1|R7[3]                                                                                                          ; padio            ;
; |RISCV1|R7[2]                                                                                                          ; |RISCV1|R7[2]                                                                                                          ; padio            ;
; |RISCV1|R7[1]                                                                                                          ; |RISCV1|R7[1]                                                                                                          ; padio            ;
; |RISCV1|R7[0]                                                                                                          ; |RISCV1|R7[0]                                                                                                          ; padio            ;
; |RISCV1|W_SRC[1]                                                                                                       ; |RISCV1|W_SRC[1]                                                                                                       ; padio            ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                              ; Output Port Name                                                                                                       ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[15]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[15]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[15]~2 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[15]~2 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[14]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[14]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[14]~3 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[14]~3 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[13]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[13]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[13]~4 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[13]~4 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[12]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[12]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[12]~5 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[12]~5 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[11]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[11]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[11]~6 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[11]~6 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[10]                                                       ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[10]                                                       ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[10]~7 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[10]~7 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[9]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[9]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[9]~8  ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[9]~8  ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[8]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[8]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[8]~9  ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[8]~9  ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[7]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[7]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[7]~10 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[7]~10 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[6]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[6]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[6]~11 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[6]~11 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[5]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[5]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[5]~12 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[5]~12 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[4]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[4]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[4]~13 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[4]~13 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[3]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[3]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[2]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[2]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst1|inst[1]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst1|inst[1]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst2|inst[1]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst2|inst[1]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[1]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[1]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~15 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[1]~15 ; combout          ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[0]                                                        ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|REGISTER16BIT:inst4|inst[0]                                                        ; regout           ;
; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[0]~18 ; |RISCV1|TEST_DP:inst|TEST_RF:inst12|MUX8_1:inst12|busmux:inst8|lpm_mux:$00000|mux_boc:auto_generated|result_node[0]~18 ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[13]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[13]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[12]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[12]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[11]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[11]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[10]                                                               ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[10]                                                               ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[6]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[6]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[3]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[3]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[2]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[2]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[1]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[1]                                                                ; combout          ;
; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[0]                                                                ; |RISCV1|TEST_DP:inst|RAM:inst2|WORD16BIT:inst4|inst1[0]                                                                ; combout          ;
; |RISCV1|PC                                                                                                             ; |RISCV1|PC                                                                                                             ; padio            ;
; |RISCV1|SHIFT_R_L                                                                                                      ; |RISCV1|SHIFT_R_L                                                                                                      ; padio            ;
; |RISCV1|A[15]                                                                                                          ; |RISCV1|A[15]                                                                                                          ; padio            ;
; |RISCV1|A[14]                                                                                                          ; |RISCV1|A[14]                                                                                                          ; padio            ;
; |RISCV1|A[13]                                                                                                          ; |RISCV1|A[13]                                                                                                          ; padio            ;
; |RISCV1|A[12]                                                                                                          ; |RISCV1|A[12]                                                                                                          ; padio            ;
; |RISCV1|A[11]                                                                                                          ; |RISCV1|A[11]                                                                                                          ; padio            ;
; |RISCV1|A[10]                                                                                                          ; |RISCV1|A[10]                                                                                                          ; padio            ;
; |RISCV1|A[9]                                                                                                           ; |RISCV1|A[9]                                                                                                           ; padio            ;
; |RISCV1|A[8]                                                                                                           ; |RISCV1|A[8]                                                                                                           ; padio            ;
; |RISCV1|A[7]                                                                                                           ; |RISCV1|A[7]                                                                                                           ; padio            ;
; |RISCV1|A[6]                                                                                                           ; |RISCV1|A[6]                                                                                                           ; padio            ;
; |RISCV1|A[5]                                                                                                           ; |RISCV1|A[5]                                                                                                           ; padio            ;
; |RISCV1|A[4]                                                                                                           ; |RISCV1|A[4]                                                                                                           ; padio            ;
; |RISCV1|A[3]                                                                                                           ; |RISCV1|A[3]                                                                                                           ; padio            ;
; |RISCV1|A[2]                                                                                                           ; |RISCV1|A[2]                                                                                                           ; padio            ;
; |RISCV1|A[1]                                                                                                           ; |RISCV1|A[1]                                                                                                           ; padio            ;
; |RISCV1|A[0]                                                                                                           ; |RISCV1|A[0]                                                                                                           ; padio            ;
; |RISCV1|ALU_OP[2]                                                                                                      ; |RISCV1|ALU_OP[2]                                                                                                      ; padio            ;
; |RISCV1|ALU_OP[1]                                                                                                      ; |RISCV1|ALU_OP[1]                                                                                                      ; padio            ;
; |RISCV1|ALU_OP[0]                                                                                                      ; |RISCV1|ALU_OP[0]                                                                                                      ; padio            ;
; |RISCV1|B[15]                                                                                                          ; |RISCV1|B[15]                                                                                                          ; padio            ;
; |RISCV1|B[14]                                                                                                          ; |RISCV1|B[14]                                                                                                          ; padio            ;
; |RISCV1|B[13]                                                                                                          ; |RISCV1|B[13]                                                                                                          ; padio            ;
; |RISCV1|B[12]                                                                                                          ; |RISCV1|B[12]                                                                                                          ; padio            ;
; |RISCV1|B[11]                                                                                                          ; |RISCV1|B[11]                                                                                                          ; padio            ;
; |RISCV1|B[10]                                                                                                          ; |RISCV1|B[10]                                                                                                          ; padio            ;
; |RISCV1|B[9]                                                                                                           ; |RISCV1|B[9]                                                                                                           ; padio            ;
; |RISCV1|B[8]                                                                                                           ; |RISCV1|B[8]                                                                                                           ; padio            ;
; |RISCV1|B[7]                                                                                                           ; |RISCV1|B[7]                                                                                                           ; padio            ;
; |RISCV1|B[6]                                                                                                           ; |RISCV1|B[6]                                                                                                           ; padio            ;
; |RISCV1|B[5]                                                                                                           ; |RISCV1|B[5]                                                                                                           ; padio            ;
; |RISCV1|B[4]                                                                                                           ; |RISCV1|B[4]                                                                                                           ; padio            ;
; |RISCV1|B[0]                                                                                                           ; |RISCV1|B[0]                                                                                                           ; padio            ;
; |RISCV1|O[15]                                                                                                          ; |RISCV1|O[15]                                                                                                          ; padio            ;
; |RISCV1|O[14]                                                                                                          ; |RISCV1|O[14]                                                                                                          ; padio            ;
; |RISCV1|O[13]                                                                                                          ; |RISCV1|O[13]                                                                                                          ; padio            ;
; |RISCV1|O[12]                                                                                                          ; |RISCV1|O[12]                                                                                                          ; padio            ;
; |RISCV1|O[11]                                                                                                          ; |RISCV1|O[11]                                                                                                          ; padio            ;
; |RISCV1|O[10]                                                                                                          ; |RISCV1|O[10]                                                                                                          ; padio            ;
; |RISCV1|O[9]                                                                                                           ; |RISCV1|O[9]                                                                                                           ; padio            ;
; |RISCV1|O[8]                                                                                                           ; |RISCV1|O[8]                                                                                                           ; padio            ;
; |RISCV1|O[7]                                                                                                           ; |RISCV1|O[7]                                                                                                           ; padio            ;
; |RISCV1|O[6]                                                                                                           ; |RISCV1|O[6]                                                                                                           ; padio            ;
; |RISCV1|O[5]                                                                                                           ; |RISCV1|O[5]                                                                                                           ; padio            ;
; |RISCV1|O[4]                                                                                                           ; |RISCV1|O[4]                                                                                                           ; padio            ;
; |RISCV1|OUT_INS[11]                                                                                                    ; |RISCV1|OUT_INS[11]                                                                                                    ; padio            ;
; |RISCV1|OUT_INS[7]                                                                                                     ; |RISCV1|OUT_INS[7]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[6]                                                                                                     ; |RISCV1|OUT_INS[6]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[5]                                                                                                     ; |RISCV1|OUT_INS[5]                                                                                                     ; padio            ;
; |RISCV1|OUT_INS[4]                                                                                                     ; |RISCV1|OUT_INS[4]                                                                                                     ; padio            ;
; |RISCV1|R0[15]                                                                                                         ; |RISCV1|R0[15]                                                                                                         ; padio            ;
; |RISCV1|R0[14]                                                                                                         ; |RISCV1|R0[14]                                                                                                         ; padio            ;
; |RISCV1|R0[13]                                                                                                         ; |RISCV1|R0[13]                                                                                                         ; padio            ;
; |RISCV1|R0[12]                                                                                                         ; |RISCV1|R0[12]                                                                                                         ; padio            ;
; |RISCV1|R0[11]                                                                                                         ; |RISCV1|R0[11]                                                                                                         ; padio            ;
; |RISCV1|R0[10]                                                                                                         ; |RISCV1|R0[10]                                                                                                         ; padio            ;
; |RISCV1|R0[9]                                                                                                          ; |RISCV1|R0[9]                                                                                                          ; padio            ;
; |RISCV1|R0[8]                                                                                                          ; |RISCV1|R0[8]                                                                                                          ; padio            ;
; |RISCV1|R0[7]                                                                                                          ; |RISCV1|R0[7]                                                                                                          ; padio            ;
; |RISCV1|R0[6]                                                                                                          ; |RISCV1|R0[6]                                                                                                          ; padio            ;
; |RISCV1|R0[5]                                                                                                          ; |RISCV1|R0[5]                                                                                                          ; padio            ;
; |RISCV1|R0[4]                                                                                                          ; |RISCV1|R0[4]                                                                                                          ; padio            ;
; |RISCV1|R0[3]                                                                                                          ; |RISCV1|R0[3]                                                                                                          ; padio            ;
; |RISCV1|R0[2]                                                                                                          ; |RISCV1|R0[2]                                                                                                          ; padio            ;
; |RISCV1|R0[1]                                                                                                          ; |RISCV1|R0[1]                                                                                                          ; padio            ;
; |RISCV1|R0[0]                                                                                                          ; |RISCV1|R0[0]                                                                                                          ; padio            ;
; |RISCV1|R1[15]                                                                                                         ; |RISCV1|R1[15]                                                                                                         ; padio            ;
; |RISCV1|R1[14]                                                                                                         ; |RISCV1|R1[14]                                                                                                         ; padio            ;
; |RISCV1|R1[13]                                                                                                         ; |RISCV1|R1[13]                                                                                                         ; padio            ;
; |RISCV1|R1[12]                                                                                                         ; |RISCV1|R1[12]                                                                                                         ; padio            ;
; |RISCV1|R1[11]                                                                                                         ; |RISCV1|R1[11]                                                                                                         ; padio            ;
; |RISCV1|R1[10]                                                                                                         ; |RISCV1|R1[10]                                                                                                         ; padio            ;
; |RISCV1|R1[9]                                                                                                          ; |RISCV1|R1[9]                                                                                                          ; padio            ;
; |RISCV1|R1[8]                                                                                                          ; |RISCV1|R1[8]                                                                                                          ; padio            ;
; |RISCV1|R1[7]                                                                                                          ; |RISCV1|R1[7]                                                                                                          ; padio            ;
; |RISCV1|R1[6]                                                                                                          ; |RISCV1|R1[6]                                                                                                          ; padio            ;
; |RISCV1|R1[5]                                                                                                          ; |RISCV1|R1[5]                                                                                                          ; padio            ;
; |RISCV1|R1[4]                                                                                                          ; |RISCV1|R1[4]                                                                                                          ; padio            ;
; |RISCV1|R1[3]                                                                                                          ; |RISCV1|R1[3]                                                                                                          ; padio            ;
; |RISCV1|R1[2]                                                                                                          ; |RISCV1|R1[2]                                                                                                          ; padio            ;
; |RISCV1|R1[1]                                                                                                          ; |RISCV1|R1[1]                                                                                                          ; padio            ;
; |RISCV1|R1[0]                                                                                                          ; |RISCV1|R1[0]                                                                                                          ; padio            ;
; |RISCV1|R2[15]                                                                                                         ; |RISCV1|R2[15]                                                                                                         ; padio            ;
; |RISCV1|R2[14]                                                                                                         ; |RISCV1|R2[14]                                                                                                         ; padio            ;
; |RISCV1|R2[13]                                                                                                         ; |RISCV1|R2[13]                                                                                                         ; padio            ;
; |RISCV1|R2[12]                                                                                                         ; |RISCV1|R2[12]                                                                                                         ; padio            ;
; |RISCV1|R2[11]                                                                                                         ; |RISCV1|R2[11]                                                                                                         ; padio            ;
; |RISCV1|R2[10]                                                                                                         ; |RISCV1|R2[10]                                                                                                         ; padio            ;
; |RISCV1|R2[9]                                                                                                          ; |RISCV1|R2[9]                                                                                                          ; padio            ;
; |RISCV1|R2[8]                                                                                                          ; |RISCV1|R2[8]                                                                                                          ; padio            ;
; |RISCV1|R2[7]                                                                                                          ; |RISCV1|R2[7]                                                                                                          ; padio            ;
; |RISCV1|R2[6]                                                                                                          ; |RISCV1|R2[6]                                                                                                          ; padio            ;
; |RISCV1|R2[5]                                                                                                          ; |RISCV1|R2[5]                                                                                                          ; padio            ;
; |RISCV1|R2[4]                                                                                                          ; |RISCV1|R2[4]                                                                                                          ; padio            ;
; |RISCV1|R2[3]                                                                                                          ; |RISCV1|R2[3]                                                                                                          ; padio            ;
; |RISCV1|R2[2]                                                                                                          ; |RISCV1|R2[2]                                                                                                          ; padio            ;
; |RISCV1|R2[1]                                                                                                          ; |RISCV1|R2[1]                                                                                                          ; padio            ;
; |RISCV1|R2[0]                                                                                                          ; |RISCV1|R2[0]                                                                                                          ; padio            ;
; |RISCV1|R3[15]                                                                                                         ; |RISCV1|R3[15]                                                                                                         ; padio            ;
; |RISCV1|R3[14]                                                                                                         ; |RISCV1|R3[14]                                                                                                         ; padio            ;
; |RISCV1|R3[13]                                                                                                         ; |RISCV1|R3[13]                                                                                                         ; padio            ;
; |RISCV1|R3[12]                                                                                                         ; |RISCV1|R3[12]                                                                                                         ; padio            ;
; |RISCV1|R3[11]                                                                                                         ; |RISCV1|R3[11]                                                                                                         ; padio            ;
; |RISCV1|R3[10]                                                                                                         ; |RISCV1|R3[10]                                                                                                         ; padio            ;
; |RISCV1|R3[9]                                                                                                          ; |RISCV1|R3[9]                                                                                                          ; padio            ;
; |RISCV1|R3[8]                                                                                                          ; |RISCV1|R3[8]                                                                                                          ; padio            ;
; |RISCV1|R3[7]                                                                                                          ; |RISCV1|R3[7]                                                                                                          ; padio            ;
; |RISCV1|R3[6]                                                                                                          ; |RISCV1|R3[6]                                                                                                          ; padio            ;
; |RISCV1|R3[5]                                                                                                          ; |RISCV1|R3[5]                                                                                                          ; padio            ;
; |RISCV1|R3[4]                                                                                                          ; |RISCV1|R3[4]                                                                                                          ; padio            ;
; |RISCV1|R3[3]                                                                                                          ; |RISCV1|R3[3]                                                                                                          ; padio            ;
; |RISCV1|R3[2]                                                                                                          ; |RISCV1|R3[2]                                                                                                          ; padio            ;
; |RISCV1|R3[1]                                                                                                          ; |RISCV1|R3[1]                                                                                                          ; padio            ;
; |RISCV1|R3[0]                                                                                                          ; |RISCV1|R3[0]                                                                                                          ; padio            ;
; |RISCV1|R4[15]                                                                                                         ; |RISCV1|R4[15]                                                                                                         ; padio            ;
; |RISCV1|R4[14]                                                                                                         ; |RISCV1|R4[14]                                                                                                         ; padio            ;
; |RISCV1|R4[13]                                                                                                         ; |RISCV1|R4[13]                                                                                                         ; padio            ;
; |RISCV1|R4[12]                                                                                                         ; |RISCV1|R4[12]                                                                                                         ; padio            ;
; |RISCV1|R4[11]                                                                                                         ; |RISCV1|R4[11]                                                                                                         ; padio            ;
; |RISCV1|R4[10]                                                                                                         ; |RISCV1|R4[10]                                                                                                         ; padio            ;
; |RISCV1|R4[9]                                                                                                          ; |RISCV1|R4[9]                                                                                                          ; padio            ;
; |RISCV1|R4[8]                                                                                                          ; |RISCV1|R4[8]                                                                                                          ; padio            ;
; |RISCV1|R4[7]                                                                                                          ; |RISCV1|R4[7]                                                                                                          ; padio            ;
; |RISCV1|R4[6]                                                                                                          ; |RISCV1|R4[6]                                                                                                          ; padio            ;
; |RISCV1|R4[5]                                                                                                          ; |RISCV1|R4[5]                                                                                                          ; padio            ;
; |RISCV1|R4[4]                                                                                                          ; |RISCV1|R4[4]                                                                                                          ; padio            ;
; |RISCV1|R4[3]                                                                                                          ; |RISCV1|R4[3]                                                                                                          ; padio            ;
; |RISCV1|R4[2]                                                                                                          ; |RISCV1|R4[2]                                                                                                          ; padio            ;
; |RISCV1|R4[1]                                                                                                          ; |RISCV1|R4[1]                                                                                                          ; padio            ;
; |RISCV1|R4[0]                                                                                                          ; |RISCV1|R4[0]                                                                                                          ; padio            ;
; |RISCV1|R5[15]                                                                                                         ; |RISCV1|R5[15]                                                                                                         ; padio            ;
; |RISCV1|R5[14]                                                                                                         ; |RISCV1|R5[14]                                                                                                         ; padio            ;
; |RISCV1|R5[13]                                                                                                         ; |RISCV1|R5[13]                                                                                                         ; padio            ;
; |RISCV1|R5[12]                                                                                                         ; |RISCV1|R5[12]                                                                                                         ; padio            ;
; |RISCV1|R5[11]                                                                                                         ; |RISCV1|R5[11]                                                                                                         ; padio            ;
; |RISCV1|R5[10]                                                                                                         ; |RISCV1|R5[10]                                                                                                         ; padio            ;
; |RISCV1|R5[9]                                                                                                          ; |RISCV1|R5[9]                                                                                                          ; padio            ;
; |RISCV1|R5[8]                                                                                                          ; |RISCV1|R5[8]                                                                                                          ; padio            ;
; |RISCV1|R5[7]                                                                                                          ; |RISCV1|R5[7]                                                                                                          ; padio            ;
; |RISCV1|R5[6]                                                                                                          ; |RISCV1|R5[6]                                                                                                          ; padio            ;
; |RISCV1|R5[5]                                                                                                          ; |RISCV1|R5[5]                                                                                                          ; padio            ;
; |RISCV1|R5[4]                                                                                                          ; |RISCV1|R5[4]                                                                                                          ; padio            ;
; |RISCV1|R5[3]                                                                                                          ; |RISCV1|R5[3]                                                                                                          ; padio            ;
; |RISCV1|R5[2]                                                                                                          ; |RISCV1|R5[2]                                                                                                          ; padio            ;
; |RISCV1|R5[1]                                                                                                          ; |RISCV1|R5[1]                                                                                                          ; padio            ;
; |RISCV1|R5[0]                                                                                                          ; |RISCV1|R5[0]                                                                                                          ; padio            ;
; |RISCV1|R6[15]                                                                                                         ; |RISCV1|R6[15]                                                                                                         ; padio            ;
; |RISCV1|R6[14]                                                                                                         ; |RISCV1|R6[14]                                                                                                         ; padio            ;
; |RISCV1|R6[13]                                                                                                         ; |RISCV1|R6[13]                                                                                                         ; padio            ;
; |RISCV1|R6[12]                                                                                                         ; |RISCV1|R6[12]                                                                                                         ; padio            ;
; |RISCV1|R6[11]                                                                                                         ; |RISCV1|R6[11]                                                                                                         ; padio            ;
; |RISCV1|R6[10]                                                                                                         ; |RISCV1|R6[10]                                                                                                         ; padio            ;
; |RISCV1|R6[9]                                                                                                          ; |RISCV1|R6[9]                                                                                                          ; padio            ;
; |RISCV1|R6[8]                                                                                                          ; |RISCV1|R6[8]                                                                                                          ; padio            ;
; |RISCV1|R6[7]                                                                                                          ; |RISCV1|R6[7]                                                                                                          ; padio            ;
; |RISCV1|R6[6]                                                                                                          ; |RISCV1|R6[6]                                                                                                          ; padio            ;
; |RISCV1|R6[5]                                                                                                          ; |RISCV1|R6[5]                                                                                                          ; padio            ;
; |RISCV1|R6[4]                                                                                                          ; |RISCV1|R6[4]                                                                                                          ; padio            ;
; |RISCV1|R6[3]                                                                                                          ; |RISCV1|R6[3]                                                                                                          ; padio            ;
; |RISCV1|R6[2]                                                                                                          ; |RISCV1|R6[2]                                                                                                          ; padio            ;
; |RISCV1|R6[1]                                                                                                          ; |RISCV1|R6[1]                                                                                                          ; padio            ;
; |RISCV1|R6[0]                                                                                                          ; |RISCV1|R6[0]                                                                                                          ; padio            ;
; |RISCV1|R7[15]                                                                                                         ; |RISCV1|R7[15]                                                                                                         ; padio            ;
; |RISCV1|R7[14]                                                                                                         ; |RISCV1|R7[14]                                                                                                         ; padio            ;
; |RISCV1|R7[13]                                                                                                         ; |RISCV1|R7[13]                                                                                                         ; padio            ;
; |RISCV1|R7[12]                                                                                                         ; |RISCV1|R7[12]                                                                                                         ; padio            ;
; |RISCV1|R7[11]                                                                                                         ; |RISCV1|R7[11]                                                                                                         ; padio            ;
; |RISCV1|R7[10]                                                                                                         ; |RISCV1|R7[10]                                                                                                         ; padio            ;
; |RISCV1|R7[9]                                                                                                          ; |RISCV1|R7[9]                                                                                                          ; padio            ;
; |RISCV1|R7[8]                                                                                                          ; |RISCV1|R7[8]                                                                                                          ; padio            ;
; |RISCV1|R7[7]                                                                                                          ; |RISCV1|R7[7]                                                                                                          ; padio            ;
; |RISCV1|R7[6]                                                                                                          ; |RISCV1|R7[6]                                                                                                          ; padio            ;
; |RISCV1|R7[5]                                                                                                          ; |RISCV1|R7[5]                                                                                                          ; padio            ;
; |RISCV1|R7[4]                                                                                                          ; |RISCV1|R7[4]                                                                                                          ; padio            ;
; |RISCV1|R7[3]                                                                                                          ; |RISCV1|R7[3]                                                                                                          ; padio            ;
; |RISCV1|R7[2]                                                                                                          ; |RISCV1|R7[2]                                                                                                          ; padio            ;
; |RISCV1|R7[1]                                                                                                          ; |RISCV1|R7[1]                                                                                                          ; padio            ;
; |RISCV1|R7[0]                                                                                                          ; |RISCV1|R7[0]                                                                                                          ; padio            ;
; |RISCV1|W_SRC[1]                                                                                                       ; |RISCV1|W_SRC[1]                                                                                                       ; padio            ;
+------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 29 19:16:45 2024
Info: Command: quartus_sim --simulation_results_format=VWF RISC -c RISC
Info (324025): Using vector source file "E:/thietkeluanliso/NEW/thuchanh/RISC/Waveform40.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      28.40 %
Info (328052): Number of transitions in simulation is 11737
Info (324045): Vector file RISC.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4477 megabytes
    Info: Processing ended: Sun Dec 29 19:16:45 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


