INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/admin/Desktop/project/maxdiff/maxdiff.srcs/sim_1/new/flipflop_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flipflop_tb'
