{
  "signal": [
    {
      "name": "clk",
      "wave": "p................",
      "period": 1.0
    },
    {},
    {
      "name": "rst_n",
      "wave": "1................"
    },
    {},
    [
      "APB",
      {
        "name": "s_apb_PSEL",
        "wave": "0.1......0.......",
        "node": "..a......b......."
      },
      {
        "name": "s_apb_PENABLE",
        "wave": "0..1.....0.......",
        "node": "...c............."
      },
      {
        "name": "s_apb_PREADY",
        "wave": "0.....1..0.......",
        "node": "......d.........."
      },
      {
        "name": "s_apb_PWRITE",
        "wave": "0.1......0......."
      },
      {
        "name": "s_apb_PADDR",
        "wave": "x.2......x.......",
        "data": ["0x004"]
      },
      {
        "name": "s_apb_PWDATA",
        "wave": "x.2......x.......",
        "data": ["0x00FF"]
      }
    ],
    {},
    [
      "Internal",
      {
        "name": "cfg_gpio_enable",
        "wave": "1................"
      },
      {
        "name": "cfg_direction",
        "wave": "2.......3........",
        "data": ["0x0000", "0x00FF"],
        "node": "........e........"
      }
    ],
    {},
    [
      "Output",
      {
        "name": "gpio_oe",
        "wave": "2.......3........",
        "data": ["0x0000", "0x00FF"],
        "node": "........f........"
      }
    ]
  ],
  "head": {
    "text": "GPIO Direction Write - Configure Pins as Output",
    "tick": 0,
    "every": 2
  },
  "foot": {
    "text": "APB write to GPIO_DIRECTION (0x004) sets lower 8 bits as outputs"
  },
  "config": {
    "hscale": 1.5
  },
  "edge": [
    "a~>c Setup Phase",
    "c~>d Access Phase",
    "d~>e Direction Set",
    "e~>f OE Updated"
  ]
}
