// Seed: 1537450209
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  assign module_1._id_1 = 0;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1 : 1] id_15;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd54
) (
    output uwire id_0,
    input uwire _id_1,
    input uwire id_2,
    input supply0 id_3,
    input wand id_4
    , id_7,
    output tri id_5
);
  parameter id_8 = 1 !=? 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_5 = 1;
  wire [1 : id_1] id_9;
endmodule
