/* liberty_memcomp Version: 4.0.5-beta15 */
/* common_memcomp Version: 4.0.5-beta20 */
/* lang compiler Version: 4.1.6-beta1 Jul 19 2012 13:55:19 */
/*
 *       CONFIDENTIAL AND PROPRIETARY SOFTWARE OF ARM PHYSICAL IP, INC.
 *      
 *       Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.
 *      
 *       Use of this Software is subject to the terms and conditions of the
 *       applicable license agreement with ARM Physical IP, Inc.
 *       In addition, this Software is protected by patents, copyright law 
 *       and international treaties.
 *      
 *       The copyright notice(s) in this Software does not indicate actual or
 *       intended publication of this Software.
 *
 *      Liberty model for Synchronous Dual-Port Ram
 *
 *
 *       Instance Name:              SRAMdpw64d256
 *       Words:                      256
 *       Bits:                       64
 *       Mux:                        4
 *       Drive:                      6
 *       Write Mask:                 Off
 *       Write Thru:                 Off
 *       Extra Margin Adjustment:    On
 *       Redundant Columns:          0
 *       Test Muxes                  On
 *       Power Gating:               Off
 *       Retention:                  On
 *       Pipeline:                   Off
 *       Read Disturb Test:	        Off
 *       
 *       Creation Date:  Tue Jan 16 15:56:27 2024
 *       Version: 	r1p1
 *
 *      Verified With: Synopsys Primetime, Cadence Encounter Timing System,
 *                     Synopsys Design Compiler, Cadence RTL Compiler,
 *                     Magma Talus and Magma Blast.
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a default_max_transition
 *          constraint is set to the maximum characterized input slew.  Each
 *          output has a max_capacitance constraint set to the highest characterized
 *          output load.  These two constraints force Design Compiler to synthesize
 *          circuits that operate within the characterization space.  The user can
 *          tighten these constraints, if desired.  When writing SDF from EDA tools, 
 *          use the version 3.0 or 2.1 option. This ensures the SDF will annotate to 
 *          simulation models provided with this generator.
 *
 *      Modeling Limitations: 
 *          Due to limitations of the .lib format, some data reduction was necessary.
 *          When reducing data, minimum values were chosen for the fast case corner
 *          and maximum values were used for the typical and best case corners.  It
 *          is recommended that critical timing and setup and hold times be checked 
 *          at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(USERLIB_ss_0p99v_0p99v_125c) {
  delay_model         : table_lookup;
  library_features(report_delay_calculation,report_power_calculation);
  revision            : 1.1;        
  date                : "Tue Jan 16 15:56:27 2024";
  comment             : "Copyright (c) 1993 - 2024 ARM Physical IP, Inc.  All Rights Reserved.";


  /* unit attributes */
  time_unit           : "1ns";
  voltage_unit        : "1V";
  current_unit        : "1mA";
  leakage_power_unit  : "1mW";
  nom_process         : 1;
  nom_temperature     : 125.000;
  nom_voltage         : 0.990;
  capacitive_load_unit(1,pf);
  pulling_resistance_unit       : "1kohm";

  /* default attributes */
  default_cell_leakage_power    : 0;
  default_fanout_load           : 1;
  default_inout_pin_cap         : 0.005;
  default_input_pin_cap         : 0.005;
  default_output_pin_cap        : 0.0;

  /* threshold definitions */
  default_leakage_power_density : 0.0;
  slew_derate_from_library      : 0.500;
  slew_lower_threshold_pct_fall : 30.000;
  slew_upper_threshold_pct_fall : 70.000;
  slew_lower_threshold_pct_rise : 30.000;
  slew_upper_threshold_pct_rise : 70.000;
  input_threshold_pct_fall      : 50.000;
  input_threshold_pct_rise      : 50.000;
  output_threshold_pct_fall     : 50.000;
  output_threshold_pct_rise     : 50.000;

  /* k-factors */
  k_process_cell_fall           : 0.000;
  k_process_cell_leakage_power  : 0.000;
  k_process_cell_rise           : 0.000;
  k_process_fall_transition     : 0.000;
  k_process_hold_fall           : 0.000;
  k_process_hold_rise           : 0.000;
  k_process_internal_power      : 0.000;
  k_process_min_pulse_width_high : 0.000;
  k_process_min_pulse_width_low : 0.000;
  k_process_pin_cap             : 0.000;
  k_process_recovery_fall       : 0.000;
  k_process_recovery_rise       : 0.000;
  k_process_rise_transition     : 0.000;
  k_process_setup_fall          : 0.000;
  k_process_setup_rise          : 0.000;
  k_process_wire_cap            : 0.000;
  k_process_wire_res            : 0.000;
  k_temp_cell_fall              : 0.000;
  k_temp_cell_rise              : 0.000;
  k_temp_hold_fall              : 0.000;
  k_temp_hold_rise              : 0.000;
  k_temp_min_pulse_width_high   : 0.000;
  k_temp_min_pulse_width_low    : 0.000;
  k_temp_min_period             : 0.000;
  k_temp_rise_propagation       : 0.000;
  k_temp_fall_propagation       : 0.000;
  k_temp_rise_transition        : 0.000;
  k_temp_fall_transition        : 0.000;
  k_temp_recovery_fall          : 0.000;
  k_temp_recovery_rise          : 0.000;
  k_temp_setup_fall             : 0.000;
  k_temp_setup_rise             : 0.000;
  k_volt_cell_fall              : 0.000;
  k_volt_cell_rise              : 0.000;
  k_volt_hold_fall              : 0.000;
  k_volt_hold_rise              : 0.000;
  k_volt_min_pulse_width_high   : 0.000;
  k_volt_min_pulse_width_low    : 0.000;
  k_volt_min_period             : 0.000;
  k_volt_rise_propagation       : 0.000;
  k_volt_fall_propagation       : 0.000;
  k_volt_rise_transition        : 0.000;
  k_volt_fall_transition        : 0.000;
  k_volt_recovery_fall          : 0.000;
  k_volt_recovery_rise          : 0.000;
  k_volt_setup_fall             : 0.000;
  k_volt_setup_rise             : 0.000;

  /* operation conditions */
  voltage_map (VDDCE, 0.99);
  voltage_map (VDDPE, 0.99);
  voltage_map (VSSE, 0);
  operating_conditions(ss_0p99v_0p99v_125c) {
    process      : 1;
    temperature  : 125.000;
    voltage      : 0.990;
    tree_type    : balanced_tree;
  }
  default_operating_conditions : ss_0p99v_0p99v_125c;

  /* wire-loads */
  wire_load("sample") {
    resistance   : 1.6e-05;
    capacitance  : 0.0002;
    area         : 1.7;
    slope        : 500;
    fanout_length(1,500);
  }

  /* templates */ 
  define ("peak_current", "cell", "float");
  define ("retention_current", "cell", "float");
  lu_table_template(SRAMdpw64d256_bist_mux_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mux_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_delay_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_bist_mux_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_mem_out_slew_template) {
    variable_1 : input_net_transition;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_clk_setup_constraint_template) {
    variable_1 : related_pin_transition;
    variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_constraint_template) {
     variable_1 : related_pin_transition;
     variable_2 : constrained_pin_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_delay_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  lu_table_template(SRAMdpw64d256_cts1x7_slew_template) {
    variable_1 : input_net_transition;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_memload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
    variable_1 : input_transition_time;
    variable_2 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
    index_2 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_memload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_bmuxload) {
    variable_1 : total_output_net_capacitance;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_clkslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  power_lut_template(SRAMdpw64d256_energy_template_sigslew) {
    variable_1 : input_transition_time;
    index_1 ("1000, 1001, 1002, 1003, 1004, 1005, 1006");
  }
  type (SRAMdpw64d256_DATA) {
    base_type : array ;
    data_type : bit ;
    bit_width : 64;
    bit_from : 63;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_SCAN) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPM) {
    base_type : array ;
    data_type : bit ;
    bit_width : 3;
    bit_from : 2;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_UPMW) {
    base_type : array ;
    data_type : bit ;
    bit_width : 2;
    bit_from : 1;
    bit_to : 0 ;
    downto : true ;
  }
  type (SRAMdpw64d256_ADDRESS) {
    base_type : array ;
    data_type : bit ;
    bit_width : 8;
    bit_from : 7;
    bit_to : 0 ;
    downto : true ;
  }
  cell(SRAMdpw64d256) {
    area : 30945.766350;
    dont_use : TRUE;
    dont_touch : TRUE;
    interface_timing : TRUE;
    retention_cell : "mtcmos";
    /* Peak current of all modes. */
    peak_current : 49.713899;
    /* leakage current in retention mode (RET1N=0) */
    retention_current : 6.866e-03;
    memory() {
      type : ram;
      address_width : 8;
      word_width : 64;
    }
    pg_pin(VDDCE) {
      voltage_name : VDDCE;
      pg_type : backup_power;
    }
    pg_pin(VDDPE) {
      voltage_name : VDDPE;
      pg_type : primary_power;
    }
    pg_pin(VSSE) {
      voltage_name : VSSE;
      pg_type : primary_ground;
    }
    pin(CENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243779, 0.253281, 0.279914, 0.316668, 0.358633, 0.541497, 0.862472", \
           "0.247489, 0.257393, 0.284212, 0.320842, 0.362822, 0.544593, 0.861699", \
           "0.261806, 0.271255, 0.298549, 0.334675, 0.376941, 0.553556, 0.876995", \
           "0.289713, 0.299587, 0.326097, 0.363275, 0.405030, 0.587856, 0.891938", \
           "0.332485, 0.342082, 0.368793, 0.406512, 0.447795, 0.630215, 0.948947", \
           "0.383058, 0.392075, 0.418639, 0.455604, 0.497462, 0.679336, 1.000134", \
           "0.436845, 0.446372, 0.473151, 0.510046, 0.552009, 0.734366, 1.054312" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.207212, 0.215289, 0.237927, 0.269168, 0.304838, 0.460273, 0.733101", \
           "0.210366, 0.218784, 0.241580, 0.272716, 0.308399, 0.462904, 0.732444", \
           "0.222536, 0.230567, 0.253767, 0.284474, 0.320400, 0.470523, 0.745446", \
           "0.246256, 0.254649, 0.277182, 0.308784, 0.344275, 0.499678, 0.758147", \
           "0.282613, 0.290770, 0.313474, 0.345535, 0.380626, 0.535683, 0.806605", \
           "0.325599, 0.333264, 0.355843, 0.387264, 0.422843, 0.577435, 0.850113", \
           "0.371318, 0.379416, 0.402178, 0.433539, 0.469207, 0.624211, 0.896165" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054166, 0.064729, 0.103680, 0.171111, 0.258437, 0.606071, 1.237350", \
           "0.054515, 0.064939, 0.103279, 0.170286, 0.253847, 0.593060, 1.243912", \
           "0.053943, 0.065262, 0.103251, 0.171497, 0.258422, 0.630565, 1.230998", \
           "0.054107, 0.064540, 0.103997, 0.170994, 0.253786, 0.617626, 1.252121", \
           "0.055155, 0.066374, 0.104832, 0.170809, 0.254079, 0.611926, 1.242679", \
           "0.054262, 0.065099, 0.104869, 0.171194, 0.255243, 0.607886, 1.220700", \
           "0.054173, 0.065341, 0.104150, 0.171714, 0.253834, 0.603194, 1.232733" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054166, 0.064729, 0.103680, 0.171111, 0.258437, 0.606071, 1.237350", \
           "0.054515, 0.064939, 0.103279, 0.170286, 0.253847, 0.593060, 1.243912", \
           "0.053943, 0.065262, 0.103251, 0.171497, 0.258422, 0.630565, 1.230998", \
           "0.054107, 0.064540, 0.103997, 0.170994, 0.253786, 0.617626, 1.252121", \
           "0.055155, 0.066374, 0.104832, 0.170809, 0.254079, 0.611926, 1.242679", \
           "0.054262, 0.065099, 0.104869, 0.171194, 0.255243, 0.607886, 1.220700", \
           "0.054173, 0.065341, 0.104150, 0.171714, 0.253834, 0.603194, 1.232733" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.239091, 0.249593, 0.280396, 0.322918, 0.372734, 0.578494, 0.937490", \
           "0.242139, 0.252849, 0.283526, 0.326515, 0.375247, 0.579887, 0.937136", \
           "0.255343, 0.266009, 0.296447, 0.339082, 0.388144, 0.593112, 0.947390", \
           "0.279546, 0.290391, 0.321073, 0.364111, 0.413001, 0.617076, 0.976597", \
           "0.317973, 0.328685, 0.359317, 0.401906, 0.451102, 0.655607, 1.013193", \
           "0.359358, 0.370884, 0.401274, 0.443766, 0.492801, 0.695032, 1.052231", \
           "0.402259, 0.412951, 0.443410, 0.485951, 0.533775, 0.737437, 1.095077" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.203227, 0.212154, 0.238337, 0.274480, 0.316824, 0.491720, 0.796866", \
           "0.205818, 0.214922, 0.240997, 0.277537, 0.318960, 0.492904, 0.796566", \
           "0.217041, 0.226108, 0.251980, 0.288220, 0.329922, 0.504145, 0.805282", \
           "0.237614, 0.246833, 0.272912, 0.309495, 0.351051, 0.524515, 0.830107", \
           "0.270277, 0.279382, 0.305419, 0.341620, 0.383437, 0.557266, 0.861214", \
           "0.305454, 0.315251, 0.341083, 0.377201, 0.418881, 0.590777, 0.894397", \
           "0.341921, 0.351008, 0.376898, 0.413058, 0.453708, 0.626822, 0.930815" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057517, 0.070019, 0.113615, 0.186908, 0.275867, 0.658300, 1.322561", \
           "0.057430, 0.070017, 0.114203, 0.187616, 0.276868, 0.666337, 1.343609", \
           "0.057265, 0.069952, 0.114129, 0.187117, 0.277943, 0.661961, 1.368428", \
           "0.057599, 0.070158, 0.114599, 0.187132, 0.275627, 0.669910, 1.338008", \
           "0.057994, 0.070552, 0.113836, 0.188880, 0.280809, 0.662080, 1.334139", \
           "0.059570, 0.070122, 0.115031, 0.191192, 0.276963, 0.662716, 1.356716", \
           "0.057758, 0.070030, 0.113927, 0.187207, 0.276520, 0.662778, 1.325974" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057517, 0.070019, 0.113615, 0.186908, 0.275867, 0.658300, 1.322561", \
           "0.057430, 0.070017, 0.114203, 0.187616, 0.276868, 0.666337, 1.343609", \
           "0.057265, 0.069952, 0.114129, 0.187117, 0.277943, 0.661961, 1.368428", \
           "0.057599, 0.070158, 0.114599, 0.187132, 0.275627, 0.669910, 1.338008", \
           "0.057994, 0.070552, 0.113836, 0.188880, 0.280809, 0.662080, 1.334139", \
           "0.059570, 0.070122, 0.115031, 0.191192, 0.276963, 0.662716, 1.356716", \
           "0.057758, 0.070030, 0.113927, 0.187207, 0.276520, 0.662778, 1.325974" \
         );
        }
      }
      timing() {
        related_pin : "TCENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.328840, 0.338341, 0.364974, 0.401729, 0.443694, 0.626558, 0.947532", \
           "0.332866, 0.342770, 0.369589, 0.406219, 0.448199, 0.629970, 0.947076", \
           "0.347067, 0.356516, 0.383810, 0.419936, 0.462201, 0.638817, 0.962256", \
           "0.373519, 0.383393, 0.409902, 0.447081, 0.488835, 0.671661, 0.975743", \
           "0.418386, 0.427982, 0.454694, 0.492412, 0.533695, 0.716115, 1.034847", \
           "0.480193, 0.489210, 0.515774, 0.552739, 0.594597, 0.776471, 1.097269", \
           "0.552904, 0.562431, 0.589210, 0.626105, 0.668068, 0.850425, 1.170371" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.279514, 0.287590, 0.310228, 0.341469, 0.377140, 0.532574, 0.805402", \
           "0.282936, 0.291355, 0.314151, 0.345286, 0.380969, 0.535475, 0.805015", \
           "0.295007, 0.303039, 0.326238, 0.356946, 0.392871, 0.542995, 0.817918", \
           "0.317491, 0.325884, 0.348417, 0.380019, 0.415510, 0.570912, 0.829382", \
           "0.355628, 0.363785, 0.386490, 0.418550, 0.453641, 0.608698, 0.879620", \
           "0.408164, 0.415829, 0.438408, 0.469828, 0.505408, 0.660000, 0.932678", \
           "0.469968, 0.478066, 0.500829, 0.532189, 0.567857, 0.722862, 0.994815" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054160, 0.064567, 0.121615, 0.159828, 0.226703, 0.602915, 1.247573", \
           "0.054043, 0.065568, 0.104332, 0.158217, 0.235279, 0.612895, 1.261723", \
           "0.054059, 0.064731, 0.103392, 0.170916, 0.254970, 0.618680, 1.220088", \
           "0.053872, 0.064938, 0.103039, 0.170350, 0.254714, 0.616421, 1.237236", \
           "0.054262, 0.064682, 0.103407, 0.170562, 0.254823, 0.608765, 1.234843", \
           "0.054039, 0.065725, 0.103252, 0.170136, 0.255794, 0.616325, 1.245552", \
           "0.054367, 0.065270, 0.103441, 0.170698, 0.254394, 0.598742, 1.231369" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054160, 0.064567, 0.121615, 0.159828, 0.226703, 0.602915, 1.247573", \
           "0.054043, 0.065568, 0.104332, 0.158217, 0.235279, 0.612895, 1.261723", \
           "0.054059, 0.064731, 0.103392, 0.170916, 0.254970, 0.618680, 1.220088", \
           "0.053872, 0.064938, 0.103039, 0.170350, 0.254714, 0.616421, 1.237236", \
           "0.054262, 0.064682, 0.103407, 0.170562, 0.254823, 0.608765, 1.234843", \
           "0.054039, 0.065725, 0.103252, 0.170136, 0.255794, 0.616325, 1.245552", \
           "0.054367, 0.065270, 0.103441, 0.170698, 0.254394, 0.598742, 1.231369" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.323060, 0.333562, 0.364365, 0.406887, 0.456704, 0.662463, 1.021459", \
           "0.325867, 0.336578, 0.367254, 0.410243, 0.458975, 0.663615, 1.020865", \
           "0.338970, 0.349637, 0.380074, 0.422710, 0.471771, 0.676739, 1.031017", \
           "0.362353, 0.373198, 0.403880, 0.446919, 0.495808, 0.699884, 1.059404", \
           "0.402846, 0.413558, 0.444190, 0.486779, 0.535975, 0.740480, 1.098066", \
           "0.457502, 0.469028, 0.499418, 0.541910, 0.590946, 0.793176, 1.150376", \
           "0.520581, 0.531273, 0.561732, 0.604273, 0.652097, 0.855759, 1.213399" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.274601, 0.283528, 0.309711, 0.345854, 0.388198, 0.563093, 0.868240", \
           "0.276987, 0.286091, 0.312166, 0.348707, 0.390129, 0.564073, 0.867735", \
           "0.288124, 0.297191, 0.323063, 0.359303, 0.401005, 0.575228, 0.876365", \
           "0.308000, 0.317219, 0.343298, 0.379881, 0.421437, 0.594901, 0.900494", \
           "0.342419, 0.351524, 0.377561, 0.413762, 0.455579, 0.629408, 0.933356", \
           "0.388877, 0.398674, 0.424505, 0.460623, 0.502304, 0.674200, 0.977819", \
           "0.442494, 0.451582, 0.477472, 0.513632, 0.554282, 0.727395, 1.031389" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062040, 0.075245, 0.115907, 0.185828, 0.274600, 0.674414, 1.363358", \
           "0.062168, 0.075539, 0.118001, 0.185178, 0.275760, 0.670193, 1.360611", \
           "0.063880, 0.075712, 0.117865, 0.185947, 0.276634, 0.656382, 1.333987", \
           "0.062788, 0.071703, 0.111778, 0.187280, 0.271402, 0.667536, 1.328151", \
           "0.059829, 0.075288, 0.118830, 0.181506, 0.274595, 0.656638, 1.329091", \
           "0.059900, 0.074244, 0.120763, 0.192138, 0.274190, 0.655156, 1.333882", \
           "0.058342, 0.070187, 0.112401, 0.183930, 0.274937, 0.656090, 1.334055" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062040, 0.075245, 0.115907, 0.185828, 0.274600, 0.674414, 1.363358", \
           "0.062168, 0.075539, 0.118001, 0.185178, 0.275760, 0.670193, 1.360611", \
           "0.063880, 0.075712, 0.117865, 0.185947, 0.276634, 0.656382, 1.333987", \
           "0.062788, 0.071703, 0.111778, 0.187280, 0.271402, 0.667536, 1.328151", \
           "0.059829, 0.075288, 0.118830, 0.181506, 0.274595, 0.656638, 1.329091", \
           "0.059900, 0.074244, 0.120763, 0.192138, 0.274190, 0.655156, 1.333882", \
           "0.058342, 0.070187, 0.112401, 0.183930, 0.274937, 0.656090, 1.334055" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENA & TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b0 && TCENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.725893, 0.735395, 0.762028, 0.798782, 0.840747, 1.023611, 1.344585", \
           "0.730304, 0.740208, 0.767026, 0.803656, 0.845637, 1.027408, 1.344514", \
           "0.746740, 0.756189, 0.783483, 0.819609, 0.861875, 1.038490, 1.361929", \
           "0.778290, 0.788164, 0.814674, 0.851852, 0.893607, 1.076433, 1.380515", \
           "0.826620, 0.836216, 0.862927, 0.900646, 0.941929, 1.124349, 1.443081", \
           "0.882396, 0.891413, 0.917976, 0.954942, 0.996800, 1.178673, 1.499471", \
           "0.941072, 0.950599, 0.977379, 1.014273, 1.056236, 1.238594, 1.558540" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.617009, 0.625085, 0.647724, 0.678965, 0.714635, 0.870069, 1.142898", \
           "0.620758, 0.629177, 0.651973, 0.683108, 0.718791, 0.873297, 1.142837", \
           "0.634729, 0.642761, 0.665961, 0.696668, 0.732593, 0.882717, 1.157640", \
           "0.661547, 0.669940, 0.692472, 0.724074, 0.759566, 0.914968, 1.173438", \
           "0.702627, 0.710784, 0.733488, 0.765549, 0.800640, 0.955697, 1.226619", \
           "0.750036, 0.757701, 0.780280, 0.811701, 0.847280, 1.001872, 1.274550", \
           "0.799911, 0.808010, 0.830772, 0.862132, 0.897801, 1.052805, 1.324759" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053770, 0.065802, 0.105048, 0.172400, 0.251507, 0.612600, 1.264804", \
           "0.054339, 0.065781, 0.103280, 0.171442, 0.253776, 0.615176, 1.259195", \
           "0.054039, 0.065790, 0.104837, 0.172307, 0.252609, 0.610137, 1.238350", \
           "0.054685, 0.065154, 0.104749, 0.170215, 0.255929, 0.610467, 1.251315", \
           "0.053883, 0.065937, 0.105075, 0.170635, 0.255248, 0.608045, 1.234841", \
           "0.053989, 0.065016, 0.105094, 0.171313, 0.256670, 0.615988, 1.240403", \
           "0.054497, 0.065964, 0.105088, 0.169691, 0.252999, 0.614888, 1.270263" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053770, 0.065802, 0.105048, 0.172400, 0.251507, 0.612600, 1.264804", \
           "0.054339, 0.065781, 0.103280, 0.171442, 0.253776, 0.615176, 1.259195", \
           "0.054039, 0.065790, 0.104837, 0.172307, 0.252609, 0.610137, 1.238350", \
           "0.054685, 0.065154, 0.104749, 0.170215, 0.255929, 0.610467, 1.251315", \
           "0.053883, 0.065937, 0.105075, 0.170635, 0.255248, 0.608045, 1.234841", \
           "0.053989, 0.065016, 0.105094, 0.171313, 0.256670, 0.615988, 1.240403", \
           "0.054497, 0.065964, 0.105088, 0.169691, 0.252999, 0.614888, 1.270263" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.650996, 0.661498, 0.692301, 0.734823, 0.784640, 0.990399, 1.349395", \
           "0.655339, 0.666050, 0.696727, 0.739715, 0.788448, 0.993088, 1.350337", \
           "0.673685, 0.684351, 0.714789, 0.757424, 0.806486, 1.011453, 1.365732", \
           "0.706732, 0.717577, 0.748259, 0.791297, 0.840187, 1.044262, 1.403783", \
           "0.755309, 0.766021, 0.796653, 0.839242, 0.888438, 1.092943, 1.450529", \
           "0.809259, 0.820785, 0.851175, 0.893667, 0.942702, 1.144933, 1.502132", \
           "0.871747, 0.882439, 0.912897, 0.955438, 1.003262, 1.206925, 1.564564" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.553346, 0.562273, 0.588456, 0.624600, 0.666944, 0.841839, 1.146986", \
           "0.557039, 0.566143, 0.592218, 0.628758, 0.670180, 0.844125, 1.147786", \
           "0.572632, 0.581699, 0.607570, 0.643811, 0.685513, 0.859735, 1.160872", \
           "0.600722, 0.609940, 0.636020, 0.672602, 0.714159, 0.887623, 1.193215", \
           "0.642013, 0.651118, 0.677155, 0.713356, 0.755172, 0.929002, 1.232950", \
           "0.687870, 0.697667, 0.723498, 0.759617, 0.801297, 0.973193, 1.276812", \
           "0.740985, 0.750073, 0.775963, 0.812123, 0.852773, 1.025886, 1.329880" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.058033, 0.077215, 0.118628, 0.184676, 0.274127, 0.670812, 1.355325", \
           "0.063606, 0.071152, 0.118297, 0.183347, 0.274731, 0.660214, 1.356747", \
           "0.057502, 0.070340, 0.116773, 0.185526, 0.274071, 0.665282, 1.336442", \
           "0.057960, 0.075891, 0.116932, 0.184968, 0.271286, 0.660011, 1.330876", \
           "0.057947, 0.076042, 0.116772, 0.185389, 0.275187, 0.660177, 1.334034", \
           "0.057955, 0.075692, 0.113028, 0.180948, 0.274657, 0.670999, 1.338113", \
           "0.058168, 0.076341, 0.110948, 0.181688, 0.271551, 0.653774, 1.328627" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.058033, 0.077215, 0.118628, 0.184676, 0.274127, 0.670812, 1.355325", \
           "0.063606, 0.071152, 0.118297, 0.183347, 0.274731, 0.660214, 1.356747", \
           "0.057502, 0.070340, 0.116773, 0.185526, 0.274071, 0.665282, 1.336442", \
           "0.057960, 0.075891, 0.116932, 0.184968, 0.271286, 0.660011, 1.330876", \
           "0.057947, 0.076042, 0.116772, 0.185389, 0.275187, 0.660177, 1.334034", \
           "0.057955, 0.075692, 0.113028, 0.180948, 0.274657, 0.670999, 1.338113", \
           "0.058168, 0.076341, 0.110948, 0.181688, 0.271551, 0.653774, 1.328627" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENA & !TCENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENA == 1'b1 && TCENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.549631, 0.559133, 0.585766, 0.622520, 0.664485, 0.847349, 1.168324", \
           "0.554364, 0.564268, 0.591087, 0.627716, 0.669697, 0.851468, 1.168574", \
           "0.571964, 0.581413, 0.608706, 0.644833, 0.687098, 0.863714, 1.187153", \
           "0.605262, 0.615136, 0.641645, 0.678824, 0.720578, 0.903405, 1.207487", \
           "0.653792, 0.663388, 0.690100, 0.727818, 0.769101, 0.951521, 1.270253", \
           "0.708832, 0.717849, 0.744413, 0.781378, 0.823236, 1.005110, 1.325908", \
           "0.768622, 0.778149, 0.804928, 0.841823, 0.883786, 1.066143, 1.386089" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.467187, 0.475263, 0.497901, 0.529142, 0.564813, 0.720247, 0.993075", \
           "0.471209, 0.479628, 0.502424, 0.533559, 0.569242, 0.723748, 0.993288", \
           "0.486169, 0.494201, 0.517400, 0.548108, 0.584033, 0.734157, 1.009080", \
           "0.514473, 0.522866, 0.545398, 0.577000, 0.612492, 0.767894, 1.026364", \
           "0.555723, 0.563880, 0.586585, 0.618646, 0.653736, 0.808793, 1.079715", \
           "0.602507, 0.610172, 0.632751, 0.664172, 0.699751, 0.854343, 1.127021", \
           "0.653328, 0.661426, 0.684189, 0.715549, 0.751218, 0.906222, 1.178176" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054125, 0.065866, 0.104026, 0.170502, 0.254851, 0.635547, 1.283321", \
           "0.055071, 0.065781, 0.104016, 0.170170, 0.254737, 0.620090, 1.230607", \
           "0.054029, 0.064593, 0.103204, 0.170269, 0.252510, 0.630223, 1.250128", \
           "0.054709, 0.065487, 0.104649, 0.170511, 0.255181, 0.618118, 1.234315", \
           "0.054702, 0.066101, 0.104067, 0.169702, 0.254588, 0.614472, 1.264788", \
           "0.054228, 0.065649, 0.104681, 0.170982, 0.256362, 0.620365, 1.249353", \
           "0.053640, 0.066524, 0.103972, 0.170456, 0.256884, 0.638844, 1.295336" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054125, 0.065866, 0.104026, 0.170502, 0.254851, 0.635547, 1.283321", \
           "0.055071, 0.065781, 0.104016, 0.170170, 0.254737, 0.620090, 1.230607", \
           "0.054029, 0.064593, 0.103204, 0.170269, 0.252510, 0.630223, 1.250128", \
           "0.054709, 0.065487, 0.104649, 0.170511, 0.255181, 0.618118, 1.234315", \
           "0.054702, 0.066101, 0.104067, 0.169702, 0.254588, 0.614472, 1.264788", \
           "0.054228, 0.065649, 0.104681, 0.170982, 0.256362, 0.620365, 1.249353", \
           "0.053640, 0.066524, 0.103972, 0.170456, 0.256884, 0.638844, 1.295336" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.585047, 0.595550, 0.626353, 0.668875, 0.718691, 0.924450, 1.283447", \
           "0.588877, 0.599587, 0.630264, 0.673253, 0.721985, 0.926625, 1.283874", \
           "0.606040, 0.616707, 0.647144, 0.689780, 0.738841, 0.943809, 1.298087", \
           "0.637111, 0.647956, 0.678638, 0.721677, 0.770566, 0.974642, 1.334162", \
           "0.685047, 0.695759, 0.726391, 0.768980, 0.818176, 1.022681, 1.380267", \
           "0.740185, 0.751711, 0.782101, 0.824593, 0.873629, 1.075859, 1.433059", \
           "0.801065, 0.811757, 0.842216, 0.884757, 0.932580, 1.136243, 1.493883" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.497290, 0.506217, 0.532400, 0.568543, 0.610888, 0.785783, 1.090930", \
           "0.500545, 0.509649, 0.535725, 0.572265, 0.613687, 0.787632, 1.091293", \
           "0.515134, 0.524201, 0.550072, 0.586313, 0.628015, 0.802238, 1.103374", \
           "0.541545, 0.550763, 0.576843, 0.613425, 0.654981, 0.828445, 1.134038", \
           "0.582290, 0.591395, 0.617432, 0.653633, 0.695450, 0.869279, 1.173227", \
           "0.629157, 0.638954, 0.664786, 0.700904, 0.742584, 0.914480, 1.218100", \
           "0.680906, 0.689993, 0.715883, 0.752043, 0.792693, 0.965807, 1.269800" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057787, 0.070473, 0.118984, 0.186731, 0.275640, 0.657398, 1.323969", \
           "0.058014, 0.070681, 0.118768, 0.180411, 0.268448, 0.657161, 1.357165", \
           "0.057991, 0.070672, 0.113695, 0.188890, 0.277241, 0.662633, 1.357171", \
           "0.058147, 0.070491, 0.120675, 0.188389, 0.267770, 0.668481, 1.333859", \
           "0.058425, 0.070277, 0.112783, 0.180721, 0.277134, 0.657078, 1.351711", \
           "0.058363, 0.070643, 0.112782, 0.182168, 0.273887, 0.671341, 1.330652", \
           "0.062926, 0.070509, 0.113064, 0.182104, 0.267941, 0.658801, 1.325578" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057787, 0.070473, 0.118984, 0.186731, 0.275640, 0.657398, 1.323969", \
           "0.058014, 0.070681, 0.118768, 0.180411, 0.268448, 0.657161, 1.357165", \
           "0.057991, 0.070672, 0.113695, 0.188890, 0.277241, 0.662633, 1.357171", \
           "0.058147, 0.070491, 0.120675, 0.188389, 0.267770, 0.668481, 1.333859", \
           "0.058425, 0.070277, 0.112783, 0.180721, 0.277134, 0.657078, 1.351711", \
           "0.058363, 0.070643, 0.112782, 0.182168, 0.273887, 0.671341, 1.330652", \
           "0.062926, 0.070509, 0.113064, 0.182104, 0.267941, 0.658801, 1.325578" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243892, 0.254394, 0.285197, 0.327719, 0.377536, 0.583295, 0.942291", \
           "0.248466, 0.259177, 0.289853, 0.332842, 0.381574, 0.586214, 0.943463", \
           "0.266546, 0.277213, 0.307650, 0.350286, 0.399347, 0.604315, 0.958594", \
           "0.298552, 0.309398, 0.340079, 0.383118, 0.432007, 0.636083, 0.995603", \
           "0.342348, 0.353060, 0.383692, 0.426282, 0.475478, 0.679983, 1.037569", \
           "0.390799, 0.402325, 0.432715, 0.475207, 0.524243, 0.726473, 1.083673", \
           "0.445236, 0.455928, 0.486386, 0.528927, 0.576751, 0.780414, 1.138053" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.207308, 0.216235, 0.242418, 0.278561, 0.320905, 0.495801, 0.800947", \
           "0.211196, 0.220300, 0.246375, 0.282916, 0.324338, 0.498282, 0.801944", \
           "0.226564, 0.235631, 0.261503, 0.297743, 0.339445, 0.513668, 0.814805", \
           "0.253770, 0.262988, 0.289067, 0.325650, 0.367206, 0.540670, 0.846263", \
           "0.290996, 0.300101, 0.326138, 0.362339, 0.404156, 0.577985, 0.881934", \
           "0.332179, 0.341976, 0.367808, 0.403926, 0.445606, 0.617502, 0.921122", \
           "0.378451, 0.387538, 0.413428, 0.449588, 0.490238, 0.663351, 0.967345" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056624, 0.068429, 0.103888, 0.171196, 0.253798, 0.611643, 1.227170", \
           "0.055606, 0.065331, 0.104971, 0.170266, 0.255550, 0.613264, 1.242302", \
           "0.054837, 0.065951, 0.104743, 0.170831, 0.255824, 0.613164, 1.246870", \
           "0.054859, 0.067762, 0.103568, 0.170304, 0.252261, 0.616299, 1.253544", \
           "0.055036, 0.065677, 0.106674, 0.174980, 0.255142, 0.616701, 1.213960", \
           "0.054986, 0.067068, 0.104874, 0.172955, 0.256261, 0.616308, 1.228654", \
           "0.056499, 0.066336, 0.103586, 0.170679, 0.253460, 0.608316, 1.237603" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056624, 0.068429, 0.103888, 0.171196, 0.253798, 0.611643, 1.227170", \
           "0.055606, 0.065331, 0.104971, 0.170266, 0.255550, 0.613264, 1.242302", \
           "0.054837, 0.065951, 0.104743, 0.170831, 0.255824, 0.613164, 1.246870", \
           "0.054859, 0.067762, 0.103568, 0.170304, 0.252261, 0.616299, 1.253544", \
           "0.055036, 0.065677, 0.106674, 0.174980, 0.255142, 0.616701, 1.213960", \
           "0.054986, 0.067068, 0.104874, 0.172955, 0.256261, 0.616308, 1.228654", \
           "0.056499, 0.066336, 0.103586, 0.170679, 0.253460, 0.608316, 1.237603" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.246542, 0.257044, 0.287847, 0.330369, 0.380186, 0.585945, 0.944941", \
           "0.250845, 0.261556, 0.292233, 0.335221, 0.383953, 0.588594, 0.945843", \
           "0.268100, 0.278766, 0.309204, 0.351839, 0.400901, 0.605868, 0.960147", \
           "0.299660, 0.310505, 0.341187, 0.384225, 0.433115, 0.637190, 0.996711", \
           "0.349340, 0.360052, 0.390684, 0.433274, 0.482469, 0.686975, 1.044561", \
           "0.407630, 0.419156, 0.449546, 0.492038, 0.541074, 0.743304, 1.100504", \
           "0.471586, 0.482278, 0.512736, 0.555277, 0.603101, 0.806764, 1.164403" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.209560, 0.218487, 0.244670, 0.280814, 0.323158, 0.498053, 0.803200", \
           "0.213219, 0.222323, 0.248398, 0.284938, 0.326360, 0.500305, 0.803967", \
           "0.227885, 0.236951, 0.262823, 0.299063, 0.340765, 0.514988, 0.816125", \
           "0.254711, 0.263929, 0.290009, 0.326591, 0.368148, 0.541611, 0.847204", \
           "0.296939, 0.306044, 0.332081, 0.368282, 0.410099, 0.583928, 0.887877", \
           "0.346486, 0.356283, 0.382114, 0.418232, 0.459913, 0.631809, 0.935428", \
           "0.400848, 0.409936, 0.435826, 0.471986, 0.512636, 0.685749, 0.989743" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057426, 0.070197, 0.114043, 0.187776, 0.276963, 0.661130, 1.336813", \
           "0.057881, 0.069478, 0.113707, 0.187279, 0.276747, 0.664110, 1.337423", \
           "0.057919, 0.070341, 0.112657, 0.181982, 0.270423, 0.661569, 1.335634", \
           "0.057918, 0.070182, 0.113139, 0.187454, 0.269656, 0.657487, 1.358560", \
           "0.057481, 0.070490, 0.112650, 0.185581, 0.277919, 0.662249, 1.325071", \
           "0.059267, 0.074160, 0.120047, 0.186648, 0.271887, 0.664197, 1.361084", \
           "0.056643, 0.070031, 0.112120, 0.184559, 0.273410, 0.661351, 1.332319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057426, 0.070197, 0.114043, 0.187776, 0.276963, 0.661130, 1.336813", \
           "0.057881, 0.069478, 0.113707, 0.187279, 0.276747, 0.664110, 1.337423", \
           "0.057919, 0.070341, 0.112657, 0.181982, 0.270423, 0.661569, 1.335634", \
           "0.057918, 0.070182, 0.113139, 0.187454, 0.269656, 0.657487, 1.358560", \
           "0.057481, 0.070490, 0.112650, 0.185581, 0.277919, 0.662249, 1.325071", \
           "0.059267, 0.074160, 0.120047, 0.186648, 0.271887, 0.664197, 1.361084", \
           "0.056643, 0.070031, 0.112120, 0.184559, 0.273410, 0.661351, 1.332319" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145" \
         );
        }
      }
    }
    pin(WENYA) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "WENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243576, 0.253078, 0.279711, 0.316465, 0.358430, 0.541294, 0.862269", \
           "0.247184, 0.257088, 0.283906, 0.320536, 0.362517, 0.544288, 0.861394", \
           "0.261407, 0.270855, 0.298149, 0.334275, 0.376541, 0.553157, 0.876595", \
           "0.289317, 0.299191, 0.325700, 0.362879, 0.404633, 0.587459, 0.891541", \
           "0.332097, 0.341694, 0.368405, 0.406124, 0.447407, 0.629827, 0.948559", \
           "0.382355, 0.391372, 0.417935, 0.454901, 0.496759, 0.678632, 0.999430", \
           "0.435737, 0.445264, 0.472043, 0.508938, 0.550901, 0.733259, 1.053204" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.207040, 0.215116, 0.237754, 0.268995, 0.304666, 0.460100, 0.732928", \
           "0.210106, 0.218525, 0.241320, 0.272456, 0.308139, 0.462645, 0.732185", \
           "0.222196, 0.230227, 0.253427, 0.284134, 0.320060, 0.470183, 0.745106", \
           "0.245919, 0.254312, 0.276845, 0.308447, 0.343938, 0.499341, 0.757810", \
           "0.282283, 0.290440, 0.313144, 0.345205, 0.380296, 0.535353, 0.806275", \
           "0.325002, 0.332666, 0.355245, 0.386666, 0.422245, 0.576838, 0.849516", \
           "0.370376, 0.378474, 0.401237, 0.432597, 0.468266, 0.623270, 0.895224" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055318, 0.065750, 0.109288, 0.171927, 0.254619, 0.606311, 1.248614", \
           "0.055263, 0.066712, 0.105245, 0.172955, 0.257117, 0.614490, 1.263143", \
           "0.055009, 0.065803, 0.104569, 0.172018, 0.256125, 0.619369, 1.220722", \
           "0.055009, 0.066204, 0.104350, 0.171479, 0.255905, 0.617578, 1.238176", \
           "0.055218, 0.065813, 0.104505, 0.172083, 0.255784, 0.609608, 1.236347", \
           "0.055131, 0.066737, 0.104482, 0.171481, 0.257547, 0.617493, 1.246772", \
           "0.055559, 0.066330, 0.104608, 0.171860, 0.255456, 0.599663, 1.232506" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055318, 0.065750, 0.109288, 0.171927, 0.254619, 0.606311, 1.248614", \
           "0.055263, 0.066712, 0.105245, 0.172955, 0.257117, 0.614490, 1.263143", \
           "0.055009, 0.065803, 0.104569, 0.172018, 0.256125, 0.619369, 1.220722", \
           "0.055009, 0.066204, 0.104350, 0.171479, 0.255905, 0.617578, 1.238176", \
           "0.055218, 0.065813, 0.104505, 0.172083, 0.255784, 0.609608, 1.236347", \
           "0.055131, 0.066737, 0.104482, 0.171481, 0.257547, 0.617493, 1.246772", \
           "0.055559, 0.066330, 0.104608, 0.171860, 0.255456, 0.599663, 1.232506" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.239739, 0.250241, 0.281044, 0.323566, 0.373383, 0.579142, 0.938138", \
           "0.242604, 0.253315, 0.283991, 0.326980, 0.375712, 0.580352, 0.937601", \
           "0.255808, 0.266474, 0.296912, 0.339547, 0.388609, 0.593576, 0.947855", \
           "0.280058, 0.290903, 0.321584, 0.364623, 0.413512, 0.617588, 0.977108", \
           "0.318424, 0.329136, 0.359768, 0.402357, 0.451553, 0.656058, 1.013644", \
           "0.359756, 0.371282, 0.401672, 0.444164, 0.493200, 0.695430, 1.052630", \
           "0.402430, 0.413122, 0.443580, 0.486121, 0.533945, 0.737608, 1.095247" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.203778, 0.212705, 0.238888, 0.275031, 0.317375, 0.492270, 0.797417", \
           "0.206213, 0.215317, 0.241393, 0.277933, 0.319355, 0.493300, 0.796961", \
           "0.217436, 0.226503, 0.252375, 0.288615, 0.330317, 0.504540, 0.805677", \
           "0.238049, 0.247267, 0.273347, 0.309929, 0.351486, 0.524949, 0.830542", \
           "0.270660, 0.279766, 0.305803, 0.342004, 0.383820, 0.557649, 0.861598", \
           "0.305793, 0.315590, 0.341421, 0.377539, 0.419220, 0.591116, 0.894735", \
           "0.342065, 0.351153, 0.377043, 0.413203, 0.453853, 0.626966, 0.930960" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062824, 0.075873, 0.115636, 0.183287, 0.270886, 0.663283, 1.338486", \
           "0.063100, 0.076126, 0.117355, 0.183407, 0.272146, 0.657914, 1.333253", \
           "0.064865, 0.076379, 0.117629, 0.184093, 0.273022, 0.645637, 1.309042", \
           "0.063587, 0.072255, 0.111662, 0.185342, 0.267527, 0.655317, 1.306144", \
           "0.060418, 0.075961, 0.118615, 0.179795, 0.270792, 0.645971, 1.301834", \
           "0.060852, 0.074768, 0.120497, 0.190370, 0.270480, 0.642951, 1.310397", \
           "0.059331, 0.070824, 0.112260, 0.182047, 0.271173, 0.645416, 1.309419" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062824, 0.075873, 0.115636, 0.183287, 0.270886, 0.663283, 1.338486", \
           "0.063100, 0.076126, 0.117355, 0.183407, 0.272146, 0.657914, 1.333253", \
           "0.064865, 0.076379, 0.117629, 0.184093, 0.273022, 0.645637, 1.309042", \
           "0.063587, 0.072255, 0.111662, 0.185342, 0.267527, 0.655317, 1.306144", \
           "0.060418, 0.075961, 0.118615, 0.179795, 0.270792, 0.645971, 1.301834", \
           "0.060852, 0.074768, 0.120497, 0.190370, 0.270480, 0.642951, 1.310397", \
           "0.059331, 0.070824, 0.112260, 0.182047, 0.271173, 0.645416, 1.309419" \
         );
        }
      }
      timing() {
        related_pin : "TWENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.326788, 0.336290, 0.362923, 0.399677, 0.441642, 0.624506, 0.945481", \
           "0.330396, 0.340300, 0.367118, 0.403748, 0.445729, 0.627500, 0.944606", \
           "0.344619, 0.354067, 0.381361, 0.417487, 0.459753, 0.636369, 0.959807", \
           "0.372529, 0.382403, 0.408912, 0.446091, 0.487845, 0.670671, 0.974753", \
           "0.415309, 0.424906, 0.451617, 0.489336, 0.530619, 0.713039, 1.031771", \
           "0.465567, 0.474584, 0.501147, 0.538113, 0.579971, 0.761844, 1.082642", \
           "0.518949, 0.528476, 0.555255, 0.592150, 0.634113, 0.816471, 1.136416" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.277770, 0.285846, 0.308484, 0.339726, 0.375396, 0.530830, 0.803658", \
           "0.280836, 0.289255, 0.312051, 0.343186, 0.378869, 0.533375, 0.802915", \
           "0.292926, 0.300957, 0.324157, 0.354864, 0.390790, 0.540913, 0.815836", \
           "0.316649, 0.325042, 0.347575, 0.379177, 0.414668, 0.570071, 0.828540", \
           "0.353013, 0.361170, 0.383875, 0.415935, 0.451026, 0.606083, 0.877005", \
           "0.395732, 0.403396, 0.425975, 0.457396, 0.492975, 0.647568, 0.920246", \
           "0.441107, 0.449205, 0.471967, 0.503328, 0.538996, 0.694000, 0.965954" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055318, 0.065750, 0.109288, 0.171927, 0.254619, 0.606311, 1.248614", \
           "0.055263, 0.066712, 0.105245, 0.172955, 0.257117, 0.614490, 1.263143", \
           "0.055009, 0.065803, 0.104569, 0.172018, 0.256125, 0.619369, 1.220722", \
           "0.055009, 0.066204, 0.104350, 0.171479, 0.255905, 0.617578, 1.238176", \
           "0.055218, 0.065813, 0.104505, 0.172083, 0.255784, 0.609608, 1.236347", \
           "0.055131, 0.066737, 0.104482, 0.171481, 0.257547, 0.617493, 1.246772", \
           "0.055559, 0.066330, 0.104608, 0.171860, 0.255456, 0.599663, 1.232506" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055318, 0.065750, 0.109288, 0.171927, 0.254619, 0.606311, 1.248614", \
           "0.055263, 0.066712, 0.105245, 0.172955, 0.257117, 0.614490, 1.263143", \
           "0.055009, 0.065803, 0.104569, 0.172018, 0.256125, 0.619369, 1.220722", \
           "0.055009, 0.066204, 0.104350, 0.171479, 0.255905, 0.617578, 1.238176", \
           "0.055218, 0.065813, 0.104505, 0.172083, 0.255784, 0.609608, 1.236347", \
           "0.055131, 0.066737, 0.104482, 0.171481, 0.257547, 0.617493, 1.246772", \
           "0.055559, 0.066330, 0.104608, 0.171860, 0.255456, 0.599663, 1.232506" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.321311, 0.331813, 0.362617, 0.405138, 0.454955, 0.660714, 1.019710", \
           "0.324176, 0.334887, 0.365564, 0.408552, 0.457284, 0.661925, 1.019174", \
           "0.337380, 0.348047, 0.378484, 0.421120, 0.470181, 0.675149, 1.029427", \
           "0.361630, 0.372475, 0.403157, 0.446195, 0.495085, 0.699160, 1.058681", \
           "0.399996, 0.410708, 0.441340, 0.483930, 0.533125, 0.737631, 1.095217", \
           "0.441329, 0.452854, 0.483244, 0.525736, 0.574772, 0.777002, 1.134202", \
           "0.484002, 0.494694, 0.525153, 0.567694, 0.615517, 0.819180, 1.176820" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.273114, 0.282041, 0.308224, 0.344368, 0.386712, 0.561607, 0.866754", \
           "0.275550, 0.284654, 0.310729, 0.347269, 0.388692, 0.562636, 0.866298", \
           "0.286773, 0.295840, 0.321711, 0.357952, 0.399654, 0.573877, 0.875013", \
           "0.307385, 0.316604, 0.342683, 0.379266, 0.420822, 0.594286, 0.899879", \
           "0.339997, 0.349102, 0.375139, 0.411340, 0.453157, 0.626986, 0.930934", \
           "0.375129, 0.384926, 0.410758, 0.446876, 0.488556, 0.660452, 0.964072", \
           "0.411402, 0.420490, 0.446380, 0.482540, 0.523190, 0.696303, 1.000297" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062824, 0.075873, 0.115636, 0.183287, 0.270886, 0.663283, 1.338486", \
           "0.063100, 0.076126, 0.117355, 0.183407, 0.272146, 0.657914, 1.333253", \
           "0.064865, 0.076379, 0.117629, 0.184093, 0.273022, 0.645637, 1.309042", \
           "0.063587, 0.072255, 0.111662, 0.185342, 0.267527, 0.655317, 1.306144", \
           "0.060418, 0.075961, 0.118615, 0.179795, 0.270792, 0.645971, 1.301834", \
           "0.060852, 0.074768, 0.120497, 0.190370, 0.270480, 0.642951, 1.310397", \
           "0.059331, 0.070824, 0.112260, 0.182047, 0.271173, 0.645416, 1.309419" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062824, 0.075873, 0.115636, 0.183287, 0.270886, 0.663283, 1.338486", \
           "0.063100, 0.076126, 0.117355, 0.183407, 0.272146, 0.657914, 1.333253", \
           "0.064865, 0.076379, 0.117629, 0.184093, 0.273022, 0.645637, 1.309042", \
           "0.063587, 0.072255, 0.111662, 0.185342, 0.267527, 0.655317, 1.306144", \
           "0.060418, 0.075961, 0.118615, 0.179795, 0.270792, 0.645971, 1.301834", \
           "0.060852, 0.074768, 0.120497, 0.190370, 0.270480, 0.642951, 1.310397", \
           "0.059331, 0.070824, 0.112260, 0.182047, 0.271173, 0.645416, 1.309419" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.403964, 0.413465, 0.440098, 0.476853, 0.518818, 0.701682, 1.022656", \
           "0.408686, 0.418590, 0.445409, 0.482039, 0.524019, 0.705790, 1.022896", \
           "0.426112, 0.435561, 0.462854, 0.498981, 0.541246, 0.717862, 1.041301", \
           "0.458369, 0.468243, 0.494753, 0.531931, 0.573686, 0.756512, 1.060594", \
           "0.502150, 0.511747, 0.538458, 0.576177, 0.617460, 0.799880, 1.118612", \
           "0.551476, 0.560493, 0.587056, 0.624022, 0.665880, 0.847754, 1.168551", \
           "0.603612, 0.613139, 0.639918, 0.676813, 0.718776, 0.901134, 1.221079" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.343369, 0.351445, 0.374084, 0.405325, 0.440995, 0.596429, 0.869258", \
           "0.347383, 0.355802, 0.378597, 0.409733, 0.445416, 0.599922, 0.869462", \
           "0.362195, 0.370227, 0.393426, 0.424134, 0.460059, 0.610183, 0.885106", \
           "0.389614, 0.398007, 0.420540, 0.452142, 0.487633, 0.643035, 0.901505", \
           "0.426828, 0.434985, 0.457690, 0.489750, 0.524841, 0.679898, 0.950820", \
           "0.468755, 0.476419, 0.498998, 0.530419, 0.565998, 0.720590, 0.993269", \
           "0.513070, 0.521168, 0.543931, 0.575291, 0.610960, 0.765964, 1.037917" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.069574, 0.081704, 0.125770, 0.196029, 0.288069, 0.667708, 1.327008", \
           "0.069574, 0.080894, 0.123252, 0.198021, 0.288922, 0.664235, 1.339778", \
           "0.071299, 0.081676, 0.124545, 0.196625, 0.287725, 0.671382, 1.338504", \
           "0.071606, 0.081970, 0.124036, 0.199994, 0.288740, 0.667419, 1.338672", \
           "0.072108, 0.081103, 0.126797, 0.199307, 0.289211, 0.670356, 1.337599", \
           "0.069846, 0.081710, 0.124266, 0.198355, 0.286727, 0.661407, 1.327427", \
           "0.069834, 0.083389, 0.125275, 0.198052, 0.288129, 0.665468, 1.376454" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.069574, 0.081704, 0.125770, 0.196029, 0.288069, 0.667708, 1.327008", \
           "0.069574, 0.080894, 0.123252, 0.198021, 0.288922, 0.664235, 1.339778", \
           "0.071299, 0.081676, 0.124545, 0.196625, 0.287725, 0.671382, 1.338504", \
           "0.071606, 0.081970, 0.124036, 0.199994, 0.288740, 0.667419, 1.338672", \
           "0.072108, 0.081103, 0.126797, 0.199307, 0.289211, 0.670356, 1.337599", \
           "0.069846, 0.081710, 0.124266, 0.198355, 0.286727, 0.661407, 1.327427", \
           "0.069834, 0.083389, 0.125275, 0.198052, 0.288129, 0.665468, 1.376454" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.415004, 0.425507, 0.456310, 0.498832, 0.548648, 0.754407, 1.113404", \
           "0.419308, 0.430019, 0.460695, 0.503684, 0.552416, 0.757057, 1.114306", \
           "0.436562, 0.447229, 0.477666, 0.520302, 0.569363, 0.774331, 1.128609", \
           "0.468122, 0.478967, 0.509649, 0.552688, 0.601577, 0.805653, 1.165173", \
           "0.517803, 0.528515, 0.559147, 0.601736, 0.650932, 0.855437, 1.213023", \
           "0.576093, 0.587619, 0.618009, 0.660501, 0.709536, 0.911767, 1.268966", \
           "0.640049, 0.650740, 0.681199, 0.723740, 0.771564, 0.975226, 1.332866" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.352754, 0.361681, 0.387864, 0.424007, 0.466351, 0.641246, 0.946393", \
           "0.356412, 0.365516, 0.391591, 0.428131, 0.469554, 0.643498, 0.947160", \
           "0.371078, 0.380145, 0.406016, 0.442257, 0.483959, 0.658181, 0.959318", \
           "0.397904, 0.407122, 0.433202, 0.469785, 0.511341, 0.684805, 0.990397", \
           "0.440133, 0.449238, 0.475275, 0.511476, 0.553292, 0.727122, 1.031070", \
           "0.489679, 0.499476, 0.525308, 0.561426, 0.603106, 0.775002, 1.078622", \
           "0.544041, 0.553129, 0.579019, 0.615179, 0.655829, 0.828942, 1.132936" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073672, 0.087206, 0.131472, 0.204920, 0.295972, 0.688286, 1.363144", \
           "0.072466, 0.084864, 0.129356, 0.203392, 0.295181, 0.683952, 1.352337", \
           "0.073950, 0.086792, 0.131926, 0.204187, 0.296187, 0.689977, 1.350510", \
           "0.072767, 0.085171, 0.129859, 0.204116, 0.294158, 0.683627, 1.383240", \
           "0.072861, 0.085745, 0.130691, 0.204042, 0.295859, 0.680113, 1.352660", \
           "0.072708, 0.085124, 0.130467, 0.205161, 0.296390, 0.682528, 1.359610", \
           "0.073725, 0.085956, 0.130994, 0.204931, 0.296119, 0.680707, 1.348455" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073672, 0.087206, 0.131472, 0.204920, 0.295972, 0.688286, 1.363144", \
           "0.072466, 0.084864, 0.129356, 0.203392, 0.295181, 0.683952, 1.352337", \
           "0.073950, 0.086792, 0.131926, 0.204187, 0.296187, 0.689977, 1.350510", \
           "0.072767, 0.085171, 0.129859, 0.204116, 0.294158, 0.683627, 1.383240", \
           "0.072861, 0.085745, 0.130691, 0.204042, 0.295859, 0.680113, 1.352660", \
           "0.072708, 0.085124, 0.130467, 0.205161, 0.296390, 0.682528, 1.359610", \
           "0.073725, 0.085956, 0.130994, 0.204931, 0.296119, 0.680707, 1.348455" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENA & TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b0 && TWENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.586552, 0.596053, 0.622686, 0.659441, 0.701406, 0.884270, 1.205244", \
           "0.590878, 0.600782, 0.627600, 0.664230, 0.706211, 0.887982, 1.205088", \
           "0.607105, 0.616554, 0.643847, 0.679974, 0.722239, 0.898855, 1.222294", \
           "0.638033, 0.647907, 0.674416, 0.711595, 0.753349, 0.936176, 1.240258", \
           "0.684289, 0.693885, 0.720597, 0.758315, 0.799598, 0.982018, 1.300750", \
           "0.737179, 0.746196, 0.772759, 0.809725, 0.851583, 1.033456, 1.354254", \
           "0.789737, 0.799264, 0.826043, 0.862938, 0.904901, 1.087259, 1.407204" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.498569, 0.506645, 0.529283, 0.560525, 0.596195, 0.751629, 1.024457", \
           "0.502246, 0.510664, 0.533460, 0.564596, 0.600279, 0.754784, 1.024324", \
           "0.516039, 0.524071, 0.547270, 0.577978, 0.613903, 0.764027, 1.038950", \
           "0.542328, 0.550721, 0.573254, 0.604856, 0.640347, 0.795749, 1.054219", \
           "0.581645, 0.589802, 0.612507, 0.644568, 0.679658, 0.834715, 1.105638", \
           "0.626602, 0.634266, 0.656845, 0.688266, 0.723845, 0.878438, 1.151116", \
           "0.671276, 0.679374, 0.702137, 0.733497, 0.769166, 0.924170, 1.196124" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.068857, 0.083154, 0.127221, 0.199448, 0.289623, 0.669314, 1.356962", \
           "0.069167, 0.083159, 0.125658, 0.198341, 0.288166, 0.667165, 1.352514", \
           "0.068778, 0.080574, 0.124251, 0.197562, 0.286726, 0.655234, 1.322324", \
           "0.069102, 0.083060, 0.125774, 0.199126, 0.287973, 0.661293, 1.341327", \
           "0.068678, 0.080417, 0.123956, 0.198982, 0.288297, 0.662623, 1.352578", \
           "0.068785, 0.083238, 0.125800, 0.198538, 0.286826, 0.663876, 1.332978", \
           "0.069592, 0.080794, 0.124565, 0.197815, 0.288457, 0.656140, 1.358289" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.068857, 0.083154, 0.127221, 0.199448, 0.289623, 0.669314, 1.356962", \
           "0.069167, 0.083159, 0.125658, 0.198341, 0.288166, 0.667165, 1.352514", \
           "0.068778, 0.080574, 0.124251, 0.197562, 0.286726, 0.655234, 1.322324", \
           "0.069102, 0.083060, 0.125774, 0.199126, 0.287973, 0.661293, 1.341327", \
           "0.068678, 0.080417, 0.123956, 0.198982, 0.288297, 0.662623, 1.352578", \
           "0.068785, 0.083238, 0.125800, 0.198538, 0.286826, 0.663876, 1.332978", \
           "0.069592, 0.080794, 0.124565, 0.197815, 0.288457, 0.656140, 1.358289" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.604923, 0.615425, 0.646229, 0.688750, 0.738567, 0.944326, 1.303322", \
           "0.609485, 0.620195, 0.650872, 0.693861, 0.742593, 0.947233, 1.304482", \
           "0.627962, 0.638628, 0.669066, 0.711702, 0.760763, 0.965731, 1.320009", \
           "0.660348, 0.671193, 0.701875, 0.744913, 0.793803, 0.997878, 1.357399", \
           "0.706898, 0.717610, 0.748242, 0.790831, 0.840027, 1.044532, 1.402118", \
           "0.759786, 0.771311, 0.801702, 0.844193, 0.893229, 1.095460, 1.452659", \
           "0.819206, 0.829898, 0.860356, 0.902897, 0.950721, 1.154384, 1.512023" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.514185, 0.523111, 0.549294, 0.585438, 0.627782, 0.802677, 1.107824", \
           "0.518062, 0.527166, 0.553241, 0.589782, 0.631204, 0.805148, 1.108810", \
           "0.533768, 0.542834, 0.568706, 0.604946, 0.646648, 0.820871, 1.122008", \
           "0.561296, 0.570514, 0.596594, 0.633176, 0.674733, 0.848196, 1.153789", \
           "0.600863, 0.609968, 0.636006, 0.672206, 0.714023, 0.887852, 1.191801", \
           "0.645818, 0.655615, 0.681446, 0.717564, 0.759245, 0.931141, 1.234760", \
           "0.696325, 0.705413, 0.731303, 0.767463, 0.808113, 0.981226, 1.285220" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072610, 0.084901, 0.130168, 0.204799, 0.295660, 0.686612, 1.355408", \
           "0.072606, 0.085193, 0.130257, 0.205739, 0.296769, 0.686293, 1.356348", \
           "0.072413, 0.085090, 0.130947, 0.204731, 0.296185, 0.682890, 1.349386", \
           "0.072569, 0.085263, 0.130868, 0.205000, 0.295918, 0.687014, 1.344758", \
           "0.073778, 0.085630, 0.130887, 0.205267, 0.296320, 0.686261, 1.361908", \
           "0.072485, 0.085055, 0.131501, 0.204758, 0.296118, 0.681952, 1.363441", \
           "0.073722, 0.085380, 0.132121, 0.204722, 0.296178, 0.687129, 1.353841" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072610, 0.084901, 0.130168, 0.204799, 0.295660, 0.686612, 1.355408", \
           "0.072606, 0.085193, 0.130257, 0.205739, 0.296769, 0.686293, 1.356348", \
           "0.072413, 0.085090, 0.130947, 0.204731, 0.296185, 0.682890, 1.349386", \
           "0.072569, 0.085263, 0.130868, 0.205000, 0.295918, 0.687014, 1.344758", \
           "0.073778, 0.085630, 0.130887, 0.205267, 0.296320, 0.686261, 1.361908", \
           "0.072485, 0.085055, 0.131501, 0.204758, 0.296118, 0.681952, 1.363441", \
           "0.073722, 0.085380, 0.132121, 0.204722, 0.296178, 0.687129, 1.353841" \
         );
        }
      }
      timing() {
        related_pin : "TENA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENA & !TWENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENA == 1'b1 && TWENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.650466, 0.659968, 0.686601, 0.723355, 0.765320, 0.948184, 1.269159", \
           "0.655420, 0.665324, 0.692142, 0.728772, 0.770753, 0.952524, 1.269630", \
           "0.673053, 0.682502, 0.709796, 0.745922, 0.788187, 0.964803, 1.288242", \
           "0.705827, 0.715701, 0.742211, 0.779389, 0.821144, 1.003970, 1.308052", \
           "0.752123, 0.761720, 0.788431, 0.826150, 0.867433, 1.049853, 1.368585", \
           "0.805762, 0.814779, 0.841343, 0.878308, 0.920166, 1.102040, 1.422838", \
           "0.863030, 0.872557, 0.899337, 0.936231, 0.978194, 1.160552, 1.480498" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.552896, 0.560973, 0.583611, 0.614852, 0.650522, 0.805957, 1.078785", \
           "0.557107, 0.565525, 0.588321, 0.619456, 0.655140, 0.809645, 1.079185", \
           "0.572095, 0.580127, 0.603326, 0.634034, 0.669959, 0.820083, 1.095006", \
           "0.599953, 0.608346, 0.630879, 0.662481, 0.697972, 0.853375, 1.111844", \
           "0.639305, 0.647462, 0.670167, 0.702227, 0.737318, 0.892375, 1.163297", \
           "0.684898, 0.692562, 0.715141, 0.746562, 0.782141, 0.936734, 1.209412", \
           "0.733576, 0.741674, 0.764436, 0.795797, 0.831465, 0.986469, 1.258423" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.068838, 0.081024, 0.124472, 0.196867, 0.287035, 0.683844, 1.377474", \
           "0.069272, 0.080847, 0.123418, 0.197231, 0.286547, 0.669826, 1.339901", \
           "0.068969, 0.080832, 0.124115, 0.197760, 0.286904, 0.664276, 1.355317", \
           "0.069077, 0.080534, 0.124168, 0.197154, 0.288014, 0.664479, 1.356350", \
           "0.068892, 0.080654, 0.123958, 0.196956, 0.287452, 0.664998, 1.362448", \
           "0.068841, 0.080640, 0.123769, 0.197439, 0.288750, 0.683111, 1.333950", \
           "0.070181, 0.080434, 0.125014, 0.196652, 0.287226, 0.685862, 1.379193" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.068838, 0.081024, 0.124472, 0.196867, 0.287035, 0.683844, 1.377474", \
           "0.069272, 0.080847, 0.123418, 0.197231, 0.286547, 0.669826, 1.339901", \
           "0.068969, 0.080832, 0.124115, 0.197760, 0.286904, 0.664276, 1.355317", \
           "0.069077, 0.080534, 0.124168, 0.197154, 0.288014, 0.664479, 1.356350", \
           "0.068892, 0.080654, 0.123958, 0.196956, 0.287452, 0.664998, 1.362448", \
           "0.068841, 0.080640, 0.123769, 0.197439, 0.288750, 0.683111, 1.333950", \
           "0.070181, 0.080434, 0.125014, 0.196652, 0.287226, 0.685862, 1.379193" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.648273, 0.658775, 0.689578, 0.732100, 0.781917, 0.987676, 1.346672", \
           "0.651897, 0.662608, 0.693284, 0.736273, 0.785005, 0.989646, 1.346895", \
           "0.668747, 0.679413, 0.709851, 0.752486, 0.801548, 1.006516, 1.360794", \
           "0.699295, 0.710140, 0.740822, 0.783860, 0.832750, 1.036825, 1.396346", \
           "0.745683, 0.756395, 0.787027, 0.829616, 0.878812, 1.083317, 1.440903", \
           "0.797433, 0.808958, 0.839348, 0.881840, 0.930876, 1.133106, 1.490306", \
           "0.852769, 0.863460, 0.893919, 0.936460, 0.984284, 1.187946, 1.545586" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.551032, 0.559959, 0.586142, 0.622285, 0.664629, 0.839524, 1.144671", \
           "0.554113, 0.563217, 0.589292, 0.625832, 0.667254, 0.841199, 1.144861", \
           "0.568435, 0.577501, 0.603373, 0.639613, 0.681316, 0.855538, 1.156675", \
           "0.594401, 0.603619, 0.629698, 0.666281, 0.707837, 0.881301, 1.186894", \
           "0.633830, 0.642936, 0.668973, 0.705174, 0.746990, 0.920819, 1.224768", \
           "0.677818, 0.687615, 0.713446, 0.749564, 0.791245, 0.963141, 1.266760", \
           "0.724853, 0.733941, 0.759831, 0.795991, 0.836641, 1.009754, 1.313748" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073898, 0.086426, 0.131251, 0.205391, 0.296382, 0.676429, 1.355516", \
           "0.072716, 0.085278, 0.130438, 0.205054, 0.295808, 0.682500, 1.356214", \
           "0.072747, 0.085067, 0.130349, 0.205376, 0.295496, 0.682149, 1.355440", \
           "0.072796, 0.085244, 0.130503, 0.205255, 0.295301, 0.698226, 1.322162", \
           "0.072860, 0.085321, 0.130530, 0.205141, 0.295327, 0.685337, 1.389095", \
           "0.072631, 0.085163, 0.130513, 0.204760, 0.295905, 0.701684, 1.363939", \
           "0.074259, 0.086607, 0.131860, 0.205764, 0.294679, 0.683879, 1.348463" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073898, 0.086426, 0.131251, 0.205391, 0.296382, 0.676429, 1.355516", \
           "0.072716, 0.085278, 0.130438, 0.205054, 0.295808, 0.682500, 1.356214", \
           "0.072747, 0.085067, 0.130349, 0.205376, 0.295496, 0.682149, 1.355440", \
           "0.072796, 0.085244, 0.130503, 0.205255, 0.295301, 0.698226, 1.322162", \
           "0.072860, 0.085321, 0.130530, 0.205141, 0.295327, 0.685337, 1.389095", \
           "0.072631, 0.085163, 0.130513, 0.204760, 0.295905, 0.701684, 1.363939", \
           "0.074259, 0.086607, 0.131860, 0.205764, 0.294679, 0.683879, 1.348463" \
         );
        }
      }
    }
    bus(AYA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "AA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.252984, 0.262485, 0.289118, 0.325873, 0.367838, 0.550702, 0.871676", \
           "0.256679, 0.266583, 0.293401, 0.330031, 0.372012, 0.553783, 0.870889", \
           "0.271185, 0.280634, 0.307928, 0.344054, 0.386319, 0.562935, 0.886374", \
           "0.299851, 0.309725, 0.336234, 0.373413, 0.415167, 0.597993, 0.902075", \
           "0.345310, 0.354906, 0.381617, 0.419336, 0.460619, 0.643039, 0.961771", \
           "0.400449, 0.409466, 0.436030, 0.472996, 0.514854, 0.696727, 1.017525", \
           "0.460333, 0.469860, 0.496639, 0.533534, 0.575497, 0.757855, 1.077800" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.215036, 0.223113, 0.245751, 0.276992, 0.312662, 0.468096, 0.740925", \
           "0.218177, 0.226595, 0.249391, 0.280526, 0.316210, 0.470715, 0.740255", \
           "0.230507, 0.238539, 0.261739, 0.292446, 0.328372, 0.478495, 0.753418", \
           "0.254873, 0.263266, 0.285799, 0.317401, 0.352892, 0.508294, 0.766764", \
           "0.293513, 0.301670, 0.324375, 0.356436, 0.391526, 0.546583, 0.817505", \
           "0.340382, 0.348046, 0.370625, 0.402046, 0.437626, 0.592218, 0.864896", \
           "0.391283, 0.399381, 0.422143, 0.453504, 0.489172, 0.644177, 0.916130" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052791, 0.062760, 0.100075, 0.163980, 0.243909, 0.583141, 1.176835", \
           "0.053120, 0.063046, 0.100032, 0.163707, 0.243850, 0.576069, 1.186577", \
           "0.052617, 0.063469, 0.100067, 0.164439, 0.243850, 0.601379, 1.173151", \
           "0.053286, 0.063042, 0.100414, 0.164017, 0.244151, 0.590596, 1.194125", \
           "0.054023, 0.064538, 0.101955, 0.163844, 0.243992, 0.589643, 1.177551", \
           "0.052117, 0.062931, 0.101356, 0.164501, 0.244845, 0.592741, 1.185266", \
           "0.053136, 0.063728, 0.100786, 0.165094, 0.243600, 0.584198, 1.184004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052791, 0.062760, 0.100075, 0.163980, 0.243909, 0.583141, 1.176835", \
           "0.053120, 0.063046, 0.100032, 0.163707, 0.243850, 0.576069, 1.186577", \
           "0.052617, 0.063469, 0.100067, 0.164439, 0.243850, 0.601379, 1.173151", \
           "0.053286, 0.063042, 0.100414, 0.164017, 0.244151, 0.590596, 1.194125", \
           "0.054023, 0.064538, 0.101955, 0.163844, 0.243992, 0.589643, 1.177551", \
           "0.052117, 0.062931, 0.101356, 0.164501, 0.244845, 0.592741, 1.185266", \
           "0.053136, 0.063728, 0.100786, 0.165094, 0.243600, 0.584198, 1.184004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.252751, 0.263253, 0.294057, 0.336578, 0.386395, 0.592154, 0.951150", \
           "0.255603, 0.266314, 0.296991, 0.339979, 0.388712, 0.593352, 0.950601", \
           "0.268607, 0.279273, 0.309711, 0.352347, 0.401408, 0.606376, 0.960654", \
           "0.292161, 0.303006, 0.333688, 0.376726, 0.425616, 0.629691, 0.989212", \
           "0.331071, 0.341783, 0.372415, 0.415004, 0.464200, 0.668705, 1.026291", \
           "0.375496, 0.387022, 0.417412, 0.459904, 0.508940, 0.711170, 1.068370", \
           "0.421869, 0.432561, 0.463020, 0.505561, 0.553384, 0.757047, 1.114687" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.214839, 0.223765, 0.249948, 0.286092, 0.328436, 0.503331, 0.808478", \
           "0.217263, 0.226367, 0.252442, 0.288982, 0.330405, 0.504349, 0.808011", \
           "0.228316, 0.237382, 0.263254, 0.299495, 0.341197, 0.515419, 0.816556", \
           "0.248337, 0.257555, 0.283635, 0.320217, 0.361773, 0.535237, 0.840830", \
           "0.281410, 0.290515, 0.316553, 0.352754, 0.394570, 0.568399, 0.872348", \
           "0.319172, 0.328969, 0.354800, 0.390918, 0.432599, 0.604495, 0.908114", \
           "0.358589, 0.367677, 0.393567, 0.429727, 0.470377, 0.643490, 0.947484" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055907, 0.067792, 0.109429, 0.178376, 0.265503, 0.631178, 1.270935", \
           "0.055721, 0.067754, 0.109210, 0.180631, 0.266771, 0.638561, 1.289947", \
           "0.055789, 0.067659, 0.109595, 0.178911, 0.263828, 0.631605, 1.299850", \
           "0.055906, 0.067762, 0.110305, 0.180147, 0.264905, 0.635461, 1.274762", \
           "0.056014, 0.068107, 0.109876, 0.179974, 0.268626, 0.636194, 1.281422", \
           "0.058735, 0.067773, 0.110611, 0.182872, 0.265789, 0.633705, 1.283330", \
           "0.055514, 0.067788, 0.109565, 0.179672, 0.265701, 0.634538, 1.278753" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055907, 0.067792, 0.109429, 0.178376, 0.265503, 0.631178, 1.270935", \
           "0.055721, 0.067754, 0.109210, 0.180631, 0.266771, 0.638561, 1.289947", \
           "0.055789, 0.067659, 0.109595, 0.178911, 0.263828, 0.631605, 1.299850", \
           "0.055906, 0.067762, 0.110305, 0.180147, 0.264905, 0.635461, 1.274762", \
           "0.056014, 0.068107, 0.109876, 0.179974, 0.268626, 0.636194, 1.281422", \
           "0.058735, 0.067773, 0.110611, 0.182872, 0.265789, 0.633705, 1.283330", \
           "0.055514, 0.067788, 0.109565, 0.179672, 0.265701, 0.634538, 1.278753" \
         );
        }
      }
      timing() {
        related_pin : "TAA";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENA";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENA == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.359079, 0.368581, 0.395214, 0.431968, 0.473933, 0.656797, 0.977771", \
           "0.362774, 0.372678, 0.399497, 0.436126, 0.478107, 0.659878, 0.976984", \
           "0.377281, 0.386729, 0.414023, 0.450149, 0.492415, 0.669030, 0.992469", \
           "0.405946, 0.415820, 0.442329, 0.479508, 0.521262, 0.704089, 1.008171", \
           "0.451405, 0.461001, 0.487713, 0.525431, 0.566714, 0.749134, 1.067866", \
           "0.506545, 0.515562, 0.542125, 0.579091, 0.620949, 0.802822, 1.123620", \
           "0.566428, 0.575955, 0.602735, 0.639629, 0.681592, 0.863950, 1.183896" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.305217, 0.313294, 0.335932, 0.367173, 0.402843, 0.558277, 0.831106", \
           "0.308358, 0.316776, 0.339572, 0.370707, 0.406391, 0.560896, 0.830436", \
           "0.320688, 0.328720, 0.351920, 0.382627, 0.418553, 0.568676, 0.843599", \
           "0.345054, 0.353447, 0.375980, 0.407582, 0.443073, 0.598475, 0.856945", \
           "0.383694, 0.391851, 0.414556, 0.446617, 0.481707, 0.636764, 0.907686", \
           "0.430563, 0.438227, 0.460806, 0.492227, 0.527807, 0.682399, 0.955077", \
           "0.481464, 0.489562, 0.512324, 0.543685, 0.579353, 0.734358, 1.006311" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052964, 0.063167, 0.099704, 0.164221, 0.243828, 0.582971, 1.174011", \
           "0.052827, 0.062790, 0.100419, 0.164476, 0.243866, 0.588418, 1.204138", \
           "0.052668, 0.062731, 0.099803, 0.163759, 0.244179, 0.604866, 1.186451", \
           "0.052674, 0.063436, 0.099635, 0.163992, 0.244265, 0.581456, 1.186990", \
           "0.053072, 0.062992, 0.099913, 0.164376, 0.245229, 0.587417, 1.142676", \
           "0.052712, 0.063067, 0.100416, 0.164298, 0.244293, 0.580339, 1.149882", \
           "0.053057, 0.063375, 0.099829, 0.163665, 0.248042, 0.585281, 1.159044" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052964, 0.063167, 0.099704, 0.164221, 0.243828, 0.582971, 1.174011", \
           "0.052827, 0.062790, 0.100419, 0.164476, 0.243866, 0.588418, 1.204138", \
           "0.052668, 0.062731, 0.099803, 0.163759, 0.244179, 0.604866, 1.186451", \
           "0.052674, 0.063436, 0.099635, 0.163992, 0.244265, 0.581456, 1.186990", \
           "0.053072, 0.062992, 0.099913, 0.164376, 0.245229, 0.587417, 1.142676", \
           "0.052712, 0.063067, 0.100416, 0.164298, 0.244293, 0.580339, 1.149882", \
           "0.053057, 0.063375, 0.099829, 0.163665, 0.248042, 0.585281, 1.159044" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.351271, 0.361774, 0.392577, 0.435098, 0.484915, 0.690674, 1.049670", \
           "0.354124, 0.364834, 0.395511, 0.438500, 0.487232, 0.691872, 1.049121", \
           "0.367127, 0.377794, 0.408231, 0.450867, 0.499928, 0.704896, 1.059174", \
           "0.390681, 0.401526, 0.432208, 0.475246, 0.524136, 0.728211, 1.087732", \
           "0.429591, 0.440303, 0.470935, 0.513524, 0.562720, 0.767225, 1.124811", \
           "0.474016, 0.485542, 0.515932, 0.558424, 0.607460, 0.809690, 1.166890", \
           "0.520389, 0.531081, 0.561540, 0.604081, 0.651905, 0.855567, 1.213207" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.298581, 0.307508, 0.333690, 0.369834, 0.412178, 0.587073, 0.892220", \
           "0.301005, 0.310109, 0.336184, 0.372725, 0.414147, 0.588091, 0.891753", \
           "0.312058, 0.321125, 0.346996, 0.383237, 0.424939, 0.599161, 0.900298", \
           "0.332079, 0.341297, 0.367377, 0.403959, 0.445516, 0.618980, 0.924572", \
           "0.365152, 0.374258, 0.400295, 0.436496, 0.478312, 0.652141, 0.956090", \
           "0.402914, 0.412711, 0.438542, 0.474661, 0.516341, 0.688237, 0.991856", \
           "0.442331, 0.451419, 0.477309, 0.513469, 0.554119, 0.727232, 1.031226" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.060850, 0.073655, 0.112449, 0.177184, 0.263199, 0.646708, 1.304415", \
           "0.061185, 0.073576, 0.113995, 0.177766, 0.265303, 0.639269, 1.294775", \
           "0.061949, 0.073775, 0.114714, 0.178527, 0.265559, 0.629987, 1.274755", \
           "0.061833, 0.069263, 0.107119, 0.180474, 0.258640, 0.642582, 1.277982", \
           "0.059963, 0.073559, 0.116235, 0.172945, 0.263010, 0.630304, 1.267869", \
           "0.058266, 0.072137, 0.114945, 0.183301, 0.262144, 0.630325, 1.285944", \
           "0.056380, 0.069406, 0.108981, 0.176869, 0.262359, 0.630020, 1.275860" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.060850, 0.073655, 0.112449, 0.177184, 0.263199, 0.646708, 1.304415", \
           "0.061185, 0.073576, 0.113995, 0.177766, 0.265303, 0.639269, 1.294775", \
           "0.061949, 0.073775, 0.114714, 0.178527, 0.265559, 0.629987, 1.274755", \
           "0.061833, 0.069263, 0.107119, 0.180474, 0.258640, 0.642582, 1.277982", \
           "0.059963, 0.073559, 0.116235, 0.172945, 0.263010, 0.630304, 1.267869", \
           "0.058266, 0.072137, 0.114945, 0.183301, 0.262144, 0.630325, 1.285944", \
           "0.056380, 0.069406, 0.108981, 0.176869, 0.262359, 0.630020, 1.275860" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.235190, 0.244692, 0.271325, 0.308079, 0.350044, 0.532908, 0.853883", \
           "0.239913, 0.249817, 0.276635, 0.313265, 0.355246, 0.537017, 0.854123", \
           "0.257339, 0.266787, 0.294081, 0.330207, 0.372473, 0.549089, 0.872527", \
           "0.289596, 0.299470, 0.325979, 0.363158, 0.404913, 0.587739, 0.891821", \
           "0.333377, 0.342974, 0.369685, 0.407404, 0.448687, 0.631106, 0.949839", \
           "0.382703, 0.391720, 0.418283, 0.455249, 0.497107, 0.678980, 0.999778", \
           "0.434839, 0.444366, 0.471145, 0.508040, 0.550003, 0.732360, 1.052306" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.199912, 0.207988, 0.230626, 0.261867, 0.297538, 0.452972, 0.725800", \
           "0.203926, 0.212344, 0.235140, 0.266275, 0.301959, 0.456464, 0.726004", \
           "0.218738, 0.226769, 0.249969, 0.280676, 0.316602, 0.466725, 0.741648", \
           "0.246157, 0.254550, 0.277083, 0.308684, 0.344176, 0.499578, 0.758048", \
           "0.283371, 0.291528, 0.314232, 0.346293, 0.381384, 0.536440, 0.807363", \
           "0.325297, 0.332962, 0.355541, 0.386961, 0.422541, 0.577133, 0.849811", \
           "0.369613, 0.377711, 0.400473, 0.431834, 0.467502, 0.622506, 0.894460" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055655, 0.066669, 0.101492, 0.165016, 0.245281, 0.583464, 1.168343", \
           "0.053058, 0.064104, 0.101342, 0.164068, 0.246092, 0.589101, 1.190388", \
           "0.053568, 0.064368, 0.100746, 0.163851, 0.245921, 0.590449, 1.200318", \
           "0.053469, 0.066558, 0.099913, 0.163823, 0.242449, 0.588945, 1.190909", \
           "0.053901, 0.063956, 0.103758, 0.168862, 0.244501, 0.585547, 1.186379", \
           "0.053954, 0.064249, 0.101575, 0.166180, 0.246104, 0.596086, 1.183187", \
           "0.055506, 0.064728, 0.100677, 0.164171, 0.243131, 0.586237, 1.175045" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055655, 0.066669, 0.101492, 0.165016, 0.245281, 0.583464, 1.168343", \
           "0.053058, 0.064104, 0.101342, 0.164068, 0.246092, 0.589101, 1.190388", \
           "0.053568, 0.064368, 0.100746, 0.163851, 0.245921, 0.590449, 1.200318", \
           "0.053469, 0.066558, 0.099913, 0.163823, 0.242449, 0.588945, 1.190909", \
           "0.053901, 0.063956, 0.103758, 0.168862, 0.244501, 0.585547, 1.186379", \
           "0.053954, 0.064249, 0.101575, 0.166180, 0.246104, 0.596086, 1.183187", \
           "0.055506, 0.064728, 0.100677, 0.164171, 0.243131, 0.586237, 1.175045" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.237107, 0.247609, 0.278413, 0.320934, 0.370751, 0.576510, 0.935506", \
           "0.241411, 0.252121, 0.282798, 0.325787, 0.374519, 0.579159, 0.936408", \
           "0.258665, 0.269332, 0.299769, 0.342405, 0.391466, 0.596434, 0.950712", \
           "0.290225, 0.301070, 0.331752, 0.374790, 0.423680, 0.627755, 0.987276", \
           "0.339906, 0.350618, 0.381249, 0.423839, 0.473035, 0.677540, 1.035126", \
           "0.398196, 0.409721, 0.440112, 0.482603, 0.531639, 0.733870, 1.091069", \
           "0.462151, 0.472843, 0.503302, 0.545843, 0.593667, 0.797329, 1.154969" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.201541, 0.210468, 0.236651, 0.272794, 0.315138, 0.490034, 0.795180", \
           "0.205199, 0.214303, 0.240378, 0.276919, 0.318341, 0.492285, 0.795947", \
           "0.219865, 0.228932, 0.254804, 0.291044, 0.332746, 0.506969, 0.808105", \
           "0.246691, 0.255910, 0.281989, 0.318572, 0.360128, 0.533592, 0.839185", \
           "0.288920, 0.298025, 0.324062, 0.360263, 0.402080, 0.575909, 0.879857", \
           "0.338466, 0.348263, 0.374095, 0.410213, 0.451893, 0.623789, 0.927409", \
           "0.392829, 0.401917, 0.427806, 0.463966, 0.504617, 0.677730, 0.981723" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056331, 0.068029, 0.109865, 0.179207, 0.267366, 0.635973, 1.281249", \
           "0.055443, 0.067028, 0.109263, 0.179647, 0.264680, 0.634824, 1.285782", \
           "0.055323, 0.068077, 0.109969, 0.175149, 0.260528, 0.634255, 1.272637", \
           "0.055670, 0.067863, 0.108705, 0.181276, 0.257912, 0.626634, 1.302729", \
           "0.055676, 0.068739, 0.108091, 0.178118, 0.267854, 0.634058, 1.264429", \
           "0.057127, 0.071733, 0.117134, 0.180920, 0.260654, 0.637413, 1.301712", \
           "0.055284, 0.067753, 0.107878, 0.176309, 0.262345, 0.633425, 1.283009" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056331, 0.068029, 0.109865, 0.179207, 0.267366, 0.635973, 1.281249", \
           "0.055443, 0.067028, 0.109263, 0.179647, 0.264680, 0.634824, 1.285782", \
           "0.055323, 0.068077, 0.109969, 0.175149, 0.260528, 0.634255, 1.272637", \
           "0.055670, 0.067863, 0.108705, 0.181276, 0.257912, 0.626634, 1.302729", \
           "0.055676, 0.068739, 0.108091, 0.178118, 0.267854, 0.634058, 1.264429", \
           "0.057127, 0.071733, 0.117134, 0.180920, 0.260654, 0.637413, 1.301712", \
           "0.055284, 0.067753, 0.107878, 0.176309, 0.262345, 0.633425, 1.283009" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AA";
        when : "DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAA";
        when : "DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENA";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517" \
         );
        }
      }
      pin(AYA[7]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[7] & TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b0 && TAA[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[7] & !TAA[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[7] == 1'b1 && TAA[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYA[6]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[6] & TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b0 && TAA[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[6] & !TAA[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[6] == 1'b1 && TAA[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYA[5]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[5] & TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b0 && TAA[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[5] & !TAA[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[5] == 1'b1 && TAA[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYA[4]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[4] & TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b0 && TAA[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[4] & !TAA[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[4] == 1'b1 && TAA[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYA[3]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[3] & TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b0 && TAA[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[3] & !TAA[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[3] == 1'b1 && TAA[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYA[2]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[2] & TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b0 && TAA[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[2] & !TAA[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[2] == 1'b1 && TAA[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYA[1]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[1] & TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b0 && TAA[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[1] & !TAA[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[1] == 1'b1 && TAA[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYA[0]) {
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AA[0] & TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b0 && TAA[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENA";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AA[0] & !TAA[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AA[0] == 1'b1 && TAA[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
    }
    pin(CENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243779, 0.253281, 0.279914, 0.316668, 0.358633, 0.541497, 0.862472", \
           "0.247489, 0.257393, 0.284212, 0.320842, 0.362822, 0.544593, 0.861699", \
           "0.261806, 0.271255, 0.298549, 0.334675, 0.376941, 0.553556, 0.876995", \
           "0.289713, 0.299587, 0.326097, 0.363275, 0.405030, 0.587856, 0.891938", \
           "0.332485, 0.342082, 0.368793, 0.406512, 0.447795, 0.630215, 0.948947", \
           "0.383058, 0.392075, 0.418639, 0.455604, 0.497462, 0.679336, 1.000134", \
           "0.436845, 0.446372, 0.473151, 0.510046, 0.552009, 0.734366, 1.054312" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.207212, 0.215289, 0.237927, 0.269168, 0.304838, 0.460273, 0.733101", \
           "0.210366, 0.218784, 0.241580, 0.272716, 0.308399, 0.462904, 0.732444", \
           "0.222536, 0.230567, 0.253767, 0.284474, 0.320400, 0.470523, 0.745446", \
           "0.246256, 0.254649, 0.277182, 0.308784, 0.344275, 0.499678, 0.758147", \
           "0.282613, 0.290770, 0.313474, 0.345535, 0.380626, 0.535683, 0.806605", \
           "0.325599, 0.333264, 0.355843, 0.387264, 0.422843, 0.577435, 0.850113", \
           "0.371318, 0.379416, 0.402178, 0.433539, 0.469207, 0.624211, 0.896165" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054166, 0.064729, 0.103680, 0.171111, 0.258437, 0.606071, 1.237350", \
           "0.054515, 0.064939, 0.103279, 0.170286, 0.253847, 0.593060, 1.243912", \
           "0.053943, 0.065262, 0.103251, 0.171497, 0.258422, 0.630565, 1.230998", \
           "0.054107, 0.064540, 0.103997, 0.170994, 0.253786, 0.617626, 1.252121", \
           "0.055155, 0.066374, 0.104832, 0.170809, 0.254079, 0.611926, 1.242679", \
           "0.054262, 0.065099, 0.104869, 0.171194, 0.255243, 0.607886, 1.220700", \
           "0.054173, 0.065341, 0.104150, 0.171714, 0.253834, 0.603194, 1.232733" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054166, 0.064729, 0.103680, 0.171111, 0.258437, 0.606071, 1.237350", \
           "0.054515, 0.064939, 0.103279, 0.170286, 0.253847, 0.593060, 1.243912", \
           "0.053943, 0.065262, 0.103251, 0.171497, 0.258422, 0.630565, 1.230998", \
           "0.054107, 0.064540, 0.103997, 0.170994, 0.253786, 0.617626, 1.252121", \
           "0.055155, 0.066374, 0.104832, 0.170809, 0.254079, 0.611926, 1.242679", \
           "0.054262, 0.065099, 0.104869, 0.171194, 0.255243, 0.607886, 1.220700", \
           "0.054173, 0.065341, 0.104150, 0.171714, 0.253834, 0.603194, 1.232733" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.239091, 0.249593, 0.280396, 0.322918, 0.372734, 0.578494, 0.937490", \
           "0.242139, 0.252849, 0.283526, 0.326515, 0.375247, 0.579887, 0.937136", \
           "0.255343, 0.266009, 0.296447, 0.339082, 0.388144, 0.593112, 0.947390", \
           "0.279546, 0.290391, 0.321073, 0.364111, 0.413001, 0.617076, 0.976597", \
           "0.317973, 0.328685, 0.359317, 0.401906, 0.451102, 0.655607, 1.013193", \
           "0.359358, 0.370884, 0.401274, 0.443766, 0.492801, 0.695032, 1.052231", \
           "0.402259, 0.412951, 0.443410, 0.485951, 0.533775, 0.737437, 1.095077" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.203227, 0.212154, 0.238337, 0.274480, 0.316824, 0.491720, 0.796866", \
           "0.205818, 0.214922, 0.240997, 0.277537, 0.318960, 0.492904, 0.796566", \
           "0.217041, 0.226108, 0.251980, 0.288220, 0.329922, 0.504145, 0.805282", \
           "0.237614, 0.246833, 0.272912, 0.309495, 0.351051, 0.524515, 0.830107", \
           "0.270277, 0.279382, 0.305419, 0.341620, 0.383437, 0.557266, 0.861214", \
           "0.305454, 0.315251, 0.341083, 0.377201, 0.418881, 0.590777, 0.894397", \
           "0.341921, 0.351008, 0.376898, 0.413058, 0.453708, 0.626822, 0.930815" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057517, 0.070019, 0.113615, 0.186908, 0.275867, 0.658300, 1.322561", \
           "0.057430, 0.070017, 0.114203, 0.187616, 0.276868, 0.666337, 1.343609", \
           "0.057265, 0.069952, 0.114129, 0.187117, 0.277943, 0.661961, 1.368428", \
           "0.057599, 0.070158, 0.114599, 0.187132, 0.275627, 0.669910, 1.338008", \
           "0.057994, 0.070552, 0.113836, 0.188880, 0.280809, 0.662080, 1.334139", \
           "0.059570, 0.070122, 0.115031, 0.191192, 0.276963, 0.662716, 1.356716", \
           "0.057758, 0.070030, 0.113927, 0.187207, 0.276520, 0.662778, 1.325974" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057517, 0.070019, 0.113615, 0.186908, 0.275867, 0.658300, 1.322561", \
           "0.057430, 0.070017, 0.114203, 0.187616, 0.276868, 0.666337, 1.343609", \
           "0.057265, 0.069952, 0.114129, 0.187117, 0.277943, 0.661961, 1.368428", \
           "0.057599, 0.070158, 0.114599, 0.187132, 0.275627, 0.669910, 1.338008", \
           "0.057994, 0.070552, 0.113836, 0.188880, 0.280809, 0.662080, 1.334139", \
           "0.059570, 0.070122, 0.115031, 0.191192, 0.276963, 0.662716, 1.356716", \
           "0.057758, 0.070030, 0.113927, 0.187207, 0.276520, 0.662778, 1.325974" \
         );
        }
      }
      timing() {
        related_pin : "TCENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.328840, 0.338341, 0.364974, 0.401729, 0.443694, 0.626558, 0.947532", \
           "0.332866, 0.342770, 0.369589, 0.406219, 0.448199, 0.629970, 0.947076", \
           "0.347067, 0.356516, 0.383810, 0.419936, 0.462201, 0.638817, 0.962256", \
           "0.373519, 0.383393, 0.409902, 0.447081, 0.488835, 0.671661, 0.975743", \
           "0.418386, 0.427982, 0.454694, 0.492412, 0.533695, 0.716115, 1.034847", \
           "0.480193, 0.489210, 0.515774, 0.552739, 0.594597, 0.776471, 1.097269", \
           "0.552904, 0.562431, 0.589210, 0.626105, 0.668068, 0.850425, 1.170371" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.279514, 0.287590, 0.310228, 0.341469, 0.377140, 0.532574, 0.805402", \
           "0.282936, 0.291355, 0.314151, 0.345286, 0.380969, 0.535475, 0.805015", \
           "0.295007, 0.303039, 0.326238, 0.356946, 0.392871, 0.542995, 0.817918", \
           "0.317491, 0.325884, 0.348417, 0.380019, 0.415510, 0.570912, 0.829382", \
           "0.355628, 0.363785, 0.386490, 0.418550, 0.453641, 0.608698, 0.879620", \
           "0.408164, 0.415829, 0.438408, 0.469828, 0.505408, 0.660000, 0.932678", \
           "0.469968, 0.478066, 0.500829, 0.532189, 0.567857, 0.722862, 0.994815" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054160, 0.064567, 0.121615, 0.159828, 0.226703, 0.602915, 1.247573", \
           "0.054043, 0.065568, 0.104332, 0.158217, 0.235279, 0.612895, 1.261723", \
           "0.054059, 0.064731, 0.103392, 0.170916, 0.254970, 0.618680, 1.220088", \
           "0.053872, 0.064938, 0.103039, 0.170350, 0.254714, 0.616421, 1.237236", \
           "0.054262, 0.064682, 0.103407, 0.170562, 0.254823, 0.608765, 1.234843", \
           "0.054039, 0.065725, 0.103252, 0.170136, 0.255794, 0.616325, 1.245552", \
           "0.054367, 0.065270, 0.103441, 0.170698, 0.254394, 0.598742, 1.231369" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054160, 0.064567, 0.121615, 0.159828, 0.226703, 0.602915, 1.247573", \
           "0.054043, 0.065568, 0.104332, 0.158217, 0.235279, 0.612895, 1.261723", \
           "0.054059, 0.064731, 0.103392, 0.170916, 0.254970, 0.618680, 1.220088", \
           "0.053872, 0.064938, 0.103039, 0.170350, 0.254714, 0.616421, 1.237236", \
           "0.054262, 0.064682, 0.103407, 0.170562, 0.254823, 0.608765, 1.234843", \
           "0.054039, 0.065725, 0.103252, 0.170136, 0.255794, 0.616325, 1.245552", \
           "0.054367, 0.065270, 0.103441, 0.170698, 0.254394, 0.598742, 1.231369" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.323060, 0.333562, 0.364365, 0.406887, 0.456704, 0.662463, 1.021459", \
           "0.325867, 0.336578, 0.367254, 0.410243, 0.458975, 0.663615, 1.020865", \
           "0.338970, 0.349637, 0.380074, 0.422710, 0.471771, 0.676739, 1.031017", \
           "0.362353, 0.373198, 0.403880, 0.446919, 0.495808, 0.699884, 1.059404", \
           "0.402846, 0.413558, 0.444190, 0.486779, 0.535975, 0.740480, 1.098066", \
           "0.457502, 0.469028, 0.499418, 0.541910, 0.590946, 0.793176, 1.150376", \
           "0.520581, 0.531273, 0.561732, 0.604273, 0.652097, 0.855759, 1.213399" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.274601, 0.283528, 0.309711, 0.345854, 0.388198, 0.563093, 0.868240", \
           "0.276987, 0.286091, 0.312166, 0.348707, 0.390129, 0.564073, 0.867735", \
           "0.288124, 0.297191, 0.323063, 0.359303, 0.401005, 0.575228, 0.876365", \
           "0.308000, 0.317219, 0.343298, 0.379881, 0.421437, 0.594901, 0.900494", \
           "0.342419, 0.351524, 0.377561, 0.413762, 0.455579, 0.629408, 0.933356", \
           "0.388877, 0.398674, 0.424505, 0.460623, 0.502304, 0.674200, 0.977819", \
           "0.442494, 0.451582, 0.477472, 0.513632, 0.554282, 0.727395, 1.031389" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062040, 0.075245, 0.115907, 0.185828, 0.274600, 0.674414, 1.363358", \
           "0.062168, 0.075539, 0.118001, 0.185178, 0.275760, 0.670193, 1.360611", \
           "0.063880, 0.075712, 0.117865, 0.185947, 0.276634, 0.656382, 1.333987", \
           "0.062788, 0.071703, 0.111778, 0.187280, 0.271402, 0.667536, 1.328151", \
           "0.059829, 0.075288, 0.118830, 0.181506, 0.274595, 0.656638, 1.329091", \
           "0.059900, 0.074244, 0.120763, 0.192138, 0.274190, 0.655156, 1.333882", \
           "0.058342, 0.070187, 0.112401, 0.183930, 0.274937, 0.656090, 1.334055" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062040, 0.075245, 0.115907, 0.185828, 0.274600, 0.674414, 1.363358", \
           "0.062168, 0.075539, 0.118001, 0.185178, 0.275760, 0.670193, 1.360611", \
           "0.063880, 0.075712, 0.117865, 0.185947, 0.276634, 0.656382, 1.333987", \
           "0.062788, 0.071703, 0.111778, 0.187280, 0.271402, 0.667536, 1.328151", \
           "0.059829, 0.075288, 0.118830, 0.181506, 0.274595, 0.656638, 1.329091", \
           "0.059900, 0.074244, 0.120763, 0.192138, 0.274190, 0.655156, 1.333882", \
           "0.058342, 0.070187, 0.112401, 0.183930, 0.274937, 0.656090, 1.334055" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !CENB & TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b0 && TCENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.725893, 0.735395, 0.762028, 0.798782, 0.840747, 1.023611, 1.344585", \
           "0.730304, 0.740208, 0.767026, 0.803656, 0.845637, 1.027408, 1.344514", \
           "0.746740, 0.756189, 0.783483, 0.819609, 0.861875, 1.038490, 1.361929", \
           "0.778290, 0.788164, 0.814674, 0.851852, 0.893607, 1.076433, 1.380515", \
           "0.826620, 0.836216, 0.862927, 0.900646, 0.941929, 1.124349, 1.443081", \
           "0.882396, 0.891413, 0.917976, 0.954942, 0.996800, 1.178673, 1.499471", \
           "0.941072, 0.950599, 0.977379, 1.014273, 1.056236, 1.238594, 1.558540" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.617009, 0.625085, 0.647724, 0.678965, 0.714635, 0.870069, 1.142898", \
           "0.620758, 0.629177, 0.651973, 0.683108, 0.718791, 0.873297, 1.142837", \
           "0.634729, 0.642761, 0.665961, 0.696668, 0.732593, 0.882717, 1.157640", \
           "0.661547, 0.669940, 0.692472, 0.724074, 0.759566, 0.914968, 1.173438", \
           "0.702627, 0.710784, 0.733488, 0.765549, 0.800640, 0.955697, 1.226619", \
           "0.750036, 0.757701, 0.780280, 0.811701, 0.847280, 1.001872, 1.274550", \
           "0.799911, 0.808010, 0.830772, 0.862132, 0.897801, 1.052805, 1.324759" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053770, 0.065802, 0.105048, 0.172400, 0.251507, 0.612600, 1.264804", \
           "0.054339, 0.065781, 0.103280, 0.171442, 0.253776, 0.615176, 1.259195", \
           "0.054039, 0.065790, 0.104837, 0.172307, 0.252609, 0.610137, 1.238350", \
           "0.054685, 0.065154, 0.104749, 0.170215, 0.255929, 0.610467, 1.251315", \
           "0.053883, 0.065937, 0.105075, 0.170635, 0.255248, 0.608045, 1.234841", \
           "0.053989, 0.065016, 0.105094, 0.171313, 0.256670, 0.615988, 1.240403", \
           "0.054497, 0.065964, 0.105088, 0.169691, 0.252999, 0.614888, 1.270263" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.053770, 0.065802, 0.105048, 0.172400, 0.251507, 0.612600, 1.264804", \
           "0.054339, 0.065781, 0.103280, 0.171442, 0.253776, 0.615176, 1.259195", \
           "0.054039, 0.065790, 0.104837, 0.172307, 0.252609, 0.610137, 1.238350", \
           "0.054685, 0.065154, 0.104749, 0.170215, 0.255929, 0.610467, 1.251315", \
           "0.053883, 0.065937, 0.105075, 0.170635, 0.255248, 0.608045, 1.234841", \
           "0.053989, 0.065016, 0.105094, 0.171313, 0.256670, 0.615988, 1.240403", \
           "0.054497, 0.065964, 0.105088, 0.169691, 0.252999, 0.614888, 1.270263" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.650996, 0.661498, 0.692301, 0.734823, 0.784640, 0.990399, 1.349395", \
           "0.655339, 0.666050, 0.696727, 0.739715, 0.788448, 0.993088, 1.350337", \
           "0.673685, 0.684351, 0.714789, 0.757424, 0.806486, 1.011453, 1.365732", \
           "0.706732, 0.717577, 0.748259, 0.791297, 0.840187, 1.044262, 1.403783", \
           "0.755309, 0.766021, 0.796653, 0.839242, 0.888438, 1.092943, 1.450529", \
           "0.809259, 0.820785, 0.851175, 0.893667, 0.942702, 1.144933, 1.502132", \
           "0.871747, 0.882439, 0.912897, 0.955438, 1.003262, 1.206925, 1.564564" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.553346, 0.562273, 0.588456, 0.624600, 0.666944, 0.841839, 1.146986", \
           "0.557039, 0.566143, 0.592218, 0.628758, 0.670180, 0.844125, 1.147786", \
           "0.572632, 0.581699, 0.607570, 0.643811, 0.685513, 0.859735, 1.160872", \
           "0.600722, 0.609940, 0.636020, 0.672602, 0.714159, 0.887623, 1.193215", \
           "0.642013, 0.651118, 0.677155, 0.713356, 0.755172, 0.929002, 1.232950", \
           "0.687870, 0.697667, 0.723498, 0.759617, 0.801297, 0.973193, 1.276812", \
           "0.740985, 0.750073, 0.775963, 0.812123, 0.852773, 1.025886, 1.329880" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.058033, 0.077215, 0.118628, 0.184676, 0.274127, 0.670812, 1.355325", \
           "0.063606, 0.071152, 0.118297, 0.183347, 0.274731, 0.660214, 1.356747", \
           "0.057502, 0.070340, 0.116773, 0.185526, 0.274071, 0.665282, 1.336442", \
           "0.057960, 0.075891, 0.116932, 0.184968, 0.271286, 0.660011, 1.330876", \
           "0.057947, 0.076042, 0.116772, 0.185389, 0.275187, 0.660177, 1.334034", \
           "0.057955, 0.075692, 0.113028, 0.180948, 0.274657, 0.670999, 1.338113", \
           "0.058168, 0.076341, 0.110948, 0.181688, 0.271551, 0.653774, 1.328627" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.058033, 0.077215, 0.118628, 0.184676, 0.274127, 0.670812, 1.355325", \
           "0.063606, 0.071152, 0.118297, 0.183347, 0.274731, 0.660214, 1.356747", \
           "0.057502, 0.070340, 0.116773, 0.185526, 0.274071, 0.665282, 1.336442", \
           "0.057960, 0.075891, 0.116932, 0.184968, 0.271286, 0.660011, 1.330876", \
           "0.057947, 0.076042, 0.116772, 0.185389, 0.275187, 0.660177, 1.334034", \
           "0.057955, 0.075692, 0.113028, 0.180948, 0.274657, 0.670999, 1.338113", \
           "0.058168, 0.076341, 0.110948, 0.181688, 0.271551, 0.653774, 1.328627" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & CENB & !TCENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && CENB == 1'b1 && TCENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.549631, 0.559133, 0.585766, 0.622520, 0.664485, 0.847349, 1.168324", \
           "0.554364, 0.564268, 0.591087, 0.627716, 0.669697, 0.851468, 1.168574", \
           "0.571964, 0.581413, 0.608706, 0.644833, 0.687098, 0.863714, 1.187153", \
           "0.605262, 0.615136, 0.641645, 0.678824, 0.720578, 0.903405, 1.207487", \
           "0.653792, 0.663388, 0.690100, 0.727818, 0.769101, 0.951521, 1.270253", \
           "0.708832, 0.717849, 0.744413, 0.781378, 0.823236, 1.005110, 1.325908", \
           "0.768622, 0.778149, 0.804928, 0.841823, 0.883786, 1.066143, 1.386089" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.467187, 0.475263, 0.497901, 0.529142, 0.564813, 0.720247, 0.993075", \
           "0.471209, 0.479628, 0.502424, 0.533559, 0.569242, 0.723748, 0.993288", \
           "0.486169, 0.494201, 0.517400, 0.548108, 0.584033, 0.734157, 1.009080", \
           "0.514473, 0.522866, 0.545398, 0.577000, 0.612492, 0.767894, 1.026364", \
           "0.555723, 0.563880, 0.586585, 0.618646, 0.653736, 0.808793, 1.079715", \
           "0.602507, 0.610172, 0.632751, 0.664172, 0.699751, 0.854343, 1.127021", \
           "0.653328, 0.661426, 0.684189, 0.715549, 0.751218, 0.906222, 1.178176" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054125, 0.065866, 0.104026, 0.170502, 0.254851, 0.635547, 1.283321", \
           "0.055071, 0.065781, 0.104016, 0.170170, 0.254737, 0.620090, 1.230607", \
           "0.054029, 0.064593, 0.103204, 0.170269, 0.252510, 0.630223, 1.250128", \
           "0.054709, 0.065487, 0.104649, 0.170511, 0.255181, 0.618118, 1.234315", \
           "0.054702, 0.066101, 0.104067, 0.169702, 0.254588, 0.614472, 1.264788", \
           "0.054228, 0.065649, 0.104681, 0.170982, 0.256362, 0.620365, 1.249353", \
           "0.053640, 0.066524, 0.103972, 0.170456, 0.256884, 0.638844, 1.295336" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054125, 0.065866, 0.104026, 0.170502, 0.254851, 0.635547, 1.283321", \
           "0.055071, 0.065781, 0.104016, 0.170170, 0.254737, 0.620090, 1.230607", \
           "0.054029, 0.064593, 0.103204, 0.170269, 0.252510, 0.630223, 1.250128", \
           "0.054709, 0.065487, 0.104649, 0.170511, 0.255181, 0.618118, 1.234315", \
           "0.054702, 0.066101, 0.104067, 0.169702, 0.254588, 0.614472, 1.264788", \
           "0.054228, 0.065649, 0.104681, 0.170982, 0.256362, 0.620365, 1.249353", \
           "0.053640, 0.066524, 0.103972, 0.170456, 0.256884, 0.638844, 1.295336" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.585047, 0.595550, 0.626353, 0.668875, 0.718691, 0.924450, 1.283447", \
           "0.588877, 0.599587, 0.630264, 0.673253, 0.721985, 0.926625, 1.283874", \
           "0.606040, 0.616707, 0.647144, 0.689780, 0.738841, 0.943809, 1.298087", \
           "0.637111, 0.647956, 0.678638, 0.721677, 0.770566, 0.974642, 1.334162", \
           "0.685047, 0.695759, 0.726391, 0.768980, 0.818176, 1.022681, 1.380267", \
           "0.740185, 0.751711, 0.782101, 0.824593, 0.873629, 1.075859, 1.433059", \
           "0.801065, 0.811757, 0.842216, 0.884757, 0.932580, 1.136243, 1.493883" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.497290, 0.506217, 0.532400, 0.568543, 0.610888, 0.785783, 1.090930", \
           "0.500545, 0.509649, 0.535725, 0.572265, 0.613687, 0.787632, 1.091293", \
           "0.515134, 0.524201, 0.550072, 0.586313, 0.628015, 0.802238, 1.103374", \
           "0.541545, 0.550763, 0.576843, 0.613425, 0.654981, 0.828445, 1.134038", \
           "0.582290, 0.591395, 0.617432, 0.653633, 0.695450, 0.869279, 1.173227", \
           "0.629157, 0.638954, 0.664786, 0.700904, 0.742584, 0.914480, 1.218100", \
           "0.680906, 0.689993, 0.715883, 0.752043, 0.792693, 0.965807, 1.269800" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057787, 0.070473, 0.118984, 0.186731, 0.275640, 0.657398, 1.323969", \
           "0.058014, 0.070681, 0.118768, 0.180411, 0.268448, 0.657161, 1.357165", \
           "0.057991, 0.070672, 0.113695, 0.188890, 0.277241, 0.662633, 1.357171", \
           "0.058147, 0.070491, 0.120675, 0.188389, 0.267770, 0.668481, 1.333859", \
           "0.058425, 0.070277, 0.112783, 0.180721, 0.277134, 0.657078, 1.351711", \
           "0.058363, 0.070643, 0.112782, 0.182168, 0.273887, 0.671341, 1.330652", \
           "0.062926, 0.070509, 0.113064, 0.182104, 0.267941, 0.658801, 1.325578" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057787, 0.070473, 0.118984, 0.186731, 0.275640, 0.657398, 1.323969", \
           "0.058014, 0.070681, 0.118768, 0.180411, 0.268448, 0.657161, 1.357165", \
           "0.057991, 0.070672, 0.113695, 0.188890, 0.277241, 0.662633, 1.357171", \
           "0.058147, 0.070491, 0.120675, 0.188389, 0.267770, 0.668481, 1.333859", \
           "0.058425, 0.070277, 0.112783, 0.180721, 0.277134, 0.657078, 1.351711", \
           "0.058363, 0.070643, 0.112782, 0.182168, 0.273887, 0.671341, 1.330652", \
           "0.062926, 0.070509, 0.113064, 0.182104, 0.267941, 0.658801, 1.325578" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243892, 0.254394, 0.285197, 0.327719, 0.377536, 0.583295, 0.942291", \
           "0.248466, 0.259177, 0.289853, 0.332842, 0.381574, 0.586214, 0.943463", \
           "0.266546, 0.277213, 0.307650, 0.350286, 0.399347, 0.604315, 0.958594", \
           "0.298552, 0.309398, 0.340079, 0.383118, 0.432007, 0.636083, 0.995603", \
           "0.342348, 0.353060, 0.383692, 0.426282, 0.475478, 0.679983, 1.037569", \
           "0.390799, 0.402325, 0.432715, 0.475207, 0.524243, 0.726473, 1.083673", \
           "0.445236, 0.455928, 0.486386, 0.528927, 0.576751, 0.780414, 1.138053" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.207308, 0.216235, 0.242418, 0.278561, 0.320905, 0.495801, 0.800947", \
           "0.211196, 0.220300, 0.246375, 0.282916, 0.324338, 0.498282, 0.801944", \
           "0.226564, 0.235631, 0.261503, 0.297743, 0.339445, 0.513668, 0.814805", \
           "0.253770, 0.262988, 0.289067, 0.325650, 0.367206, 0.540670, 0.846263", \
           "0.290996, 0.300101, 0.326138, 0.362339, 0.404156, 0.577985, 0.881934", \
           "0.332179, 0.341976, 0.367808, 0.403926, 0.445606, 0.617502, 0.921122", \
           "0.378451, 0.387538, 0.413428, 0.449588, 0.490238, 0.663351, 0.967345" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056624, 0.068429, 0.103888, 0.171196, 0.253798, 0.611643, 1.227170", \
           "0.055606, 0.065331, 0.104971, 0.170266, 0.255550, 0.613264, 1.242302", \
           "0.054837, 0.065951, 0.104743, 0.170831, 0.255824, 0.613164, 1.246870", \
           "0.054859, 0.067762, 0.103568, 0.170304, 0.252261, 0.616299, 1.253544", \
           "0.055036, 0.065677, 0.106674, 0.174980, 0.255142, 0.616701, 1.213960", \
           "0.054986, 0.067068, 0.104874, 0.172955, 0.256261, 0.616308, 1.228654", \
           "0.056499, 0.066336, 0.103586, 0.170679, 0.253460, 0.608316, 1.237603" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056624, 0.068429, 0.103888, 0.171196, 0.253798, 0.611643, 1.227170", \
           "0.055606, 0.065331, 0.104971, 0.170266, 0.255550, 0.613264, 1.242302", \
           "0.054837, 0.065951, 0.104743, 0.170831, 0.255824, 0.613164, 1.246870", \
           "0.054859, 0.067762, 0.103568, 0.170304, 0.252261, 0.616299, 1.253544", \
           "0.055036, 0.065677, 0.106674, 0.174980, 0.255142, 0.616701, 1.213960", \
           "0.054986, 0.067068, 0.104874, 0.172955, 0.256261, 0.616308, 1.228654", \
           "0.056499, 0.066336, 0.103586, 0.170679, 0.253460, 0.608316, 1.237603" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.246542, 0.257044, 0.287847, 0.330369, 0.380186, 0.585945, 0.944941", \
           "0.250845, 0.261556, 0.292233, 0.335221, 0.383953, 0.588594, 0.945843", \
           "0.268100, 0.278766, 0.309204, 0.351839, 0.400901, 0.605868, 0.960147", \
           "0.299660, 0.310505, 0.341187, 0.384225, 0.433115, 0.637190, 0.996711", \
           "0.349340, 0.360052, 0.390684, 0.433274, 0.482469, 0.686975, 1.044561", \
           "0.407630, 0.419156, 0.449546, 0.492038, 0.541074, 0.743304, 1.100504", \
           "0.471586, 0.482278, 0.512736, 0.555277, 0.603101, 0.806764, 1.164403" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.209560, 0.218487, 0.244670, 0.280814, 0.323158, 0.498053, 0.803200", \
           "0.213219, 0.222323, 0.248398, 0.284938, 0.326360, 0.500305, 0.803967", \
           "0.227885, 0.236951, 0.262823, 0.299063, 0.340765, 0.514988, 0.816125", \
           "0.254711, 0.263929, 0.290009, 0.326591, 0.368148, 0.541611, 0.847204", \
           "0.296939, 0.306044, 0.332081, 0.368282, 0.410099, 0.583928, 0.887877", \
           "0.346486, 0.356283, 0.382114, 0.418232, 0.459913, 0.631809, 0.935428", \
           "0.400848, 0.409936, 0.435826, 0.471986, 0.512636, 0.685749, 0.989743" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057426, 0.070197, 0.114043, 0.187776, 0.276963, 0.661130, 1.336813", \
           "0.057881, 0.069478, 0.113707, 0.187279, 0.276747, 0.664110, 1.337423", \
           "0.057919, 0.070341, 0.112657, 0.181982, 0.270423, 0.661569, 1.335634", \
           "0.057918, 0.070182, 0.113139, 0.187454, 0.269656, 0.657487, 1.358560", \
           "0.057481, 0.070490, 0.112650, 0.185581, 0.277919, 0.662249, 1.325071", \
           "0.059267, 0.074160, 0.120047, 0.186648, 0.271887, 0.664197, 1.361084", \
           "0.056643, 0.070031, 0.112120, 0.184559, 0.273410, 0.661351, 1.332319" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.057426, 0.070197, 0.114043, 0.187776, 0.276963, 0.661130, 1.336813", \
           "0.057881, 0.069478, 0.113707, 0.187279, 0.276747, 0.664110, 1.337423", \
           "0.057919, 0.070341, 0.112657, 0.181982, 0.270423, 0.661569, 1.335634", \
           "0.057918, 0.070182, 0.113139, 0.187454, 0.269656, 0.657487, 1.358560", \
           "0.057481, 0.070490, 0.112650, 0.185581, 0.277919, 0.662249, 1.325071", \
           "0.059267, 0.074160, 0.120047, 0.186648, 0.271887, 0.664197, 1.361084", \
           "0.056643, 0.070031, 0.112120, 0.184559, 0.273410, 0.661351, 1.332319" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "CENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TCENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039", \
           "0.134216, 0.134235, 0.134305, 0.134414, 0.134543, 0.135088, 0.136039" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726", \
           "0.263903, 0.263923, 0.263992, 0.264101, 0.264230, 0.264775, 0.265726" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208", \
           "0.026843, 0.026847, 0.026861, 0.026883, 0.026909, 0.027018, 0.027208" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145", \
           "0.052781, 0.052785, 0.052798, 0.052820, 0.052846, 0.052955, 0.053145" \
         );
        }
      }
    }
    pin(WENYB) {
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "WENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.243576, 0.253078, 0.279711, 0.316465, 0.358430, 0.541294, 0.862269", \
           "0.247184, 0.257088, 0.283906, 0.320536, 0.362517, 0.544288, 0.861394", \
           "0.261407, 0.270855, 0.298149, 0.334275, 0.376541, 0.553157, 0.876595", \
           "0.289317, 0.299191, 0.325700, 0.362879, 0.404633, 0.587459, 0.891541", \
           "0.332097, 0.341694, 0.368405, 0.406124, 0.447407, 0.629827, 0.948559", \
           "0.382355, 0.391372, 0.417935, 0.454901, 0.496759, 0.678632, 0.999430", \
           "0.435737, 0.445264, 0.472043, 0.508938, 0.550901, 0.733259, 1.053204" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.207040, 0.215116, 0.237754, 0.268995, 0.304666, 0.460100, 0.732928", \
           "0.210106, 0.218525, 0.241320, 0.272456, 0.308139, 0.462645, 0.732185", \
           "0.222196, 0.230227, 0.253427, 0.284134, 0.320060, 0.470183, 0.745106", \
           "0.245919, 0.254312, 0.276845, 0.308447, 0.343938, 0.499341, 0.757810", \
           "0.282283, 0.290440, 0.313144, 0.345205, 0.380296, 0.535353, 0.806275", \
           "0.325002, 0.332666, 0.355245, 0.386666, 0.422245, 0.576838, 0.849516", \
           "0.370376, 0.378474, 0.401237, 0.432597, 0.468266, 0.623270, 0.895224" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055318, 0.065750, 0.109288, 0.171927, 0.254619, 0.606311, 1.248614", \
           "0.055263, 0.066712, 0.105245, 0.172955, 0.257117, 0.614490, 1.263143", \
           "0.055009, 0.065803, 0.104569, 0.172018, 0.256125, 0.619369, 1.220722", \
           "0.055009, 0.066204, 0.104350, 0.171479, 0.255905, 0.617578, 1.238176", \
           "0.055218, 0.065813, 0.104505, 0.172083, 0.255784, 0.609608, 1.236347", \
           "0.055131, 0.066737, 0.104482, 0.171481, 0.257547, 0.617493, 1.246772", \
           "0.055559, 0.066330, 0.104608, 0.171860, 0.255456, 0.599663, 1.232506" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055318, 0.065750, 0.109288, 0.171927, 0.254619, 0.606311, 1.248614", \
           "0.055263, 0.066712, 0.105245, 0.172955, 0.257117, 0.614490, 1.263143", \
           "0.055009, 0.065803, 0.104569, 0.172018, 0.256125, 0.619369, 1.220722", \
           "0.055009, 0.066204, 0.104350, 0.171479, 0.255905, 0.617578, 1.238176", \
           "0.055218, 0.065813, 0.104505, 0.172083, 0.255784, 0.609608, 1.236347", \
           "0.055131, 0.066737, 0.104482, 0.171481, 0.257547, 0.617493, 1.246772", \
           "0.055559, 0.066330, 0.104608, 0.171860, 0.255456, 0.599663, 1.232506" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.239739, 0.250241, 0.281044, 0.323566, 0.373383, 0.579142, 0.938138", \
           "0.242604, 0.253315, 0.283991, 0.326980, 0.375712, 0.580352, 0.937601", \
           "0.255808, 0.266474, 0.296912, 0.339547, 0.388609, 0.593576, 0.947855", \
           "0.280058, 0.290903, 0.321584, 0.364623, 0.413512, 0.617588, 0.977108", \
           "0.318424, 0.329136, 0.359768, 0.402357, 0.451553, 0.656058, 1.013644", \
           "0.359756, 0.371282, 0.401672, 0.444164, 0.493200, 0.695430, 1.052630", \
           "0.402430, 0.413122, 0.443580, 0.486121, 0.533945, 0.737608, 1.095247" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.203778, 0.212705, 0.238888, 0.275031, 0.317375, 0.492270, 0.797417", \
           "0.206213, 0.215317, 0.241393, 0.277933, 0.319355, 0.493300, 0.796961", \
           "0.217436, 0.226503, 0.252375, 0.288615, 0.330317, 0.504540, 0.805677", \
           "0.238049, 0.247267, 0.273347, 0.309929, 0.351486, 0.524949, 0.830542", \
           "0.270660, 0.279766, 0.305803, 0.342004, 0.383820, 0.557649, 0.861598", \
           "0.305793, 0.315590, 0.341421, 0.377539, 0.419220, 0.591116, 0.894735", \
           "0.342065, 0.351153, 0.377043, 0.413203, 0.453853, 0.626966, 0.930960" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062824, 0.075873, 0.115636, 0.183287, 0.270886, 0.663283, 1.338486", \
           "0.063100, 0.076126, 0.117355, 0.183407, 0.272146, 0.657914, 1.333253", \
           "0.064865, 0.076379, 0.117629, 0.184093, 0.273022, 0.645637, 1.309042", \
           "0.063587, 0.072255, 0.111662, 0.185342, 0.267527, 0.655317, 1.306144", \
           "0.060418, 0.075961, 0.118615, 0.179795, 0.270792, 0.645971, 1.301834", \
           "0.060852, 0.074768, 0.120497, 0.190370, 0.270480, 0.642951, 1.310397", \
           "0.059331, 0.070824, 0.112260, 0.182047, 0.271173, 0.645416, 1.309419" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062824, 0.075873, 0.115636, 0.183287, 0.270886, 0.663283, 1.338486", \
           "0.063100, 0.076126, 0.117355, 0.183407, 0.272146, 0.657914, 1.333253", \
           "0.064865, 0.076379, 0.117629, 0.184093, 0.273022, 0.645637, 1.309042", \
           "0.063587, 0.072255, 0.111662, 0.185342, 0.267527, 0.655317, 1.306144", \
           "0.060418, 0.075961, 0.118615, 0.179795, 0.270792, 0.645971, 1.301834", \
           "0.060852, 0.074768, 0.120497, 0.190370, 0.270480, 0.642951, 1.310397", \
           "0.059331, 0.070824, 0.112260, 0.182047, 0.271173, 0.645416, 1.309419" \
         );
        }
      }
      timing() {
        related_pin : "TWENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.326788, 0.336290, 0.362923, 0.399677, 0.441642, 0.624506, 0.945481", \
           "0.330396, 0.340300, 0.367118, 0.403748, 0.445729, 0.627500, 0.944606", \
           "0.344619, 0.354067, 0.381361, 0.417487, 0.459753, 0.636369, 0.959807", \
           "0.372529, 0.382403, 0.408912, 0.446091, 0.487845, 0.670671, 0.974753", \
           "0.415309, 0.424906, 0.451617, 0.489336, 0.530619, 0.713039, 1.031771", \
           "0.465567, 0.474584, 0.501147, 0.538113, 0.579971, 0.761844, 1.082642", \
           "0.518949, 0.528476, 0.555255, 0.592150, 0.634113, 0.816471, 1.136416" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.277770, 0.285846, 0.308484, 0.339726, 0.375396, 0.530830, 0.803658", \
           "0.280836, 0.289255, 0.312051, 0.343186, 0.378869, 0.533375, 0.802915", \
           "0.292926, 0.300957, 0.324157, 0.354864, 0.390790, 0.540913, 0.815836", \
           "0.316649, 0.325042, 0.347575, 0.379177, 0.414668, 0.570071, 0.828540", \
           "0.353013, 0.361170, 0.383875, 0.415935, 0.451026, 0.606083, 0.877005", \
           "0.395732, 0.403396, 0.425975, 0.457396, 0.492975, 0.647568, 0.920246", \
           "0.441107, 0.449205, 0.471967, 0.503328, 0.538996, 0.694000, 0.965954" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055318, 0.065750, 0.109288, 0.171927, 0.254619, 0.606311, 1.248614", \
           "0.055263, 0.066712, 0.105245, 0.172955, 0.257117, 0.614490, 1.263143", \
           "0.055009, 0.065803, 0.104569, 0.172018, 0.256125, 0.619369, 1.220722", \
           "0.055009, 0.066204, 0.104350, 0.171479, 0.255905, 0.617578, 1.238176", \
           "0.055218, 0.065813, 0.104505, 0.172083, 0.255784, 0.609608, 1.236347", \
           "0.055131, 0.066737, 0.104482, 0.171481, 0.257547, 0.617493, 1.246772", \
           "0.055559, 0.066330, 0.104608, 0.171860, 0.255456, 0.599663, 1.232506" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055318, 0.065750, 0.109288, 0.171927, 0.254619, 0.606311, 1.248614", \
           "0.055263, 0.066712, 0.105245, 0.172955, 0.257117, 0.614490, 1.263143", \
           "0.055009, 0.065803, 0.104569, 0.172018, 0.256125, 0.619369, 1.220722", \
           "0.055009, 0.066204, 0.104350, 0.171479, 0.255905, 0.617578, 1.238176", \
           "0.055218, 0.065813, 0.104505, 0.172083, 0.255784, 0.609608, 1.236347", \
           "0.055131, 0.066737, 0.104482, 0.171481, 0.257547, 0.617493, 1.246772", \
           "0.055559, 0.066330, 0.104608, 0.171860, 0.255456, 0.599663, 1.232506" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.321311, 0.331813, 0.362617, 0.405138, 0.454955, 0.660714, 1.019710", \
           "0.324176, 0.334887, 0.365564, 0.408552, 0.457284, 0.661925, 1.019174", \
           "0.337380, 0.348047, 0.378484, 0.421120, 0.470181, 0.675149, 1.029427", \
           "0.361630, 0.372475, 0.403157, 0.446195, 0.495085, 0.699160, 1.058681", \
           "0.399996, 0.410708, 0.441340, 0.483930, 0.533125, 0.737631, 1.095217", \
           "0.441329, 0.452854, 0.483244, 0.525736, 0.574772, 0.777002, 1.134202", \
           "0.484002, 0.494694, 0.525153, 0.567694, 0.615517, 0.819180, 1.176820" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.273114, 0.282041, 0.308224, 0.344368, 0.386712, 0.561607, 0.866754", \
           "0.275550, 0.284654, 0.310729, 0.347269, 0.388692, 0.562636, 0.866298", \
           "0.286773, 0.295840, 0.321711, 0.357952, 0.399654, 0.573877, 0.875013", \
           "0.307385, 0.316604, 0.342683, 0.379266, 0.420822, 0.594286, 0.899879", \
           "0.339997, 0.349102, 0.375139, 0.411340, 0.453157, 0.626986, 0.930934", \
           "0.375129, 0.384926, 0.410758, 0.446876, 0.488556, 0.660452, 0.964072", \
           "0.411402, 0.420490, 0.446380, 0.482540, 0.523190, 0.696303, 1.000297" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062824, 0.075873, 0.115636, 0.183287, 0.270886, 0.663283, 1.338486", \
           "0.063100, 0.076126, 0.117355, 0.183407, 0.272146, 0.657914, 1.333253", \
           "0.064865, 0.076379, 0.117629, 0.184093, 0.273022, 0.645637, 1.309042", \
           "0.063587, 0.072255, 0.111662, 0.185342, 0.267527, 0.655317, 1.306144", \
           "0.060418, 0.075961, 0.118615, 0.179795, 0.270792, 0.645971, 1.301834", \
           "0.060852, 0.074768, 0.120497, 0.190370, 0.270480, 0.642951, 1.310397", \
           "0.059331, 0.070824, 0.112260, 0.182047, 0.271173, 0.645416, 1.309419" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.062824, 0.075873, 0.115636, 0.183287, 0.270886, 0.663283, 1.338486", \
           "0.063100, 0.076126, 0.117355, 0.183407, 0.272146, 0.657914, 1.333253", \
           "0.064865, 0.076379, 0.117629, 0.184093, 0.273022, 0.645637, 1.309042", \
           "0.063587, 0.072255, 0.111662, 0.185342, 0.267527, 0.655317, 1.306144", \
           "0.060418, 0.075961, 0.118615, 0.179795, 0.270792, 0.645971, 1.301834", \
           "0.060852, 0.074768, 0.120497, 0.190370, 0.270480, 0.642951, 1.310397", \
           "0.059331, 0.070824, 0.112260, 0.182047, 0.271173, 0.645416, 1.309419" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.403964, 0.413465, 0.440098, 0.476853, 0.518818, 0.701682, 1.022656", \
           "0.408686, 0.418590, 0.445409, 0.482039, 0.524019, 0.705790, 1.022896", \
           "0.426112, 0.435561, 0.462854, 0.498981, 0.541246, 0.717862, 1.041301", \
           "0.458369, 0.468243, 0.494753, 0.531931, 0.573686, 0.756512, 1.060594", \
           "0.502150, 0.511747, 0.538458, 0.576177, 0.617460, 0.799880, 1.118612", \
           "0.551476, 0.560493, 0.587056, 0.624022, 0.665880, 0.847754, 1.168551", \
           "0.603612, 0.613139, 0.639918, 0.676813, 0.718776, 0.901134, 1.221079" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.343369, 0.351445, 0.374084, 0.405325, 0.440995, 0.596429, 0.869258", \
           "0.347383, 0.355802, 0.378597, 0.409733, 0.445416, 0.599922, 0.869462", \
           "0.362195, 0.370227, 0.393426, 0.424134, 0.460059, 0.610183, 0.885106", \
           "0.389614, 0.398007, 0.420540, 0.452142, 0.487633, 0.643035, 0.901505", \
           "0.426828, 0.434985, 0.457690, 0.489750, 0.524841, 0.679898, 0.950820", \
           "0.468755, 0.476419, 0.498998, 0.530419, 0.565998, 0.720590, 0.993269", \
           "0.513070, 0.521168, 0.543931, 0.575291, 0.610960, 0.765964, 1.037917" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.069574, 0.081704, 0.125770, 0.196029, 0.288069, 0.667708, 1.327008", \
           "0.069574, 0.080894, 0.123252, 0.198021, 0.288922, 0.664235, 1.339778", \
           "0.071299, 0.081676, 0.124545, 0.196625, 0.287725, 0.671382, 1.338504", \
           "0.071606, 0.081970, 0.124036, 0.199994, 0.288740, 0.667419, 1.338672", \
           "0.072108, 0.081103, 0.126797, 0.199307, 0.289211, 0.670356, 1.337599", \
           "0.069846, 0.081710, 0.124266, 0.198355, 0.286727, 0.661407, 1.327427", \
           "0.069834, 0.083389, 0.125275, 0.198052, 0.288129, 0.665468, 1.376454" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.069574, 0.081704, 0.125770, 0.196029, 0.288069, 0.667708, 1.327008", \
           "0.069574, 0.080894, 0.123252, 0.198021, 0.288922, 0.664235, 1.339778", \
           "0.071299, 0.081676, 0.124545, 0.196625, 0.287725, 0.671382, 1.338504", \
           "0.071606, 0.081970, 0.124036, 0.199994, 0.288740, 0.667419, 1.338672", \
           "0.072108, 0.081103, 0.126797, 0.199307, 0.289211, 0.670356, 1.337599", \
           "0.069846, 0.081710, 0.124266, 0.198355, 0.286727, 0.661407, 1.327427", \
           "0.069834, 0.083389, 0.125275, 0.198052, 0.288129, 0.665468, 1.376454" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.415004, 0.425507, 0.456310, 0.498832, 0.548648, 0.754407, 1.113404", \
           "0.419308, 0.430019, 0.460695, 0.503684, 0.552416, 0.757057, 1.114306", \
           "0.436562, 0.447229, 0.477666, 0.520302, 0.569363, 0.774331, 1.128609", \
           "0.468122, 0.478967, 0.509649, 0.552688, 0.601577, 0.805653, 1.165173", \
           "0.517803, 0.528515, 0.559147, 0.601736, 0.650932, 0.855437, 1.213023", \
           "0.576093, 0.587619, 0.618009, 0.660501, 0.709536, 0.911767, 1.268966", \
           "0.640049, 0.650740, 0.681199, 0.723740, 0.771564, 0.975226, 1.332866" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.352754, 0.361681, 0.387864, 0.424007, 0.466351, 0.641246, 0.946393", \
           "0.356412, 0.365516, 0.391591, 0.428131, 0.469554, 0.643498, 0.947160", \
           "0.371078, 0.380145, 0.406016, 0.442257, 0.483959, 0.658181, 0.959318", \
           "0.397904, 0.407122, 0.433202, 0.469785, 0.511341, 0.684805, 0.990397", \
           "0.440133, 0.449238, 0.475275, 0.511476, 0.553292, 0.727122, 1.031070", \
           "0.489679, 0.499476, 0.525308, 0.561426, 0.603106, 0.775002, 1.078622", \
           "0.544041, 0.553129, 0.579019, 0.615179, 0.655829, 0.828942, 1.132936" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073672, 0.087206, 0.131472, 0.204920, 0.295972, 0.688286, 1.363144", \
           "0.072466, 0.084864, 0.129356, 0.203392, 0.295181, 0.683952, 1.352337", \
           "0.073950, 0.086792, 0.131926, 0.204187, 0.296187, 0.689977, 1.350510", \
           "0.072767, 0.085171, 0.129859, 0.204116, 0.294158, 0.683627, 1.383240", \
           "0.072861, 0.085745, 0.130691, 0.204042, 0.295859, 0.680113, 1.352660", \
           "0.072708, 0.085124, 0.130467, 0.205161, 0.296390, 0.682528, 1.359610", \
           "0.073725, 0.085956, 0.130994, 0.204931, 0.296119, 0.680707, 1.348455" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073672, 0.087206, 0.131472, 0.204920, 0.295972, 0.688286, 1.363144", \
           "0.072466, 0.084864, 0.129356, 0.203392, 0.295181, 0.683952, 1.352337", \
           "0.073950, 0.086792, 0.131926, 0.204187, 0.296187, 0.689977, 1.350510", \
           "0.072767, 0.085171, 0.129859, 0.204116, 0.294158, 0.683627, 1.383240", \
           "0.072861, 0.085745, 0.130691, 0.204042, 0.295859, 0.680113, 1.352660", \
           "0.072708, 0.085124, 0.130467, 0.205161, 0.296390, 0.682528, 1.359610", \
           "0.073725, 0.085956, 0.130994, 0.204931, 0.296119, 0.680707, 1.348455" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "WENB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TWENB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122", \
           "0.149299, 0.149319, 0.149388, 0.149497, 0.149626, 0.150171, 0.151122" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392", \
           "0.169568, 0.169588, 0.169658, 0.169767, 0.169895, 0.170440, 0.171392" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224", \
           "0.029860, 0.029864, 0.029878, 0.029899, 0.029925, 0.030034, 0.030224" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278", \
           "0.033914, 0.033918, 0.033932, 0.033953, 0.033979, 0.034088, 0.034278" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : negative_unate;
        when : "DFTRAMBYP & !WENB & TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b0 && TWENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.586552, 0.596053, 0.622686, 0.659441, 0.701406, 0.884270, 1.205244", \
           "0.590878, 0.600782, 0.627600, 0.664230, 0.706211, 0.887982, 1.205088", \
           "0.607105, 0.616554, 0.643847, 0.679974, 0.722239, 0.898855, 1.222294", \
           "0.638033, 0.647907, 0.674416, 0.711595, 0.753349, 0.936176, 1.240258", \
           "0.684289, 0.693885, 0.720597, 0.758315, 0.799598, 0.982018, 1.300750", \
           "0.737179, 0.746196, 0.772759, 0.809725, 0.851583, 1.033456, 1.354254", \
           "0.789737, 0.799264, 0.826043, 0.862938, 0.904901, 1.087259, 1.407204" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.498569, 0.506645, 0.529283, 0.560525, 0.596195, 0.751629, 1.024457", \
           "0.502246, 0.510664, 0.533460, 0.564596, 0.600279, 0.754784, 1.024324", \
           "0.516039, 0.524071, 0.547270, 0.577978, 0.613903, 0.764027, 1.038950", \
           "0.542328, 0.550721, 0.573254, 0.604856, 0.640347, 0.795749, 1.054219", \
           "0.581645, 0.589802, 0.612507, 0.644568, 0.679658, 0.834715, 1.105638", \
           "0.626602, 0.634266, 0.656845, 0.688266, 0.723845, 0.878438, 1.151116", \
           "0.671276, 0.679374, 0.702137, 0.733497, 0.769166, 0.924170, 1.196124" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.068857, 0.083154, 0.127221, 0.199448, 0.289623, 0.669314, 1.356962", \
           "0.069167, 0.083159, 0.125658, 0.198341, 0.288166, 0.667165, 1.352514", \
           "0.068778, 0.080574, 0.124251, 0.197562, 0.286726, 0.655234, 1.322324", \
           "0.069102, 0.083060, 0.125774, 0.199126, 0.287973, 0.661293, 1.341327", \
           "0.068678, 0.080417, 0.123956, 0.198982, 0.288297, 0.662623, 1.352578", \
           "0.068785, 0.083238, 0.125800, 0.198538, 0.286826, 0.663876, 1.332978", \
           "0.069592, 0.080794, 0.124565, 0.197815, 0.288457, 0.656140, 1.358289" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.068857, 0.083154, 0.127221, 0.199448, 0.289623, 0.669314, 1.356962", \
           "0.069167, 0.083159, 0.125658, 0.198341, 0.288166, 0.667165, 1.352514", \
           "0.068778, 0.080574, 0.124251, 0.197562, 0.286726, 0.655234, 1.322324", \
           "0.069102, 0.083060, 0.125774, 0.199126, 0.287973, 0.661293, 1.341327", \
           "0.068678, 0.080417, 0.123956, 0.198982, 0.288297, 0.662623, 1.352578", \
           "0.068785, 0.083238, 0.125800, 0.198538, 0.286826, 0.663876, 1.332978", \
           "0.069592, 0.080794, 0.124565, 0.197815, 0.288457, 0.656140, 1.358289" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.604923, 0.615425, 0.646229, 0.688750, 0.738567, 0.944326, 1.303322", \
           "0.609485, 0.620195, 0.650872, 0.693861, 0.742593, 0.947233, 1.304482", \
           "0.627962, 0.638628, 0.669066, 0.711702, 0.760763, 0.965731, 1.320009", \
           "0.660348, 0.671193, 0.701875, 0.744913, 0.793803, 0.997878, 1.357399", \
           "0.706898, 0.717610, 0.748242, 0.790831, 0.840027, 1.044532, 1.402118", \
           "0.759786, 0.771311, 0.801702, 0.844193, 0.893229, 1.095460, 1.452659", \
           "0.819206, 0.829898, 0.860356, 0.902897, 0.950721, 1.154384, 1.512023" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.514185, 0.523111, 0.549294, 0.585438, 0.627782, 0.802677, 1.107824", \
           "0.518062, 0.527166, 0.553241, 0.589782, 0.631204, 0.805148, 1.108810", \
           "0.533768, 0.542834, 0.568706, 0.604946, 0.646648, 0.820871, 1.122008", \
           "0.561296, 0.570514, 0.596594, 0.633176, 0.674733, 0.848196, 1.153789", \
           "0.600863, 0.609968, 0.636006, 0.672206, 0.714023, 0.887852, 1.191801", \
           "0.645818, 0.655615, 0.681446, 0.717564, 0.759245, 0.931141, 1.234760", \
           "0.696325, 0.705413, 0.731303, 0.767463, 0.808113, 0.981226, 1.285220" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072610, 0.084901, 0.130168, 0.204799, 0.295660, 0.686612, 1.355408", \
           "0.072606, 0.085193, 0.130257, 0.205739, 0.296769, 0.686293, 1.356348", \
           "0.072413, 0.085090, 0.130947, 0.204731, 0.296185, 0.682890, 1.349386", \
           "0.072569, 0.085263, 0.130868, 0.205000, 0.295918, 0.687014, 1.344758", \
           "0.073778, 0.085630, 0.130887, 0.205267, 0.296320, 0.686261, 1.361908", \
           "0.072485, 0.085055, 0.131501, 0.204758, 0.296118, 0.681952, 1.363441", \
           "0.073722, 0.085380, 0.132121, 0.204722, 0.296178, 0.687129, 1.353841" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.072610, 0.084901, 0.130168, 0.204799, 0.295660, 0.686612, 1.355408", \
           "0.072606, 0.085193, 0.130257, 0.205739, 0.296769, 0.686293, 1.356348", \
           "0.072413, 0.085090, 0.130947, 0.204731, 0.296185, 0.682890, 1.349386", \
           "0.072569, 0.085263, 0.130868, 0.205000, 0.295918, 0.687014, 1.344758", \
           "0.073778, 0.085630, 0.130887, 0.205267, 0.296320, 0.686261, 1.361908", \
           "0.072485, 0.085055, 0.131501, 0.204758, 0.296118, 0.681952, 1.363441", \
           "0.073722, 0.085380, 0.132121, 0.204722, 0.296178, 0.687129, 1.353841" \
         );
        }
      }
      timing() {
        related_pin : "TENB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & WENB & !TWENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && WENB == 1'b1 && TWENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.650466, 0.659968, 0.686601, 0.723355, 0.765320, 0.948184, 1.269159", \
           "0.655420, 0.665324, 0.692142, 0.728772, 0.770753, 0.952524, 1.269630", \
           "0.673053, 0.682502, 0.709796, 0.745922, 0.788187, 0.964803, 1.288242", \
           "0.705827, 0.715701, 0.742211, 0.779389, 0.821144, 1.003970, 1.308052", \
           "0.752123, 0.761720, 0.788431, 0.826150, 0.867433, 1.049853, 1.368585", \
           "0.805762, 0.814779, 0.841343, 0.878308, 0.920166, 1.102040, 1.422838", \
           "0.863030, 0.872557, 0.899337, 0.936231, 0.978194, 1.160552, 1.480498" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.552896, 0.560973, 0.583611, 0.614852, 0.650522, 0.805957, 1.078785", \
           "0.557107, 0.565525, 0.588321, 0.619456, 0.655140, 0.809645, 1.079185", \
           "0.572095, 0.580127, 0.603326, 0.634034, 0.669959, 0.820083, 1.095006", \
           "0.599953, 0.608346, 0.630879, 0.662481, 0.697972, 0.853375, 1.111844", \
           "0.639305, 0.647462, 0.670167, 0.702227, 0.737318, 0.892375, 1.163297", \
           "0.684898, 0.692562, 0.715141, 0.746562, 0.782141, 0.936734, 1.209412", \
           "0.733576, 0.741674, 0.764436, 0.795797, 0.831465, 0.986469, 1.258423" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.068838, 0.081024, 0.124472, 0.196867, 0.287035, 0.683844, 1.377474", \
           "0.069272, 0.080847, 0.123418, 0.197231, 0.286547, 0.669826, 1.339901", \
           "0.068969, 0.080832, 0.124115, 0.197760, 0.286904, 0.664276, 1.355317", \
           "0.069077, 0.080534, 0.124168, 0.197154, 0.288014, 0.664479, 1.356350", \
           "0.068892, 0.080654, 0.123958, 0.196956, 0.287452, 0.664998, 1.362448", \
           "0.068841, 0.080640, 0.123769, 0.197439, 0.288750, 0.683111, 1.333950", \
           "0.070181, 0.080434, 0.125014, 0.196652, 0.287226, 0.685862, 1.379193" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.068838, 0.081024, 0.124472, 0.196867, 0.287035, 0.683844, 1.377474", \
           "0.069272, 0.080847, 0.123418, 0.197231, 0.286547, 0.669826, 1.339901", \
           "0.068969, 0.080832, 0.124115, 0.197760, 0.286904, 0.664276, 1.355317", \
           "0.069077, 0.080534, 0.124168, 0.197154, 0.288014, 0.664479, 1.356350", \
           "0.068892, 0.080654, 0.123958, 0.196956, 0.287452, 0.664998, 1.362448", \
           "0.068841, 0.080640, 0.123769, 0.197439, 0.288750, 0.683111, 1.333950", \
           "0.070181, 0.080434, 0.125014, 0.196652, 0.287226, 0.685862, 1.379193" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.648273, 0.658775, 0.689578, 0.732100, 0.781917, 0.987676, 1.346672", \
           "0.651897, 0.662608, 0.693284, 0.736273, 0.785005, 0.989646, 1.346895", \
           "0.668747, 0.679413, 0.709851, 0.752486, 0.801548, 1.006516, 1.360794", \
           "0.699295, 0.710140, 0.740822, 0.783860, 0.832750, 1.036825, 1.396346", \
           "0.745683, 0.756395, 0.787027, 0.829616, 0.878812, 1.083317, 1.440903", \
           "0.797433, 0.808958, 0.839348, 0.881840, 0.930876, 1.133106, 1.490306", \
           "0.852769, 0.863460, 0.893919, 0.936460, 0.984284, 1.187946, 1.545586" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.551032, 0.559959, 0.586142, 0.622285, 0.664629, 0.839524, 1.144671", \
           "0.554113, 0.563217, 0.589292, 0.625832, 0.667254, 0.841199, 1.144861", \
           "0.568435, 0.577501, 0.603373, 0.639613, 0.681316, 0.855538, 1.156675", \
           "0.594401, 0.603619, 0.629698, 0.666281, 0.707837, 0.881301, 1.186894", \
           "0.633830, 0.642936, 0.668973, 0.705174, 0.746990, 0.920819, 1.224768", \
           "0.677818, 0.687615, 0.713446, 0.749564, 0.791245, 0.963141, 1.266760", \
           "0.724853, 0.733941, 0.759831, 0.795991, 0.836641, 1.009754, 1.313748" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073898, 0.086426, 0.131251, 0.205391, 0.296382, 0.676429, 1.355516", \
           "0.072716, 0.085278, 0.130438, 0.205054, 0.295808, 0.682500, 1.356214", \
           "0.072747, 0.085067, 0.130349, 0.205376, 0.295496, 0.682149, 1.355440", \
           "0.072796, 0.085244, 0.130503, 0.205255, 0.295301, 0.698226, 1.322162", \
           "0.072860, 0.085321, 0.130530, 0.205141, 0.295327, 0.685337, 1.389095", \
           "0.072631, 0.085163, 0.130513, 0.204760, 0.295905, 0.701684, 1.363939", \
           "0.074259, 0.086607, 0.131860, 0.205764, 0.294679, 0.683879, 1.348463" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.073898, 0.086426, 0.131251, 0.205391, 0.296382, 0.676429, 1.355516", \
           "0.072716, 0.085278, 0.130438, 0.205054, 0.295808, 0.682500, 1.356214", \
           "0.072747, 0.085067, 0.130349, 0.205376, 0.295496, 0.682149, 1.355440", \
           "0.072796, 0.085244, 0.130503, 0.205255, 0.295301, 0.698226, 1.322162", \
           "0.072860, 0.085321, 0.130530, 0.205141, 0.295327, 0.685337, 1.389095", \
           "0.072631, 0.085163, 0.130513, 0.204760, 0.295905, 0.701684, 1.363939", \
           "0.074259, 0.086607, 0.131860, 0.205764, 0.294679, 0.683879, 1.348463" \
         );
        }
      }
    }
    bus(AYB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "AB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.252984, 0.262485, 0.289118, 0.325873, 0.367838, 0.550702, 0.871676", \
           "0.256679, 0.266583, 0.293401, 0.330031, 0.372012, 0.553783, 0.870889", \
           "0.271185, 0.280634, 0.307928, 0.344054, 0.386319, 0.562935, 0.886374", \
           "0.299851, 0.309725, 0.336234, 0.373413, 0.415167, 0.597993, 0.902075", \
           "0.345310, 0.354906, 0.381617, 0.419336, 0.460619, 0.643039, 0.961771", \
           "0.400449, 0.409466, 0.436030, 0.472996, 0.514854, 0.696727, 1.017525", \
           "0.460333, 0.469860, 0.496639, 0.533534, 0.575497, 0.757855, 1.077800" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.215036, 0.223113, 0.245751, 0.276992, 0.312662, 0.468096, 0.740925", \
           "0.218177, 0.226595, 0.249391, 0.280526, 0.316210, 0.470715, 0.740255", \
           "0.230507, 0.238539, 0.261739, 0.292446, 0.328372, 0.478495, 0.753418", \
           "0.254873, 0.263266, 0.285799, 0.317401, 0.352892, 0.508294, 0.766764", \
           "0.293513, 0.301670, 0.324375, 0.356436, 0.391526, 0.546583, 0.817505", \
           "0.340382, 0.348046, 0.370625, 0.402046, 0.437626, 0.592218, 0.864896", \
           "0.391283, 0.399381, 0.422143, 0.453504, 0.489172, 0.644177, 0.916130" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052791, 0.062760, 0.100075, 0.163980, 0.243909, 0.583141, 1.176835", \
           "0.053120, 0.063046, 0.100032, 0.163707, 0.243850, 0.576069, 1.186577", \
           "0.052617, 0.063469, 0.100067, 0.164439, 0.243850, 0.601379, 1.173151", \
           "0.053286, 0.063042, 0.100414, 0.164017, 0.244151, 0.590596, 1.194125", \
           "0.054023, 0.064538, 0.101955, 0.163844, 0.243992, 0.589643, 1.177551", \
           "0.052117, 0.062931, 0.101356, 0.164501, 0.244845, 0.592741, 1.185266", \
           "0.053136, 0.063728, 0.100786, 0.165094, 0.243600, 0.584198, 1.184004" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052791, 0.062760, 0.100075, 0.163980, 0.243909, 0.583141, 1.176835", \
           "0.053120, 0.063046, 0.100032, 0.163707, 0.243850, 0.576069, 1.186577", \
           "0.052617, 0.063469, 0.100067, 0.164439, 0.243850, 0.601379, 1.173151", \
           "0.053286, 0.063042, 0.100414, 0.164017, 0.244151, 0.590596, 1.194125", \
           "0.054023, 0.064538, 0.101955, 0.163844, 0.243992, 0.589643, 1.177551", \
           "0.052117, 0.062931, 0.101356, 0.164501, 0.244845, 0.592741, 1.185266", \
           "0.053136, 0.063728, 0.100786, 0.165094, 0.243600, 0.584198, 1.184004" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.252751, 0.263253, 0.294057, 0.336578, 0.386395, 0.592154, 0.951150", \
           "0.255603, 0.266314, 0.296991, 0.339979, 0.388712, 0.593352, 0.950601", \
           "0.268607, 0.279273, 0.309711, 0.352347, 0.401408, 0.606376, 0.960654", \
           "0.292161, 0.303006, 0.333688, 0.376726, 0.425616, 0.629691, 0.989212", \
           "0.331071, 0.341783, 0.372415, 0.415004, 0.464200, 0.668705, 1.026291", \
           "0.375496, 0.387022, 0.417412, 0.459904, 0.508940, 0.711170, 1.068370", \
           "0.421869, 0.432561, 0.463020, 0.505561, 0.553384, 0.757047, 1.114687" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.214839, 0.223765, 0.249948, 0.286092, 0.328436, 0.503331, 0.808478", \
           "0.217263, 0.226367, 0.252442, 0.288982, 0.330405, 0.504349, 0.808011", \
           "0.228316, 0.237382, 0.263254, 0.299495, 0.341197, 0.515419, 0.816556", \
           "0.248337, 0.257555, 0.283635, 0.320217, 0.361773, 0.535237, 0.840830", \
           "0.281410, 0.290515, 0.316553, 0.352754, 0.394570, 0.568399, 0.872348", \
           "0.319172, 0.328969, 0.354800, 0.390918, 0.432599, 0.604495, 0.908114", \
           "0.358589, 0.367677, 0.393567, 0.429727, 0.470377, 0.643490, 0.947484" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055907, 0.067792, 0.109429, 0.178376, 0.265503, 0.631178, 1.270935", \
           "0.055721, 0.067754, 0.109210, 0.180631, 0.266771, 0.638561, 1.289947", \
           "0.055789, 0.067659, 0.109595, 0.178911, 0.263828, 0.631605, 1.299850", \
           "0.055906, 0.067762, 0.110305, 0.180147, 0.264905, 0.635461, 1.274762", \
           "0.056014, 0.068107, 0.109876, 0.179974, 0.268626, 0.636194, 1.281422", \
           "0.058735, 0.067773, 0.110611, 0.182872, 0.265789, 0.633705, 1.283330", \
           "0.055514, 0.067788, 0.109565, 0.179672, 0.265701, 0.634538, 1.278753" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055907, 0.067792, 0.109429, 0.178376, 0.265503, 0.631178, 1.270935", \
           "0.055721, 0.067754, 0.109210, 0.180631, 0.266771, 0.638561, 1.289947", \
           "0.055789, 0.067659, 0.109595, 0.178911, 0.263828, 0.631605, 1.299850", \
           "0.055906, 0.067762, 0.110305, 0.180147, 0.264905, 0.635461, 1.274762", \
           "0.056014, 0.068107, 0.109876, 0.179974, 0.268626, 0.636194, 1.281422", \
           "0.058735, 0.067773, 0.110611, 0.182872, 0.265789, 0.633705, 1.283330", \
           "0.055514, 0.067788, 0.109565, 0.179672, 0.265701, 0.634538, 1.278753" \
         );
        }
      }
      timing() {
        related_pin : "TAB";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "DFTRAMBYP & !TENB";
        sdf_cond : "DFTRAMBYP == 1'b1 && TENB == 1'b0";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.359079, 0.368581, 0.395214, 0.431968, 0.473933, 0.656797, 0.977771", \
           "0.362774, 0.372678, 0.399497, 0.436126, 0.478107, 0.659878, 0.976984", \
           "0.377281, 0.386729, 0.414023, 0.450149, 0.492415, 0.669030, 0.992469", \
           "0.405946, 0.415820, 0.442329, 0.479508, 0.521262, 0.704089, 1.008171", \
           "0.451405, 0.461001, 0.487713, 0.525431, 0.566714, 0.749134, 1.067866", \
           "0.506545, 0.515562, 0.542125, 0.579091, 0.620949, 0.802822, 1.123620", \
           "0.566428, 0.575955, 0.602735, 0.639629, 0.681592, 0.863950, 1.183896" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.305217, 0.313294, 0.335932, 0.367173, 0.402843, 0.558277, 0.831106", \
           "0.308358, 0.316776, 0.339572, 0.370707, 0.406391, 0.560896, 0.830436", \
           "0.320688, 0.328720, 0.351920, 0.382627, 0.418553, 0.568676, 0.843599", \
           "0.345054, 0.353447, 0.375980, 0.407582, 0.443073, 0.598475, 0.856945", \
           "0.383694, 0.391851, 0.414556, 0.446617, 0.481707, 0.636764, 0.907686", \
           "0.430563, 0.438227, 0.460806, 0.492227, 0.527807, 0.682399, 0.955077", \
           "0.481464, 0.489562, 0.512324, 0.543685, 0.579353, 0.734358, 1.006311" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052964, 0.063167, 0.099704, 0.164221, 0.243828, 0.582971, 1.174011", \
           "0.052827, 0.062790, 0.100419, 0.164476, 0.243866, 0.588418, 1.204138", \
           "0.052668, 0.062731, 0.099803, 0.163759, 0.244179, 0.604866, 1.186451", \
           "0.052674, 0.063436, 0.099635, 0.163992, 0.244265, 0.581456, 1.186990", \
           "0.053072, 0.062992, 0.099913, 0.164376, 0.245229, 0.587417, 1.142676", \
           "0.052712, 0.063067, 0.100416, 0.164298, 0.244293, 0.580339, 1.149882", \
           "0.053057, 0.063375, 0.099829, 0.163665, 0.248042, 0.585281, 1.159044" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.052964, 0.063167, 0.099704, 0.164221, 0.243828, 0.582971, 1.174011", \
           "0.052827, 0.062790, 0.100419, 0.164476, 0.243866, 0.588418, 1.204138", \
           "0.052668, 0.062731, 0.099803, 0.163759, 0.244179, 0.604866, 1.186451", \
           "0.052674, 0.063436, 0.099635, 0.163992, 0.244265, 0.581456, 1.186990", \
           "0.053072, 0.062992, 0.099913, 0.164376, 0.245229, 0.587417, 1.142676", \
           "0.052712, 0.063067, 0.100416, 0.164298, 0.244293, 0.580339, 1.149882", \
           "0.053057, 0.063375, 0.099829, 0.163665, 0.248042, 0.585281, 1.159044" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.351271, 0.361774, 0.392577, 0.435098, 0.484915, 0.690674, 1.049670", \
           "0.354124, 0.364834, 0.395511, 0.438500, 0.487232, 0.691872, 1.049121", \
           "0.367127, 0.377794, 0.408231, 0.450867, 0.499928, 0.704896, 1.059174", \
           "0.390681, 0.401526, 0.432208, 0.475246, 0.524136, 0.728211, 1.087732", \
           "0.429591, 0.440303, 0.470935, 0.513524, 0.562720, 0.767225, 1.124811", \
           "0.474016, 0.485542, 0.515932, 0.558424, 0.607460, 0.809690, 1.166890", \
           "0.520389, 0.531081, 0.561540, 0.604081, 0.651905, 0.855567, 1.213207" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.298581, 0.307508, 0.333690, 0.369834, 0.412178, 0.587073, 0.892220", \
           "0.301005, 0.310109, 0.336184, 0.372725, 0.414147, 0.588091, 0.891753", \
           "0.312058, 0.321125, 0.346996, 0.383237, 0.424939, 0.599161, 0.900298", \
           "0.332079, 0.341297, 0.367377, 0.403959, 0.445516, 0.618980, 0.924572", \
           "0.365152, 0.374258, 0.400295, 0.436496, 0.478312, 0.652141, 0.956090", \
           "0.402914, 0.412711, 0.438542, 0.474661, 0.516341, 0.688237, 0.991856", \
           "0.442331, 0.451419, 0.477309, 0.513469, 0.554119, 0.727232, 1.031226" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.060850, 0.073655, 0.112449, 0.177184, 0.263199, 0.646708, 1.304415", \
           "0.061185, 0.073576, 0.113995, 0.177766, 0.265303, 0.639269, 1.294775", \
           "0.061949, 0.073775, 0.114714, 0.178527, 0.265559, 0.629987, 1.274755", \
           "0.061833, 0.069263, 0.107119, 0.180474, 0.258640, 0.642582, 1.277982", \
           "0.059963, 0.073559, 0.116235, 0.172945, 0.263010, 0.630304, 1.267869", \
           "0.058266, 0.072137, 0.114945, 0.183301, 0.262144, 0.630325, 1.285944", \
           "0.056380, 0.069406, 0.108981, 0.176869, 0.262359, 0.630020, 1.275860" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.060850, 0.073655, 0.112449, 0.177184, 0.263199, 0.646708, 1.304415", \
           "0.061185, 0.073576, 0.113995, 0.177766, 0.265303, 0.639269, 1.294775", \
           "0.061949, 0.073775, 0.114714, 0.178527, 0.265559, 0.629987, 1.274755", \
           "0.061833, 0.069263, 0.107119, 0.180474, 0.258640, 0.642582, 1.277982", \
           "0.059963, 0.073559, 0.116235, 0.172945, 0.263010, 0.630304, 1.267869", \
           "0.058266, 0.072137, 0.114945, 0.183301, 0.262144, 0.630325, 1.285944", \
           "0.056380, 0.069406, 0.108981, 0.176869, 0.262359, 0.630020, 1.275860" \
         );
        }
      }
      timing() {
        related_pin : "DFTRAMBYP";
        timing_type : combinational;
        timing_sense : positive_unate;
        when : "RET1N";
        sdf_cond : "RET1N == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.235190, 0.244692, 0.271325, 0.308079, 0.350044, 0.532908, 0.853883", \
           "0.239913, 0.249817, 0.276635, 0.313265, 0.355246, 0.537017, 0.854123", \
           "0.257339, 0.266787, 0.294081, 0.330207, 0.372473, 0.549089, 0.872527", \
           "0.289596, 0.299470, 0.325979, 0.363158, 0.404913, 0.587739, 0.891821", \
           "0.333377, 0.342974, 0.369685, 0.407404, 0.448687, 0.631106, 0.949839", \
           "0.382703, 0.391720, 0.418283, 0.455249, 0.497107, 0.678980, 0.999778", \
           "0.434839, 0.444366, 0.471145, 0.508040, 0.550003, 0.732360, 1.052306" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.199912, 0.207988, 0.230626, 0.261867, 0.297538, 0.452972, 0.725800", \
           "0.203926, 0.212344, 0.235140, 0.266275, 0.301959, 0.456464, 0.726004", \
           "0.218738, 0.226769, 0.249969, 0.280676, 0.316602, 0.466725, 0.741648", \
           "0.246157, 0.254550, 0.277083, 0.308684, 0.344176, 0.499578, 0.758048", \
           "0.283371, 0.291528, 0.314232, 0.346293, 0.381384, 0.536440, 0.807363", \
           "0.325297, 0.332962, 0.355541, 0.386961, 0.422541, 0.577133, 0.849811", \
           "0.369613, 0.377711, 0.400473, 0.431834, 0.467502, 0.622506, 0.894460" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055655, 0.066669, 0.101492, 0.165016, 0.245281, 0.583464, 1.168343", \
           "0.053058, 0.064104, 0.101342, 0.164068, 0.246092, 0.589101, 1.190388", \
           "0.053568, 0.064368, 0.100746, 0.163851, 0.245921, 0.590449, 1.200318", \
           "0.053469, 0.066558, 0.099913, 0.163823, 0.242449, 0.588945, 1.190909", \
           "0.053901, 0.063956, 0.103758, 0.168862, 0.244501, 0.585547, 1.186379", \
           "0.053954, 0.064249, 0.101575, 0.166180, 0.246104, 0.596086, 1.183187", \
           "0.055506, 0.064728, 0.100677, 0.164171, 0.243131, 0.586237, 1.175045" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.055655, 0.066669, 0.101492, 0.165016, 0.245281, 0.583464, 1.168343", \
           "0.053058, 0.064104, 0.101342, 0.164068, 0.246092, 0.589101, 1.190388", \
           "0.053568, 0.064368, 0.100746, 0.163851, 0.245921, 0.590449, 1.200318", \
           "0.053469, 0.066558, 0.099913, 0.163823, 0.242449, 0.588945, 1.190909", \
           "0.053901, 0.063956, 0.103758, 0.168862, 0.244501, 0.585547, 1.186379", \
           "0.053954, 0.064249, 0.101575, 0.166180, 0.246104, 0.596086, 1.183187", \
           "0.055506, 0.064728, 0.100677, 0.164171, 0.243131, 0.586237, 1.175045" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.237107, 0.247609, 0.278413, 0.320934, 0.370751, 0.576510, 0.935506", \
           "0.241411, 0.252121, 0.282798, 0.325787, 0.374519, 0.579159, 0.936408", \
           "0.258665, 0.269332, 0.299769, 0.342405, 0.391466, 0.596434, 0.950712", \
           "0.290225, 0.301070, 0.331752, 0.374790, 0.423680, 0.627755, 0.987276", \
           "0.339906, 0.350618, 0.381249, 0.423839, 0.473035, 0.677540, 1.035126", \
           "0.398196, 0.409721, 0.440112, 0.482603, 0.531639, 0.733870, 1.091069", \
           "0.462151, 0.472843, 0.503302, 0.545843, 0.593667, 0.797329, 1.154969" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.201541, 0.210468, 0.236651, 0.272794, 0.315138, 0.490034, 0.795180", \
           "0.205199, 0.214303, 0.240378, 0.276919, 0.318341, 0.492285, 0.795947", \
           "0.219865, 0.228932, 0.254804, 0.291044, 0.332746, 0.506969, 0.808105", \
           "0.246691, 0.255910, 0.281989, 0.318572, 0.360128, 0.533592, 0.839185", \
           "0.288920, 0.298025, 0.324062, 0.360263, 0.402080, 0.575909, 0.879857", \
           "0.338466, 0.348263, 0.374095, 0.410213, 0.451893, 0.623789, 0.927409", \
           "0.392829, 0.401917, 0.427806, 0.463966, 0.504617, 0.677730, 0.981723" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056331, 0.068029, 0.109865, 0.179207, 0.267366, 0.635973, 1.281249", \
           "0.055443, 0.067028, 0.109263, 0.179647, 0.264680, 0.634824, 1.285782", \
           "0.055323, 0.068077, 0.109969, 0.175149, 0.260528, 0.634255, 1.272637", \
           "0.055670, 0.067863, 0.108705, 0.181276, 0.257912, 0.626634, 1.302729", \
           "0.055676, 0.068739, 0.108091, 0.178118, 0.267854, 0.634058, 1.264429", \
           "0.057127, 0.071733, 0.117134, 0.180920, 0.260654, 0.637413, 1.301712", \
           "0.055284, 0.067753, 0.107878, 0.176309, 0.262345, 0.633425, 1.283009" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.056331, 0.068029, 0.109865, 0.179207, 0.267366, 0.635973, 1.281249", \
           "0.055443, 0.067028, 0.109263, 0.179647, 0.264680, 0.634824, 1.285782", \
           "0.055323, 0.068077, 0.109969, 0.175149, 0.260528, 0.634255, 1.272637", \
           "0.055670, 0.067863, 0.108705, 0.181276, 0.257912, 0.626634, 1.302729", \
           "0.055676, 0.068739, 0.108091, 0.178118, 0.267854, 0.634058, 1.264429", \
           "0.057127, 0.071733, 0.117134, 0.180920, 0.260654, 0.637413, 1.301712", \
           "0.055284, 0.067753, 0.107878, 0.176309, 0.262345, 0.633425, 1.283009" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "AB";
        when : "DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TAB";
        when : "DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "TENB";
        when : "DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054", \
           "0.274231, 0.274251, 0.274320, 0.274429, 0.274558, 0.275103, 0.276054" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587", \
           "0.140764, 0.140783, 0.140853, 0.140962, 0.141091, 0.141636, 0.142587" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        related_pin : "DFTRAMBYP";
        when : "RET1N";
        rise_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211", \
           "0.054846, 0.054850, 0.054864, 0.054886, 0.054912, 0.055021, 0.055211" \
         );
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew_bmuxload) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517", \
           "0.028153, 0.028157, 0.028171, 0.028192, 0.028218, 0.028327, 0.028517" \
         );
        }
      }
      pin(AYB[7]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[7] & TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b0 && TAB[7] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[7] & !TAB[7]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[7] == 1'b1 && TAB[7] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYB[6]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[6] & TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b0 && TAB[6] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[6] & !TAB[6]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[6] == 1'b1 && TAB[6] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYB[5]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[5] & TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b0 && TAB[5] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[5] & !TAB[5]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[5] == 1'b1 && TAB[5] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYB[4]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[4] & TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b0 && TAB[4] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[4] & !TAB[4]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[4] == 1'b1 && TAB[4] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYB[3]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[3] & TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b0 && TAB[3] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[3] & !TAB[3]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[3] == 1'b1 && TAB[3] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYB[2]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[2] & TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b0 && TAB[2] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[2] & !TAB[2]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[2] == 1'b1 && TAB[2] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYB[1]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[1] & TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b0 && TAB[1] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[1] & !TAB[1]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[1] == 1'b1 && TAB[1] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
      pin(AYB[0]) {
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : negative_unate;
          when : "DFTRAMBYP & !AB[0] & TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b0 && TAB[0] == 1'b1";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.725908, 0.735410, 0.762043, 0.798797, 0.840762, 1.023626, 1.344600", \
             "0.730259, 0.740163, 0.766982, 0.803612, 0.845592, 1.027364, 1.344469", \
             "0.746623, 0.756071, 0.783365, 0.819491, 0.861757, 1.038372, 1.361811", \
             "0.778291, 0.788165, 0.814674, 0.851853, 0.893607, 1.076434, 1.380516", \
             "0.826614, 0.836211, 0.862922, 0.900641, 0.941924, 1.124344, 1.443076", \
             "0.882322, 0.891339, 0.917903, 0.954868, 0.996726, 1.178600, 1.499398", \
             "0.940943, 0.950470, 0.977250, 1.014144, 1.056107, 1.238465, 1.558410" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.617022, 0.625098, 0.647736, 0.678977, 0.714648, 0.870082, 1.142910", \
             "0.620720, 0.629139, 0.651935, 0.683070, 0.718754, 0.873259, 1.142799", \
             "0.634629, 0.642661, 0.665860, 0.696568, 0.732493, 0.882617, 1.157540", \
             "0.661547, 0.669940, 0.692473, 0.724075, 0.759566, 0.914968, 1.173438", \
             "0.702622, 0.710779, 0.733484, 0.765545, 0.800635, 0.955692, 1.226614", \
             "0.749974, 0.757638, 0.780217, 0.811638, 0.847218, 1.001810, 1.274488", \
             "0.799802, 0.807900, 0.830662, 0.862023, 0.897691, 1.052695, 1.324649" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053116, 0.063989, 0.100958, 0.163533, 0.242789, 0.601973, 1.230034", \
             "0.053334, 0.063981, 0.099874, 0.165627, 0.243119, 0.591420, 1.215549", \
             "0.053129, 0.063597, 0.101448, 0.163676, 0.242173, 0.600159, 1.194537", \
             "0.053651, 0.063864, 0.100710, 0.164302, 0.244128, 0.590691, 1.181141", \
             "0.053235, 0.063557, 0.101031, 0.163160, 0.245597, 0.593126, 1.211924", \
             "0.053319, 0.062887, 0.101068, 0.165597, 0.245178, 0.593972, 1.196204", \
             "0.053162, 0.063540, 0.101019, 0.163323, 0.242407, 0.592479, 1.234021" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.651082, 0.661584, 0.692388, 0.734909, 0.784726, 0.990485, 1.349481", \
             "0.655320, 0.666030, 0.696707, 0.739696, 0.788428, 0.993068, 1.350317", \
             "0.673686, 0.684353, 0.714790, 0.757426, 0.806487, 1.011455, 1.365734", \
             "0.706817, 0.717662, 0.748344, 0.791382, 0.840272, 1.044347, 1.403868", \
             "0.755213, 0.765925, 0.796557, 0.839146, 0.888342, 1.092847, 1.450434", \
             "0.809322, 0.820848, 0.851238, 0.893730, 0.942766, 1.144996, 1.502196", \
             "0.871654, 0.882346, 0.912805, 0.955346, 1.003169, 1.206832, 1.564472" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.553420, 0.562347, 0.588530, 0.624673, 0.667017, 0.841912, 1.147059", \
             "0.557022, 0.566126, 0.592201, 0.628741, 0.670164, 0.844108, 1.147770", \
             "0.572633, 0.581700, 0.607572, 0.643812, 0.685514, 0.859737, 1.160874", \
             "0.600794, 0.610013, 0.636092, 0.672675, 0.714231, 0.887695, 1.193287", \
             "0.641931, 0.651036, 0.677073, 0.713274, 0.755091, 0.928920, 1.232869", \
             "0.687924, 0.697721, 0.723552, 0.759671, 0.801351, 0.973247, 1.276866", \
             "0.740906, 0.749994, 0.775884, 0.812044, 0.852694, 1.025807, 1.329801" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.056695, 0.073387, 0.112912, 0.176323, 0.262060, 0.640372, 1.298587", \
             "0.061909, 0.069074, 0.112614, 0.176356, 0.262674, 0.636380, 1.298386", \
             "0.056194, 0.068527, 0.111448, 0.177519, 0.261938, 0.634846, 1.278557", \
             "0.056516, 0.072371, 0.112575, 0.176809, 0.258565, 0.632236, 1.268471", \
             "0.056277, 0.072213, 0.111893, 0.177557, 0.263275, 0.632475, 1.279490", \
             "0.056013, 0.072561, 0.108059, 0.174233, 0.262653, 0.641394, 1.280656", \
             "0.056781, 0.073064, 0.108188, 0.174795, 0.260855, 0.627050, 1.261407" \
           );
          }
        }
        timing() {
          related_pin : "TENB";
          timing_type : combinational;
          timing_sense : positive_unate;
          when : "DFTRAMBYP & AB[0] & !TAB[0]";
          sdf_cond : "DFTRAMBYP == 1'b1 && AB[0] == 1'b1 && TAB[0] == 1'b0";
          cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.549628, 0.559129, 0.585762, 0.622517, 0.664482, 0.847346, 1.168320", \
             "0.554391, 0.564295, 0.591114, 0.627743, 0.669724, 0.851495, 1.168601", \
             "0.571925, 0.581374, 0.608667, 0.644794, 0.687059, 0.863675, 1.187114", \
             "0.605282, 0.615156, 0.641665, 0.678844, 0.720599, 0.903425, 1.207507", \
             "0.653708, 0.663305, 0.690016, 0.727735, 0.769018, 0.951437, 1.270170", \
             "0.708751, 0.717768, 0.744332, 0.781298, 0.823156, 1.005029, 1.325827", \
             "0.768587, 0.778114, 0.804893, 0.841788, 0.883751, 1.066109, 1.386054" \
           );
          }
          retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.467184, 0.475260, 0.497898, 0.529139, 0.564810, 0.720244, 0.993072", \
             "0.471232, 0.479651, 0.502447, 0.533582, 0.569265, 0.723771, 0.993311", \
             "0.486136, 0.494168, 0.517367, 0.548075, 0.584000, 0.734124, 1.009047", \
             "0.514490, 0.522883, 0.545416, 0.577018, 0.612509, 0.767911, 1.026381", \
             "0.555652, 0.563809, 0.586514, 0.618574, 0.653665, 0.808722, 1.079644", \
             "0.602439, 0.610103, 0.632682, 0.664103, 0.699682, 0.854275, 1.126953", \
             "0.653299, 0.661397, 0.684159, 0.715520, 0.751188, 0.906192, 1.178146" \
           );
          }
          rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.053134, 0.063612, 0.100576, 0.164262, 0.244046, 0.612729, 1.352539", \
             "0.052126, 0.062684, 0.099810, 0.163412, 0.243027, 0.603674, 1.194811", \
             "0.052806, 0.063057, 0.099962, 0.163911, 0.241816, 0.604356, 1.209548", \
             "0.052997, 0.063143, 0.101299, 0.164031, 0.245497, 0.600008, 1.210896", \
             "0.052858, 0.062640, 0.099981, 0.163011, 0.245031, 0.595109, 1.218235", \
             "0.053203, 0.063112, 0.100468, 0.163823, 0.244358, 0.601287, 1.201436", \
             "0.052545, 0.062533, 0.100537, 0.164558, 0.243084, 0.616263, 1.243202" \
           );
          }
          cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.585086, 0.595588, 0.626392, 0.668913, 0.718730, 0.924489, 1.283485", \
             "0.588949, 0.599660, 0.630336, 0.673325, 0.722057, 0.926698, 1.283947", \
             "0.606136, 0.616802, 0.647240, 0.689875, 0.738937, 0.943905, 1.298183", \
             "0.637172, 0.648017, 0.678699, 0.721738, 0.770627, 0.974702, 1.334223", \
             "0.685115, 0.695827, 0.726459, 0.769048, 0.818244, 1.022749, 1.380335", \
             "0.740157, 0.751683, 0.782073, 0.824565, 0.873600, 1.075831, 1.433030", \
             "0.801015, 0.811707, 0.842165, 0.884706, 0.932530, 1.136193, 1.493832" \
           );
          }
          retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.497323, 0.506250, 0.532433, 0.568576, 0.610920, 0.785816, 1.090962", \
             "0.500607, 0.509711, 0.535786, 0.572326, 0.613749, 0.787693, 1.091355", \
             "0.515215, 0.524282, 0.550154, 0.586394, 0.628096, 0.802319, 1.103456", \
             "0.541596, 0.550815, 0.576894, 0.613477, 0.655033, 0.828497, 1.134090", \
             "0.582348, 0.591453, 0.617490, 0.653691, 0.695507, 0.869337, 1.173285", \
             "0.629133, 0.638930, 0.664762, 0.700880, 0.742560, 0.914456, 1.218076", \
             "0.680863, 0.689951, 0.715840, 0.752000, 0.792651, 0.965764, 1.269757" \
           );
          }
          fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
          retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
           index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
           index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
           values ( \
             "0.055971, 0.068185, 0.116436, 0.180327, 0.264382, 0.630971, 1.272977", \
             "0.056182, 0.068431, 0.116237, 0.174118, 0.256922, 0.628430, 1.296996", \
             "0.056270, 0.069855, 0.109937, 0.183792, 0.265667, 0.635772, 1.296793", \
             "0.057388, 0.068642, 0.116884, 0.180870, 0.257102, 0.646302, 1.270388", \
             "0.055518, 0.068052, 0.109760, 0.173386, 0.265615, 0.628144, 1.303924", \
             "0.055537, 0.067427, 0.108288, 0.176084, 0.265446, 0.648634, 1.278875", \
             "0.061212, 0.067511, 0.109878, 0.176033, 0.257384, 0.629953, 1.274859" \
           );
          }
        }
      }
    }
    bus(QA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.912000;
      memory_read() {
        address : AA;
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.517672, 1.525732, 1.546263, 1.579407, 1.649497, 1.793298, 2.072118", \
           "1.522344, 1.530825, 1.551324, 1.584200, 1.654724, 1.795933, 2.077247", \
           "1.538745, 1.546981, 1.567603, 1.600808, 1.670488, 1.814200, 2.092557", \
           "1.568254, 1.576634, 1.597546, 1.631570, 1.699822, 1.842678, 2.125995", \
           "1.612298, 1.621388, 1.643082, 1.676170, 1.746600, 1.888801, 2.171406", \
           "1.662005, 1.673621, 1.696267, 1.729921, 1.797284, 1.936392, 2.215622", \
           "1.715950, 1.729027, 1.757357, 1.792057, 1.854082, 1.990360, 2.274049" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.538945, 1.547471, 1.567740, 1.601351, 1.673000, 1.814454, 2.096144", \
           "1.543049, 1.551035, 1.571986, 1.605640, 1.675771, 1.817288, 2.096427", \
           "1.559268, 1.567770, 1.588676, 1.622697, 1.693197, 1.833839, 2.118835", \
           "1.588101, 1.597025, 1.618697, 1.650610, 1.720922, 1.865883, 2.147981", \
           "1.633382, 1.643632, 1.665622, 1.698591, 1.768370, 1.908397, 2.189225", \
           "1.682585, 1.692656, 1.717487, 1.751866, 1.820954, 1.957126, 2.237460", \
           "1.733314, 1.748850, 1.773422, 1.810282, 1.879933, 2.011002, 2.294019" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.627837, 1.635897, 1.656428, 1.689572, 1.759662, 1.903462, 2.182283", \
           "1.632509, 1.640990, 1.661488, 1.694364, 1.764889, 1.906097, 2.187411", \
           "1.648910, 1.657145, 1.677767, 1.710973, 1.780652, 1.924364, 2.202722", \
           "1.678419, 1.686799, 1.707711, 1.741735, 1.809987, 1.952843, 2.236160", \
           "1.722463, 1.731552, 1.753247, 1.786335, 1.856764, 1.998965, 2.281571", \
           "1.772170, 1.783785, 1.806432, 1.840086, 1.907448, 2.046557, 2.325786", \
           "1.826115, 1.839192, 1.867522, 1.902221, 1.964247, 2.100524, 2.384213" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.649110, 1.657636, 1.677905, 1.711515, 1.783164, 1.924619, 2.206309", \
           "1.653213, 1.661200, 1.682151, 1.715805, 1.785936, 1.927452, 2.206592", \
           "1.669432, 1.677935, 1.698840, 1.732861, 1.803361, 1.944003, 2.228999", \
           "1.698265, 1.707190, 1.728862, 1.760774, 1.831087, 1.976048, 2.258145", \
           "1.743547, 1.753796, 1.775787, 1.808756, 1.878534, 2.018562, 2.299389", \
           "1.792750, 1.802820, 1.827651, 1.862031, 1.931118, 2.067290, 2.347624", \
           "1.843479, 1.859015, 1.883586, 1.920447, 1.990098, 2.121167, 2.404184" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.715487, 1.723547, 1.744078, 1.777222, 1.847312, 1.991112, 2.269933", \
           "1.720159, 1.728640, 1.749138, 1.782014, 1.852539, 1.993748, 2.275061", \
           "1.736560, 1.744795, 1.765418, 1.798623, 1.868302, 2.012015, 2.290372", \
           "1.766069, 1.774449, 1.795361, 1.829385, 1.897637, 2.040493, 2.323810", \
           "1.810113, 1.819202, 1.840897, 1.873985, 1.944414, 2.086616, 2.369221", \
           "1.859820, 1.871435, 1.894082, 1.927736, 1.995099, 2.134207, 2.413437", \
           "1.913765, 1.926842, 1.955172, 1.989872, 2.051897, 2.188175, 2.471864" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.736760, 1.745286, 1.765555, 1.799166, 1.870814, 2.012269, 2.293959", \
           "1.740864, 1.748850, 1.769801, 1.803455, 1.873586, 2.015103, 2.294242", \
           "1.757083, 1.765585, 1.786490, 1.820512, 1.891011, 2.031653, 2.316650", \
           "1.785916, 1.794840, 1.816512, 1.848424, 1.918737, 2.063698, 2.345795", \
           "1.831197, 1.841447, 1.863437, 1.896406, 1.966184, 2.106212, 2.387039", \
           "1.880400, 1.890470, 1.915302, 1.949681, 2.018768, 2.154941, 2.435275", \
           "1.931129, 1.946665, 1.971237, 2.008097, 2.077748, 2.208817, 2.491834" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.793477, 1.801537, 1.822068, 1.855212, 1.925302, 2.069102, 2.347923", \
           "1.798149, 1.806630, 1.827128, 1.860004, 1.930529, 2.071738, 2.353051", \
           "1.814550, 1.822785, 1.843407, 1.876613, 1.946292, 2.090005, 2.368362", \
           "1.844059, 1.852439, 1.873351, 1.907375, 1.975627, 2.118483, 2.401800", \
           "1.888103, 1.897192, 1.918887, 1.951975, 2.022404, 2.164605, 2.447211", \
           "1.937810, 1.949425, 1.972072, 2.005726, 2.073088, 2.212197, 2.491426", \
           "1.991755, 2.004832, 2.033162, 2.067861, 2.129887, 2.266165, 2.549853" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.814750, 1.823276, 1.843545, 1.877155, 1.948804, 2.090259, 2.371949", \
           "1.818853, 1.826840, 1.847791, 1.881445, 1.951576, 2.093093, 2.372232", \
           "1.835072, 1.843575, 1.864480, 1.898502, 1.969001, 2.109643, 2.394639", \
           "1.863905, 1.872830, 1.894502, 1.926414, 1.996727, 2.141688, 2.423785", \
           "1.909187, 1.919437, 1.941427, 1.974396, 2.044174, 2.184202, 2.465029", \
           "1.958390, 1.968460, 1.993291, 2.027671, 2.096758, 2.232930, 2.513264", \
           "2.009119, 2.024655, 2.049226, 2.086087, 2.155738, 2.286807, 2.569824" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.993093, 2.001153, 2.021684, 2.054828, 2.124918, 2.268718, 2.547539", \
           "1.997765, 2.006246, 2.026745, 2.059620, 2.130145, 2.271354, 2.552668", \
           "2.014166, 2.022401, 2.043024, 2.076229, 2.145908, 2.289621, 2.567978", \
           "2.043675, 2.052055, 2.072967, 2.106991, 2.175243, 2.318099, 2.601416", \
           "2.087719, 2.096808, 2.118503, 2.151591, 2.222021, 2.364222, 2.646827", \
           "2.137426, 2.149041, 2.171688, 2.205342, 2.272705, 2.411813, 2.691043", \
           "2.191371, 2.204448, 2.232778, 2.267478, 2.329503, 2.465781, 2.749470" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.014366, 2.022892, 2.043161, 2.076772, 2.148420, 2.289875, 2.571565", \
           "2.018470, 2.026456, 2.047407, 2.081061, 2.151192, 2.292709, 2.571848", \
           "2.034689, 2.043191, 2.064097, 2.098118, 2.168617, 2.309260, 2.594256", \
           "2.063522, 2.072446, 2.094118, 2.126031, 2.196343, 2.341304, 2.623401", \
           "2.108803, 2.119053, 2.141043, 2.174012, 2.243790, 2.383818, 2.664645", \
           "2.158006, 2.168077, 2.192908, 2.227287, 2.296375, 2.432547, 2.712881", \
           "2.208735, 2.224271, 2.248843, 2.285703, 2.355354, 2.486423, 2.769440" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.128178, 2.136238, 2.156769, 2.189913, 2.260002, 2.403803, 2.682624", \
           "2.132850, 2.141331, 2.161829, 2.194705, 2.265230, 2.406438, 2.687752", \
           "2.149251, 2.157486, 2.178108, 2.211314, 2.280993, 2.424705, 2.703063", \
           "2.178760, 2.187139, 2.208052, 2.242076, 2.310328, 2.453184, 2.736501", \
           "2.222804, 2.231893, 2.253587, 2.286676, 2.357105, 2.499306, 2.781912", \
           "2.272511, 2.284126, 2.306773, 2.340427, 2.407789, 2.546898, 2.826127", \
           "2.326455, 2.339533, 2.367863, 2.402562, 2.464588, 2.600865, 2.884554" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.149451, 2.157977, 2.178246, 2.211856, 2.283505, 2.424960, 2.706650", \
           "2.153554, 2.161541, 2.182492, 2.216146, 2.286277, 2.427793, 2.706932", \
           "2.169773, 2.178276, 2.199181, 2.233202, 2.303702, 2.444344, 2.729340", \
           "2.198606, 2.207530, 2.229203, 2.261115, 2.331428, 2.476389, 2.758486", \
           "2.243888, 2.254137, 2.276128, 2.309097, 2.378875, 2.518903, 2.799730", \
           "2.293091, 2.303161, 2.327992, 2.362372, 2.431459, 2.567631, 2.847965", \
           "2.343820, 2.359356, 2.383927, 2.420787, 2.490439, 2.621508, 2.904524" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.294225, 2.302285, 2.322816, 2.355960, 2.426050, 2.569851, 2.848671", \
           "2.298897, 2.307378, 2.327877, 2.360753, 2.431277, 2.572486, 2.853800", \
           "2.315298, 2.323534, 2.344156, 2.377361, 2.447041, 2.590753, 2.869110", \
           "2.344807, 2.353187, 2.374100, 2.408123, 2.476375, 2.619231, 2.902548", \
           "2.388852, 2.397941, 2.419635, 2.452723, 2.523153, 2.665354, 2.947959", \
           "2.438558, 2.450174, 2.472820, 2.506474, 2.573837, 2.712945, 2.992175", \
           "2.492503, 2.505580, 2.533910, 2.568610, 2.630635, 2.766913, 3.050602" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.315498, 2.324025, 2.344293, 2.377904, 2.449553, 2.591007, 2.872697", \
           "2.319602, 2.327588, 2.348539, 2.382193, 2.452325, 2.593841, 2.872980", \
           "2.335821, 2.344323, 2.365229, 2.399250, 2.469750, 2.610392, 2.895388", \
           "2.364654, 2.373578, 2.395250, 2.427163, 2.497475, 2.642436, 2.924534", \
           "2.409935, 2.420185, 2.442175, 2.475144, 2.544923, 2.684950, 2.965778", \
           "2.459138, 2.469209, 2.494040, 2.528419, 2.597507, 2.733679, 3.014013", \
           "2.509867, 2.525403, 2.549975, 2.586835, 2.656486, 2.787555, 3.070572" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.423215, 2.431275, 2.451806, 2.484949, 2.555039, 2.698840, 2.977661", \
           "2.427887, 2.436368, 2.456866, 2.489742, 2.560266, 2.701475, 2.982789", \
           "2.444288, 2.452523, 2.473145, 2.506351, 2.576030, 2.719742, 2.998100", \
           "2.473797, 2.482176, 2.503089, 2.537113, 2.605365, 2.748221, 3.031538", \
           "2.517841, 2.526930, 2.548624, 2.581713, 2.652142, 2.794343, 3.076949", \
           "2.567548, 2.579163, 2.601809, 2.635464, 2.702826, 2.841935, 3.121164", \
           "2.621492, 2.634570, 2.662900, 2.697599, 2.759625, 2.895902, 3.179591" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.444488, 2.453014, 2.473282, 2.506893, 2.578542, 2.719997, 3.001686", \
           "2.448591, 2.456578, 2.477528, 2.511183, 2.581314, 2.722830, 3.001969", \
           "2.464810, 2.473313, 2.494218, 2.528239, 2.598739, 2.739381, 3.024377", \
           "2.493643, 2.502567, 2.524240, 2.556152, 2.626465, 2.771426, 3.053523", \
           "2.538924, 2.549174, 2.571164, 2.604133, 2.673912, 2.813940, 3.094767", \
           "2.588128, 2.598198, 2.623029, 2.657408, 2.726496, 2.862668, 3.143002", \
           "2.638856, 2.654393, 2.678964, 2.715824, 2.785476, 2.916545, 3.199561" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.666014, 0.674074, 0.694605, 0.727749, 0.797839, 0.941640, 1.220460", \
           "0.670686, 0.679167, 0.699666, 0.732542, 0.803066, 0.944275, 1.225589", \
           "0.687087, 0.695323, 0.715945, 0.749150, 0.818830, 0.962542, 1.240899", \
           "0.716596, 0.724976, 0.745889, 0.779912, 0.848164, 0.991020, 1.274337", \
           "0.760641, 0.769730, 0.791424, 0.824512, 0.894942, 1.037143, 1.319748", \
           "0.810347, 0.821963, 0.844609, 0.878263, 0.945626, 1.084734, 1.363964", \
           "0.864292, 0.877369, 0.905699, 0.940399, 1.002424, 1.138702, 1.422391" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.484481, 0.492541, 0.513072, 0.546216, 0.616306, 0.760106, 1.038927", \
           "0.489153, 0.497634, 0.518132, 0.551008, 0.621533, 0.762742, 1.044055", \
           "0.505554, 0.513789, 0.534412, 0.567617, 0.637296, 0.781009, 1.059366", \
           "0.535063, 0.543443, 0.564355, 0.598379, 0.666631, 0.809487, 1.092804", \
           "0.579107, 0.588196, 0.609891, 0.642979, 0.713408, 0.855610, 1.138215", \
           "0.628814, 0.640429, 0.663076, 0.696730, 0.764093, 0.903201, 1.182431", \
           "0.682759, 0.695836, 0.724166, 0.758866, 0.820891, 0.957169, 1.240858" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.740362, 0.748889, 0.769157, 0.802768, 0.874417, 1.015872, 1.297561", \
           "0.744466, 0.752453, 0.773403, 0.807058, 0.877189, 1.018705, 1.297844", \
           "0.760685, 0.769188, 0.790093, 0.824114, 0.894614, 1.035256, 1.320252", \
           "0.789518, 0.798442, 0.820114, 0.852027, 0.922340, 1.067301, 1.349398", \
           "0.834799, 0.845049, 0.867039, 0.900008, 0.969787, 1.109814, 1.390642", \
           "0.884003, 0.894073, 0.918904, 0.953283, 1.022371, 1.158543, 1.438877", \
           "0.934731, 0.950268, 0.974839, 1.011699, 1.081350, 1.212420, 1.495436" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.540054, 0.548580, 0.568849, 0.602459, 0.674108, 0.815563, 1.097253", \
           "0.544157, 0.552144, 0.573095, 0.606749, 0.676880, 0.818396, 1.097535", \
           "0.560376, 0.568879, 0.589784, 0.623805, 0.694305, 0.834947, 1.119943", \
           "0.589209, 0.598134, 0.619806, 0.651718, 0.722031, 0.866992, 1.149089", \
           "0.634491, 0.644740, 0.666731, 0.699700, 0.769478, 0.909506, 1.190333", \
           "0.683694, 0.693764, 0.718595, 0.752975, 0.822062, 0.958234, 1.238568", \
           "0.734423, 0.749959, 0.774530, 0.811390, 0.881042, 1.012111, 1.295127" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.045948, 0.046162, 0.046721, 0.047627, 0.049493, 0.053224, 0.060686");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.013141, 0.013354, 0.013914, 0.014820, 0.016686, 0.020417, 0.027879");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.045948, 0.046162, 0.046721, 0.047627, 0.049493, 0.053224, 0.060686");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.013141, 0.013354, 0.013914, 0.014820, 0.016686, 0.020417, 0.027879");
        }
      }
    }
    bus(QB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.560000;
      max_transition : 0.912000;
      memory_read() {
        address : AB;
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.517672, 1.525732, 1.546263, 1.579407, 1.649497, 1.793298, 2.072118", \
           "1.522344, 1.530825, 1.551324, 1.584200, 1.654724, 1.795933, 2.077247", \
           "1.538745, 1.546981, 1.567603, 1.600808, 1.670488, 1.814200, 2.092557", \
           "1.568254, 1.576634, 1.597546, 1.631570, 1.699822, 1.842678, 2.125995", \
           "1.612298, 1.621388, 1.643082, 1.676170, 1.746600, 1.888801, 2.171406", \
           "1.662005, 1.673621, 1.696267, 1.729921, 1.797284, 1.936392, 2.215622", \
           "1.715950, 1.729027, 1.757357, 1.792057, 1.854082, 1.990360, 2.274049" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.538945, 1.547471, 1.567740, 1.601351, 1.673000, 1.814454, 2.096144", \
           "1.543049, 1.551035, 1.571986, 1.605640, 1.675771, 1.817288, 2.096427", \
           "1.559268, 1.567770, 1.588676, 1.622697, 1.693197, 1.833839, 2.118835", \
           "1.588101, 1.597025, 1.618697, 1.650610, 1.720922, 1.865883, 2.147981", \
           "1.633382, 1.643632, 1.665622, 1.698591, 1.768370, 1.908397, 2.189225", \
           "1.682585, 1.692656, 1.717487, 1.751866, 1.820954, 1.957126, 2.237460", \
           "1.733314, 1.748850, 1.773422, 1.810282, 1.879933, 2.011002, 2.294019" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.627837, 1.635897, 1.656428, 1.689572, 1.759662, 1.903462, 2.182283", \
           "1.632509, 1.640990, 1.661488, 1.694364, 1.764889, 1.906097, 2.187411", \
           "1.648910, 1.657145, 1.677767, 1.710973, 1.780652, 1.924364, 2.202722", \
           "1.678419, 1.686799, 1.707711, 1.741735, 1.809987, 1.952843, 2.236160", \
           "1.722463, 1.731552, 1.753247, 1.786335, 1.856764, 1.998965, 2.281571", \
           "1.772170, 1.783785, 1.806432, 1.840086, 1.907448, 2.046557, 2.325786", \
           "1.826115, 1.839192, 1.867522, 1.902221, 1.964247, 2.100524, 2.384213" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.649110, 1.657636, 1.677905, 1.711515, 1.783164, 1.924619, 2.206309", \
           "1.653213, 1.661200, 1.682151, 1.715805, 1.785936, 1.927452, 2.206592", \
           "1.669432, 1.677935, 1.698840, 1.732861, 1.803361, 1.944003, 2.228999", \
           "1.698265, 1.707190, 1.728862, 1.760774, 1.831087, 1.976048, 2.258145", \
           "1.743547, 1.753796, 1.775787, 1.808756, 1.878534, 2.018562, 2.299389", \
           "1.792750, 1.802820, 1.827651, 1.862031, 1.931118, 2.067290, 2.347624", \
           "1.843479, 1.859015, 1.883586, 1.920447, 1.990098, 2.121167, 2.404184" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.715487, 1.723547, 1.744078, 1.777222, 1.847312, 1.991112, 2.269933", \
           "1.720159, 1.728640, 1.749138, 1.782014, 1.852539, 1.993748, 2.275061", \
           "1.736560, 1.744795, 1.765418, 1.798623, 1.868302, 2.012015, 2.290372", \
           "1.766069, 1.774449, 1.795361, 1.829385, 1.897637, 2.040493, 2.323810", \
           "1.810113, 1.819202, 1.840897, 1.873985, 1.944414, 2.086616, 2.369221", \
           "1.859820, 1.871435, 1.894082, 1.927736, 1.995099, 2.134207, 2.413437", \
           "1.913765, 1.926842, 1.955172, 1.989872, 2.051897, 2.188175, 2.471864" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.736760, 1.745286, 1.765555, 1.799166, 1.870814, 2.012269, 2.293959", \
           "1.740864, 1.748850, 1.769801, 1.803455, 1.873586, 2.015103, 2.294242", \
           "1.757083, 1.765585, 1.786490, 1.820512, 1.891011, 2.031653, 2.316650", \
           "1.785916, 1.794840, 1.816512, 1.848424, 1.918737, 2.063698, 2.345795", \
           "1.831197, 1.841447, 1.863437, 1.896406, 1.966184, 2.106212, 2.387039", \
           "1.880400, 1.890470, 1.915302, 1.949681, 2.018768, 2.154941, 2.435275", \
           "1.931129, 1.946665, 1.971237, 2.008097, 2.077748, 2.208817, 2.491834" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.793477, 1.801537, 1.822068, 1.855212, 1.925302, 2.069102, 2.347923", \
           "1.798149, 1.806630, 1.827128, 1.860004, 1.930529, 2.071738, 2.353051", \
           "1.814550, 1.822785, 1.843407, 1.876613, 1.946292, 2.090005, 2.368362", \
           "1.844059, 1.852439, 1.873351, 1.907375, 1.975627, 2.118483, 2.401800", \
           "1.888103, 1.897192, 1.918887, 1.951975, 2.022404, 2.164605, 2.447211", \
           "1.937810, 1.949425, 1.972072, 2.005726, 2.073088, 2.212197, 2.491426", \
           "1.991755, 2.004832, 2.033162, 2.067861, 2.129887, 2.266165, 2.549853" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.814750, 1.823276, 1.843545, 1.877155, 1.948804, 2.090259, 2.371949", \
           "1.818853, 1.826840, 1.847791, 1.881445, 1.951576, 2.093093, 2.372232", \
           "1.835072, 1.843575, 1.864480, 1.898502, 1.969001, 2.109643, 2.394639", \
           "1.863905, 1.872830, 1.894502, 1.926414, 1.996727, 2.141688, 2.423785", \
           "1.909187, 1.919437, 1.941427, 1.974396, 2.044174, 2.184202, 2.465029", \
           "1.958390, 1.968460, 1.993291, 2.027671, 2.096758, 2.232930, 2.513264", \
           "2.009119, 2.024655, 2.049226, 2.086087, 2.155738, 2.286807, 2.569824" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.993093, 2.001153, 2.021684, 2.054828, 2.124918, 2.268718, 2.547539", \
           "1.997765, 2.006246, 2.026745, 2.059620, 2.130145, 2.271354, 2.552668", \
           "2.014166, 2.022401, 2.043024, 2.076229, 2.145908, 2.289621, 2.567978", \
           "2.043675, 2.052055, 2.072967, 2.106991, 2.175243, 2.318099, 2.601416", \
           "2.087719, 2.096808, 2.118503, 2.151591, 2.222021, 2.364222, 2.646827", \
           "2.137426, 2.149041, 2.171688, 2.205342, 2.272705, 2.411813, 2.691043", \
           "2.191371, 2.204448, 2.232778, 2.267478, 2.329503, 2.465781, 2.749470" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.014366, 2.022892, 2.043161, 2.076772, 2.148420, 2.289875, 2.571565", \
           "2.018470, 2.026456, 2.047407, 2.081061, 2.151192, 2.292709, 2.571848", \
           "2.034689, 2.043191, 2.064097, 2.098118, 2.168617, 2.309260, 2.594256", \
           "2.063522, 2.072446, 2.094118, 2.126031, 2.196343, 2.341304, 2.623401", \
           "2.108803, 2.119053, 2.141043, 2.174012, 2.243790, 2.383818, 2.664645", \
           "2.158006, 2.168077, 2.192908, 2.227287, 2.296375, 2.432547, 2.712881", \
           "2.208735, 2.224271, 2.248843, 2.285703, 2.355354, 2.486423, 2.769440" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.128178, 2.136238, 2.156769, 2.189913, 2.260002, 2.403803, 2.682624", \
           "2.132850, 2.141331, 2.161829, 2.194705, 2.265230, 2.406438, 2.687752", \
           "2.149251, 2.157486, 2.178108, 2.211314, 2.280993, 2.424705, 2.703063", \
           "2.178760, 2.187139, 2.208052, 2.242076, 2.310328, 2.453184, 2.736501", \
           "2.222804, 2.231893, 2.253587, 2.286676, 2.357105, 2.499306, 2.781912", \
           "2.272511, 2.284126, 2.306773, 2.340427, 2.407789, 2.546898, 2.826127", \
           "2.326455, 2.339533, 2.367863, 2.402562, 2.464588, 2.600865, 2.884554" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.149451, 2.157977, 2.178246, 2.211856, 2.283505, 2.424960, 2.706650", \
           "2.153554, 2.161541, 2.182492, 2.216146, 2.286277, 2.427793, 2.706932", \
           "2.169773, 2.178276, 2.199181, 2.233202, 2.303702, 2.444344, 2.729340", \
           "2.198606, 2.207530, 2.229203, 2.261115, 2.331428, 2.476389, 2.758486", \
           "2.243888, 2.254137, 2.276128, 2.309097, 2.378875, 2.518903, 2.799730", \
           "2.293091, 2.303161, 2.327992, 2.362372, 2.431459, 2.567631, 2.847965", \
           "2.343820, 2.359356, 2.383927, 2.420787, 2.490439, 2.621508, 2.904524" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.294225, 2.302285, 2.322816, 2.355960, 2.426050, 2.569851, 2.848671", \
           "2.298897, 2.307378, 2.327877, 2.360753, 2.431277, 2.572486, 2.853800", \
           "2.315298, 2.323534, 2.344156, 2.377361, 2.447041, 2.590753, 2.869110", \
           "2.344807, 2.353187, 2.374100, 2.408123, 2.476375, 2.619231, 2.902548", \
           "2.388852, 2.397941, 2.419635, 2.452723, 2.523153, 2.665354, 2.947959", \
           "2.438558, 2.450174, 2.472820, 2.506474, 2.573837, 2.712945, 2.992175", \
           "2.492503, 2.505580, 2.533910, 2.568610, 2.630635, 2.766913, 3.050602" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.315498, 2.324025, 2.344293, 2.377904, 2.449553, 2.591007, 2.872697", \
           "2.319602, 2.327588, 2.348539, 2.382193, 2.452325, 2.593841, 2.872980", \
           "2.335821, 2.344323, 2.365229, 2.399250, 2.469750, 2.610392, 2.895388", \
           "2.364654, 2.373578, 2.395250, 2.427163, 2.497475, 2.642436, 2.924534", \
           "2.409935, 2.420185, 2.442175, 2.475144, 2.544923, 2.684950, 2.965778", \
           "2.459138, 2.469209, 2.494040, 2.528419, 2.597507, 2.733679, 3.014013", \
           "2.509867, 2.525403, 2.549975, 2.586835, 2.656486, 2.787555, 3.070572" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.423215, 2.431275, 2.451806, 2.484949, 2.555039, 2.698840, 2.977661", \
           "2.427887, 2.436368, 2.456866, 2.489742, 2.560266, 2.701475, 2.982789", \
           "2.444288, 2.452523, 2.473145, 2.506351, 2.576030, 2.719742, 2.998100", \
           "2.473797, 2.482176, 2.503089, 2.537113, 2.605365, 2.748221, 3.031538", \
           "2.517841, 2.526930, 2.548624, 2.581713, 2.652142, 2.794343, 3.076949", \
           "2.567548, 2.579163, 2.601809, 2.635464, 2.702826, 2.841935, 3.121164", \
           "2.621492, 2.634570, 2.662900, 2.697599, 2.759625, 2.895902, 3.179591" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.187658, 1.195718, 1.216249, 1.249392, 1.319482, 1.463283, 1.742104", \
           "1.192330, 1.200811, 1.221309, 1.254185, 1.324710, 1.465918, 1.747232", \
           "1.208731, 1.216966, 1.237588, 1.270794, 1.340473, 1.484185, 1.762543", \
           "1.238240, 1.246619, 1.267532, 1.301556, 1.369808, 1.512664, 1.795981", \
           "1.282284, 1.291373, 1.313067, 1.346156, 1.416585, 1.558786, 1.841392", \
           "1.331991, 1.343606, 1.366253, 1.399907, 1.467269, 1.606378, 1.885607", \
           "1.385935, 1.399013, 1.427343, 1.462042, 1.524068, 1.660345, 1.944034" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "2.444488, 2.453014, 2.473282, 2.506893, 2.578542, 2.719997, 3.001686", \
           "2.448591, 2.456578, 2.477528, 2.511183, 2.581314, 2.722830, 3.001969", \
           "2.464810, 2.473313, 2.494218, 2.528239, 2.598739, 2.739381, 3.024377", \
           "2.493643, 2.502567, 2.524240, 2.556152, 2.626465, 2.771426, 3.053523", \
           "2.538924, 2.549174, 2.571164, 2.604133, 2.673912, 2.813940, 3.094767", \
           "2.588128, 2.598198, 2.623029, 2.657408, 2.726496, 2.862668, 3.143002", \
           "2.638856, 2.654393, 2.678964, 2.715824, 2.785476, 2.916545, 3.199561" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "1.188621, 1.197147, 1.217416, 1.251026, 1.322675, 1.464130, 1.745820", \
           "1.192724, 1.200711, 1.221662, 1.255316, 1.325447, 1.466964, 1.746103", \
           "1.208943, 1.217446, 1.238351, 1.272373, 1.342872, 1.483514, 1.768510", \
           "1.237776, 1.246701, 1.268373, 1.300285, 1.370598, 1.515559, 1.797656", \
           "1.283058, 1.293307, 1.315298, 1.348267, 1.418045, 1.558073, 1.838900", \
           "1.332261, 1.342331, 1.367162, 1.401542, 1.470629, 1.606801, 1.887135", \
           "1.382990, 1.398526, 1.423097, 1.459958, 1.529609, 1.660678, 1.943695" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.666014, 0.674074, 0.694605, 0.727749, 0.797839, 0.941640, 1.220460", \
           "0.670686, 0.679167, 0.699666, 0.732542, 0.803066, 0.944275, 1.225589", \
           "0.687087, 0.695323, 0.715945, 0.749150, 0.818830, 0.962542, 1.240899", \
           "0.716596, 0.724976, 0.745889, 0.779912, 0.848164, 0.991020, 1.274337", \
           "0.760641, 0.769730, 0.791424, 0.824512, 0.894942, 1.037143, 1.319748", \
           "0.810347, 0.821963, 0.844609, 0.878263, 0.945626, 1.084734, 1.363964", \
           "0.864292, 0.877369, 0.905699, 0.940399, 1.002424, 1.138702, 1.422391" \
         );
        }
        retaining_rise(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.484481, 0.492541, 0.513072, 0.546216, 0.616306, 0.760106, 1.038927", \
           "0.489153, 0.497634, 0.518132, 0.551008, 0.621533, 0.762742, 1.044055", \
           "0.505554, 0.513789, 0.534412, 0.567617, 0.637296, 0.781009, 1.059366", \
           "0.535063, 0.543443, 0.564355, 0.598379, 0.666631, 0.809487, 1.092804", \
           "0.579107, 0.588196, 0.609891, 0.642979, 0.713408, 0.855610, 1.138215", \
           "0.628814, 0.640429, 0.663076, 0.696730, 0.764093, 0.903201, 1.182431", \
           "0.682759, 0.695836, 0.724166, 0.758866, 0.820891, 0.957169, 1.240858" \
         );
        }
        rise_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195", \
           "0.035949, 0.049439, 0.089249, 0.154443, 0.273347, 0.546754, 1.083195" \
         );
        }
        cell_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.740362, 0.748889, 0.769157, 0.802768, 0.874417, 1.015872, 1.297561", \
           "0.744466, 0.752453, 0.773403, 0.807058, 0.877189, 1.018705, 1.297844", \
           "0.760685, 0.769188, 0.790093, 0.824114, 0.894614, 1.035256, 1.320252", \
           "0.789518, 0.798442, 0.820114, 0.852027, 0.922340, 1.067301, 1.349398", \
           "0.834799, 0.845049, 0.867039, 0.900008, 0.969787, 1.109814, 1.390642", \
           "0.884003, 0.894073, 0.918904, 0.953283, 1.022371, 1.158543, 1.438877", \
           "0.934731, 0.950268, 0.974839, 1.011699, 1.081350, 1.212420, 1.495436" \
         );
        }
        retaining_fall(SRAMdpw64d256_mem_out_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.540054, 0.548580, 0.568849, 0.602459, 0.674108, 0.815563, 1.097253", \
           "0.544157, 0.552144, 0.573095, 0.606749, 0.676880, 0.818396, 1.097535", \
           "0.560376, 0.568879, 0.589784, 0.623805, 0.694305, 0.834947, 1.119943", \
           "0.589209, 0.598134, 0.619806, 0.651718, 0.722031, 0.866992, 1.149089", \
           "0.634491, 0.644740, 0.666731, 0.699700, 0.769478, 0.909506, 1.190333", \
           "0.683694, 0.693764, 0.718595, 0.752975, 0.822062, 0.958234, 1.238568", \
           "0.734423, 0.749959, 0.774530, 0.811390, 0.881042, 1.012111, 1.295127" \
         );
        }
        fall_transition(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_mem_out_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
         values ( \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027", \
           "0.036756, 0.050206, 0.086245, 0.146286, 0.272995, 0.519975, 1.037027" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.045948, 0.046162, 0.046721, 0.047627, 0.049493, 0.053224, 0.060686");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.013141, 0.013354, 0.013914, 0.014820, 0.016686, 0.020417, 0.027879");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.045948, 0.046162, 0.046721, 0.047627, 0.049493, 0.053224, 0.060686");
        }
        fall_power(SRAMdpw64d256_energy_template_memload) {
          index_1 ("0.007, 0.015, 0.036, 0.070, 0.140, 0.280, 0.560");
          values ("0.013141, 0.013354, 0.013914, 0.014820, 0.016686, 0.020417, 0.027879");
        }
      }
    }
    bus(SOA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.683141, 1.687741, 1.701789, 1.722602, 1.747062, 1.850006, 2.033305", \
           "1.687618, 1.692277, 1.706552, 1.727395, 1.751656, 1.854702, 2.038580", \
           "1.703795, 1.708383, 1.723022, 1.743584, 1.767825, 1.870786, 2.056165", \
           "1.733282, 1.738065, 1.752573, 1.773579, 1.798118, 1.900805, 2.085454", \
           "1.776619, 1.781854, 1.797320, 1.818766, 1.842785, 1.946479, 2.133068", \
           "1.826222, 1.832683, 1.849926, 1.872328, 1.897038, 2.000797, 2.184148", \
           "1.880000, 1.888120, 1.909065, 1.933397, 1.957263, 2.061284, 2.246466" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.701653, 1.706706, 1.722207, 1.744136, 1.769198, 1.874596, 2.059046", \
           "1.706141, 1.711155, 1.726655, 1.748689, 1.773939, 1.879139, 2.063298", \
           "1.722322, 1.727302, 1.742486, 1.764325, 1.789637, 1.894924, 2.079453", \
           "1.751391, 1.756339, 1.771824, 1.793854, 1.819350, 1.924699, 2.109157", \
           "1.795634, 1.802070, 1.818201, 1.840866, 1.866089, 1.971346, 2.153751", \
           "1.844695, 1.852001, 1.871353, 1.895330, 1.920945, 2.025867, 2.209646", \
           "1.895058, 1.906036, 1.926980, 1.952358, 1.978975, 2.084216, 2.270227" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.793306, 1.797906, 1.811953, 1.832767, 1.857227, 1.960170, 2.143470", \
           "1.797783, 1.802442, 1.816717, 1.837560, 1.861821, 1.964866, 2.148744", \
           "1.813960, 1.818547, 1.833186, 1.853749, 1.877990, 1.980951, 2.166330", \
           "1.843447, 1.848230, 1.862737, 1.883744, 1.908282, 2.010970, 2.195619", \
           "1.886784, 1.892018, 1.907485, 1.928931, 1.952950, 2.056644, 2.243233", \
           "1.936387, 1.942848, 1.960091, 1.982492, 2.007203, 2.110962, 2.294313", \
           "1.990164, 1.998285, 2.019230, 2.043562, 2.067427, 2.171449, 2.356630" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.811817, 1.816871, 1.832371, 1.854301, 1.879362, 1.984761, 2.169210", \
           "1.816306, 1.821319, 1.836820, 1.858854, 1.884104, 1.989304, 2.173463", \
           "1.832487, 1.837466, 1.852651, 1.874489, 1.899802, 2.005089, 2.189618", \
           "1.861556, 1.866504, 1.881989, 1.904018, 1.929515, 2.034863, 2.219321", \
           "1.905799, 1.912234, 1.928366, 1.951030, 1.976253, 2.081510, 2.263916", \
           "1.954860, 1.962165, 1.981518, 2.005494, 2.031109, 2.136032, 2.319811", \
           "2.005222, 2.016201, 2.037145, 2.062523, 2.089140, 2.194380, 2.380391" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.880956, 1.885556, 1.899604, 1.920417, 1.944877, 2.047821, 2.231120", \
           "1.885433, 1.890092, 1.904367, 1.925210, 1.949471, 2.052517, 2.236395", \
           "1.901610, 1.906197, 1.920836, 1.941399, 1.965640, 2.068601, 2.253980", \
           "1.931097, 1.935880, 1.950388, 1.971394, 1.995932, 2.098620, 2.283269", \
           "1.974434, 1.979668, 1.995135, 2.016581, 2.040600, 2.144294, 2.330883", \
           "2.024037, 2.030498, 2.047741, 2.070143, 2.094853, 2.198612, 2.381963", \
           "2.077814, 2.085935, 2.106880, 2.131212, 2.155077, 2.259099, 2.444280" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.899467, 1.904521, 1.920022, 1.941951, 1.967013, 2.072411, 2.256860", \
           "1.903956, 1.908970, 1.924470, 1.946504, 1.971754, 2.076954, 2.261113", \
           "1.920137, 1.925116, 1.940301, 1.962139, 1.987452, 2.092739, 2.277268", \
           "1.949206, 1.954154, 1.969639, 1.991668, 2.017165, 2.122514, 2.306972", \
           "1.993449, 1.999884, 2.016016, 2.038681, 2.063903, 2.169160, 2.351566", \
           "2.042510, 2.049816, 2.069168, 2.093144, 2.118759, 2.223682, 2.407461", \
           "2.092872, 2.103851, 2.124795, 2.150173, 2.176790, 2.282030, 2.468041" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b0 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.958946, 1.963546, 1.977593, 1.998407, 2.022867, 2.125810, 2.309110", \
           "1.963423, 1.968082, 1.982357, 2.003200, 2.027461, 2.130506, 2.314385", \
           "1.979600, 1.984187, 1.998826, 2.019389, 2.043630, 2.146591, 2.331970", \
           "2.009087, 2.013870, 2.028377, 2.049384, 2.073922, 2.176610, 2.361259", \
           "2.052424, 2.057658, 2.073125, 2.094571, 2.118590, 2.222284, 2.408873", \
           "2.102027, 2.108488, 2.125731, 2.148133, 2.172843, 2.276602, 2.459953", \
           "2.155804, 2.163925, 2.184870, 2.209202, 2.233067, 2.337089, 2.522270" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.977457, 1.982511, 1.998012, 2.019941, 2.045002, 2.150401, 2.334850", \
           "1.981946, 1.986959, 2.002460, 2.024494, 2.049744, 2.154944, 2.339103", \
           "1.998127, 2.003106, 2.018291, 2.040129, 2.065442, 2.170729, 2.355258", \
           "2.027196, 2.032144, 2.047629, 2.069658, 2.095155, 2.200504, 2.384962", \
           "2.071439, 2.077874, 2.094006, 2.116670, 2.141893, 2.247150, 2.429556", \
           "2.120500, 2.127806, 2.147158, 2.171134, 2.196749, 2.301672, 2.485451", \
           "2.170862, 2.181841, 2.202785, 2.228163, 2.254780, 2.360020, 2.546031" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & \
                WENA) | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.158562, 2.163162, 2.177210, 2.198023, 2.222483, 2.325427, 2.508726", \
           "2.163039, 2.167698, 2.181973, 2.202816, 2.227077, 2.330123, 2.514001", \
           "2.179216, 2.183804, 2.198443, 2.219005, 2.243246, 2.346207, 2.531586", \
           "2.208703, 2.213486, 2.227994, 2.249000, 2.273538, 2.376226, 2.560875", \
           "2.252040, 2.257275, 2.272741, 2.294187, 2.318206, 2.421900, 2.608489", \
           "2.301643, 2.308104, 2.325347, 2.347749, 2.372459, 2.476218, 2.659569", \
           "2.355421, 2.363541, 2.384486, 2.408818, 2.432684, 2.536705, 2.721886" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.177073, 2.182127, 2.197628, 2.219557, 2.244619, 2.350017, 2.534466", \
           "2.181562, 2.186576, 2.202076, 2.224110, 2.249360, 2.354560, 2.538719", \
           "2.197743, 2.202722, 2.217907, 2.239746, 2.265058, 2.370345, 2.554874", \
           "2.226812, 2.231760, 2.247245, 2.269275, 2.294771, 2.400120, 2.584578", \
           "2.271055, 2.277491, 2.293622, 2.316287, 2.341510, 2.446767, 2.629172", \
           "2.320116, 2.327422, 2.346774, 2.370750, 2.396366, 2.501288, 2.685067", \
           "2.370478, 2.381457, 2.402401, 2.427779, 2.454396, 2.559637, 2.745648" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b0 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.293647, 2.298247, 2.312294, 2.333108, 2.357568, 2.460511, 2.643811", \
           "2.298124, 2.302783, 2.317058, 2.337901, 2.362162, 2.465207, 2.649085", \
           "2.314301, 2.318888, 2.333527, 2.354090, 2.378331, 2.481292, 2.666671", \
           "2.343788, 2.348571, 2.363078, 2.384084, 2.408623, 2.511311, 2.695959", \
           "2.387125, 2.392359, 2.407825, 2.429272, 2.453291, 2.556984, 2.743574", \
           "2.436727, 2.443189, 2.460432, 2.482833, 2.507544, 2.611303, 2.794654", \
           "2.490505, 2.498626, 2.519571, 2.543903, 2.567768, 2.671790, 2.856971" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.312158, 2.317212, 2.332712, 2.354642, 2.379703, 2.485101, 2.669551", \
           "2.316647, 2.321660, 2.337161, 2.359195, 2.384445, 2.489645, 2.673804", \
           "2.332828, 2.337807, 2.352992, 2.374830, 2.400143, 2.505430, 2.689959", \
           "2.361897, 2.366845, 2.382330, 2.404359, 2.429856, 2.535204, 2.719662", \
           "2.406140, 2.412575, 2.428706, 2.451371, 2.476594, 2.581851, 2.764257", \
           "2.455201, 2.462506, 2.481858, 2.505835, 2.531450, 2.636373, 2.820151", \
           "2.505563, 2.516542, 2.537486, 2.562864, 2.589481, 2.694721, 2.880732" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.459694, 2.464294, 2.478342, 2.499155, 2.523615, 2.626559, 2.809858", \
           "2.464171, 2.468831, 2.483105, 2.503948, 2.528209, 2.631255, 2.815133", \
           "2.480349, 2.484936, 2.499575, 2.520137, 2.544379, 2.647339, 2.832718", \
           "2.509835, 2.514618, 2.529126, 2.550132, 2.574671, 2.677359, 2.862007", \
           "2.553172, 2.558407, 2.573873, 2.595319, 2.619338, 2.723032, 2.909621", \
           "2.602775, 2.609236, 2.626479, 2.648881, 2.673591, 2.777350, 2.960701", \
           "2.656553, 2.664673, 2.685618, 2.709950, 2.733816, 2.837837, 3.023019" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.478206, 2.483259, 2.498760, 2.520689, 2.545751, 2.651149, 2.835599", \
           "2.482694, 2.487708, 2.503208, 2.525242, 2.550492, 2.655692, 2.839851", \
           "2.498875, 2.503855, 2.519039, 2.540878, 2.566190, 2.671477, 2.856007", \
           "2.527944, 2.532893, 2.548377, 2.570407, 2.595903, 2.701252, 2.885710", \
           "2.572187, 2.578623, 2.594754, 2.617419, 2.642642, 2.747899, 2.930305", \
           "2.621248, 2.628554, 2.647906, 2.671883, 2.697498, 2.802420, 2.986199", \
           "2.671611, 2.682589, 2.703533, 2.728911, 2.755528, 2.860769, 3.046780" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & WENA) \
                | (!TENA & TWENA))";
        sdf_cond : "RET1N == 1'b1 && EMAA[2] == 1'b1 && EMAA[1] == 1'b1 && EMAA[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENA == 1'b1 && WENA == 1'b1) || (TENA == 1'b0 && \
                TWENA == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.588684, 2.593283, 2.607331, 2.628145, 2.652605, 2.755548, 2.938848", \
           "2.593160, 2.597820, 2.612095, 2.632938, 2.657199, 2.760244, 2.944122", \
           "2.609338, 2.613925, 2.628564, 2.649127, 2.673368, 2.776329, 2.961708", \
           "2.638825, 2.643608, 2.658115, 2.679121, 2.703660, 2.806348, 2.990996", \
           "2.682162, 2.687396, 2.702862, 2.724309, 2.748328, 2.852021, 3.038611", \
           "2.731764, 2.738225, 2.755469, 2.777870, 2.802581, 2.906340, 3.089690", \
           "2.785542, 2.793663, 2.814608, 2.838940, 2.862805, 2.966827, 3.152008" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.607195, 2.612249, 2.627749, 2.649679, 2.674740, 2.780138, 2.964588", \
           "2.611683, 2.616697, 2.632198, 2.654231, 2.679482, 2.784681, 2.968841", \
           "2.627864, 2.632844, 2.648029, 2.669867, 2.695180, 2.800467, 2.984996", \
           "2.656934, 2.661882, 2.677366, 2.699396, 2.724893, 2.830241, 3.014699", \
           "2.701177, 2.707612, 2.723743, 2.746408, 2.771631, 2.876888, 3.059294", \
           "2.750238, 2.757543, 2.776895, 2.800872, 2.826487, 2.931410, 3.115188", \
           "2.800600, 2.811579, 2.832523, 2.857901, 2.884518, 2.989758, 3.175769" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKA";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.831483, 0.836083, 0.850131, 0.870944, 0.895404, 0.998348, 1.181647", \
           "0.835960, 0.840620, 0.854894, 0.875737, 0.899998, 1.003044, 1.186922", \
           "0.852138, 0.856725, 0.871364, 0.891926, 0.916168, 1.019128, 1.204507", \
           "0.881624, 0.886407, 0.900915, 0.921921, 0.946460, 1.049147, 1.233796", \
           "0.924961, 0.930196, 0.945662, 0.967108, 0.991127, 1.094821, 1.281410", \
           "0.974564, 0.981025, 0.998268, 1.020670, 1.045380, 1.149139, 1.332490", \
           "1.028342, 1.036462, 1.057407, 1.081739, 1.105605, 1.209626, 1.394808" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.554271, 0.558871, 0.572919, 0.593732, 0.618192, 0.721136, 0.904435", \
           "0.558748, 0.563407, 0.577682, 0.598525, 0.622786, 0.725832, 0.909710", \
           "0.574925, 0.579513, 0.594152, 0.614714, 0.638955, 0.741916, 0.927295", \
           "0.604412, 0.609195, 0.623703, 0.644709, 0.669247, 0.771935, 0.956584", \
           "0.647749, 0.652984, 0.668450, 0.689896, 0.713915, 0.817609, 1.004198", \
           "0.697352, 0.703813, 0.721056, 0.743458, 0.768168, 0.871927, 1.055278", \
           "0.751130, 0.759250, 0.780195, 0.804527, 0.828393, 0.932414, 1.117595" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.903070, 0.908124, 0.923624, 0.945553, 0.970615, 1.076013, 1.260463", \
           "0.907558, 0.912572, 0.928073, 0.950106, 0.975357, 1.080556, 1.264716", \
           "0.923739, 0.928719, 0.943904, 0.965742, 0.991055, 1.096341, 1.280871", \
           "0.952809, 0.957757, 0.973241, 0.995271, 1.020768, 1.126116, 1.310574", \
           "0.997052, 1.003487, 1.019618, 1.042283, 1.067506, 1.172763, 1.355169", \
           "1.046113, 1.053418, 1.072770, 1.096747, 1.122362, 1.227284, 1.411063", \
           "1.096475, 1.107454, 1.128398, 1.153776, 1.180393, 1.285633, 1.471644" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.605870, 0.610924, 0.626424, 0.648353, 0.673415, 0.778813, 0.963263", \
           "0.610358, 0.615372, 0.630873, 0.652906, 0.678157, 0.783356, 0.967516", \
           "0.626539, 0.631519, 0.646704, 0.668542, 0.693855, 0.799141, 0.983671", \
           "0.655608, 0.660557, 0.676041, 0.698071, 0.723568, 0.828916, 1.013374", \
           "0.699852, 0.706287, 0.722418, 0.745083, 0.770306, 0.875563, 1.057969", \
           "0.748913, 0.756218, 0.775570, 0.799547, 0.825162, 0.930084, 1.113863", \
           "0.799275, 0.810254, 0.831198, 0.856576, 0.883193, 0.988433, 1.174444" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENA & WENA) | (!TENA & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022908, 0.022934, 0.023027, 0.023174, 0.023347, 0.024080, 0.025359");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006504, 0.006531, 0.006624, 0.006770, 0.006944, 0.007677, 0.008956");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022908, 0.022934, 0.023027, 0.023174, 0.023347, 0.024080, 0.025359");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006504, 0.006531, 0.006624, 0.006770, 0.006944, 0.007677, 0.008956");
        }
      }
    }
    bus(SOB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : output;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      power_down_function : "!VDDPE + !VDDCE + VSSE";
      max_capacitance : 0.186000;
      max_transition : 0.912000;
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.683141, 1.687741, 1.701789, 1.722602, 1.747062, 1.850006, 2.033305", \
           "1.687618, 1.692277, 1.706552, 1.727395, 1.751656, 1.854702, 2.038580", \
           "1.703795, 1.708383, 1.723022, 1.743584, 1.767825, 1.870786, 2.056165", \
           "1.733282, 1.738065, 1.752573, 1.773579, 1.798118, 1.900805, 2.085454", \
           "1.776619, 1.781854, 1.797320, 1.818766, 1.842785, 1.946479, 2.133068", \
           "1.826222, 1.832683, 1.849926, 1.872328, 1.897038, 2.000797, 2.184148", \
           "1.880000, 1.888120, 1.909065, 1.933397, 1.957263, 2.061284, 2.246466" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.701653, 1.706706, 1.722207, 1.744136, 1.769198, 1.874596, 2.059046", \
           "1.706141, 1.711155, 1.726655, 1.748689, 1.773939, 1.879139, 2.063298", \
           "1.722322, 1.727302, 1.742486, 1.764325, 1.789637, 1.894924, 2.079453", \
           "1.751391, 1.756339, 1.771824, 1.793854, 1.819350, 1.924699, 2.109157", \
           "1.795634, 1.802070, 1.818201, 1.840866, 1.866089, 1.971346, 2.153751", \
           "1.844695, 1.852001, 1.871353, 1.895330, 1.920945, 2.025867, 2.209646", \
           "1.895058, 1.906036, 1.926980, 1.952358, 1.978975, 2.084216, 2.270227" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.793306, 1.797906, 1.811953, 1.832767, 1.857227, 1.960170, 2.143470", \
           "1.797783, 1.802442, 1.816717, 1.837560, 1.861821, 1.964866, 2.148744", \
           "1.813960, 1.818547, 1.833186, 1.853749, 1.877990, 1.980951, 2.166330", \
           "1.843447, 1.848230, 1.862737, 1.883744, 1.908282, 2.010970, 2.195619", \
           "1.886784, 1.892018, 1.907485, 1.928931, 1.952950, 2.056644, 2.243233", \
           "1.936387, 1.942848, 1.960091, 1.982492, 2.007203, 2.110962, 2.294313", \
           "1.990164, 1.998285, 2.019230, 2.043562, 2.067427, 2.171449, 2.356630" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.811817, 1.816871, 1.832371, 1.854301, 1.879362, 1.984761, 2.169210", \
           "1.816306, 1.821319, 1.836820, 1.858854, 1.884104, 1.989304, 2.173463", \
           "1.832487, 1.837466, 1.852651, 1.874489, 1.899802, 2.005089, 2.189618", \
           "1.861556, 1.866504, 1.881989, 1.904018, 1.929515, 2.034863, 2.219321", \
           "1.905799, 1.912234, 1.928366, 1.951030, 1.976253, 2.081510, 2.263916", \
           "1.954860, 1.962165, 1.981518, 2.005494, 2.031109, 2.136032, 2.319811", \
           "2.005222, 2.016201, 2.037145, 2.062523, 2.089140, 2.194380, 2.380391" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.880956, 1.885556, 1.899604, 1.920417, 1.944877, 2.047821, 2.231120", \
           "1.885433, 1.890092, 1.904367, 1.925210, 1.949471, 2.052517, 2.236395", \
           "1.901610, 1.906197, 1.920836, 1.941399, 1.965640, 2.068601, 2.253980", \
           "1.931097, 1.935880, 1.950388, 1.971394, 1.995932, 2.098620, 2.283269", \
           "1.974434, 1.979668, 1.995135, 2.016581, 2.040600, 2.144294, 2.330883", \
           "2.024037, 2.030498, 2.047741, 2.070143, 2.094853, 2.198612, 2.381963", \
           "2.077814, 2.085935, 2.106880, 2.131212, 2.155077, 2.259099, 2.444280" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.899467, 1.904521, 1.920022, 1.941951, 1.967013, 2.072411, 2.256860", \
           "1.903956, 1.908970, 1.924470, 1.946504, 1.971754, 2.076954, 2.261113", \
           "1.920137, 1.925116, 1.940301, 1.962139, 1.987452, 2.092739, 2.277268", \
           "1.949206, 1.954154, 1.969639, 1.991668, 2.017165, 2.122514, 2.306972", \
           "1.993449, 1.999884, 2.016016, 2.038681, 2.063903, 2.169160, 2.351566", \
           "2.042510, 2.049816, 2.069168, 2.093144, 2.118759, 2.223682, 2.407461", \
           "2.092872, 2.103851, 2.124795, 2.150173, 2.176790, 2.282030, 2.468041" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b0 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.958946, 1.963546, 1.977593, 1.998407, 2.022867, 2.125810, 2.309110", \
           "1.963423, 1.968082, 1.982357, 2.003200, 2.027461, 2.130506, 2.314385", \
           "1.979600, 1.984187, 1.998826, 2.019389, 2.043630, 2.146591, 2.331970", \
           "2.009087, 2.013870, 2.028377, 2.049384, 2.073922, 2.176610, 2.361259", \
           "2.052424, 2.057658, 2.073125, 2.094571, 2.118590, 2.222284, 2.408873", \
           "2.102027, 2.108488, 2.125731, 2.148133, 2.172843, 2.276602, 2.459953", \
           "2.155804, 2.163925, 2.184870, 2.209202, 2.233067, 2.337089, 2.522270" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.977457, 1.982511, 1.998012, 2.019941, 2.045002, 2.150401, 2.334850", \
           "1.981946, 1.986959, 2.002460, 2.024494, 2.049744, 2.154944, 2.339103", \
           "1.998127, 2.003106, 2.018291, 2.040129, 2.065442, 2.170729, 2.355258", \
           "2.027196, 2.032144, 2.047629, 2.069658, 2.095155, 2.200504, 2.384962", \
           "2.071439, 2.077874, 2.094006, 2.116670, 2.141893, 2.247150, 2.429556", \
           "2.120500, 2.127806, 2.147158, 2.171134, 2.196749, 2.301672, 2.485451", \
           "2.170862, 2.181841, 2.202785, 2.228163, 2.254780, 2.360020, 2.546031" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & \
                WENB) | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.158562, 2.163162, 2.177210, 2.198023, 2.222483, 2.325427, 2.508726", \
           "2.163039, 2.167698, 2.181973, 2.202816, 2.227077, 2.330123, 2.514001", \
           "2.179216, 2.183804, 2.198443, 2.219005, 2.243246, 2.346207, 2.531586", \
           "2.208703, 2.213486, 2.227994, 2.249000, 2.273538, 2.376226, 2.560875", \
           "2.252040, 2.257275, 2.272741, 2.294187, 2.318206, 2.421900, 2.608489", \
           "2.301643, 2.308104, 2.325347, 2.347749, 2.372459, 2.476218, 2.659569", \
           "2.355421, 2.363541, 2.384486, 2.408818, 2.432684, 2.536705, 2.721886" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.177073, 2.182127, 2.197628, 2.219557, 2.244619, 2.350017, 2.534466", \
           "2.181562, 2.186576, 2.202076, 2.224110, 2.249360, 2.354560, 2.538719", \
           "2.197743, 2.202722, 2.217907, 2.239746, 2.265058, 2.370345, 2.554874", \
           "2.226812, 2.231760, 2.247245, 2.269275, 2.294771, 2.400120, 2.584578", \
           "2.271055, 2.277491, 2.293622, 2.316287, 2.341510, 2.446767, 2.629172", \
           "2.320116, 2.327422, 2.346774, 2.370750, 2.396366, 2.501288, 2.685067", \
           "2.370478, 2.381457, 2.402401, 2.427779, 2.454396, 2.559637, 2.745648" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b0 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.293647, 2.298247, 2.312294, 2.333108, 2.357568, 2.460511, 2.643811", \
           "2.298124, 2.302783, 2.317058, 2.337901, 2.362162, 2.465207, 2.649085", \
           "2.314301, 2.318888, 2.333527, 2.354090, 2.378331, 2.481292, 2.666671", \
           "2.343788, 2.348571, 2.363078, 2.384084, 2.408623, 2.511311, 2.695959", \
           "2.387125, 2.392359, 2.407825, 2.429272, 2.453291, 2.556984, 2.743574", \
           "2.436727, 2.443189, 2.460432, 2.482833, 2.507544, 2.611303, 2.794654", \
           "2.490505, 2.498626, 2.519571, 2.543903, 2.567768, 2.671790, 2.856971" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.312158, 2.317212, 2.332712, 2.354642, 2.379703, 2.485101, 2.669551", \
           "2.316647, 2.321660, 2.337161, 2.359195, 2.384445, 2.489645, 2.673804", \
           "2.332828, 2.337807, 2.352992, 2.374830, 2.400143, 2.505430, 2.689959", \
           "2.361897, 2.366845, 2.382330, 2.404359, 2.429856, 2.535204, 2.719662", \
           "2.406140, 2.412575, 2.428706, 2.451371, 2.476594, 2.581851, 2.764257", \
           "2.455201, 2.462506, 2.481858, 2.505835, 2.531450, 2.636373, 2.820151", \
           "2.505563, 2.516542, 2.537486, 2.562864, 2.589481, 2.694721, 2.880732" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b0 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.459694, 2.464294, 2.478342, 2.499155, 2.523615, 2.626559, 2.809858", \
           "2.464171, 2.468831, 2.483105, 2.503948, 2.528209, 2.631255, 2.815133", \
           "2.480349, 2.484936, 2.499575, 2.520137, 2.544379, 2.647339, 2.832718", \
           "2.509835, 2.514618, 2.529126, 2.550132, 2.574671, 2.677359, 2.862007", \
           "2.553172, 2.558407, 2.573873, 2.595319, 2.619338, 2.723032, 2.909621", \
           "2.602775, 2.609236, 2.626479, 2.648881, 2.673591, 2.777350, 2.960701", \
           "2.656553, 2.664673, 2.685618, 2.709950, 2.733816, 2.837837, 3.023019" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.478206, 2.483259, 2.498760, 2.520689, 2.545751, 2.651149, 2.835599", \
           "2.482694, 2.487708, 2.503208, 2.525242, 2.550492, 2.655692, 2.839851", \
           "2.498875, 2.503855, 2.519039, 2.540878, 2.566190, 2.671477, 2.856007", \
           "2.527944, 2.532893, 2.548377, 2.570407, 2.595903, 2.701252, 2.885710", \
           "2.572187, 2.578623, 2.594754, 2.617419, 2.642642, 2.747899, 2.930305", \
           "2.621248, 2.628554, 2.647906, 2.671883, 2.697498, 2.802420, 2.986199", \
           "2.671611, 2.682589, 2.703533, 2.728911, 2.755528, 2.860769, 3.046780" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & WENB) \
                | (!TENB & TWENB))";
        sdf_cond : "RET1N == 1'b1 && EMAB[2] == 1'b1 && EMAB[1] == 1'b1 && EMAB[0] == 1'b1 && \
                DFTRAMBYP == 1'b0 && ((TENB == 1'b1 && WENB == 1'b1) || (TENB == 1'b0 && \
                TWENB == 1'b1))";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.588684, 2.593283, 2.607331, 2.628145, 2.652605, 2.755548, 2.938848", \
           "2.593160, 2.597820, 2.612095, 2.632938, 2.657199, 2.760244, 2.944122", \
           "2.609338, 2.613925, 2.628564, 2.649127, 2.673368, 2.776329, 2.961708", \
           "2.638825, 2.643608, 2.658115, 2.679121, 2.703660, 2.806348, 2.990996", \
           "2.682162, 2.687396, 2.702862, 2.724309, 2.748328, 2.852021, 3.038611", \
           "2.731764, 2.738225, 2.755469, 2.777870, 2.802581, 2.906340, 3.089690", \
           "2.785542, 2.793663, 2.814608, 2.838940, 2.862805, 2.966827, 3.152008" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.210929, 1.215528, 1.229576, 1.250390, 1.274850, 1.377793, 1.561093", \
           "1.215405, 1.220065, 1.234340, 1.255183, 1.279444, 1.382489, 1.566367", \
           "1.231583, 1.236170, 1.250809, 1.271371, 1.295613, 1.398574, 1.583953", \
           "1.261070, 1.265853, 1.280360, 1.301366, 1.325905, 1.428593, 1.613241", \
           "1.304407, 1.309641, 1.325107, 1.346554, 1.370573, 1.474266, 1.660856", \
           "1.354009, 1.360470, 1.377714, 1.400115, 1.424826, 1.528585, 1.711935", \
           "1.407787, 1.415908, 1.436853, 1.461185, 1.485050, 1.589071, 1.774253" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "2.607195, 2.612249, 2.627749, 2.649679, 2.674740, 2.780138, 2.964588", \
           "2.611683, 2.616697, 2.632198, 2.654231, 2.679482, 2.784681, 2.968841", \
           "2.627864, 2.632844, 2.648029, 2.669867, 2.695180, 2.800467, 2.984996", \
           "2.656934, 2.661882, 2.677366, 2.699396, 2.724893, 2.830241, 3.014699", \
           "2.701177, 2.707612, 2.723743, 2.746408, 2.771631, 2.876888, 3.059294", \
           "2.750238, 2.757543, 2.776895, 2.800872, 2.826487, 2.931410, 3.115188", \
           "2.800600, 2.811579, 2.832523, 2.857901, 2.884518, 2.989758, 3.175769" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "1.211130, 1.216184, 1.231684, 1.253614, 1.278675, 1.384073, 1.568523", \
           "1.215619, 1.220632, 1.236133, 1.258167, 1.283417, 1.388617, 1.572776", \
           "1.231800, 1.236779, 1.251964, 1.273802, 1.299115, 1.404402, 1.588931", \
           "1.260869, 1.265817, 1.281302, 1.303331, 1.328828, 1.434176, 1.618634", \
           "1.305112, 1.311547, 1.327678, 1.350343, 1.375566, 1.480823, 1.663229", \
           "1.354173, 1.361478, 1.380830, 1.404807, 1.430422, 1.535345, 1.719123", \
           "1.404535, 1.415514, 1.436458, 1.461836, 1.488453, 1.593693, 1.779704" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      timing() {
        related_pin : "CLKB";
        timing_type : rising_edge;
        timing_sense : non_unate;
        when : "RET1N & DFTRAMBYP";
        sdf_cond : "RET1N == 1'b1 && DFTRAMBYP == 1'b1";
        cell_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.831483, 0.836083, 0.850131, 0.870944, 0.895404, 0.998348, 1.181647", \
           "0.835960, 0.840620, 0.854894, 0.875737, 0.899998, 1.003044, 1.186922", \
           "0.852138, 0.856725, 0.871364, 0.891926, 0.916168, 1.019128, 1.204507", \
           "0.881624, 0.886407, 0.900915, 0.921921, 0.946460, 1.049147, 1.233796", \
           "0.924961, 0.930196, 0.945662, 0.967108, 0.991127, 1.094821, 1.281410", \
           "0.974564, 0.981025, 0.998268, 1.020670, 1.045380, 1.149139, 1.332490", \
           "1.028342, 1.036462, 1.057407, 1.081739, 1.105605, 1.209626, 1.394808" \
         );
        }
        retaining_rise(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.554271, 0.558871, 0.572919, 0.593732, 0.618192, 0.721136, 0.904435", \
           "0.558748, 0.563407, 0.577682, 0.598525, 0.622786, 0.725832, 0.909710", \
           "0.574925, 0.579513, 0.594152, 0.614714, 0.638955, 0.741916, 0.927295", \
           "0.604412, 0.609195, 0.623703, 0.644709, 0.669247, 0.771935, 0.956584", \
           "0.647749, 0.652984, 0.668450, 0.689896, 0.713915, 0.817609, 1.004198", \
           "0.697352, 0.703813, 0.721056, 0.743458, 0.768168, 0.871927, 1.055278", \
           "0.751130, 0.759250, 0.780195, 0.804527, 0.828393, 0.932414, 1.117595" \
         );
        }
        rise_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        retain_rise_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604", \
           "0.035033, 0.040569, 0.063457, 0.101893, 0.149072, 0.344468, 0.710604" \
         );
        }
        cell_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.903070, 0.908124, 0.923624, 0.945553, 0.970615, 1.076013, 1.260463", \
           "0.907558, 0.912572, 0.928073, 0.950106, 0.975357, 1.080556, 1.264716", \
           "0.923739, 0.928719, 0.943904, 0.965742, 0.991055, 1.096341, 1.280871", \
           "0.952809, 0.957757, 0.973241, 0.995271, 1.020768, 1.126116, 1.310574", \
           "0.997052, 1.003487, 1.019618, 1.042283, 1.067506, 1.172763, 1.355169", \
           "1.046113, 1.053418, 1.072770, 1.096747, 1.122362, 1.227284, 1.411063", \
           "1.096475, 1.107454, 1.128398, 1.153776, 1.180393, 1.285633, 1.471644" \
         );
        }
        retaining_fall(SRAMdpw64d256_bist_mux_delay_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.605870, 0.610924, 0.626424, 0.648353, 0.673415, 0.778813, 0.963263", \
           "0.610358, 0.615372, 0.630873, 0.652906, 0.678157, 0.783356, 0.967516", \
           "0.626539, 0.631519, 0.646704, 0.668542, 0.693855, 0.799141, 0.983671", \
           "0.655608, 0.660557, 0.676041, 0.698071, 0.723568, 0.828916, 1.013374", \
           "0.699852, 0.706287, 0.722418, 0.745083, 0.770306, 0.875563, 1.057969", \
           "0.748913, 0.756218, 0.775570, 0.799547, 0.825162, 0.930084, 1.113863", \
           "0.799275, 0.810254, 0.831198, 0.856576, 0.883193, 0.988433, 1.174444" \
         );
        }
        fall_transition(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
        retain_fall_slew(SRAMdpw64d256_bist_mux_slew_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
         values ( \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631", \
           "0.035762, 0.041949, 0.064524, 0.101876, 0.147313, 0.344044, 0.675631" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((TENB & WENB) | (!TENB & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022908, 0.022934, 0.023027, 0.023174, 0.023347, 0.024080, 0.025359");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006504, 0.006531, 0.006624, 0.006770, 0.006944, 0.007677, 0.008956");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.022908, 0.022934, 0.023027, 0.023174, 0.023347, 0.024080, 0.025359");
        }
        fall_power(SRAMdpw64d256_energy_template_bmuxload) {
          index_1 ("0.002, 0.004, 0.011, 0.022, 0.035, 0.090, 0.186");
          values ("0.006504, 0.006531, 0.006624, 0.006770, 0.006944, 0.007677, 0.008956");
        }
      }
    }
    pin(CLKA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.012877;
      clock : true;
      max_transition : 0.760000;
      min_pulse_width_high : 0.322;
      min_pulse_width_low : 0.276;
      /*min_period : 3.155;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.322847, 0.327313, 0.343507, 0.372869, 0.415888, 0.464628, 0.516657");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.322847, 0.327313, 0.343507, 0.372869, 0.415888, 0.464628, 0.516657");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.322847, 0.327313, 0.343507, 0.372869, 0.415888, 0.464628, 0.516657");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.322847, 0.327313, 0.343507, 0.372869, 0.415888, 0.464628, 0.516657");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.399104, 0.403569, 0.419764, 0.449125, 0.492144, 0.540885, 0.592913");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.399104, 0.403569, 0.419764, 0.449125, 0.492144, 0.540885, 0.592913");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.399104, 0.403569, 0.419764, 0.449125, 0.492144, 0.540885, 0.592913");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.399104, 0.403569, 0.419764, 0.449125, 0.492144, 0.540885, 0.592913");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763");
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.140135, 1.144596, 1.160791, 1.190167, 1.233168, 1.281906, 1.333923", \
            "1.135670, 1.140131, 1.156326, 1.185702, 1.228703, 1.277441, 1.329458", \
            "1.119475, 1.123936, 1.140131, 1.169507, 1.212508, 1.261246, 1.313263", \
            "1.090114, 1.094575, 1.110770, 1.140145, 1.183146, 1.231884, 1.283902", \
            "1.047095, 1.051556, 1.067751, 1.097127, 1.140128, 1.188866, 1.240883", \
            "0.998354, 1.002815, 1.019010, 1.048386, 1.091387, 1.140125, 1.192142", \
            "0.946327, 0.950789, 0.966983, 0.996359, 1.039360, 1.088098, 1.140115" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.250300, 1.254761, 1.270956, 1.300331, 1.343333, 1.392071, 1.444088", \
            "1.245835, 1.250296, 1.266491, 1.295866, 1.338868, 1.387606, 1.439623", \
            "1.229640, 1.234101, 1.250296, 1.279671, 1.322673, 1.371411, 1.423428", \
            "1.200278, 1.204739, 1.220934, 1.250310, 1.293311, 1.342049, 1.394066", \
            "1.157260, 1.161721, 1.177916, 1.207291, 1.250293, 1.299031, 1.351048", \
            "1.108519, 1.112980, 1.129175, 1.158550, 1.201552, 1.250290, 1.302307", \
            "1.056492, 1.060953, 1.077148, 1.106524, 1.149525, 1.198263, 1.250280" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.337950, 1.342411, 1.358606, 1.387982, 1.430983, 1.479721, 1.531738", \
            "1.333485, 1.337946, 1.354141, 1.383516, 1.426518, 1.475256, 1.527273", \
            "1.317290, 1.321751, 1.337946, 1.367322, 1.410323, 1.459061, 1.511078", \
            "1.287928, 1.292390, 1.308584, 1.337960, 1.380961, 1.429699, 1.481716", \
            "1.244910, 1.249371, 1.265566, 1.294941, 1.337943, 1.386681, 1.438698", \
            "1.196169, 1.200630, 1.216825, 1.246201, 1.289202, 1.337940, 1.389957", \
            "1.144142, 1.148603, 1.164798, 1.194174, 1.237175, 1.285913, 1.337930" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.415940, 1.420401, 1.436596, 1.465971, 1.508973, 1.557711, 1.609728", \
            "1.411475, 1.415936, 1.432131, 1.461506, 1.504508, 1.553246, 1.605263", \
            "1.395280, 1.399741, 1.415936, 1.445311, 1.488313, 1.537051, 1.589068", \
            "1.365918, 1.370379, 1.386574, 1.415950, 1.458951, 1.507689, 1.559706", \
            "1.322900, 1.327361, 1.343556, 1.372931, 1.415933, 1.464671, 1.516688", \
            "1.274159, 1.278620, 1.294815, 1.324190, 1.367192, 1.415930, 1.467947", \
            "1.222132, 1.226593, 1.242788, 1.272164, 1.315165, 1.363903, 1.415920" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.615556, 1.620017, 1.636212, 1.665588, 1.708589, 1.757327, 1.809344", \
            "1.611091, 1.615552, 1.631747, 1.661122, 1.704124, 1.752862, 1.804879", \
            "1.594896, 1.599357, 1.615552, 1.644928, 1.687929, 1.736667, 1.788684", \
            "1.565535, 1.569996, 1.586190, 1.615566, 1.658567, 1.707305, 1.759322", \
            "1.522516, 1.526977, 1.543172, 1.572547, 1.615549, 1.664287, 1.716304", \
            "1.473775, 1.478236, 1.494431, 1.523807, 1.566808, 1.615546, 1.667563", \
            "1.421748, 1.426209, 1.442404, 1.471780, 1.514781, 1.563519, 1.615536" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.750641, 1.755102, 1.771297, 1.800672, 1.843674, 1.892412, 1.944429", \
            "1.746176, 1.750637, 1.766831, 1.796207, 1.839208, 1.887946, 1.939964", \
            "1.729981, 1.734442, 1.750637, 1.780012, 1.823014, 1.871752, 1.923769", \
            "1.700619, 1.705080, 1.721275, 1.750651, 1.793652, 1.842390, 1.894407", \
            "1.657601, 1.662062, 1.678256, 1.707632, 1.750633, 1.799371, 1.851389", \
            "1.608860, 1.613321, 1.629516, 1.658891, 1.701893, 1.750631, 1.802648", \
            "1.556833, 1.561294, 1.577489, 1.606864, 1.649866, 1.698604, 1.750621" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.916688, 1.921149, 1.937344, 1.966720, 2.009721, 2.058459, 2.110476", \
            "1.912223, 1.916684, 1.932879, 1.962255, 2.005256, 2.053994, 2.106011", \
            "1.896028, 1.900489, 1.916684, 1.946060, 1.989061, 2.037799, 2.089816", \
            "1.866667, 1.871128, 1.887323, 1.916698, 1.959700, 2.008438, 2.060455", \
            "1.823648, 1.828109, 1.844304, 1.873680, 1.916681, 1.965419, 2.017436", \
            "1.774907, 1.779368, 1.795563, 1.824939, 1.867940, 1.916678, 1.968695", \
            "1.722881, 1.727342, 1.743536, 1.772912, 1.815913, 1.864651, 1.916668" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.045678, 2.050139, 2.066334, 2.095709, 2.138710, 2.187448, 2.239466", \
            "2.041213, 2.045674, 2.061868, 2.091244, 2.134245, 2.182983, 2.235000", \
            "2.025018, 2.029479, 2.045674, 2.075049, 2.118051, 2.166789, 2.218806", \
            "1.995656, 2.000117, 2.016312, 2.045688, 2.088689, 2.137427, 2.189444", \
            "1.952638, 1.957099, 1.973293, 2.002669, 2.045670, 2.094408, 2.146425", \
            "1.903897, 1.908358, 1.924552, 1.953928, 1.996929, 2.045667, 2.097685", \
            "1.851870, 1.856331, 1.872526, 1.901901, 1.944903, 1.993641, 2.045658" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !DFTRAMBYP & ((TENA & !CENA & WENA) | (!TENA & !TCENA & TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq1oTENAeq0aTCENAeq0aTWENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.140135, 1.144596, 1.160791, 1.190167, 1.233168, 1.281906, 1.333923", \
            "1.135670, 1.140131, 1.156326, 1.185702, 1.228703, 1.277441, 1.329458", \
            "1.119475, 1.123936, 1.140131, 1.169507, 1.212508, 1.261246, 1.313263", \
            "1.090114, 1.094575, 1.110770, 1.140145, 1.183146, 1.231884, 1.283902", \
            "1.047095, 1.051556, 1.067751, 1.097127, 1.140128, 1.188866, 1.240883", \
            "0.998354, 1.002815, 1.019010, 1.048386, 1.091387, 1.140125, 1.192142", \
            "0.946327, 0.950789, 0.966983, 0.996359, 1.039360, 1.088098, 1.140115" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.563795, 1.568256, 1.584450, 1.613826, 1.656827, 1.705565, 1.757582", \
            "1.559329, 1.563790, 1.579985, 1.609361, 1.652362, 1.701100, 1.753117", \
            "1.543135, 1.547596, 1.563790, 1.593166, 1.636167, 1.684905, 1.736923", \
            "1.513773, 1.518234, 1.534429, 1.563804, 1.606806, 1.655544, 1.707561", \
            "1.470754, 1.475215, 1.491410, 1.520786, 1.563787, 1.612525, 1.664542", \
            "1.422014, 1.426475, 1.442669, 1.472045, 1.515046, 1.563784, 1.615801", \
            "1.369987, 1.374448, 1.390643, 1.420018, 1.463020, 1.511758, 1.563775" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.724339, 1.728800, 1.744995, 1.774371, 1.817372, 1.866110, 1.918127", \
            "1.719874, 1.724335, 1.740530, 1.769906, 1.812907, 1.861645, 1.913662", \
            "1.703679, 1.708140, 1.724335, 1.753711, 1.796712, 1.845450, 1.897467", \
            "1.674318, 1.678779, 1.694974, 1.724349, 1.767351, 1.816089, 1.868106", \
            "1.631299, 1.635760, 1.651955, 1.681331, 1.724332, 1.773070, 1.825087", \
            "1.582558, 1.587019, 1.603214, 1.632590, 1.675591, 1.724329, 1.776346", \
            "1.530532, 1.534993, 1.551187, 1.580563, 1.623564, 1.672302, 1.724319" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.831342, 1.835803, 1.851998, 1.881374, 1.924375, 1.973113, 2.025130", \
            "1.826877, 1.831338, 1.847533, 1.876908, 1.919910, 1.968648, 2.020665", \
            "1.810682, 1.815143, 1.831338, 1.860714, 1.903715, 1.952453, 2.004470", \
            "1.781321, 1.785782, 1.801976, 1.831352, 1.874353, 1.923091, 1.975108", \
            "1.738302, 1.742763, 1.758958, 1.788333, 1.831335, 1.880073, 1.932090", \
            "1.689561, 1.694022, 1.710217, 1.739593, 1.782594, 1.831332, 1.883349", \
            "1.637534, 1.641995, 1.658190, 1.687566, 1.730567, 1.779305, 1.831322" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.250300, 1.254761, 1.270956, 1.300331, 1.343333, 1.392071, 1.444088", \
            "1.245835, 1.250296, 1.266491, 1.295866, 1.338868, 1.387606, 1.439623", \
            "1.229640, 1.234101, 1.250296, 1.279671, 1.322673, 1.371411, 1.423428", \
            "1.200278, 1.204739, 1.220934, 1.250310, 1.293311, 1.342049, 1.394066", \
            "1.157260, 1.161721, 1.177916, 1.207291, 1.250293, 1.299031, 1.351048", \
            "1.108519, 1.112980, 1.129175, 1.158550, 1.201552, 1.250290, 1.302307", \
            "1.056492, 1.060953, 1.077148, 1.106524, 1.149525, 1.198263, 1.250280" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.673959, 1.678420, 1.694615, 1.723991, 1.766992, 1.815730, 1.867747", \
            "1.669494, 1.673955, 1.690150, 1.719526, 1.762527, 1.811265, 1.863282", \
            "1.653299, 1.657760, 1.673955, 1.703331, 1.746332, 1.795070, 1.847087", \
            "1.623938, 1.628399, 1.644593, 1.673969, 1.716970, 1.765708, 1.817726", \
            "1.580919, 1.585380, 1.601575, 1.630951, 1.673952, 1.722690, 1.774707", \
            "1.532178, 1.536639, 1.552834, 1.582210, 1.625211, 1.673949, 1.725966", \
            "1.480151, 1.484612, 1.500807, 1.530183, 1.573184, 1.621922, 1.673939" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.834504, 1.838965, 1.855160, 1.884535, 1.927537, 1.976275, 2.028292", \
            "1.830039, 1.834500, 1.850695, 1.880070, 1.923072, 1.971810, 2.023827", \
            "1.813844, 1.818305, 1.834500, 1.863875, 1.906877, 1.955615, 2.007632", \
            "1.784482, 1.788943, 1.805138, 1.834514, 1.877515, 1.926253, 1.978270", \
            "1.741464, 1.745925, 1.762120, 1.791495, 1.834497, 1.883235, 1.935252", \
            "1.692723, 1.697184, 1.713379, 1.742754, 1.785756, 1.834494, 1.886511", \
            "1.640696, 1.645157, 1.661352, 1.690728, 1.733729, 1.782467, 1.834484" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.941507, 1.945968, 1.962163, 1.991538, 2.034540, 2.083277, 2.135295", \
            "1.937042, 1.941503, 1.957697, 1.987073, 2.030074, 2.078812, 2.130830", \
            "1.920847, 1.925308, 1.941503, 1.970878, 2.013880, 2.062618, 2.114635", \
            "1.891485, 1.895946, 1.912141, 1.941517, 1.984518, 2.033256, 2.085273", \
            "1.848467, 1.852928, 1.869122, 1.898498, 1.941499, 1.990237, 2.042255", \
            "1.799726, 1.804187, 1.820382, 1.849757, 1.892758, 1.941496, 1.993514", \
            "1.747699, 1.752160, 1.768355, 1.797730, 1.840732, 1.889470, 1.941487" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.337950, 1.342411, 1.358606, 1.387982, 1.430983, 1.479721, 1.531738", \
            "1.333485, 1.337946, 1.354141, 1.383516, 1.426518, 1.475256, 1.527273", \
            "1.317290, 1.321751, 1.337946, 1.367322, 1.410323, 1.459061, 1.511078", \
            "1.287928, 1.292390, 1.308584, 1.337960, 1.380961, 1.429699, 1.481716", \
            "1.244910, 1.249371, 1.265566, 1.294941, 1.337943, 1.386681, 1.438698", \
            "1.196169, 1.200630, 1.216825, 1.246201, 1.289202, 1.337940, 1.389957", \
            "1.144142, 1.148603, 1.164798, 1.194174, 1.237175, 1.285913, 1.337930" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.761609, 1.766070, 1.782265, 1.811641, 1.854642, 1.903380, 1.955397", \
            "1.757144, 1.761605, 1.777800, 1.807176, 1.850177, 1.898915, 1.950932", \
            "1.740949, 1.745410, 1.761605, 1.790981, 1.833982, 1.882720, 1.934737", \
            "1.711588, 1.716049, 1.732244, 1.761619, 1.804621, 1.853359, 1.905376", \
            "1.668569, 1.673030, 1.689225, 1.718601, 1.761602, 1.810340, 1.862357", \
            "1.619828, 1.624289, 1.640484, 1.669860, 1.712861, 1.761599, 1.813616", \
            "1.567802, 1.572263, 1.588457, 1.617833, 1.660834, 1.709572, 1.761589" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.922154, 1.926615, 1.942810, 1.972186, 2.015187, 2.063925, 2.115942", \
            "1.917689, 1.922150, 1.938345, 1.967720, 2.010722, 2.059460, 2.111477", \
            "1.901494, 1.905955, 1.922150, 1.951526, 1.994527, 2.043265, 2.095282", \
            "1.872133, 1.876594, 1.892788, 1.922164, 1.965165, 2.013903, 2.065920", \
            "1.829114, 1.833575, 1.849770, 1.879145, 1.922147, 1.970885, 2.022902", \
            "1.780373, 1.784834, 1.801029, 1.830405, 1.873406, 1.922144, 1.974161", \
            "1.728346, 1.732807, 1.749002, 1.778378, 1.821379, 1.870117, 1.922134" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.029157, 2.033618, 2.049813, 2.079188, 2.122190, 2.170928, 2.222945", \
            "2.024692, 2.029153, 2.045348, 2.074723, 2.117725, 2.166463, 2.218480", \
            "2.008497, 2.012958, 2.029153, 2.058528, 2.101530, 2.150268, 2.202285", \
            "1.979135, 1.983596, 1.999791, 2.029167, 2.072168, 2.120906, 2.172923", \
            "1.936117, 1.940578, 1.956773, 1.986148, 2.029150, 2.077888, 2.129905", \
            "1.887376, 1.891837, 1.908032, 1.937407, 1.980409, 2.029147, 2.081164", \
            "1.835349, 1.839810, 1.856005, 1.885381, 1.928382, 1.977120, 2.029137" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.415940, 1.420401, 1.436596, 1.465971, 1.508973, 1.557711, 1.609728", \
            "1.411475, 1.415936, 1.432131, 1.461506, 1.504508, 1.553246, 1.605263", \
            "1.395280, 1.399741, 1.415936, 1.445311, 1.488313, 1.537051, 1.589068", \
            "1.365918, 1.370379, 1.386574, 1.415950, 1.458951, 1.507689, 1.559706", \
            "1.322900, 1.327361, 1.343556, 1.372931, 1.415933, 1.464671, 1.516688", \
            "1.274159, 1.278620, 1.294815, 1.324190, 1.367192, 1.415930, 1.467947", \
            "1.222132, 1.226593, 1.242788, 1.272164, 1.315165, 1.363903, 1.415920" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.839599, 1.844060, 1.860255, 1.889631, 1.932632, 1.981370, 2.033387", \
            "1.835134, 1.839595, 1.855790, 1.885166, 1.928167, 1.976905, 2.028922", \
            "1.818939, 1.823400, 1.839595, 1.868971, 1.911972, 1.960710, 2.012727", \
            "1.789578, 1.794039, 1.810233, 1.839609, 1.882610, 1.931348, 1.983366", \
            "1.746559, 1.751020, 1.767215, 1.796591, 1.839592, 1.888330, 1.940347", \
            "1.697818, 1.702279, 1.718474, 1.747850, 1.790851, 1.839589, 1.891606", \
            "1.645791, 1.650252, 1.666447, 1.695823, 1.738824, 1.787562, 1.839579" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.000144, 2.004605, 2.020800, 2.050175, 2.093177, 2.141915, 2.193932", \
            "1.995679, 2.000140, 2.016335, 2.045710, 2.088712, 2.137450, 2.189467", \
            "1.979484, 1.983945, 2.000140, 2.029516, 2.072517, 2.121255, 2.173272", \
            "1.950122, 1.954583, 1.970778, 2.000154, 2.043155, 2.091893, 2.143910", \
            "1.907104, 1.911565, 1.927760, 1.957135, 2.000137, 2.048875, 2.100892", \
            "1.858363, 1.862824, 1.879019, 1.908394, 1.951396, 2.000134, 2.052151", \
            "1.806336, 1.810797, 1.826992, 1.856368, 1.899369, 1.948107, 2.000124" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.107147, 2.111608, 2.127803, 2.157178, 2.200180, 2.248918, 2.300935", \
            "2.102682, 2.107143, 2.123337, 2.152713, 2.195714, 2.244452, 2.296470", \
            "2.086487, 2.090948, 2.107143, 2.136518, 2.179520, 2.228258, 2.280275", \
            "2.057125, 2.061586, 2.077781, 2.107157, 2.150158, 2.198896, 2.250913", \
            "2.014107, 2.018568, 2.034762, 2.064138, 2.107139, 2.155877, 2.207895", \
            "1.965366, 1.969827, 1.986022, 2.015397, 2.058399, 2.107137, 2.159154", \
            "1.913339, 1.917800, 1.933995, 1.963370, 2.006372, 2.055110, 2.107127" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.615556, 1.620017, 1.636212, 1.665588, 1.708589, 1.757327, 1.809344", \
            "1.611091, 1.615552, 1.631747, 1.661122, 1.704124, 1.752862, 1.804879", \
            "1.594896, 1.599357, 1.615552, 1.644928, 1.687929, 1.736667, 1.788684", \
            "1.565535, 1.569996, 1.586190, 1.615566, 1.658567, 1.707305, 1.759322", \
            "1.522516, 1.526977, 1.543172, 1.572547, 1.615549, 1.664287, 1.716304", \
            "1.473775, 1.478236, 1.494431, 1.523807, 1.566808, 1.615546, 1.667563", \
            "1.421748, 1.426209, 1.442404, 1.471780, 1.514781, 1.563519, 1.615536" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.039215, 2.043676, 2.059871, 2.089247, 2.132248, 2.180986, 2.233003", \
            "2.034750, 2.039211, 2.055406, 2.084782, 2.127783, 2.176521, 2.228538", \
            "2.018555, 2.023016, 2.039211, 2.068587, 2.111588, 2.160326, 2.212343", \
            "1.989194, 1.993655, 2.009850, 2.039225, 2.082227, 2.130965, 2.182982", \
            "1.946175, 1.950636, 1.966831, 1.996207, 2.039208, 2.087946, 2.139963", \
            "1.897434, 1.901895, 1.918090, 1.947466, 1.990467, 2.039205, 2.091222", \
            "1.845408, 1.849869, 1.866063, 1.895439, 1.938440, 1.987178, 2.039196" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.199760, 2.204221, 2.220416, 2.249792, 2.292793, 2.341531, 2.393548", \
            "2.195295, 2.199756, 2.215951, 2.245327, 2.288328, 2.337066, 2.389083", \
            "2.179100, 2.183561, 2.199756, 2.229132, 2.272133, 2.320871, 2.372888", \
            "2.149739, 2.154200, 2.170394, 2.199770, 2.242771, 2.291509, 2.343527", \
            "2.106720, 2.111181, 2.127376, 2.156752, 2.199753, 2.248491, 2.300508", \
            "2.057979, 2.062440, 2.078635, 2.108011, 2.151012, 2.199750, 2.251767", \
            "2.005952, 2.010413, 2.026608, 2.055984, 2.098985, 2.147723, 2.199740" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.306763, 2.311224, 2.327419, 2.356794, 2.399796, 2.448534, 2.500551", \
            "2.302298, 2.306759, 2.322954, 2.352329, 2.395331, 2.444069, 2.496086", \
            "2.286103, 2.290564, 2.306759, 2.336134, 2.379136, 2.427874, 2.479891", \
            "2.256741, 2.261202, 2.277397, 2.306773, 2.349774, 2.398512, 2.450529", \
            "2.213723, 2.218184, 2.234379, 2.263754, 2.306756, 2.355494, 2.407511", \
            "2.164982, 2.169443, 2.185638, 2.215013, 2.258015, 2.306753, 2.358770", \
            "2.112955, 2.117416, 2.133611, 2.162987, 2.205988, 2.254726, 2.306743" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.750641, 1.755102, 1.771297, 1.800672, 1.843674, 1.892412, 1.944429", \
            "1.746176, 1.750637, 1.766831, 1.796207, 1.839208, 1.887946, 1.939964", \
            "1.729981, 1.734442, 1.750637, 1.780012, 1.823014, 1.871752, 1.923769", \
            "1.700619, 1.705080, 1.721275, 1.750651, 1.793652, 1.842390, 1.894407", \
            "1.657601, 1.662062, 1.678256, 1.707632, 1.750633, 1.799371, 1.851389", \
            "1.608860, 1.613321, 1.629516, 1.658891, 1.701893, 1.750631, 1.802648", \
            "1.556833, 1.561294, 1.577489, 1.606864, 1.649866, 1.698604, 1.750621" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.174300, 2.178761, 2.194956, 2.224332, 2.267333, 2.316071, 2.368088", \
            "2.169835, 2.174296, 2.190491, 2.219866, 2.262868, 2.311606, 2.363623", \
            "2.153640, 2.158101, 2.174296, 2.203672, 2.246673, 2.295411, 2.347428", \
            "2.124278, 2.128740, 2.144934, 2.174310, 2.217311, 2.266049, 2.318066", \
            "2.081260, 2.085721, 2.101916, 2.131291, 2.174293, 2.223031, 2.275048", \
            "2.032519, 2.036980, 2.053175, 2.082551, 2.125552, 2.174290, 2.226307", \
            "1.980492, 1.984953, 2.001148, 2.030524, 2.073525, 2.122263, 2.174280" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.334845, 2.339306, 2.355501, 2.384876, 2.427878, 2.476616, 2.528633", \
            "2.330380, 2.334841, 2.351036, 2.380411, 2.423413, 2.472151, 2.524168", \
            "2.314185, 2.318646, 2.334841, 2.364216, 2.407218, 2.455956, 2.507973", \
            "2.284823, 2.289284, 2.305479, 2.334855, 2.377856, 2.426594, 2.478611", \
            "2.241805, 2.246266, 2.262461, 2.291836, 2.334838, 2.383576, 2.435593", \
            "2.193064, 2.197525, 2.213720, 2.243095, 2.286097, 2.334835, 2.386852", \
            "2.141037, 2.145498, 2.161693, 2.191069, 2.234070, 2.282808, 2.334825" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.441848, 2.446309, 2.462503, 2.491879, 2.534880, 2.583618, 2.635636", \
            "2.437383, 2.441844, 2.458038, 2.487414, 2.530415, 2.579153, 2.631170", \
            "2.421188, 2.425649, 2.441843, 2.471219, 2.514220, 2.562958, 2.614976", \
            "2.391826, 2.396287, 2.412482, 2.441858, 2.484859, 2.533597, 2.585614", \
            "2.348807, 2.353269, 2.369463, 2.398839, 2.441840, 2.490578, 2.542595", \
            "2.300067, 2.304528, 2.320722, 2.350098, 2.393099, 2.441837, 2.493855", \
            "2.248040, 2.252501, 2.268696, 2.298071, 2.341073, 2.389811, 2.441828" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.916688, 1.921149, 1.937344, 1.966720, 2.009721, 2.058459, 2.110476", \
            "1.912223, 1.916684, 1.932879, 1.962255, 2.005256, 2.053994, 2.106011", \
            "1.896028, 1.900489, 1.916684, 1.946060, 1.989061, 2.037799, 2.089816", \
            "1.866667, 1.871128, 1.887323, 1.916698, 1.959700, 2.008438, 2.060455", \
            "1.823648, 1.828109, 1.844304, 1.873680, 1.916681, 1.965419, 2.017436", \
            "1.774907, 1.779368, 1.795563, 1.824939, 1.867940, 1.916678, 1.968695", \
            "1.722881, 1.727342, 1.743536, 1.772912, 1.815913, 1.864651, 1.916668" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.340348, 2.344809, 2.361003, 2.390379, 2.433380, 2.482118, 2.534136", \
            "2.335882, 2.340344, 2.356538, 2.385914, 2.428915, 2.477653, 2.529670", \
            "2.319688, 2.324149, 2.340343, 2.369719, 2.412720, 2.461458, 2.513476", \
            "2.290326, 2.294787, 2.310982, 2.340358, 2.383359, 2.432097, 2.484114", \
            "2.247307, 2.251769, 2.267963, 2.297339, 2.340340, 2.389078, 2.441095", \
            "2.198567, 2.203028, 2.219222, 2.248598, 2.291599, 2.340337, 2.392355", \
            "2.146540, 2.151001, 2.167196, 2.196571, 2.239573, 2.288311, 2.340328" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.500892, 2.505353, 2.521548, 2.550924, 2.593925, 2.642663, 2.694680", \
            "2.496427, 2.500888, 2.517083, 2.546459, 2.589460, 2.638198, 2.690215", \
            "2.480232, 2.484693, 2.500888, 2.530264, 2.573265, 2.622003, 2.674020", \
            "2.450871, 2.455332, 2.471527, 2.500902, 2.543904, 2.592642, 2.644659", \
            "2.407852, 2.412313, 2.428508, 2.457884, 2.500885, 2.549623, 2.601640", \
            "2.359111, 2.363572, 2.379767, 2.409143, 2.452144, 2.500882, 2.552899", \
            "2.307085, 2.311546, 2.327740, 2.357116, 2.400117, 2.448855, 2.500873" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.607895, 2.612356, 2.628551, 2.657927, 2.700928, 2.749666, 2.801683", \
            "2.603430, 2.607891, 2.624086, 2.653462, 2.696463, 2.745201, 2.797218", \
            "2.587235, 2.591696, 2.607891, 2.637267, 2.680268, 2.729006, 2.781023", \
            "2.557874, 2.562335, 2.578529, 2.607905, 2.650906, 2.699644, 2.751662", \
            "2.514855, 2.519316, 2.535511, 2.564887, 2.607888, 2.656626, 2.708643", \
            "2.466114, 2.470575, 2.486770, 2.516146, 2.559147, 2.607885, 2.659902", \
            "2.414087, 2.418548, 2.434743, 2.464119, 2.507120, 2.555858, 2.607875" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.045678, 2.050139, 2.066334, 2.095709, 2.138710, 2.187448, 2.239466", \
            "2.041213, 2.045674, 2.061868, 2.091244, 2.134245, 2.182983, 2.235000", \
            "2.025018, 2.029479, 2.045674, 2.075049, 2.118051, 2.166789, 2.218806", \
            "1.995656, 2.000117, 2.016312, 2.045688, 2.088689, 2.137427, 2.189444", \
            "1.952638, 1.957099, 1.973293, 2.002669, 2.045670, 2.094408, 2.146425", \
            "1.903897, 1.908358, 1.924552, 1.953928, 1.996929, 2.045667, 2.097685", \
            "1.851870, 1.856331, 1.872526, 1.901901, 1.944903, 1.993641, 2.045658" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.469337, 2.473798, 2.489993, 2.519368, 2.562370, 2.611108, 2.663125", \
            "2.464872, 2.469333, 2.485528, 2.514903, 2.557905, 2.606643, 2.658660", \
            "2.448677, 2.453138, 2.469333, 2.498708, 2.541710, 2.590448, 2.642465", \
            "2.419315, 2.423776, 2.439971, 2.469347, 2.512348, 2.561086, 2.613103", \
            "2.376297, 2.380758, 2.396953, 2.426328, 2.469330, 2.518068, 2.570085", \
            "2.327556, 2.332017, 2.348212, 2.377587, 2.420589, 2.469327, 2.521344", \
            "2.275529, 2.279990, 2.296185, 2.325561, 2.368562, 2.417300, 2.469317" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.629882, 2.634343, 2.650538, 2.679913, 2.722915, 2.771653, 2.823670", \
            "2.625417, 2.629878, 2.646072, 2.675448, 2.718449, 2.767187, 2.819205", \
            "2.609222, 2.613683, 2.629878, 2.659253, 2.702255, 2.750993, 2.803010", \
            "2.579860, 2.584321, 2.600516, 2.629892, 2.672893, 2.721631, 2.773648", \
            "2.536842, 2.541303, 2.557497, 2.586873, 2.629874, 2.678612, 2.730630", \
            "2.488101, 2.492562, 2.508757, 2.538132, 2.581134, 2.629872, 2.681889", \
            "2.436074, 2.440535, 2.456730, 2.486105, 2.529107, 2.577845, 2.629862" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.736885, 2.741346, 2.757540, 2.786916, 2.829917, 2.878655, 2.930672", \
            "2.732419, 2.736880, 2.753075, 2.782451, 2.825452, 2.874190, 2.926207", \
            "2.716225, 2.720686, 2.736880, 2.766256, 2.809257, 2.857995, 2.910013", \
            "2.686863, 2.691324, 2.707519, 2.736894, 2.779896, 2.828634, 2.880651", \
            "2.643844, 2.648305, 2.664500, 2.693876, 2.736877, 2.785615, 2.837632", \
            "2.595104, 2.599565, 2.615759, 2.645135, 2.688136, 2.736874, 2.788891", \
            "2.543077, 2.547538, 2.563733, 2.593108, 2.636110, 2.684848, 2.736865" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & !DFTRAMBYP & ((TENA & !CENA & !WENA) | (!TENA & !TCENA & !TWENA))";
        sdf_cond : "contA_RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aDFTRAMBYPeq0aTENAeq1aCENAeq0aWENAeq0oTENAeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 2.249;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.360;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.447;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.525;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.673;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.725;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.783;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.834;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.860;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.871;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.941;
        when : "RET1N & !EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.944;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.949;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.026;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.031;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.051;
        when : "RET1N & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.109;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.138;
        when : "RET1N & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.148;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.155;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.216;
        when : "RET1N & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq0aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.284;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.309;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.416;
        when : "RET1N & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.444;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.450;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.551;
        when : "RET1N & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq0aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.579;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq0aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.610;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.717;
        when : "RET1N & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq0aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.739;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & !EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq0aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.846;
        when : "RET1N & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] & EMAWA[0] & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAA2eq1aEMAA1eq1aEMAA0eq1aEMAWA1eq1aEMAWA0eq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.452011, 9.452011, 9.452011, 9.452011, 9.452011, 9.452011, 9.452011");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.544435, 9.544435, 9.544435, 9.544435, 9.544435, 9.544435, 9.544435");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.636858, 9.636858, 9.636858, 9.636858, 9.636858, 9.636858, 9.636858");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.729281, 9.729281, 9.729281, 9.729281, 9.729281, 9.729281, 9.729281");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.821704, 9.821704, 9.821704, 9.821704, 9.821704, 9.821704, 9.821704");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.914128, 9.914128, 9.914128, 9.914128, 9.914128, 9.914128, 9.914128");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.006551, 10.006551, 10.006551, 10.006551, 10.006551, 10.006551, 10.006551");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & WENA) + (!TCENA & !TENA \
                & TWENA)) & EMAA[2] & EMAA[1] & EMAA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.098974, 10.098974, 10.098974, 10.098974, 10.098974, 10.098974, 10.098974");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                !EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & !EMAA[0] & \
                EMAWA[1] & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & !EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & !EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & !EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & !EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & !EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENA & TENA & !WENA) + (!TCENA & !TENA \
                & !TWENA)) & EMAA[2] & EMAA[1] & EMAA[0] & EMAWA[1] \
                & EMAWA[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.015030, 0.015030, 0.015030, 0.015030, 0.015030, 0.015030, 0.015030");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.773738, 1.773738, 1.773738, 1.773738, 1.773738, 1.773738, 1.773738");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENA & TENA) + (TCENA & !TENA))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663");
        }
      }
    }
    pin(CENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003233;
      max_transition : 0.760000;
      /* CENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.383754, 0.383333, 0.389539, 0.416368, 0.455711, 0.519056, 0.593367", \
            "0.379254, 0.378833, 0.385040, 0.411868, 0.451211, 0.515007, 0.589318", \
            "0.370443, 0.370022, 0.376228, 0.403057, 0.442400, 0.507077, 0.581387", \
            "0.364909, 0.364488, 0.370694, 0.397523, 0.436866, 0.502096, 0.576407", \
            "0.357507, 0.357086, 0.363293, 0.390121, 0.429464, 0.495434, 0.569745", \
            "0.354664, 0.354243, 0.360449, 0.387278, 0.426621, 0.492876, 0.567186", \
            "0.354791, 0.354370, 0.360577, 0.387406, 0.426748, 0.492990, 0.567301" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.406081, 0.404869, 0.410351, 0.445136, 0.501265, 0.576729, 0.659297", \
            "0.401582, 0.400370, 0.405852, 0.440637, 0.496766, 0.572230, 0.654797", \
            "0.392770, 0.391558, 0.397040, 0.431825, 0.487954, 0.563418, 0.645986", \
            "0.387236, 0.386024, 0.391506, 0.426291, 0.482420, 0.557884, 0.640452", \
            "0.379834, 0.378622, 0.384105, 0.418890, 0.475018, 0.550483, 0.633050", \
            "0.376991, 0.375779, 0.381262, 0.416047, 0.472175, 0.547640, 0.630207", \
            "0.377119, 0.375907, 0.381389, 0.416174, 0.472303, 0.547767, 0.630335" \
          );
        }
      }
      /*  CLKA(R) to CENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA";
        sdf_cond : "RET1Neq1aTENAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.292607, 0.291726, 0.290781, 0.279013, 0.254128, 0.218520, 0.177275", \
            "0.297351, 0.296470, 0.295525, 0.283757, 0.258871, 0.223264, 0.182018", \
            "0.312906, 0.312025, 0.311080, 0.299312, 0.274426, 0.238819, 0.197573", \
            "0.342892, 0.342011, 0.341066, 0.329298, 0.304412, 0.268805, 0.227560", \
            "0.386411, 0.385531, 0.384585, 0.372817, 0.347932, 0.312324, 0.271079", \
            "0.438765, 0.437885, 0.436939, 0.425171, 0.400286, 0.364678, 0.323433", \
            "0.494958, 0.494077, 0.493132, 0.481364, 0.456478, 0.420871, 0.379625" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.291807, 0.290468, 0.288277, 0.274335, 0.244107, 0.200049, 0.146792", \
            "0.296551, 0.295211, 0.293020, 0.279079, 0.248851, 0.204793, 0.151535", \
            "0.312106, 0.310766, 0.308575, 0.294634, 0.264406, 0.220348, 0.167090", \
            "0.342092, 0.340753, 0.338561, 0.324620, 0.294392, 0.250334, 0.197076", \
            "0.385611, 0.384272, 0.382081, 0.368139, 0.337911, 0.293853, 0.240596", \
            "0.437966, 0.436626, 0.434435, 0.420493, 0.390265, 0.346208, 0.292950", \
            "0.494158, 0.492818, 0.490627, 0.476686, 0.446458, 0.402400, 0.349142" \
          );
        }
      }
      /* CENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /* CENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.740362, 0.741574, 0.736091, 0.701306, 0.645178, 0.569713, 0.487146", \
            "0.744861, 0.746073, 0.740591, 0.705806, 0.649677, 0.574213, 0.491645", \
            "0.753673, 0.754885, 0.749402, 0.714617, 0.658489, 0.583024, 0.500457", \
            "0.759207, 0.760419, 0.754936, 0.720151, 0.664023, 0.588558, 0.505991", \
            "0.766608, 0.767821, 0.762338, 0.727553, 0.671424, 0.595960, 0.513393", \
            "0.769451, 0.770664, 0.765181, 0.730396, 0.674267, 0.598803, 0.516236", \
            "0.769324, 0.770536, 0.765054, 0.730269, 0.674140, 0.598676, 0.516108" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.112959, 0.112959, 0.112959, 0.112959, 0.112959, 0.112959, 0.112959");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.222124, 0.222124, 0.222124, 0.222124, 0.222124, 0.222124, 0.222124");
        }
      }
    }
    pin(WENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002981;
      max_transition : 0.760000;
      /* WENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.278529, 0.282504, 0.296347, 0.322505, 0.363208, 0.412222, 0.465892", \
           "0.274483, 0.278457, 0.292300, 0.318458, 0.359162, 0.408176, 0.461846", \
           "0.258375, 0.262349, 0.276192, 0.302350, 0.343054, 0.392068, 0.445738", \
           "0.228983, 0.232957, 0.246800, 0.272958, 0.313662, 0.362676, 0.416346", \
           "0.184701, 0.188675, 0.202518, 0.228676, 0.269380, 0.318394, 0.372063", \
           "0.132587, 0.136561, 0.150404, 0.176562, 0.217266, 0.266280, 0.319950", \
           "0.076413, 0.080387, 0.094230, 0.120388, 0.161092, 0.210106, 0.263776" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.280584, 0.283827, 0.296694, 0.321845, 0.361036, 0.406756, 0.452772", \
           "0.276538, 0.279780, 0.292648, 0.317799, 0.356990, 0.402710, 0.448725", \
           "0.260430, 0.263672, 0.276539, 0.301691, 0.340882, 0.386601, 0.432617", \
           "0.231038, 0.234280, 0.247147, 0.272299, 0.311490, 0.357209, 0.403225", \
           "0.186756, 0.189998, 0.202865, 0.228017, 0.267207, 0.312927, 0.358943", \
           "0.134642, 0.137884, 0.150751, 0.175903, 0.215094, 0.260813, 0.306829", \
           "0.078468, 0.081710, 0.094577, 0.119729, 0.158920, 0.204639, 0.250655" \
         );
        }
      }
      /* CLKA(R) to WENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.308322, 0.304546, 0.290051, 0.271788, 0.253159, 0.236850, 0.221842", \
           "0.312450, 0.308675, 0.294179, 0.275917, 0.257288, 0.240979, 0.225970", \
           "0.328583, 0.324808, 0.310312, 0.292050, 0.273421, 0.257112, 0.242104", \
           "0.357896, 0.354121, 0.339625, 0.321363, 0.302734, 0.286425, 0.271417", \
           "0.402118, 0.398343, 0.383847, 0.365585, 0.346956, 0.330647, 0.315639", \
           "0.454406, 0.450630, 0.436135, 0.417872, 0.399244, 0.382934, 0.367926", \
           "0.510522, 0.506747, 0.492251, 0.473989, 0.455360, 0.439051, 0.424043" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.306250, 0.302999, 0.289690, 0.273604, 0.260417, 0.252104, 0.249349", \
           "0.310379, 0.307128, 0.293818, 0.277733, 0.264545, 0.256232, 0.253478", \
           "0.326512, 0.323261, 0.309952, 0.293866, 0.280678, 0.272365, 0.269611", \
           "0.355825, 0.352574, 0.339265, 0.323179, 0.309991, 0.301678, 0.298924", \
           "0.400047, 0.396796, 0.383487, 0.367401, 0.354213, 0.345900, 0.343146", \
           "0.452334, 0.449083, 0.435774, 0.419688, 0.406501, 0.398188, 0.395434", \
           "0.508451, 0.505200, 0.491891, 0.475805, 0.462617, 0.454304, 0.451550" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.125656, 0.125656, 0.125656, 0.125656, 0.125656, 0.125656, 0.125656");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.142718, 0.142718, 0.142718, 0.142718, 0.142718, 0.142718, 0.142718");
        }
      }
    }
    bus(AA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003314;
      max_transition : 0.760000;
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.367640, 0.371658, 0.385849, 0.412792, 0.455589, 0.511328, 0.575700", \
           "0.363175, 0.367193, 0.381384, 0.408327, 0.451124, 0.506862, 0.571235", \
           "0.346981, 0.350998, 0.365189, 0.392132, 0.434929, 0.490668, 0.555040", \
           "0.317619, 0.321636, 0.335827, 0.362770, 0.405567, 0.461306, 0.525678", \
           "0.274600, 0.278618, 0.292809, 0.319752, 0.362549, 0.418287, 0.482660", \
           "0.225859, 0.229877, 0.244068, 0.271011, 0.313808, 0.369547, 0.433919", \
           "0.173831, 0.177849, 0.192039, 0.218982, 0.261779, 0.317518, 0.381890" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.370595, 0.373813, 0.386392, 0.410766, 0.449705, 0.498711, 0.551151", \
           "0.366130, 0.369348, 0.381927, 0.406300, 0.445240, 0.494246, 0.546686", \
           "0.349935, 0.353153, 0.365732, 0.390106, 0.429045, 0.478051, 0.530492", \
           "0.320573, 0.323791, 0.336371, 0.360744, 0.399684, 0.448690, 0.501130", \
           "0.277555, 0.280773, 0.293352, 0.317725, 0.356665, 0.405671, 0.458111", \
           "0.228814, 0.232032, 0.244611, 0.268985, 0.307924, 0.356930, 0.409370", \
           "0.176785, 0.180003, 0.192583, 0.216956, 0.255896, 0.304902, 0.357342" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.319077, 0.315231, 0.299594, 0.278310, 0.255476, 0.233672, 0.212721", \
           "0.323270, 0.319424, 0.303787, 0.282502, 0.259668, 0.237864, 0.216913", \
           "0.339370, 0.335524, 0.319887, 0.298603, 0.275769, 0.253965, 0.233014", \
           "0.368670, 0.364824, 0.349187, 0.327903, 0.305069, 0.283265, 0.262314", \
           "0.412875, 0.409029, 0.393392, 0.372107, 0.349273, 0.327469, 0.306518", \
           "0.465180, 0.461334, 0.445697, 0.424413, 0.401579, 0.379775, 0.358824", \
           "0.521402, 0.517556, 0.501919, 0.480635, 0.457800, 0.435996, 0.415045" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.310336, 0.307059, 0.293356, 0.275714, 0.260849, 0.250822, 0.247202", \
           "0.314528, 0.311251, 0.297549, 0.279906, 0.265041, 0.255014, 0.251394", \
           "0.330628, 0.327352, 0.313649, 0.296007, 0.281141, 0.271114, 0.267495", \
           "0.359928, 0.356651, 0.342949, 0.325307, 0.310441, 0.300414, 0.296795", \
           "0.404133, 0.400856, 0.387154, 0.369511, 0.354646, 0.344619, 0.340999", \
           "0.456438, 0.453161, 0.439459, 0.421817, 0.406951, 0.396924, 0.393305", \
           "0.512660, 0.509383, 0.495681, 0.478038, 0.463173, 0.453146, 0.449526" \
         );
        }
      }
      /* AA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.367640, 0.371658, 0.385849, 0.412792, 0.455589, 0.511328, 0.575700", \
           "0.363175, 0.367193, 0.381384, 0.408327, 0.451124, 0.506862, 0.571235", \
           "0.346981, 0.350998, 0.365189, 0.392132, 0.434929, 0.490668, 0.555040", \
           "0.317619, 0.321636, 0.335827, 0.362770, 0.405567, 0.461306, 0.525678", \
           "0.274600, 0.278618, 0.292809, 0.319752, 0.362549, 0.418287, 0.482660", \
           "0.225859, 0.229877, 0.244068, 0.271011, 0.313808, 0.369547, 0.433919", \
           "0.173831, 0.177849, 0.192039, 0.218982, 0.261779, 0.317518, 0.381890" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.370595, 0.373813, 0.386392, 0.410766, 0.449705, 0.498711, 0.551151", \
           "0.366130, 0.369348, 0.381927, 0.406300, 0.445240, 0.494246, 0.546686", \
           "0.349935, 0.353153, 0.365732, 0.390106, 0.429045, 0.478051, 0.530492", \
           "0.320573, 0.323791, 0.336371, 0.360744, 0.399684, 0.448690, 0.501130", \
           "0.277555, 0.280773, 0.293352, 0.317725, 0.356665, 0.405671, 0.458111", \
           "0.228814, 0.232032, 0.244611, 0.268985, 0.307924, 0.356930, 0.409370", \
           "0.176785, 0.180003, 0.192583, 0.216956, 0.255896, 0.304902, 0.357342" \
         );
        }
      }
      /* CLKA(R) to AA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & !CENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.319077, 0.315231, 0.299594, 0.278310, 0.255476, 0.233672, 0.212721", \
           "0.323270, 0.319424, 0.303787, 0.282502, 0.259668, 0.237864, 0.216913", \
           "0.339370, 0.335524, 0.319887, 0.298603, 0.275769, 0.253965, 0.233014", \
           "0.368670, 0.364824, 0.349187, 0.327903, 0.305069, 0.283265, 0.262314", \
           "0.412875, 0.409029, 0.393392, 0.372107, 0.349273, 0.327469, 0.306518", \
           "0.465180, 0.461334, 0.445697, 0.424413, 0.401579, 0.379775, 0.358824", \
           "0.521402, 0.517556, 0.501919, 0.480635, 0.457800, 0.435996, 0.415045" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.310336, 0.307059, 0.293356, 0.275714, 0.260849, 0.250822, 0.247202", \
           "0.314528, 0.311251, 0.297549, 0.279906, 0.265041, 0.255014, 0.251394", \
           "0.330628, 0.327352, 0.313649, 0.296007, 0.281141, 0.271114, 0.267495", \
           "0.359928, 0.356651, 0.342949, 0.325307, 0.310441, 0.300414, 0.296795", \
           "0.404133, 0.400856, 0.387154, 0.369511, 0.354646, 0.344619, 0.340999", \
           "0.456438, 0.453161, 0.439459, 0.421817, 0.406951, 0.396924, 0.393305", \
           "0.512660, 0.509383, 0.495681, 0.478038, 0.463173, 0.453146, 0.449526" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471");
        }
      }
    }
    bus(DA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004113;
      max_transition : 0.760000;
      memory_write() {
        address : AA;
        clocked_on : "CLKA";
      }
      /* DA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.098273, 0.102297, 0.115476, 0.139446, 0.177165, 0.227761, 0.287639", \
           "0.094433, 0.098457, 0.111636, 0.135606, 0.173325, 0.223921, 0.283799", \
           "0.080505, 0.084530, 0.097708, 0.121679, 0.159398, 0.209994, 0.269871", \
           "0.055254, 0.059279, 0.072457, 0.096428, 0.134147, 0.184743, 0.244621", \
           "0.018258, 0.022283, 0.035461, 0.059432, 0.097151, 0.147747, 0.207625", \
           "0.000000, 0.000000, 0.000000, 0.017515, 0.055234, 0.105830, 0.165707", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.010489, 0.061085, 0.120963" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.114271, 0.118951, 0.134274, 0.162147, 0.206006, 0.264839, 0.334464", \
           "0.109805, 0.114485, 0.129809, 0.157682, 0.201541, 0.260374, 0.329999", \
           "0.093611, 0.098291, 0.113614, 0.141487, 0.185346, 0.244179, 0.313804", \
           "0.064249, 0.068929, 0.084252, 0.112125, 0.155985, 0.214817, 0.284442", \
           "0.021230, 0.025910, 0.041234, 0.069107, 0.112966, 0.171799, 0.241424", \
           "0.000000, 0.000000, 0.000000, 0.020366, 0.064225, 0.123058, 0.192683", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.012197, 0.071029, 0.140655" \
         );
        }
      }
      /* CLKA(R) to DA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !CENA & !WENA))";
        sdf_cond : "RET1Neq1aTENAeq1aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aCENAeq0aWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.367160, 0.361812, 0.344900, 0.315366, 0.278321, 0.238728, 0.197570", \
           "0.371431, 0.366083, 0.349172, 0.319637, 0.282592, 0.242999, 0.201841", \
           "0.387580, 0.382232, 0.365320, 0.335785, 0.298740, 0.259147, 0.217990", \
           "0.416915, 0.411568, 0.394656, 0.365121, 0.328076, 0.288483, 0.247325", \
           "0.461219, 0.455871, 0.438959, 0.409424, 0.372379, 0.332786, 0.291629", \
           "0.513352, 0.508004, 0.491092, 0.461557, 0.424512, 0.384919, 0.343762", \
           "0.569506, 0.564158, 0.547246, 0.517711, 0.480667, 0.441073, 0.399916" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.347450, 0.342751, 0.327378, 0.299474, 0.264008, 0.227461, 0.192172", \
           "0.351722, 0.347022, 0.331649, 0.303745, 0.268279, 0.231732, 0.196443", \
           "0.367870, 0.363171, 0.347798, 0.319893, 0.284427, 0.247880, 0.212592", \
           "0.397206, 0.392507, 0.377134, 0.349229, 0.313763, 0.277216, 0.241927", \
           "0.441509, 0.436810, 0.421437, 0.393532, 0.358066, 0.321519, 0.286231", \
           "0.493642, 0.488943, 0.473570, 0.445665, 0.410199, 0.373652, 0.338364", \
           "0.549796, 0.545097, 0.529724, 0.501820, 0.466354, 0.429807, 0.394518" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & !DFTRAMBYP & !WENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051752, 0.051752, 0.051752, 0.051752, 0.051752, 0.051752, 0.051752");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.033140, 0.033140, 0.033140, 0.033140, 0.033140, 0.033140, 0.033140");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & WENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.052858, 0.052858, 0.052858, 0.052858, 0.052858, 0.052858, 0.052858");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.031122, 0.031122, 0.031122, 0.031122, 0.031122, 0.031122, 0.031122");
        }
      }
    }
    pin(CLKB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.012877;
      clock : true;
      max_transition : 0.760000;
      min_pulse_width_high : 0.322;
      min_pulse_width_low : 0.276;
      /*min_period : 3.155;*/
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.322847, 0.327313, 0.343507, 0.372869, 0.415888, 0.464628, 0.516657");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.322847, 0.327313, 0.343507, 0.372869, 0.415888, 0.464628, 0.516657");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763");
        }
      }
      timing() {
        timing_type : min_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.322847, 0.327313, 0.343507, 0.372869, 0.415888, 0.464628, 0.516657");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.322847, 0.327313, 0.343507, 0.372869, 0.415888, 0.464628, 0.516657");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : positive_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.399104, 0.403569, 0.419764, 0.449125, 0.492144, 0.540885, 0.592913");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.399104, 0.403569, 0.419764, 0.449125, 0.492144, 0.540885, 0.592913");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763");
        }
      }
      timing() {
        timing_type : max_clock_tree_path;
        timing_sense : negative_unate;
        cell_rise(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.399104, 0.403569, 0.419764, 0.449125, 0.492144, 0.540885, 0.592913");
        }
        rise_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575, 0.087575");
        }
        cell_fall(SRAMdpw64d256_cts1x7_delay_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.399104, 0.403569, 0.419764, 0.449125, 0.492144, 0.540885, 0.592913");
        }
        fall_transition(SRAMdpw64d256_cts1x7_slew_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763, 0.083763");
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.140135, 1.144596, 1.160791, 1.190167, 1.233168, 1.281906, 1.333923", \
            "1.135670, 1.140131, 1.156326, 1.185702, 1.228703, 1.277441, 1.329458", \
            "1.119475, 1.123936, 1.140131, 1.169507, 1.212508, 1.261246, 1.313263", \
            "1.090114, 1.094575, 1.110770, 1.140145, 1.183146, 1.231884, 1.283902", \
            "1.047095, 1.051556, 1.067751, 1.097127, 1.140128, 1.188866, 1.240883", \
            "0.998354, 1.002815, 1.019010, 1.048386, 1.091387, 1.140125, 1.192142", \
            "0.946327, 0.950789, 0.966983, 0.996359, 1.039360, 1.088098, 1.140115" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.250300, 1.254761, 1.270956, 1.300331, 1.343333, 1.392071, 1.444088", \
            "1.245835, 1.250296, 1.266491, 1.295866, 1.338868, 1.387606, 1.439623", \
            "1.229640, 1.234101, 1.250296, 1.279671, 1.322673, 1.371411, 1.423428", \
            "1.200278, 1.204739, 1.220934, 1.250310, 1.293311, 1.342049, 1.394066", \
            "1.157260, 1.161721, 1.177916, 1.207291, 1.250293, 1.299031, 1.351048", \
            "1.108519, 1.112980, 1.129175, 1.158550, 1.201552, 1.250290, 1.302307", \
            "1.056492, 1.060953, 1.077148, 1.106524, 1.149525, 1.198263, 1.250280" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.337950, 1.342411, 1.358606, 1.387982, 1.430983, 1.479721, 1.531738", \
            "1.333485, 1.337946, 1.354141, 1.383516, 1.426518, 1.475256, 1.527273", \
            "1.317290, 1.321751, 1.337946, 1.367322, 1.410323, 1.459061, 1.511078", \
            "1.287928, 1.292390, 1.308584, 1.337960, 1.380961, 1.429699, 1.481716", \
            "1.244910, 1.249371, 1.265566, 1.294941, 1.337943, 1.386681, 1.438698", \
            "1.196169, 1.200630, 1.216825, 1.246201, 1.289202, 1.337940, 1.389957", \
            "1.144142, 1.148603, 1.164798, 1.194174, 1.237175, 1.285913, 1.337930" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.415940, 1.420401, 1.436596, 1.465971, 1.508973, 1.557711, 1.609728", \
            "1.411475, 1.415936, 1.432131, 1.461506, 1.504508, 1.553246, 1.605263", \
            "1.395280, 1.399741, 1.415936, 1.445311, 1.488313, 1.537051, 1.589068", \
            "1.365918, 1.370379, 1.386574, 1.415950, 1.458951, 1.507689, 1.559706", \
            "1.322900, 1.327361, 1.343556, 1.372931, 1.415933, 1.464671, 1.516688", \
            "1.274159, 1.278620, 1.294815, 1.324190, 1.367192, 1.415930, 1.467947", \
            "1.222132, 1.226593, 1.242788, 1.272164, 1.315165, 1.363903, 1.415920" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.615556, 1.620017, 1.636212, 1.665588, 1.708589, 1.757327, 1.809344", \
            "1.611091, 1.615552, 1.631747, 1.661122, 1.704124, 1.752862, 1.804879", \
            "1.594896, 1.599357, 1.615552, 1.644928, 1.687929, 1.736667, 1.788684", \
            "1.565535, 1.569996, 1.586190, 1.615566, 1.658567, 1.707305, 1.759322", \
            "1.522516, 1.526977, 1.543172, 1.572547, 1.615549, 1.664287, 1.716304", \
            "1.473775, 1.478236, 1.494431, 1.523807, 1.566808, 1.615546, 1.667563", \
            "1.421748, 1.426209, 1.442404, 1.471780, 1.514781, 1.563519, 1.615536" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.750641, 1.755102, 1.771297, 1.800672, 1.843674, 1.892412, 1.944429", \
            "1.746176, 1.750637, 1.766831, 1.796207, 1.839208, 1.887946, 1.939964", \
            "1.729981, 1.734442, 1.750637, 1.780012, 1.823014, 1.871752, 1.923769", \
            "1.700619, 1.705080, 1.721275, 1.750651, 1.793652, 1.842390, 1.894407", \
            "1.657601, 1.662062, 1.678256, 1.707632, 1.750633, 1.799371, 1.851389", \
            "1.608860, 1.613321, 1.629516, 1.658891, 1.701893, 1.750631, 1.802648", \
            "1.556833, 1.561294, 1.577489, 1.606864, 1.649866, 1.698604, 1.750621" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.916688, 1.921149, 1.937344, 1.966720, 2.009721, 2.058459, 2.110476", \
            "1.912223, 1.916684, 1.932879, 1.962255, 2.005256, 2.053994, 2.106011", \
            "1.896028, 1.900489, 1.916684, 1.946060, 1.989061, 2.037799, 2.089816", \
            "1.866667, 1.871128, 1.887323, 1.916698, 1.959700, 2.008438, 2.060455", \
            "1.823648, 1.828109, 1.844304, 1.873680, 1.916681, 1.965419, 2.017436", \
            "1.774907, 1.779368, 1.795563, 1.824939, 1.867940, 1.916678, 1.968695", \
            "1.722881, 1.727342, 1.743536, 1.772912, 1.815913, 1.864651, 1.916668" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.045678, 2.050139, 2.066334, 2.095709, 2.138710, 2.187448, 2.239466", \
            "2.041213, 2.045674, 2.061868, 2.091244, 2.134245, 2.182983, 2.235000", \
            "2.025018, 2.029479, 2.045674, 2.075049, 2.118051, 2.166789, 2.218806", \
            "1.995656, 2.000117, 2.016312, 2.045688, 2.088689, 2.137427, 2.189444", \
            "1.952638, 1.957099, 1.973293, 2.002669, 2.045670, 2.094408, 2.146425", \
            "1.903897, 1.908358, 1.924552, 1.953928, 1.996929, 2.045667, 2.097685", \
            "1.851870, 1.856331, 1.872526, 1.901901, 1.944903, 1.993641, 2.045658" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !DFTRAMBYP & ((TENB & !CENB & WENB) | (!TENB & !TCENB & TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq1oTENBeq0aTCENBeq0aTWENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.140135, 1.144596, 1.160791, 1.190167, 1.233168, 1.281906, 1.333923", \
            "1.135670, 1.140131, 1.156326, 1.185702, 1.228703, 1.277441, 1.329458", \
            "1.119475, 1.123936, 1.140131, 1.169507, 1.212508, 1.261246, 1.313263", \
            "1.090114, 1.094575, 1.110770, 1.140145, 1.183146, 1.231884, 1.283902", \
            "1.047095, 1.051556, 1.067751, 1.097127, 1.140128, 1.188866, 1.240883", \
            "0.998354, 1.002815, 1.019010, 1.048386, 1.091387, 1.140125, 1.192142", \
            "0.946327, 0.950789, 0.966983, 0.996359, 1.039360, 1.088098, 1.140115" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.563795, 1.568256, 1.584450, 1.613826, 1.656827, 1.705565, 1.757582", \
            "1.559329, 1.563790, 1.579985, 1.609361, 1.652362, 1.701100, 1.753117", \
            "1.543135, 1.547596, 1.563790, 1.593166, 1.636167, 1.684905, 1.736923", \
            "1.513773, 1.518234, 1.534429, 1.563804, 1.606806, 1.655544, 1.707561", \
            "1.470754, 1.475215, 1.491410, 1.520786, 1.563787, 1.612525, 1.664542", \
            "1.422014, 1.426475, 1.442669, 1.472045, 1.515046, 1.563784, 1.615801", \
            "1.369987, 1.374448, 1.390643, 1.420018, 1.463020, 1.511758, 1.563775" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.724339, 1.728800, 1.744995, 1.774371, 1.817372, 1.866110, 1.918127", \
            "1.719874, 1.724335, 1.740530, 1.769906, 1.812907, 1.861645, 1.913662", \
            "1.703679, 1.708140, 1.724335, 1.753711, 1.796712, 1.845450, 1.897467", \
            "1.674318, 1.678779, 1.694974, 1.724349, 1.767351, 1.816089, 1.868106", \
            "1.631299, 1.635760, 1.651955, 1.681331, 1.724332, 1.773070, 1.825087", \
            "1.582558, 1.587019, 1.603214, 1.632590, 1.675591, 1.724329, 1.776346", \
            "1.530532, 1.534993, 1.551187, 1.580563, 1.623564, 1.672302, 1.724319" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.831342, 1.835803, 1.851998, 1.881374, 1.924375, 1.973113, 2.025130", \
            "1.826877, 1.831338, 1.847533, 1.876908, 1.919910, 1.968648, 2.020665", \
            "1.810682, 1.815143, 1.831338, 1.860714, 1.903715, 1.952453, 2.004470", \
            "1.781321, 1.785782, 1.801976, 1.831352, 1.874353, 1.923091, 1.975108", \
            "1.738302, 1.742763, 1.758958, 1.788333, 1.831335, 1.880073, 1.932090", \
            "1.689561, 1.694022, 1.710217, 1.739593, 1.782594, 1.831332, 1.883349", \
            "1.637534, 1.641995, 1.658190, 1.687566, 1.730567, 1.779305, 1.831322" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.250300, 1.254761, 1.270956, 1.300331, 1.343333, 1.392071, 1.444088", \
            "1.245835, 1.250296, 1.266491, 1.295866, 1.338868, 1.387606, 1.439623", \
            "1.229640, 1.234101, 1.250296, 1.279671, 1.322673, 1.371411, 1.423428", \
            "1.200278, 1.204739, 1.220934, 1.250310, 1.293311, 1.342049, 1.394066", \
            "1.157260, 1.161721, 1.177916, 1.207291, 1.250293, 1.299031, 1.351048", \
            "1.108519, 1.112980, 1.129175, 1.158550, 1.201552, 1.250290, 1.302307", \
            "1.056492, 1.060953, 1.077148, 1.106524, 1.149525, 1.198263, 1.250280" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.673959, 1.678420, 1.694615, 1.723991, 1.766992, 1.815730, 1.867747", \
            "1.669494, 1.673955, 1.690150, 1.719526, 1.762527, 1.811265, 1.863282", \
            "1.653299, 1.657760, 1.673955, 1.703331, 1.746332, 1.795070, 1.847087", \
            "1.623938, 1.628399, 1.644593, 1.673969, 1.716970, 1.765708, 1.817726", \
            "1.580919, 1.585380, 1.601575, 1.630951, 1.673952, 1.722690, 1.774707", \
            "1.532178, 1.536639, 1.552834, 1.582210, 1.625211, 1.673949, 1.725966", \
            "1.480151, 1.484612, 1.500807, 1.530183, 1.573184, 1.621922, 1.673939" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.834504, 1.838965, 1.855160, 1.884535, 1.927537, 1.976275, 2.028292", \
            "1.830039, 1.834500, 1.850695, 1.880070, 1.923072, 1.971810, 2.023827", \
            "1.813844, 1.818305, 1.834500, 1.863875, 1.906877, 1.955615, 2.007632", \
            "1.784482, 1.788943, 1.805138, 1.834514, 1.877515, 1.926253, 1.978270", \
            "1.741464, 1.745925, 1.762120, 1.791495, 1.834497, 1.883235, 1.935252", \
            "1.692723, 1.697184, 1.713379, 1.742754, 1.785756, 1.834494, 1.886511", \
            "1.640696, 1.645157, 1.661352, 1.690728, 1.733729, 1.782467, 1.834484" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.941507, 1.945968, 1.962163, 1.991538, 2.034540, 2.083277, 2.135295", \
            "1.937042, 1.941503, 1.957697, 1.987073, 2.030074, 2.078812, 2.130830", \
            "1.920847, 1.925308, 1.941503, 1.970878, 2.013880, 2.062618, 2.114635", \
            "1.891485, 1.895946, 1.912141, 1.941517, 1.984518, 2.033256, 2.085273", \
            "1.848467, 1.852928, 1.869122, 1.898498, 1.941499, 1.990237, 2.042255", \
            "1.799726, 1.804187, 1.820382, 1.849757, 1.892758, 1.941496, 1.993514", \
            "1.747699, 1.752160, 1.768355, 1.797730, 1.840732, 1.889470, 1.941487" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.337950, 1.342411, 1.358606, 1.387982, 1.430983, 1.479721, 1.531738", \
            "1.333485, 1.337946, 1.354141, 1.383516, 1.426518, 1.475256, 1.527273", \
            "1.317290, 1.321751, 1.337946, 1.367322, 1.410323, 1.459061, 1.511078", \
            "1.287928, 1.292390, 1.308584, 1.337960, 1.380961, 1.429699, 1.481716", \
            "1.244910, 1.249371, 1.265566, 1.294941, 1.337943, 1.386681, 1.438698", \
            "1.196169, 1.200630, 1.216825, 1.246201, 1.289202, 1.337940, 1.389957", \
            "1.144142, 1.148603, 1.164798, 1.194174, 1.237175, 1.285913, 1.337930" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.761609, 1.766070, 1.782265, 1.811641, 1.854642, 1.903380, 1.955397", \
            "1.757144, 1.761605, 1.777800, 1.807176, 1.850177, 1.898915, 1.950932", \
            "1.740949, 1.745410, 1.761605, 1.790981, 1.833982, 1.882720, 1.934737", \
            "1.711588, 1.716049, 1.732244, 1.761619, 1.804621, 1.853359, 1.905376", \
            "1.668569, 1.673030, 1.689225, 1.718601, 1.761602, 1.810340, 1.862357", \
            "1.619828, 1.624289, 1.640484, 1.669860, 1.712861, 1.761599, 1.813616", \
            "1.567802, 1.572263, 1.588457, 1.617833, 1.660834, 1.709572, 1.761589" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.922154, 1.926615, 1.942810, 1.972186, 2.015187, 2.063925, 2.115942", \
            "1.917689, 1.922150, 1.938345, 1.967720, 2.010722, 2.059460, 2.111477", \
            "1.901494, 1.905955, 1.922150, 1.951526, 1.994527, 2.043265, 2.095282", \
            "1.872133, 1.876594, 1.892788, 1.922164, 1.965165, 2.013903, 2.065920", \
            "1.829114, 1.833575, 1.849770, 1.879145, 1.922147, 1.970885, 2.022902", \
            "1.780373, 1.784834, 1.801029, 1.830405, 1.873406, 1.922144, 1.974161", \
            "1.728346, 1.732807, 1.749002, 1.778378, 1.821379, 1.870117, 1.922134" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.029157, 2.033618, 2.049813, 2.079188, 2.122190, 2.170928, 2.222945", \
            "2.024692, 2.029153, 2.045348, 2.074723, 2.117725, 2.166463, 2.218480", \
            "2.008497, 2.012958, 2.029153, 2.058528, 2.101530, 2.150268, 2.202285", \
            "1.979135, 1.983596, 1.999791, 2.029167, 2.072168, 2.120906, 2.172923", \
            "1.936117, 1.940578, 1.956773, 1.986148, 2.029150, 2.077888, 2.129905", \
            "1.887376, 1.891837, 1.908032, 1.937407, 1.980409, 2.029147, 2.081164", \
            "1.835349, 1.839810, 1.856005, 1.885381, 1.928382, 1.977120, 2.029137" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.415940, 1.420401, 1.436596, 1.465971, 1.508973, 1.557711, 1.609728", \
            "1.411475, 1.415936, 1.432131, 1.461506, 1.504508, 1.553246, 1.605263", \
            "1.395280, 1.399741, 1.415936, 1.445311, 1.488313, 1.537051, 1.589068", \
            "1.365918, 1.370379, 1.386574, 1.415950, 1.458951, 1.507689, 1.559706", \
            "1.322900, 1.327361, 1.343556, 1.372931, 1.415933, 1.464671, 1.516688", \
            "1.274159, 1.278620, 1.294815, 1.324190, 1.367192, 1.415930, 1.467947", \
            "1.222132, 1.226593, 1.242788, 1.272164, 1.315165, 1.363903, 1.415920" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.839599, 1.844060, 1.860255, 1.889631, 1.932632, 1.981370, 2.033387", \
            "1.835134, 1.839595, 1.855790, 1.885166, 1.928167, 1.976905, 2.028922", \
            "1.818939, 1.823400, 1.839595, 1.868971, 1.911972, 1.960710, 2.012727", \
            "1.789578, 1.794039, 1.810233, 1.839609, 1.882610, 1.931348, 1.983366", \
            "1.746559, 1.751020, 1.767215, 1.796591, 1.839592, 1.888330, 1.940347", \
            "1.697818, 1.702279, 1.718474, 1.747850, 1.790851, 1.839589, 1.891606", \
            "1.645791, 1.650252, 1.666447, 1.695823, 1.738824, 1.787562, 1.839579" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.000144, 2.004605, 2.020800, 2.050175, 2.093177, 2.141915, 2.193932", \
            "1.995679, 2.000140, 2.016335, 2.045710, 2.088712, 2.137450, 2.189467", \
            "1.979484, 1.983945, 2.000140, 2.029516, 2.072517, 2.121255, 2.173272", \
            "1.950122, 1.954583, 1.970778, 2.000154, 2.043155, 2.091893, 2.143910", \
            "1.907104, 1.911565, 1.927760, 1.957135, 2.000137, 2.048875, 2.100892", \
            "1.858363, 1.862824, 1.879019, 1.908394, 1.951396, 2.000134, 2.052151", \
            "1.806336, 1.810797, 1.826992, 1.856368, 1.899369, 1.948107, 2.000124" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.107147, 2.111608, 2.127803, 2.157178, 2.200180, 2.248918, 2.300935", \
            "2.102682, 2.107143, 2.123337, 2.152713, 2.195714, 2.244452, 2.296470", \
            "2.086487, 2.090948, 2.107143, 2.136518, 2.179520, 2.228258, 2.280275", \
            "2.057125, 2.061586, 2.077781, 2.107157, 2.150158, 2.198896, 2.250913", \
            "2.014107, 2.018568, 2.034762, 2.064138, 2.107139, 2.155877, 2.207895", \
            "1.965366, 1.969827, 1.986022, 2.015397, 2.058399, 2.107137, 2.159154", \
            "1.913339, 1.917800, 1.933995, 1.963370, 2.006372, 2.055110, 2.107127" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.615556, 1.620017, 1.636212, 1.665588, 1.708589, 1.757327, 1.809344", \
            "1.611091, 1.615552, 1.631747, 1.661122, 1.704124, 1.752862, 1.804879", \
            "1.594896, 1.599357, 1.615552, 1.644928, 1.687929, 1.736667, 1.788684", \
            "1.565535, 1.569996, 1.586190, 1.615566, 1.658567, 1.707305, 1.759322", \
            "1.522516, 1.526977, 1.543172, 1.572547, 1.615549, 1.664287, 1.716304", \
            "1.473775, 1.478236, 1.494431, 1.523807, 1.566808, 1.615546, 1.667563", \
            "1.421748, 1.426209, 1.442404, 1.471780, 1.514781, 1.563519, 1.615536" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.039215, 2.043676, 2.059871, 2.089247, 2.132248, 2.180986, 2.233003", \
            "2.034750, 2.039211, 2.055406, 2.084782, 2.127783, 2.176521, 2.228538", \
            "2.018555, 2.023016, 2.039211, 2.068587, 2.111588, 2.160326, 2.212343", \
            "1.989194, 1.993655, 2.009850, 2.039225, 2.082227, 2.130965, 2.182982", \
            "1.946175, 1.950636, 1.966831, 1.996207, 2.039208, 2.087946, 2.139963", \
            "1.897434, 1.901895, 1.918090, 1.947466, 1.990467, 2.039205, 2.091222", \
            "1.845408, 1.849869, 1.866063, 1.895439, 1.938440, 1.987178, 2.039196" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.199760, 2.204221, 2.220416, 2.249792, 2.292793, 2.341531, 2.393548", \
            "2.195295, 2.199756, 2.215951, 2.245327, 2.288328, 2.337066, 2.389083", \
            "2.179100, 2.183561, 2.199756, 2.229132, 2.272133, 2.320871, 2.372888", \
            "2.149739, 2.154200, 2.170394, 2.199770, 2.242771, 2.291509, 2.343527", \
            "2.106720, 2.111181, 2.127376, 2.156752, 2.199753, 2.248491, 2.300508", \
            "2.057979, 2.062440, 2.078635, 2.108011, 2.151012, 2.199750, 2.251767", \
            "2.005952, 2.010413, 2.026608, 2.055984, 2.098985, 2.147723, 2.199740" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.306763, 2.311224, 2.327419, 2.356794, 2.399796, 2.448534, 2.500551", \
            "2.302298, 2.306759, 2.322954, 2.352329, 2.395331, 2.444069, 2.496086", \
            "2.286103, 2.290564, 2.306759, 2.336134, 2.379136, 2.427874, 2.479891", \
            "2.256741, 2.261202, 2.277397, 2.306773, 2.349774, 2.398512, 2.450529", \
            "2.213723, 2.218184, 2.234379, 2.263754, 2.306756, 2.355494, 2.407511", \
            "2.164982, 2.169443, 2.185638, 2.215013, 2.258015, 2.306753, 2.358770", \
            "2.112955, 2.117416, 2.133611, 2.162987, 2.205988, 2.254726, 2.306743" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.750641, 1.755102, 1.771297, 1.800672, 1.843674, 1.892412, 1.944429", \
            "1.746176, 1.750637, 1.766831, 1.796207, 1.839208, 1.887946, 1.939964", \
            "1.729981, 1.734442, 1.750637, 1.780012, 1.823014, 1.871752, 1.923769", \
            "1.700619, 1.705080, 1.721275, 1.750651, 1.793652, 1.842390, 1.894407", \
            "1.657601, 1.662062, 1.678256, 1.707632, 1.750633, 1.799371, 1.851389", \
            "1.608860, 1.613321, 1.629516, 1.658891, 1.701893, 1.750631, 1.802648", \
            "1.556833, 1.561294, 1.577489, 1.606864, 1.649866, 1.698604, 1.750621" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.174300, 2.178761, 2.194956, 2.224332, 2.267333, 2.316071, 2.368088", \
            "2.169835, 2.174296, 2.190491, 2.219866, 2.262868, 2.311606, 2.363623", \
            "2.153640, 2.158101, 2.174296, 2.203672, 2.246673, 2.295411, 2.347428", \
            "2.124278, 2.128740, 2.144934, 2.174310, 2.217311, 2.266049, 2.318066", \
            "2.081260, 2.085721, 2.101916, 2.131291, 2.174293, 2.223031, 2.275048", \
            "2.032519, 2.036980, 2.053175, 2.082551, 2.125552, 2.174290, 2.226307", \
            "1.980492, 1.984953, 2.001148, 2.030524, 2.073525, 2.122263, 2.174280" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.334845, 2.339306, 2.355501, 2.384876, 2.427878, 2.476616, 2.528633", \
            "2.330380, 2.334841, 2.351036, 2.380411, 2.423413, 2.472151, 2.524168", \
            "2.314185, 2.318646, 2.334841, 2.364216, 2.407218, 2.455956, 2.507973", \
            "2.284823, 2.289284, 2.305479, 2.334855, 2.377856, 2.426594, 2.478611", \
            "2.241805, 2.246266, 2.262461, 2.291836, 2.334838, 2.383576, 2.435593", \
            "2.193064, 2.197525, 2.213720, 2.243095, 2.286097, 2.334835, 2.386852", \
            "2.141037, 2.145498, 2.161693, 2.191069, 2.234070, 2.282808, 2.334825" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.441848, 2.446309, 2.462503, 2.491879, 2.534880, 2.583618, 2.635636", \
            "2.437383, 2.441844, 2.458038, 2.487414, 2.530415, 2.579153, 2.631170", \
            "2.421188, 2.425649, 2.441843, 2.471219, 2.514220, 2.562958, 2.614976", \
            "2.391826, 2.396287, 2.412482, 2.441858, 2.484859, 2.533597, 2.585614", \
            "2.348807, 2.353269, 2.369463, 2.398839, 2.441840, 2.490578, 2.542595", \
            "2.300067, 2.304528, 2.320722, 2.350098, 2.393099, 2.441837, 2.493855", \
            "2.248040, 2.252501, 2.268696, 2.298071, 2.341073, 2.389811, 2.441828" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.916688, 1.921149, 1.937344, 1.966720, 2.009721, 2.058459, 2.110476", \
            "1.912223, 1.916684, 1.932879, 1.962255, 2.005256, 2.053994, 2.106011", \
            "1.896028, 1.900489, 1.916684, 1.946060, 1.989061, 2.037799, 2.089816", \
            "1.866667, 1.871128, 1.887323, 1.916698, 1.959700, 2.008438, 2.060455", \
            "1.823648, 1.828109, 1.844304, 1.873680, 1.916681, 1.965419, 2.017436", \
            "1.774907, 1.779368, 1.795563, 1.824939, 1.867940, 1.916678, 1.968695", \
            "1.722881, 1.727342, 1.743536, 1.772912, 1.815913, 1.864651, 1.916668" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.340348, 2.344809, 2.361003, 2.390379, 2.433380, 2.482118, 2.534136", \
            "2.335882, 2.340344, 2.356538, 2.385914, 2.428915, 2.477653, 2.529670", \
            "2.319688, 2.324149, 2.340343, 2.369719, 2.412720, 2.461458, 2.513476", \
            "2.290326, 2.294787, 2.310982, 2.340358, 2.383359, 2.432097, 2.484114", \
            "2.247307, 2.251769, 2.267963, 2.297339, 2.340340, 2.389078, 2.441095", \
            "2.198567, 2.203028, 2.219222, 2.248598, 2.291599, 2.340337, 2.392355", \
            "2.146540, 2.151001, 2.167196, 2.196571, 2.239573, 2.288311, 2.340328" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.500892, 2.505353, 2.521548, 2.550924, 2.593925, 2.642663, 2.694680", \
            "2.496427, 2.500888, 2.517083, 2.546459, 2.589460, 2.638198, 2.690215", \
            "2.480232, 2.484693, 2.500888, 2.530264, 2.573265, 2.622003, 2.674020", \
            "2.450871, 2.455332, 2.471527, 2.500902, 2.543904, 2.592642, 2.644659", \
            "2.407852, 2.412313, 2.428508, 2.457884, 2.500885, 2.549623, 2.601640", \
            "2.359111, 2.363572, 2.379767, 2.409143, 2.452144, 2.500882, 2.552899", \
            "2.307085, 2.311546, 2.327740, 2.357116, 2.400117, 2.448855, 2.500873" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.607895, 2.612356, 2.628551, 2.657927, 2.700928, 2.749666, 2.801683", \
            "2.603430, 2.607891, 2.624086, 2.653462, 2.696463, 2.745201, 2.797218", \
            "2.587235, 2.591696, 2.607891, 2.637267, 2.680268, 2.729006, 2.781023", \
            "2.557874, 2.562335, 2.578529, 2.607905, 2.650906, 2.699644, 2.751662", \
            "2.514855, 2.519316, 2.535511, 2.564887, 2.607888, 2.656626, 2.708643", \
            "2.466114, 2.470575, 2.486770, 2.516146, 2.559147, 2.607885, 2.659902", \
            "2.414087, 2.418548, 2.434743, 2.464119, 2.507120, 2.555858, 2.607875" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.045678, 2.050139, 2.066334, 2.095709, 2.138710, 2.187448, 2.239466", \
            "2.041213, 2.045674, 2.061868, 2.091244, 2.134245, 2.182983, 2.235000", \
            "2.025018, 2.029479, 2.045674, 2.075049, 2.118051, 2.166789, 2.218806", \
            "1.995656, 2.000117, 2.016312, 2.045688, 2.088689, 2.137427, 2.189444", \
            "1.952638, 1.957099, 1.973293, 2.002669, 2.045670, 2.094408, 2.146425", \
            "1.903897, 1.908358, 1.924552, 1.953928, 1.996929, 2.045667, 2.097685", \
            "1.851870, 1.856331, 1.872526, 1.901901, 1.944903, 1.993641, 2.045658" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.469337, 2.473798, 2.489993, 2.519368, 2.562370, 2.611108, 2.663125", \
            "2.464872, 2.469333, 2.485528, 2.514903, 2.557905, 2.606643, 2.658660", \
            "2.448677, 2.453138, 2.469333, 2.498708, 2.541710, 2.590448, 2.642465", \
            "2.419315, 2.423776, 2.439971, 2.469347, 2.512348, 2.561086, 2.613103", \
            "2.376297, 2.380758, 2.396953, 2.426328, 2.469330, 2.518068, 2.570085", \
            "2.327556, 2.332017, 2.348212, 2.377587, 2.420589, 2.469327, 2.521344", \
            "2.275529, 2.279990, 2.296185, 2.325561, 2.368562, 2.417300, 2.469317" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.629882, 2.634343, 2.650538, 2.679913, 2.722915, 2.771653, 2.823670", \
            "2.625417, 2.629878, 2.646072, 2.675448, 2.718449, 2.767187, 2.819205", \
            "2.609222, 2.613683, 2.629878, 2.659253, 2.702255, 2.750993, 2.803010", \
            "2.579860, 2.584321, 2.600516, 2.629892, 2.672893, 2.721631, 2.773648", \
            "2.536842, 2.541303, 2.557497, 2.586873, 2.629874, 2.678612, 2.730630", \
            "2.488101, 2.492562, 2.508757, 2.538132, 2.581134, 2.629872, 2.681889", \
            "2.436074, 2.440535, 2.456730, 2.486105, 2.529107, 2.577845, 2.629862" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CLKB(R) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.736885, 2.741346, 2.757540, 2.786916, 2.829917, 2.878655, 2.930672", \
            "2.732419, 2.736880, 2.753075, 2.782451, 2.825452, 2.874190, 2.926207", \
            "2.716225, 2.720686, 2.736880, 2.766256, 2.809257, 2.857995, 2.910013", \
            "2.686863, 2.691324, 2.707519, 2.736894, 2.779896, 2.828634, 2.880651", \
            "2.643844, 2.648305, 2.664500, 2.693876, 2.736877, 2.785615, 2.837632", \
            "2.595104, 2.599565, 2.615759, 2.645135, 2.688136, 2.736874, 2.788891", \
            "2.543077, 2.547538, 2.563733, 2.593108, 2.636110, 2.684848, 2.736865" \
          );
        }
      }
      /* CLKA(R) to CLKB(R) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & !DFTRAMBYP & ((TENB & !CENB & !WENB) | (!TENB & !TCENB & !TWENB))";
        sdf_cond : "contB_RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aDFTRAMBYPeq0aTENBeq1aCENBeq0aWENBeq0oTENBeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      minimum_period() {
        constraint : 2.249;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.360;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.447;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.525;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.673;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.725;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.783;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.834;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.860;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.871;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.941;
        when : "RET1N & !EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.944;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 2.949;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.026;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.031;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.051;
        when : "RET1N & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.109;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.138;
        when : "RET1N & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.148;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.155;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.216;
        when : "RET1N & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq0aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.284;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.309;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.416;
        when : "RET1N & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.444;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.450;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.551;
        when : "RET1N & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq0aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.579;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq0aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.610;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.717;
        when : "RET1N & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq0aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.739;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & !EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq0aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      minimum_period() {
        constraint : 3.846;
        when : "RET1N & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] & EMAWB[0] & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aEMAB2eq1aEMAB1eq1aEMAB0eq1aEMAWB1eq1aEMAWB0eq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.452011, 9.452011, 9.452011, 9.452011, 9.452011, 9.452011, 9.452011");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.544435, 9.544435, 9.544435, 9.544435, 9.544435, 9.544435, 9.544435");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.636858, 9.636858, 9.636858, 9.636858, 9.636858, 9.636858, 9.636858");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.729281, 9.729281, 9.729281, 9.729281, 9.729281, 9.729281, 9.729281");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.821704, 9.821704, 9.821704, 9.821704, 9.821704, 9.821704, 9.821704");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("9.914128, 9.914128, 9.914128, 9.914128, 9.914128, 9.914128, 9.914128");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.006551, 10.006551, 10.006551, 10.006551, 10.006551, 10.006551, 10.006551");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & WENB) + (!TCENB & !TENB \
                & TWENB)) & EMAB[2] & EMAB[1] & EMAB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.098974, 10.098974, 10.098974, 10.098974, 10.098974, 10.098974, 10.098974");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                !EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & !EMAB[0] & \
                EMAWB[1] & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728, 10.386728");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394, 10.488394");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060, 10.590060");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & !EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725, 10.691725");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391, 10.793391");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & !EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057, 10.895057");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & !EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722, 10.996722");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & !EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & !EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((!CENB & TENB & !WENB) + (!TCENB & !TENB \
                & !TWENB)) & EMAB[2] & EMAB[1] & EMAB[0] & EMAWB[1] \
                & EMAWB[0]";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388, 11.098388");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!RET1N";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.015030, 0.015030, 0.015030, 0.015030, 0.015030, 0.015030, 0.015030");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & DFTRAMBYP";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.773738, 1.773738, 1.773738, 1.773738, 1.773738, 1.773738, 1.773738");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950, 0.021950");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "RET1N & !DFTRAMBYP & ((CENB & TENB) + (TCENB & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663");
        }
        fall_power(SRAMdpw64d256_energy_template_clkslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663, 0.013663");
        }
      }
    }
    pin(CENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003233;
      max_transition : 0.760000;
      /* CENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.383754, 0.383333, 0.389539, 0.416368, 0.455711, 0.519056, 0.593367", \
            "0.379254, 0.378833, 0.385040, 0.411868, 0.451211, 0.515007, 0.589318", \
            "0.370443, 0.370022, 0.376228, 0.403057, 0.442400, 0.507077, 0.581387", \
            "0.364909, 0.364488, 0.370694, 0.397523, 0.436866, 0.502096, 0.576407", \
            "0.357507, 0.357086, 0.363293, 0.390121, 0.429464, 0.495434, 0.569745", \
            "0.354664, 0.354243, 0.360449, 0.387278, 0.426621, 0.492876, 0.567186", \
            "0.354791, 0.354370, 0.360577, 0.387406, 0.426748, 0.492990, 0.567301" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.406081, 0.404869, 0.410351, 0.445136, 0.501265, 0.576729, 0.659297", \
            "0.401582, 0.400370, 0.405852, 0.440637, 0.496766, 0.572230, 0.654797", \
            "0.392770, 0.391558, 0.397040, 0.431825, 0.487954, 0.563418, 0.645986", \
            "0.387236, 0.386024, 0.391506, 0.426291, 0.482420, 0.557884, 0.640452", \
            "0.379834, 0.378622, 0.384105, 0.418890, 0.475018, 0.550483, 0.633050", \
            "0.376991, 0.375779, 0.381262, 0.416047, 0.472175, 0.547640, 0.630207", \
            "0.377119, 0.375907, 0.381389, 0.416174, 0.472303, 0.547767, 0.630335" \
          );
        }
      }
      /*  CLKB(R) to CENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB";
        sdf_cond : "RET1Neq1aTENBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.292607, 0.291726, 0.290781, 0.279013, 0.254128, 0.218520, 0.177275", \
            "0.297351, 0.296470, 0.295525, 0.283757, 0.258871, 0.223264, 0.182018", \
            "0.312906, 0.312025, 0.311080, 0.299312, 0.274426, 0.238819, 0.197573", \
            "0.342892, 0.342011, 0.341066, 0.329298, 0.304412, 0.268805, 0.227560", \
            "0.386411, 0.385531, 0.384585, 0.372817, 0.347932, 0.312324, 0.271079", \
            "0.438765, 0.437885, 0.436939, 0.425171, 0.400286, 0.364678, 0.323433", \
            "0.494958, 0.494077, 0.493132, 0.481364, 0.456478, 0.420871, 0.379625" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.291807, 0.290468, 0.288277, 0.274335, 0.244107, 0.200049, 0.146792", \
            "0.296551, 0.295211, 0.293020, 0.279079, 0.248851, 0.204793, 0.151535", \
            "0.312106, 0.310766, 0.308575, 0.294634, 0.264406, 0.220348, 0.167090", \
            "0.342092, 0.340753, 0.338561, 0.324620, 0.294392, 0.250334, 0.197076", \
            "0.385611, 0.384272, 0.382081, 0.368139, 0.337911, 0.293853, 0.240596", \
            "0.437966, 0.436626, 0.434435, 0.420493, 0.390265, 0.346208, 0.292950", \
            "0.494158, 0.492818, 0.490627, 0.476686, 0.446458, 0.402400, 0.349142" \
          );
        }
      }
      /* CENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /* CENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to CENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.740362, 0.741574, 0.736091, 0.701306, 0.645178, 0.569713, 0.487146", \
            "0.744861, 0.746073, 0.740591, 0.705806, 0.649677, 0.574213, 0.491645", \
            "0.753673, 0.754885, 0.749402, 0.714617, 0.658489, 0.583024, 0.500457", \
            "0.759207, 0.760419, 0.754936, 0.720151, 0.664023, 0.588558, 0.505991", \
            "0.766608, 0.767821, 0.762338, 0.727553, 0.671424, 0.595960, 0.513393", \
            "0.769451, 0.770664, 0.765181, 0.730396, 0.674267, 0.598803, 0.516236", \
            "0.769324, 0.770536, 0.765054, 0.730269, 0.674140, 0.598676, 0.516108" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.112959, 0.112959, 0.112959, 0.112959, 0.112959, 0.112959, 0.112959");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.222124, 0.222124, 0.222124, 0.222124, 0.222124, 0.222124, 0.222124");
        }
      }
    }
    pin(WENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002981;
      max_transition : 0.760000;
      /* WENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.278529, 0.282504, 0.296347, 0.322505, 0.363208, 0.412222, 0.465892", \
           "0.274483, 0.278457, 0.292300, 0.318458, 0.359162, 0.408176, 0.461846", \
           "0.258375, 0.262349, 0.276192, 0.302350, 0.343054, 0.392068, 0.445738", \
           "0.228983, 0.232957, 0.246800, 0.272958, 0.313662, 0.362676, 0.416346", \
           "0.184701, 0.188675, 0.202518, 0.228676, 0.269380, 0.318394, 0.372063", \
           "0.132587, 0.136561, 0.150404, 0.176562, 0.217266, 0.266280, 0.319950", \
           "0.076413, 0.080387, 0.094230, 0.120388, 0.161092, 0.210106, 0.263776" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.280584, 0.283827, 0.296694, 0.321845, 0.361036, 0.406756, 0.452772", \
           "0.276538, 0.279780, 0.292648, 0.317799, 0.356990, 0.402710, 0.448725", \
           "0.260430, 0.263672, 0.276539, 0.301691, 0.340882, 0.386601, 0.432617", \
           "0.231038, 0.234280, 0.247147, 0.272299, 0.311490, 0.357209, 0.403225", \
           "0.186756, 0.189998, 0.202865, 0.228017, 0.267207, 0.312927, 0.358943", \
           "0.134642, 0.137884, 0.150751, 0.175903, 0.215094, 0.260813, 0.306829", \
           "0.078468, 0.081710, 0.094577, 0.119729, 0.158920, 0.204639, 0.250655" \
         );
        }
      }
      /* CLKB(R) to WENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.308322, 0.304546, 0.290051, 0.271788, 0.253159, 0.236850, 0.221842", \
           "0.312450, 0.308675, 0.294179, 0.275917, 0.257288, 0.240979, 0.225970", \
           "0.328583, 0.324808, 0.310312, 0.292050, 0.273421, 0.257112, 0.242104", \
           "0.357896, 0.354121, 0.339625, 0.321363, 0.302734, 0.286425, 0.271417", \
           "0.402118, 0.398343, 0.383847, 0.365585, 0.346956, 0.330647, 0.315639", \
           "0.454406, 0.450630, 0.436135, 0.417872, 0.399244, 0.382934, 0.367926", \
           "0.510522, 0.506747, 0.492251, 0.473989, 0.455360, 0.439051, 0.424043" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.306250, 0.302999, 0.289690, 0.273604, 0.260417, 0.252104, 0.249349", \
           "0.310379, 0.307128, 0.293818, 0.277733, 0.264545, 0.256232, 0.253478", \
           "0.326512, 0.323261, 0.309952, 0.293866, 0.280678, 0.272365, 0.269611", \
           "0.355825, 0.352574, 0.339265, 0.323179, 0.309991, 0.301678, 0.298924", \
           "0.400047, 0.396796, 0.383487, 0.367401, 0.354213, 0.345900, 0.343146", \
           "0.452334, 0.449083, 0.435774, 0.419688, 0.406501, 0.398188, 0.395434", \
           "0.508451, 0.505200, 0.491891, 0.475805, 0.462617, 0.454304, 0.451550" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.125656, 0.125656, 0.125656, 0.125656, 0.125656, 0.125656, 0.125656");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.142718, 0.142718, 0.142718, 0.142718, 0.142718, 0.142718, 0.142718");
        }
      }
    }
    bus(AB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003314;
      max_transition : 0.760000;
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.367640, 0.371658, 0.385849, 0.412792, 0.455589, 0.511328, 0.575700", \
           "0.363175, 0.367193, 0.381384, 0.408327, 0.451124, 0.506862, 0.571235", \
           "0.346981, 0.350998, 0.365189, 0.392132, 0.434929, 0.490668, 0.555040", \
           "0.317619, 0.321636, 0.335827, 0.362770, 0.405567, 0.461306, 0.525678", \
           "0.274600, 0.278618, 0.292809, 0.319752, 0.362549, 0.418287, 0.482660", \
           "0.225859, 0.229877, 0.244068, 0.271011, 0.313808, 0.369547, 0.433919", \
           "0.173831, 0.177849, 0.192039, 0.218982, 0.261779, 0.317518, 0.381890" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.370595, 0.373813, 0.386392, 0.410766, 0.449705, 0.498711, 0.551151", \
           "0.366130, 0.369348, 0.381927, 0.406300, 0.445240, 0.494246, 0.546686", \
           "0.349935, 0.353153, 0.365732, 0.390106, 0.429045, 0.478051, 0.530492", \
           "0.320573, 0.323791, 0.336371, 0.360744, 0.399684, 0.448690, 0.501130", \
           "0.277555, 0.280773, 0.293352, 0.317725, 0.356665, 0.405671, 0.458111", \
           "0.228814, 0.232032, 0.244611, 0.268985, 0.307924, 0.356930, 0.409370", \
           "0.176785, 0.180003, 0.192583, 0.216956, 0.255896, 0.304902, 0.357342" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.319077, 0.315231, 0.299594, 0.278310, 0.255476, 0.233672, 0.212721", \
           "0.323270, 0.319424, 0.303787, 0.282502, 0.259668, 0.237864, 0.216913", \
           "0.339370, 0.335524, 0.319887, 0.298603, 0.275769, 0.253965, 0.233014", \
           "0.368670, 0.364824, 0.349187, 0.327903, 0.305069, 0.283265, 0.262314", \
           "0.412875, 0.409029, 0.393392, 0.372107, 0.349273, 0.327469, 0.306518", \
           "0.465180, 0.461334, 0.445697, 0.424413, 0.401579, 0.379775, 0.358824", \
           "0.521402, 0.517556, 0.501919, 0.480635, 0.457800, 0.435996, 0.415045" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.310336, 0.307059, 0.293356, 0.275714, 0.260849, 0.250822, 0.247202", \
           "0.314528, 0.311251, 0.297549, 0.279906, 0.265041, 0.255014, 0.251394", \
           "0.330628, 0.327352, 0.313649, 0.296007, 0.281141, 0.271114, 0.267495", \
           "0.359928, 0.356651, 0.342949, 0.325307, 0.310441, 0.300414, 0.296795", \
           "0.404133, 0.400856, 0.387154, 0.369511, 0.354646, 0.344619, 0.340999", \
           "0.456438, 0.453161, 0.439459, 0.421817, 0.406951, 0.396924, 0.393305", \
           "0.512660, 0.509383, 0.495681, 0.478038, 0.463173, 0.453146, 0.449526" \
         );
        }
      }
      /* AB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.367640, 0.371658, 0.385849, 0.412792, 0.455589, 0.511328, 0.575700", \
           "0.363175, 0.367193, 0.381384, 0.408327, 0.451124, 0.506862, 0.571235", \
           "0.346981, 0.350998, 0.365189, 0.392132, 0.434929, 0.490668, 0.555040", \
           "0.317619, 0.321636, 0.335827, 0.362770, 0.405567, 0.461306, 0.525678", \
           "0.274600, 0.278618, 0.292809, 0.319752, 0.362549, 0.418287, 0.482660", \
           "0.225859, 0.229877, 0.244068, 0.271011, 0.313808, 0.369547, 0.433919", \
           "0.173831, 0.177849, 0.192039, 0.218982, 0.261779, 0.317518, 0.381890" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.370595, 0.373813, 0.386392, 0.410766, 0.449705, 0.498711, 0.551151", \
           "0.366130, 0.369348, 0.381927, 0.406300, 0.445240, 0.494246, 0.546686", \
           "0.349935, 0.353153, 0.365732, 0.390106, 0.429045, 0.478051, 0.530492", \
           "0.320573, 0.323791, 0.336371, 0.360744, 0.399684, 0.448690, 0.501130", \
           "0.277555, 0.280773, 0.293352, 0.317725, 0.356665, 0.405671, 0.458111", \
           "0.228814, 0.232032, 0.244611, 0.268985, 0.307924, 0.356930, 0.409370", \
           "0.176785, 0.180003, 0.192583, 0.216956, 0.255896, 0.304902, 0.357342" \
         );
        }
      }
      /* CLKB(R) to AB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & !CENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.319077, 0.315231, 0.299594, 0.278310, 0.255476, 0.233672, 0.212721", \
           "0.323270, 0.319424, 0.303787, 0.282502, 0.259668, 0.237864, 0.216913", \
           "0.339370, 0.335524, 0.319887, 0.298603, 0.275769, 0.253965, 0.233014", \
           "0.368670, 0.364824, 0.349187, 0.327903, 0.305069, 0.283265, 0.262314", \
           "0.412875, 0.409029, 0.393392, 0.372107, 0.349273, 0.327469, 0.306518", \
           "0.465180, 0.461334, 0.445697, 0.424413, 0.401579, 0.379775, 0.358824", \
           "0.521402, 0.517556, 0.501919, 0.480635, 0.457800, 0.435996, 0.415045" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.310336, 0.307059, 0.293356, 0.275714, 0.260849, 0.250822, 0.247202", \
           "0.314528, 0.311251, 0.297549, 0.279906, 0.265041, 0.255014, 0.251394", \
           "0.330628, 0.327352, 0.313649, 0.296007, 0.281141, 0.271114, 0.267495", \
           "0.359928, 0.356651, 0.342949, 0.325307, 0.310441, 0.300414, 0.296795", \
           "0.404133, 0.400856, 0.387154, 0.369511, 0.354646, 0.344619, 0.340999", \
           "0.456438, 0.453161, 0.439459, 0.421817, 0.406951, 0.396924, 0.393305", \
           "0.512660, 0.509383, 0.495681, 0.478038, 0.463173, 0.453146, 0.449526" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471");
        }
      }
    }
    bus(DB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004113;
      max_transition : 0.760000;
      memory_write() {
        address : AB;
        clocked_on : "CLKB";
      }
      /* DB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.098273, 0.102297, 0.115476, 0.139446, 0.177165, 0.227761, 0.287639", \
           "0.094433, 0.098457, 0.111636, 0.135606, 0.173325, 0.223921, 0.283799", \
           "0.080505, 0.084530, 0.097708, 0.121679, 0.159398, 0.209994, 0.269871", \
           "0.055254, 0.059279, 0.072457, 0.096428, 0.134147, 0.184743, 0.244621", \
           "0.018258, 0.022283, 0.035461, 0.059432, 0.097151, 0.147747, 0.207625", \
           "0.000000, 0.000000, 0.000000, 0.017515, 0.055234, 0.105830, 0.165707", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.010489, 0.061085, 0.120963" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.114271, 0.118951, 0.134274, 0.162147, 0.206006, 0.264839, 0.334464", \
           "0.109805, 0.114485, 0.129809, 0.157682, 0.201541, 0.260374, 0.329999", \
           "0.093611, 0.098291, 0.113614, 0.141487, 0.185346, 0.244179, 0.313804", \
           "0.064249, 0.068929, 0.084252, 0.112125, 0.155985, 0.214817, 0.284442", \
           "0.021230, 0.025910, 0.041234, 0.069107, 0.112966, 0.171799, 0.241424", \
           "0.000000, 0.000000, 0.000000, 0.020366, 0.064225, 0.123058, 0.192683", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.012197, 0.071029, 0.140655" \
         );
        }
      }
      /* CLKB(R) to DB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !CENB & !WENB))";
        sdf_cond : "RET1Neq1aTENBeq1aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aCENBeq0aWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.367160, 0.361812, 0.344900, 0.315366, 0.278321, 0.238728, 0.197570", \
           "0.371431, 0.366083, 0.349172, 0.319637, 0.282592, 0.242999, 0.201841", \
           "0.387580, 0.382232, 0.365320, 0.335785, 0.298740, 0.259147, 0.217990", \
           "0.416915, 0.411568, 0.394656, 0.365121, 0.328076, 0.288483, 0.247325", \
           "0.461219, 0.455871, 0.438959, 0.409424, 0.372379, 0.332786, 0.291629", \
           "0.513352, 0.508004, 0.491092, 0.461557, 0.424512, 0.384919, 0.343762", \
           "0.569506, 0.564158, 0.547246, 0.517711, 0.480667, 0.441073, 0.399916" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.347450, 0.342751, 0.327378, 0.299474, 0.264008, 0.227461, 0.192172", \
           "0.351722, 0.347022, 0.331649, 0.303745, 0.268279, 0.231732, 0.196443", \
           "0.367870, 0.363171, 0.347798, 0.319893, 0.284427, 0.247880, 0.212592", \
           "0.397206, 0.392507, 0.377134, 0.349229, 0.313763, 0.277216, 0.241927", \
           "0.441509, 0.436810, 0.421437, 0.393532, 0.358066, 0.321519, 0.286231", \
           "0.493642, 0.488943, 0.473570, 0.445665, 0.410199, 0.373652, 0.338364", \
           "0.549796, 0.545097, 0.529724, 0.501820, 0.466354, 0.429807, 0.394518" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & !DFTRAMBYP & !WENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051752, 0.051752, 0.051752, 0.051752, 0.051752, 0.051752, 0.051752");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.033140, 0.033140, 0.033140, 0.033140, 0.033140, 0.033140, 0.033140");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & WENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.052858, 0.052858, 0.052858, 0.052858, 0.052858, 0.052858, 0.052858");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.031122, 0.031122, 0.031122, 0.031122, 0.031122, 0.031122, 0.031122");
        }
      }
    }
    bus(EMAA) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003839;
      max_transition : 0.760000;
      /* EMAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
         );
        }
      }
      /* CLKA(R) to EMAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
         );
        }
      }
    }
    bus(EMAWA) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003839;
      max_transition : 0.760000;
      /* EMAWA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
         );
        }
      }
      /* CLKA(R) to EMAWA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & (((TENA & !CENA & !DFTRAMBYP) | (!TENA & !TCENA & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0aDFTRAMBYPeq0oTENAeq0aTCENAeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
         );
        }
      }
    }
    bus(EMAB) {
      bus_type : SRAMdpw64d256_UPM;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003839;
      max_transition : 0.760000;
      /* EMAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
         );
        }
      }
      /* CLKB(R) to EMAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
         );
        }
      }
    }
    bus(EMAWB) {
      bus_type : SRAMdpw64d256_UPMW;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.003839;
      max_transition : 0.760000;
      /* EMAWB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
           "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
         );
        }
      }
      /* CLKB(R) to EMAWB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & (((TENB & !CENB & !DFTRAMBYP) | (!TENB & !TCENB & !DFTRAMBYP)) | DFTRAMBYP)";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0aDFTRAMBYPeq0oTENBeq0aTCENBeq0aDFTRAMBYPeq0oDFTRAMBYPeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
           "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
         );
        }
      }
    }
    pin(TENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005399;
      max_transition : 0.760000;
      /* TENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.257523, 1.260847, 1.273816, 1.298412, 1.339810, 1.397352, 1.477648", \
            "1.248615, 1.251940, 1.264909, 1.289504, 1.330902, 1.388444, 1.468740", \
            "1.216307, 1.219631, 1.232600, 1.257195, 1.298593, 1.356135, 1.436431", \
            "1.157730, 1.161054, 1.174023, 1.198619, 1.240017, 1.297559, 1.377855", \
            "1.071908, 1.075232, 1.088201, 1.112797, 1.154195, 1.226148, 1.316972", \
            "0.986567, 0.985233, 0.991264, 1.029527, 1.091269, 1.174280, 1.265104", \
            "0.935787, 0.935348, 0.941834, 0.977639, 1.039381, 1.122392, 1.213216" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.323709, 1.327208, 1.340859, 1.366749, 1.410326, 1.470896, 1.555419", \
            "1.314332, 1.317831, 1.331483, 1.357372, 1.400950, 1.461520, 1.546042", \
            "1.280323, 1.283822, 1.297474, 1.323363, 1.366940, 1.427511, 1.512033", \
            "1.218664, 1.222163, 1.235814, 1.261704, 1.305281, 1.365851, 1.450374", \
            "1.128325, 1.131824, 1.145475, 1.171365, 1.214942, 1.275512, 1.360035", \
            "1.036927, 1.036464, 1.043292, 1.072803, 1.116080, 1.188960, 1.270702", \
            "0.985039, 0.984576, 0.991404, 1.020915, 1.064192, 1.137058, 1.218800" \
          );
        }
      }
      /*  CLKA(R) to TENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.233694, 0.227693, 0.206485, 0.167478, 0.116217, 0.061860, 0.006105", \
            "0.238493, 0.232492, 0.211284, 0.172277, 0.121016, 0.066659, 0.010904", \
            "0.257913, 0.251912, 0.230704, 0.191697, 0.140436, 0.086079, 0.030324", \
            "0.293147, 0.287146, 0.265938, 0.226931, 0.175670, 0.121313, 0.065558", \
            "0.346296, 0.340295, 0.319088, 0.280080, 0.228819, 0.174462, 0.118707", \
            "0.409071, 0.403070, 0.381862, 0.342855, 0.291594, 0.237237, 0.181482", \
            "0.476239, 0.470238, 0.449030, 0.410023, 0.358762, 0.304405, 0.248650" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.217099, 0.211697, 0.192185, 0.155135, 0.104797, 0.053041, 0.003323", \
            "0.221897, 0.216496, 0.196983, 0.159934, 0.109596, 0.057840, 0.008122", \
            "0.241317, 0.235916, 0.216403, 0.179354, 0.129016, 0.077260, 0.027542", \
            "0.276552, 0.271150, 0.251638, 0.214588, 0.164250, 0.112494, 0.062776", \
            "0.329701, 0.324300, 0.304787, 0.267738, 0.217399, 0.165643, 0.115925", \
            "0.392475, 0.387074, 0.367561, 0.330512, 0.280174, 0.228418, 0.178700", \
            "0.459643, 0.454242, 0.434729, 0.397680, 0.347342, 0.295586, 0.245868" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.874639, 1.874639, 1.874639, 1.874639, 1.874639, 1.874639, 1.874639");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("3.316787, 3.316787, 3.316787, 3.316787, 3.316787, 3.316787, 3.316787");
        }
      }
    }
    pin(TCENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001929;
      max_transition : 0.760000;
      /* TCENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.383754, 0.383333, 0.389539, 0.416368, 0.455711, 0.519056, 0.593367", \
            "0.379254, 0.378833, 0.385040, 0.411868, 0.451211, 0.515007, 0.589318", \
            "0.370443, 0.370022, 0.376228, 0.403057, 0.442400, 0.507077, 0.581387", \
            "0.364909, 0.364488, 0.370694, 0.397523, 0.436866, 0.502096, 0.576407", \
            "0.357507, 0.357086, 0.363293, 0.390121, 0.429464, 0.495434, 0.569745", \
            "0.354664, 0.354243, 0.360449, 0.387278, 0.426621, 0.492876, 0.567186", \
            "0.354791, 0.354370, 0.360577, 0.387406, 0.426748, 0.492990, 0.567301" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.383754, 0.383333, 0.389539, 0.416368, 0.455711, 0.519056, 0.593367", \
            "0.379254, 0.378833, 0.385040, 0.411868, 0.451211, 0.515007, 0.589318", \
            "0.370443, 0.370022, 0.376228, 0.403057, 0.442400, 0.507077, 0.581387", \
            "0.364909, 0.364488, 0.370694, 0.397523, 0.436866, 0.502096, 0.576407", \
            "0.357507, 0.357086, 0.363293, 0.390121, 0.429464, 0.495434, 0.569745", \
            "0.354664, 0.354243, 0.360449, 0.387278, 0.426621, 0.492876, 0.567186", \
            "0.354791, 0.354370, 0.360577, 0.387406, 0.426748, 0.492990, 0.567301" \
          );
        }
      }
      /*  CLKA(R) to TCENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA";
        sdf_cond : "RET1Neq1aTENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.307932, 0.306725, 0.305924, 0.285311, 0.246923, 0.196386, 0.139277", \
            "0.312676, 0.311469, 0.310668, 0.290055, 0.251667, 0.201129, 0.144021", \
            "0.328231, 0.327024, 0.326223, 0.305610, 0.267222, 0.216684, 0.159576", \
            "0.358217, 0.357010, 0.356209, 0.335596, 0.297208, 0.246670, 0.189562", \
            "0.401736, 0.400529, 0.399728, 0.379115, 0.340727, 0.290190, 0.233082", \
            "0.454090, 0.452884, 0.452083, 0.431469, 0.393081, 0.342544, 0.285436", \
            "0.510283, 0.509076, 0.508275, 0.487662, 0.449274, 0.398736, 0.341628" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.304494, 0.303356, 0.301960, 0.281549, 0.241522, 0.186402, 0.123568", \
            "0.309237, 0.308100, 0.306703, 0.286292, 0.246266, 0.191145, 0.128311", \
            "0.324792, 0.323655, 0.322258, 0.301847, 0.261821, 0.206700, 0.143866", \
            "0.354778, 0.353641, 0.352244, 0.331834, 0.291807, 0.236686, 0.173853", \
            "0.398298, 0.397160, 0.395764, 0.375353, 0.335326, 0.280206, 0.217372", \
            "0.450652, 0.449514, 0.448118, 0.427707, 0.387680, 0.332560, 0.269726", \
            "0.506844, 0.505707, 0.504310, 0.483899, 0.443873, 0.388752, 0.325918" \
          );
        }
      }
      /* TCENA(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /* TCENA(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENA(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.740362, 0.741574, 0.736091, 0.701306, 0.645178, 0.569713, 0.487146", \
            "0.744861, 0.746073, 0.740591, 0.705806, 0.649677, 0.574213, 0.491645", \
            "0.753673, 0.754885, 0.749402, 0.714617, 0.658489, 0.583024, 0.500457", \
            "0.759207, 0.760419, 0.754936, 0.720151, 0.664023, 0.588558, 0.505991", \
            "0.766608, 0.767821, 0.762338, 0.727553, 0.671424, 0.595960, 0.513393", \
            "0.769451, 0.770664, 0.765181, 0.730396, 0.674267, 0.598803, 0.516236", \
            "0.769324, 0.770536, 0.765054, 0.730269, 0.674140, 0.598676, 0.516108" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.112959, 0.112959, 0.112959, 0.112959, 0.112959, 0.112959, 0.112959");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.222124, 0.222124, 0.222124, 0.222124, 0.222124, 0.222124, 0.222124");
        }
      }
    }
    pin(TWENA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001935;
      max_transition : 0.760000;
      /* TWENA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.278529, 0.282504, 0.296347, 0.322505, 0.363208, 0.412222, 0.465892", \
           "0.274483, 0.278457, 0.292300, 0.318458, 0.359162, 0.408176, 0.461846", \
           "0.258375, 0.262349, 0.276192, 0.302350, 0.343054, 0.392068, 0.445738", \
           "0.228983, 0.232957, 0.246800, 0.272958, 0.313662, 0.362676, 0.416346", \
           "0.184701, 0.188675, 0.202518, 0.228676, 0.269380, 0.318394, 0.372063", \
           "0.132587, 0.136561, 0.150404, 0.176562, 0.217266, 0.266280, 0.319950", \
           "0.076413, 0.080387, 0.094230, 0.120388, 0.161092, 0.210106, 0.263776" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.280584, 0.283827, 0.296694, 0.321845, 0.361036, 0.406756, 0.452772", \
           "0.276538, 0.279780, 0.292648, 0.317799, 0.356990, 0.402710, 0.448725", \
           "0.260430, 0.263672, 0.276539, 0.301691, 0.340882, 0.386601, 0.432617", \
           "0.231038, 0.234280, 0.247147, 0.272299, 0.311490, 0.357209, 0.403225", \
           "0.186756, 0.189998, 0.202865, 0.228017, 0.267207, 0.312927, 0.358943", \
           "0.134642, 0.137884, 0.150751, 0.175903, 0.215094, 0.260813, 0.306829", \
           "0.078468, 0.081710, 0.094577, 0.119729, 0.158920, 0.204639, 0.250655" \
         );
        }
      }
      /* CLKA(R) to TWENA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.282659, 0.278446, 0.263975, 0.236928, 0.204832, 0.173271, 0.142543", \
           "0.286788, 0.282574, 0.268103, 0.241057, 0.208960, 0.177400, 0.146671", \
           "0.302921, 0.298707, 0.284237, 0.257190, 0.225094, 0.193533, 0.162805", \
           "0.332234, 0.328020, 0.313550, 0.286503, 0.254407, 0.222846, 0.192118", \
           "0.376456, 0.372242, 0.357772, 0.330725, 0.298629, 0.267068, 0.236340", \
           "0.428743, 0.424530, 0.410059, 0.383012, 0.350916, 0.319355, 0.288627", \
           "0.484860, 0.480646, 0.466176, 0.439129, 0.407033, 0.375472, 0.344743" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.283424, 0.280243, 0.267683, 0.245220, 0.222222, 0.203013, 0.190588", \
           "0.287553, 0.284372, 0.271811, 0.249348, 0.226351, 0.207141, 0.194717", \
           "0.303686, 0.300505, 0.287945, 0.265481, 0.242484, 0.223274, 0.210850", \
           "0.332999, 0.329818, 0.317258, 0.294794, 0.271797, 0.252587, 0.240163", \
           "0.377221, 0.374040, 0.361480, 0.339016, 0.316019, 0.296809, 0.284385", \
           "0.429508, 0.426327, 0.413767, 0.391304, 0.368306, 0.349097, 0.336672", \
           "0.485625, 0.482444, 0.469884, 0.447420, 0.424423, 0.405213, 0.392789" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.125656, 0.125656, 0.125656, 0.125656, 0.125656, 0.125656, 0.125656");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.142718, 0.142718, 0.142718, 0.142718, 0.142718, 0.142718, 0.142718");
        }
      }
    }
    bus(TAA) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002014;
      max_transition : 0.760000;
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.465246, 0.469526, 0.483915, 0.510929, 0.555279, 0.617814, 0.697128", \
           "0.460781, 0.465061, 0.479450, 0.506464, 0.550814, 0.613349, 0.692663", \
           "0.444586, 0.448866, 0.463255, 0.490269, 0.534619, 0.597154, 0.676468", \
           "0.415224, 0.419505, 0.433894, 0.460908, 0.505258, 0.567792, 0.647106", \
           "0.372206, 0.376486, 0.390875, 0.417889, 0.462239, 0.524774, 0.604088", \
           "0.323465, 0.327745, 0.342134, 0.369148, 0.413498, 0.476033, 0.555347", \
           "0.271436, 0.275717, 0.290106, 0.317120, 0.361470, 0.424004, 0.503318" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.486482, 0.489663, 0.502074, 0.525610, 0.565226, 0.620289, 0.689196", \
           "0.482017, 0.485198, 0.497609, 0.521145, 0.560760, 0.615824, 0.684731", \
           "0.465822, 0.469003, 0.481414, 0.504950, 0.544566, 0.599629, 0.668536", \
           "0.436461, 0.439642, 0.452052, 0.475588, 0.515204, 0.570268, 0.639174", \
           "0.393442, 0.396623, 0.409034, 0.432570, 0.472185, 0.527249, 0.596156", \
           "0.344701, 0.347882, 0.360293, 0.383829, 0.423445, 0.478508, 0.547415", \
           "0.292673, 0.295854, 0.308264, 0.331800, 0.371416, 0.426480, 0.495386" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & !COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.287811, 0.283549, 0.268863, 0.240175, 0.203846, 0.166239, 0.129245", \
           "0.292003, 0.287741, 0.273056, 0.244367, 0.208038, 0.170432, 0.133437", \
           "0.308104, 0.303842, 0.289156, 0.260468, 0.224138, 0.186532, 0.149538", \
           "0.337404, 0.333142, 0.318456, 0.289768, 0.253438, 0.215832, 0.178838", \
           "0.381608, 0.377346, 0.362661, 0.333972, 0.297643, 0.260037, 0.223042", \
           "0.433914, 0.429652, 0.414966, 0.386278, 0.349948, 0.312342, 0.275348", \
           "0.490135, 0.485873, 0.471188, 0.442499, 0.406170, 0.368564, 0.331569" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.284270, 0.281076, 0.268648, 0.244966, 0.219012, 0.197851, 0.182773", \
           "0.288462, 0.285269, 0.272840, 0.249158, 0.223204, 0.202044, 0.186965", \
           "0.304563, 0.301369, 0.288940, 0.265259, 0.239305, 0.218144, 0.203066", \
           "0.333863, 0.330669, 0.318240, 0.294559, 0.268605, 0.247444, 0.232366", \
           "0.378067, 0.374874, 0.362445, 0.338763, 0.312809, 0.291649, 0.276570", \
           "0.430373, 0.427179, 0.414750, 0.391069, 0.365115, 0.343954, 0.328876", \
           "0.486594, 0.483401, 0.470972, 0.447290, 0.421336, 0.400176, 0.385097" \
         );
        }
      }
      /* TAA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.465246, 0.469526, 0.483915, 0.510929, 0.555279, 0.617814, 0.697128", \
           "0.460781, 0.465061, 0.479450, 0.506464, 0.550814, 0.613349, 0.692663", \
           "0.444586, 0.448866, 0.463255, 0.490269, 0.534619, 0.597154, 0.676468", \
           "0.415224, 0.419505, 0.433894, 0.460908, 0.505258, 0.567792, 0.647106", \
           "0.372206, 0.376486, 0.390875, 0.417889, 0.462239, 0.524774, 0.604088", \
           "0.323465, 0.327745, 0.342134, 0.369148, 0.413498, 0.476033, 0.555347", \
           "0.271436, 0.275717, 0.290106, 0.317120, 0.361470, 0.424004, 0.503318" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.486482, 0.489663, 0.502074, 0.525610, 0.565226, 0.620289, 0.689196", \
           "0.482017, 0.485198, 0.497609, 0.521145, 0.560760, 0.615824, 0.684731", \
           "0.465822, 0.469003, 0.481414, 0.504950, 0.544566, 0.599629, 0.668536", \
           "0.436461, 0.439642, 0.452052, 0.475588, 0.515204, 0.570268, 0.639174", \
           "0.393442, 0.396623, 0.409034, 0.432570, 0.472185, 0.527249, 0.596156", \
           "0.344701, 0.347882, 0.360293, 0.383829, 0.423445, 0.478508, 0.547415", \
           "0.292673, 0.295854, 0.308264, 0.331800, 0.371416, 0.426480, 0.495386" \
         );
        }
      }
      /* CLKA(R) to TAA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & !TCENA & COLLDISN";
        sdf_cond : "RET1Neq1aTENAeq0aTCENAeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.287811, 0.283549, 0.268863, 0.240175, 0.203846, 0.166239, 0.129245", \
           "0.292003, 0.287741, 0.273056, 0.244367, 0.208038, 0.170432, 0.133437", \
           "0.308104, 0.303842, 0.289156, 0.260468, 0.224138, 0.186532, 0.149538", \
           "0.337404, 0.333142, 0.318456, 0.289768, 0.253438, 0.215832, 0.178838", \
           "0.381608, 0.377346, 0.362661, 0.333972, 0.297643, 0.260037, 0.223042", \
           "0.433914, 0.429652, 0.414966, 0.386278, 0.349948, 0.312342, 0.275348", \
           "0.490135, 0.485873, 0.471188, 0.442499, 0.406170, 0.368564, 0.331569" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.284270, 0.281076, 0.268648, 0.244966, 0.219012, 0.197851, 0.182773", \
           "0.288462, 0.285269, 0.272840, 0.249158, 0.223204, 0.202044, 0.186965", \
           "0.304563, 0.301369, 0.288940, 0.265259, 0.239305, 0.218144, 0.203066", \
           "0.333863, 0.330669, 0.318240, 0.294559, 0.268605, 0.247444, 0.232366", \
           "0.378067, 0.374874, 0.362445, 0.338763, 0.312809, 0.291649, 0.276570", \
           "0.430373, 0.427179, 0.414750, 0.391069, 0.365115, 0.343954, 0.328876", \
           "0.486594, 0.483401, 0.470972, 0.447290, 0.421336, 0.400176, 0.385097" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENA & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471");
        }
      }
    }
    bus(TDA) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004398;
      max_transition : 0.760000;
      memory_write() {
        address : TAA;
        clocked_on : "CLKA";
      }
      /* TDA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.092943, 0.097102, 0.110198, 0.133694, 0.171121, 0.221228, 0.279844", \
           "0.089103, 0.093262, 0.106358, 0.129854, 0.167281, 0.217388, 0.276004", \
           "0.075175, 0.079335, 0.092431, 0.115927, 0.153354, 0.203461, 0.262077", \
           "0.049924, 0.054084, 0.067180, 0.090676, 0.128103, 0.178210, 0.236826", \
           "0.012928, 0.017088, 0.030184, 0.053680, 0.091107, 0.141214, 0.199830", \
           "0.000000, 0.000000, 0.000000, 0.011762, 0.049189, 0.099297, 0.157912", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.004445, 0.054552, 0.113168" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.108073, 0.112910, 0.128138, 0.155458, 0.198978, 0.257242, 0.325400", \
           "0.103608, 0.108445, 0.123673, 0.150993, 0.194513, 0.252777, 0.320935", \
           "0.087413, 0.092250, 0.107478, 0.134798, 0.178318, 0.236582, 0.304740", \
           "0.058052, 0.062888, 0.078116, 0.105437, 0.148956, 0.207221, 0.275379", \
           "0.015033, 0.019870, 0.035098, 0.062418, 0.105938, 0.164202, 0.232360", \
           "0.000000, 0.000000, 0.000000, 0.013677, 0.057197, 0.115461, 0.183619", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.005169, 0.063433, 0.131591" \
         );
        }
      }
      /* CLKA(R) to TDA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & !TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & !TCENA & !TWENA))";
        sdf_cond : "RET1Neq1aTENAeq0aDFTRAMBYPeq1aSEAeq0oDFTRAMBYPeq0aTCENAeq0aTWENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.363143, 0.357837, 0.341164, 0.311773, 0.274689, 0.235018, 0.193510", \
           "0.367414, 0.362108, 0.345435, 0.316044, 0.278960, 0.239290, 0.197781", \
           "0.383562, 0.378256, 0.361584, 0.332192, 0.295108, 0.255438, 0.213929", \
           "0.412898, 0.407592, 0.390919, 0.361528, 0.324444, 0.284774, 0.243265", \
           "0.457201, 0.451895, 0.435223, 0.405831, 0.368747, 0.329077, 0.287568", \
           "0.509334, 0.504028, 0.487356, 0.457964, 0.420880, 0.381210, 0.339701", \
           "0.565488, 0.560182, 0.543510, 0.514119, 0.477035, 0.437364, 0.395856" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.348365, 0.343531, 0.328229, 0.300953, 0.266306, 0.231048, 0.197510", \
           "0.352636, 0.347802, 0.332500, 0.305225, 0.270577, 0.235319, 0.201781", \
           "0.368784, 0.363950, 0.348648, 0.321373, 0.286726, 0.251468, 0.217930", \
           "0.398120, 0.393286, 0.377984, 0.350709, 0.316061, 0.280803, 0.247266", \
           "0.442423, 0.437590, 0.422287, 0.395012, 0.360365, 0.325107, 0.291569", \
           "0.494556, 0.489723, 0.474420, 0.447145, 0.412498, 0.377240, 0.343702", \
           "0.550710, 0.545877, 0.530574, 0.503299, 0.468652, 0.433394, 0.399856" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & !DFTRAMBYP & !TWENA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051752, 0.051752, 0.051752, 0.051752, 0.051752, 0.051752, 0.051752");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.033140, 0.033140, 0.033140, 0.033140, 0.033140, 0.033140, 0.033140");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENA & ((DFTRAMBYP & !SEA) | (!DFTRAMBYP & TWENA))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.052858, 0.052858, 0.052858, 0.052858, 0.052858, 0.052858, 0.052858");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.031454, 0.031454, 0.031454, 0.031454, 0.031454, 0.031454, 0.031454");
        }
      }
    }
    pin(TENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.005399;
      max_transition : 0.760000;
      /* TENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.257523, 1.260847, 1.273816, 1.298412, 1.339810, 1.397352, 1.477648", \
            "1.248615, 1.251940, 1.264909, 1.289504, 1.330902, 1.388444, 1.468740", \
            "1.216307, 1.219631, 1.232600, 1.257195, 1.298593, 1.356135, 1.436431", \
            "1.157730, 1.161054, 1.174023, 1.198619, 1.240017, 1.297559, 1.377855", \
            "1.071908, 1.075232, 1.088201, 1.112797, 1.154195, 1.226148, 1.316972", \
            "0.986567, 0.985233, 0.991264, 1.029527, 1.091269, 1.174280, 1.265104", \
            "0.935787, 0.935348, 0.941834, 0.977639, 1.039381, 1.122392, 1.213216" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.323709, 1.327208, 1.340859, 1.366749, 1.410326, 1.470896, 1.555419", \
            "1.314332, 1.317831, 1.331483, 1.357372, 1.400950, 1.461520, 1.546042", \
            "1.280323, 1.283822, 1.297474, 1.323363, 1.366940, 1.427511, 1.512033", \
            "1.218664, 1.222163, 1.235814, 1.261704, 1.305281, 1.365851, 1.450374", \
            "1.128325, 1.131824, 1.145475, 1.171365, 1.214942, 1.275512, 1.360035", \
            "1.036927, 1.036464, 1.043292, 1.072803, 1.116080, 1.188960, 1.270702", \
            "0.985039, 0.984576, 0.991404, 1.020915, 1.064192, 1.137058, 1.218800" \
          );
        }
      }
      /*  CLKB(R) to TENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.233694, 0.227693, 0.206485, 0.167478, 0.116217, 0.061860, 0.006105", \
            "0.238493, 0.232492, 0.211284, 0.172277, 0.121016, 0.066659, 0.010904", \
            "0.257913, 0.251912, 0.230704, 0.191697, 0.140436, 0.086079, 0.030324", \
            "0.293147, 0.287146, 0.265938, 0.226931, 0.175670, 0.121313, 0.065558", \
            "0.346296, 0.340295, 0.319088, 0.280080, 0.228819, 0.174462, 0.118707", \
            "0.409071, 0.403070, 0.381862, 0.342855, 0.291594, 0.237237, 0.181482", \
            "0.476239, 0.470238, 0.449030, 0.410023, 0.358762, 0.304405, 0.248650" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.217099, 0.211697, 0.192185, 0.155135, 0.104797, 0.053041, 0.003323", \
            "0.221897, 0.216496, 0.196983, 0.159934, 0.109596, 0.057840, 0.008122", \
            "0.241317, 0.235916, 0.216403, 0.179354, 0.129016, 0.077260, 0.027542", \
            "0.276552, 0.271150, 0.251638, 0.214588, 0.164250, 0.112494, 0.062776", \
            "0.329701, 0.324300, 0.304787, 0.267738, 0.217399, 0.165643, 0.115925", \
            "0.392475, 0.387074, 0.367561, 0.330512, 0.280174, 0.228418, 0.178700", \
            "0.459643, 0.454242, 0.434729, 0.397680, 0.347342, 0.295586, 0.245868" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.874639, 1.874639, 1.874639, 1.874639, 1.874639, 1.874639, 1.874639");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("3.316787, 3.316787, 3.316787, 3.316787, 3.316787, 3.316787, 3.316787");
        }
      }
    }
    pin(TCENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001929;
      max_transition : 0.760000;
      /* TCENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.383754, 0.383333, 0.389539, 0.416368, 0.455711, 0.519056, 0.593367", \
            "0.379254, 0.378833, 0.385040, 0.411868, 0.451211, 0.515007, 0.589318", \
            "0.370443, 0.370022, 0.376228, 0.403057, 0.442400, 0.507077, 0.581387", \
            "0.364909, 0.364488, 0.370694, 0.397523, 0.436866, 0.502096, 0.576407", \
            "0.357507, 0.357086, 0.363293, 0.390121, 0.429464, 0.495434, 0.569745", \
            "0.354664, 0.354243, 0.360449, 0.387278, 0.426621, 0.492876, 0.567186", \
            "0.354791, 0.354370, 0.360577, 0.387406, 0.426748, 0.492990, 0.567301" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.383754, 0.383333, 0.389539, 0.416368, 0.455711, 0.519056, 0.593367", \
            "0.379254, 0.378833, 0.385040, 0.411868, 0.451211, 0.515007, 0.589318", \
            "0.370443, 0.370022, 0.376228, 0.403057, 0.442400, 0.507077, 0.581387", \
            "0.364909, 0.364488, 0.370694, 0.397523, 0.436866, 0.502096, 0.576407", \
            "0.357507, 0.357086, 0.363293, 0.390121, 0.429464, 0.495434, 0.569745", \
            "0.354664, 0.354243, 0.360449, 0.387278, 0.426621, 0.492876, 0.567186", \
            "0.354791, 0.354370, 0.360577, 0.387406, 0.426748, 0.492990, 0.567301" \
          );
        }
      }
      /*  CLKB(R) to TCENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB";
        sdf_cond : "RET1Neq1aTENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.307932, 0.306725, 0.305924, 0.285311, 0.246923, 0.196386, 0.139277", \
            "0.312676, 0.311469, 0.310668, 0.290055, 0.251667, 0.201129, 0.144021", \
            "0.328231, 0.327024, 0.326223, 0.305610, 0.267222, 0.216684, 0.159576", \
            "0.358217, 0.357010, 0.356209, 0.335596, 0.297208, 0.246670, 0.189562", \
            "0.401736, 0.400529, 0.399728, 0.379115, 0.340727, 0.290190, 0.233082", \
            "0.454090, 0.452884, 0.452083, 0.431469, 0.393081, 0.342544, 0.285436", \
            "0.510283, 0.509076, 0.508275, 0.487662, 0.449274, 0.398736, 0.341628" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.304494, 0.303356, 0.301960, 0.281549, 0.241522, 0.186402, 0.123568", \
            "0.309237, 0.308100, 0.306703, 0.286292, 0.246266, 0.191145, 0.128311", \
            "0.324792, 0.323655, 0.322258, 0.301847, 0.261821, 0.206700, 0.143866", \
            "0.354778, 0.353641, 0.352244, 0.331834, 0.291807, 0.236686, 0.173853", \
            "0.398298, 0.397160, 0.395764, 0.375353, 0.335326, 0.280206, 0.217372", \
            "0.450652, 0.449514, 0.448118, 0.427707, 0.387680, 0.332560, 0.269726", \
            "0.506844, 0.505707, 0.504310, 0.483899, 0.443873, 0.388752, 0.325918" \
          );
        }
      }
      /* TCENB(F) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /* TCENB(F) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to TCENB(F) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.740362, 0.741574, 0.736091, 0.701306, 0.645178, 0.569713, 0.487146", \
            "0.744861, 0.746073, 0.740591, 0.705806, 0.649677, 0.574213, 0.491645", \
            "0.753673, 0.754885, 0.749402, 0.714617, 0.658489, 0.583024, 0.500457", \
            "0.759207, 0.760419, 0.754936, 0.720151, 0.664023, 0.588558, 0.505991", \
            "0.766608, 0.767821, 0.762338, 0.727553, 0.671424, 0.595960, 0.513393", \
            "0.769451, 0.770664, 0.765181, 0.730396, 0.674267, 0.598803, 0.516236", \
            "0.769324, 0.770536, 0.765054, 0.730269, 0.674140, 0.598676, 0.516108" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.112959, 0.112959, 0.112959, 0.112959, 0.112959, 0.112959, 0.112959");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.222124, 0.222124, 0.222124, 0.222124, 0.222124, 0.222124, 0.222124");
        }
      }
    }
    pin(TWENB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.001935;
      max_transition : 0.760000;
      /* TWENB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.278529, 0.282504, 0.296347, 0.322505, 0.363208, 0.412222, 0.465892", \
           "0.274483, 0.278457, 0.292300, 0.318458, 0.359162, 0.408176, 0.461846", \
           "0.258375, 0.262349, 0.276192, 0.302350, 0.343054, 0.392068, 0.445738", \
           "0.228983, 0.232957, 0.246800, 0.272958, 0.313662, 0.362676, 0.416346", \
           "0.184701, 0.188675, 0.202518, 0.228676, 0.269380, 0.318394, 0.372063", \
           "0.132587, 0.136561, 0.150404, 0.176562, 0.217266, 0.266280, 0.319950", \
           "0.076413, 0.080387, 0.094230, 0.120388, 0.161092, 0.210106, 0.263776" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.280584, 0.283827, 0.296694, 0.321845, 0.361036, 0.406756, 0.452772", \
           "0.276538, 0.279780, 0.292648, 0.317799, 0.356990, 0.402710, 0.448725", \
           "0.260430, 0.263672, 0.276539, 0.301691, 0.340882, 0.386601, 0.432617", \
           "0.231038, 0.234280, 0.247147, 0.272299, 0.311490, 0.357209, 0.403225", \
           "0.186756, 0.189998, 0.202865, 0.228017, 0.267207, 0.312927, 0.358943", \
           "0.134642, 0.137884, 0.150751, 0.175903, 0.215094, 0.260813, 0.306829", \
           "0.078468, 0.081710, 0.094577, 0.119729, 0.158920, 0.204639, 0.250655" \
         );
        }
      }
      /* CLKB(R) to TWENB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.282659, 0.278446, 0.263975, 0.236928, 0.204832, 0.173271, 0.142543", \
           "0.286788, 0.282574, 0.268103, 0.241057, 0.208960, 0.177400, 0.146671", \
           "0.302921, 0.298707, 0.284237, 0.257190, 0.225094, 0.193533, 0.162805", \
           "0.332234, 0.328020, 0.313550, 0.286503, 0.254407, 0.222846, 0.192118", \
           "0.376456, 0.372242, 0.357772, 0.330725, 0.298629, 0.267068, 0.236340", \
           "0.428743, 0.424530, 0.410059, 0.383012, 0.350916, 0.319355, 0.288627", \
           "0.484860, 0.480646, 0.466176, 0.439129, 0.407033, 0.375472, 0.344743" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.283424, 0.280243, 0.267683, 0.245220, 0.222222, 0.203013, 0.190588", \
           "0.287553, 0.284372, 0.271811, 0.249348, 0.226351, 0.207141, 0.194717", \
           "0.303686, 0.300505, 0.287945, 0.265481, 0.242484, 0.223274, 0.210850", \
           "0.332999, 0.329818, 0.317258, 0.294794, 0.271797, 0.252587, 0.240163", \
           "0.377221, 0.374040, 0.361480, 0.339016, 0.316019, 0.296809, 0.284385", \
           "0.429508, 0.426327, 0.413767, 0.391304, 0.368306, 0.349097, 0.336672", \
           "0.485625, 0.482444, 0.469884, 0.447420, 0.424423, 0.405213, 0.392789" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.125656, 0.125656, 0.125656, 0.125656, 0.125656, 0.125656, 0.125656");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.142718, 0.142718, 0.142718, 0.142718, 0.142718, 0.142718, 0.142718");
        }
      }
    }
    bus(TAB) {
      bus_type : SRAMdpw64d256_ADDRESS;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002014;
      max_transition : 0.760000;
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.465246, 0.469526, 0.483915, 0.510929, 0.555279, 0.617814, 0.697128", \
           "0.460781, 0.465061, 0.479450, 0.506464, 0.550814, 0.613349, 0.692663", \
           "0.444586, 0.448866, 0.463255, 0.490269, 0.534619, 0.597154, 0.676468", \
           "0.415224, 0.419505, 0.433894, 0.460908, 0.505258, 0.567792, 0.647106", \
           "0.372206, 0.376486, 0.390875, 0.417889, 0.462239, 0.524774, 0.604088", \
           "0.323465, 0.327745, 0.342134, 0.369148, 0.413498, 0.476033, 0.555347", \
           "0.271436, 0.275717, 0.290106, 0.317120, 0.361470, 0.424004, 0.503318" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.486482, 0.489663, 0.502074, 0.525610, 0.565226, 0.620289, 0.689196", \
           "0.482017, 0.485198, 0.497609, 0.521145, 0.560760, 0.615824, 0.684731", \
           "0.465822, 0.469003, 0.481414, 0.504950, 0.544566, 0.599629, 0.668536", \
           "0.436461, 0.439642, 0.452052, 0.475588, 0.515204, 0.570268, 0.639174", \
           "0.393442, 0.396623, 0.409034, 0.432570, 0.472185, 0.527249, 0.596156", \
           "0.344701, 0.347882, 0.360293, 0.383829, 0.423445, 0.478508, 0.547415", \
           "0.292673, 0.295854, 0.308264, 0.331800, 0.371416, 0.426480, 0.495386" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & !COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.287811, 0.283549, 0.268863, 0.240175, 0.203846, 0.166239, 0.129245", \
           "0.292003, 0.287741, 0.273056, 0.244367, 0.208038, 0.170432, 0.133437", \
           "0.308104, 0.303842, 0.289156, 0.260468, 0.224138, 0.186532, 0.149538", \
           "0.337404, 0.333142, 0.318456, 0.289768, 0.253438, 0.215832, 0.178838", \
           "0.381608, 0.377346, 0.362661, 0.333972, 0.297643, 0.260037, 0.223042", \
           "0.433914, 0.429652, 0.414966, 0.386278, 0.349948, 0.312342, 0.275348", \
           "0.490135, 0.485873, 0.471188, 0.442499, 0.406170, 0.368564, 0.331569" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.284270, 0.281076, 0.268648, 0.244966, 0.219012, 0.197851, 0.182773", \
           "0.288462, 0.285269, 0.272840, 0.249158, 0.223204, 0.202044, 0.186965", \
           "0.304563, 0.301369, 0.288940, 0.265259, 0.239305, 0.218144, 0.203066", \
           "0.333863, 0.330669, 0.318240, 0.294559, 0.268605, 0.247444, 0.232366", \
           "0.378067, 0.374874, 0.362445, 0.338763, 0.312809, 0.291649, 0.276570", \
           "0.430373, 0.427179, 0.414750, 0.391069, 0.365115, 0.343954, 0.328876", \
           "0.486594, 0.483401, 0.470972, 0.447290, 0.421336, 0.400176, 0.385097" \
         );
        }
      }
      /* TAB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.465246, 0.469526, 0.483915, 0.510929, 0.555279, 0.617814, 0.697128", \
           "0.460781, 0.465061, 0.479450, 0.506464, 0.550814, 0.613349, 0.692663", \
           "0.444586, 0.448866, 0.463255, 0.490269, 0.534619, 0.597154, 0.676468", \
           "0.415224, 0.419505, 0.433894, 0.460908, 0.505258, 0.567792, 0.647106", \
           "0.372206, 0.376486, 0.390875, 0.417889, 0.462239, 0.524774, 0.604088", \
           "0.323465, 0.327745, 0.342134, 0.369148, 0.413498, 0.476033, 0.555347", \
           "0.271436, 0.275717, 0.290106, 0.317120, 0.361470, 0.424004, 0.503318" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.486482, 0.489663, 0.502074, 0.525610, 0.565226, 0.620289, 0.689196", \
           "0.482017, 0.485198, 0.497609, 0.521145, 0.560760, 0.615824, 0.684731", \
           "0.465822, 0.469003, 0.481414, 0.504950, 0.544566, 0.599629, 0.668536", \
           "0.436461, 0.439642, 0.452052, 0.475588, 0.515204, 0.570268, 0.639174", \
           "0.393442, 0.396623, 0.409034, 0.432570, 0.472185, 0.527249, 0.596156", \
           "0.344701, 0.347882, 0.360293, 0.383829, 0.423445, 0.478508, 0.547415", \
           "0.292673, 0.295854, 0.308264, 0.331800, 0.371416, 0.426480, 0.495386" \
         );
        }
      }
      /* CLKB(R) to TAB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & !TCENB & COLLDISN";
        sdf_cond : "RET1Neq1aTENBeq0aTCENBeq0aCOLLDISNeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.287811, 0.283549, 0.268863, 0.240175, 0.203846, 0.166239, 0.129245", \
           "0.292003, 0.287741, 0.273056, 0.244367, 0.208038, 0.170432, 0.133437", \
           "0.308104, 0.303842, 0.289156, 0.260468, 0.224138, 0.186532, 0.149538", \
           "0.337404, 0.333142, 0.318456, 0.289768, 0.253438, 0.215832, 0.178838", \
           "0.381608, 0.377346, 0.362661, 0.333972, 0.297643, 0.260037, 0.223042", \
           "0.433914, 0.429652, 0.414966, 0.386278, 0.349948, 0.312342, 0.275348", \
           "0.490135, 0.485873, 0.471188, 0.442499, 0.406170, 0.368564, 0.331569" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.284270, 0.281076, 0.268648, 0.244966, 0.219012, 0.197851, 0.182773", \
           "0.288462, 0.285269, 0.272840, 0.249158, 0.223204, 0.202044, 0.186965", \
           "0.304563, 0.301369, 0.288940, 0.265259, 0.239305, 0.218144, 0.203066", \
           "0.333863, 0.330669, 0.318240, 0.294559, 0.268605, 0.247444, 0.232366", \
           "0.378067, 0.374874, 0.362445, 0.338763, 0.312809, 0.291649, 0.276570", \
           "0.430373, 0.427179, 0.414750, 0.391069, 0.365115, 0.343954, 0.328876", \
           "0.486594, 0.483401, 0.470972, 0.447290, 0.421336, 0.400176, 0.385097" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & !COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!DFTRAMBYP & !TENB & COLLDISN";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817, 0.230817");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471, 0.118471");
        }
      }
    }
    bus(TDB) {
      bus_type : SRAMdpw64d256_DATA;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004398;
      max_transition : 0.760000;
      memory_write() {
        address : TAB;
        clocked_on : "CLKB";
      }
      /* TDB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.092943, 0.097102, 0.110198, 0.133694, 0.171121, 0.221228, 0.279844", \
           "0.089103, 0.093262, 0.106358, 0.129854, 0.167281, 0.217388, 0.276004", \
           "0.075175, 0.079335, 0.092431, 0.115927, 0.153354, 0.203461, 0.262077", \
           "0.049924, 0.054084, 0.067180, 0.090676, 0.128103, 0.178210, 0.236826", \
           "0.012928, 0.017088, 0.030184, 0.053680, 0.091107, 0.141214, 0.199830", \
           "0.000000, 0.000000, 0.000000, 0.011762, 0.049189, 0.099297, 0.157912", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.004445, 0.054552, 0.113168" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.108073, 0.112910, 0.128138, 0.155458, 0.198978, 0.257242, 0.325400", \
           "0.103608, 0.108445, 0.123673, 0.150993, 0.194513, 0.252777, 0.320935", \
           "0.087413, 0.092250, 0.107478, 0.134798, 0.178318, 0.236582, 0.304740", \
           "0.058052, 0.062888, 0.078116, 0.105437, 0.148956, 0.207221, 0.275379", \
           "0.015033, 0.019870, 0.035098, 0.062418, 0.105938, 0.164202, 0.232360", \
           "0.000000, 0.000000, 0.000000, 0.013677, 0.057197, 0.115461, 0.183619", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.005169, 0.063433, 0.131591" \
         );
        }
      }
      /* CLKB(R) to TDB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & !TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & !TCENB & !TWENB))";
        sdf_cond : "RET1Neq1aTENBeq0aDFTRAMBYPeq1aSEBeq0oDFTRAMBYPeq0aTCENBeq0aTWENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.363143, 0.357837, 0.341164, 0.311773, 0.274689, 0.235018, 0.193510", \
           "0.367414, 0.362108, 0.345435, 0.316044, 0.278960, 0.239290, 0.197781", \
           "0.383562, 0.378256, 0.361584, 0.332192, 0.295108, 0.255438, 0.213929", \
           "0.412898, 0.407592, 0.390919, 0.361528, 0.324444, 0.284774, 0.243265", \
           "0.457201, 0.451895, 0.435223, 0.405831, 0.368747, 0.329077, 0.287568", \
           "0.509334, 0.504028, 0.487356, 0.457964, 0.420880, 0.381210, 0.339701", \
           "0.565488, 0.560182, 0.543510, 0.514119, 0.477035, 0.437364, 0.395856" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.348365, 0.343531, 0.328229, 0.300953, 0.266306, 0.231048, 0.197510", \
           "0.352636, 0.347802, 0.332500, 0.305225, 0.270577, 0.235319, 0.201781", \
           "0.368784, 0.363950, 0.348648, 0.321373, 0.286726, 0.251468, 0.217930", \
           "0.398120, 0.393286, 0.377984, 0.350709, 0.316061, 0.280803, 0.247266", \
           "0.442423, 0.437590, 0.422287, 0.395012, 0.360365, 0.325107, 0.291569", \
           "0.494556, 0.489723, 0.474420, 0.447145, 0.412498, 0.377240, 0.343702", \
           "0.550710, 0.545877, 0.530574, 0.503299, 0.468652, 0.433394, 0.399856" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & !DFTRAMBYP & !TWENB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.051752, 0.051752, 0.051752, 0.051752, 0.051752, 0.051752, 0.051752");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.033140, 0.033140, 0.033140, 0.033140, 0.033140, 0.033140, 0.033140");
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "!TENB & ((DFTRAMBYP & !SEB) | (!DFTRAMBYP & TWENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.052858, 0.052858, 0.052858, 0.052858, 0.052858, 0.052858, 0.052858");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.031454, 0.031454, 0.031454, 0.031454, 0.031454, 0.031454, 0.031454");
        }
      }
    }
    pin(RET1N) {
      direction : input;
      related_power_pin : "VDDCE";
      related_ground_pin : "VSSE";
      capacitance : 0.002596;
      max_transition : 0.760000;
      retention_pin (save_restore, "1");
      /* RET1N(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941" \
          );
        }
      }
      /*  CLKA(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
          );
        }
      }
      /* RET1N(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443", \
            "1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443, 1.146443" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941", \
            "0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941, 0.985941" \
          );
        }
      }
      /*  CLKB(R) to RET1N(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(R) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(F) SD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_setup_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* DFTRAMBYP(F) to RET1N(F) HD */
      timing() {
        related_pin : DFTRAMBYP;
        timing_type : non_seq_hold_falling;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.101520, 0.101217, 0.102588, 0.111284, 0.125316, 0.144182, 0.164824", \
            "0.100395, 0.100092, 0.101463, 0.110159, 0.124191, 0.143058, 0.163699", \
            "0.098193, 0.097889, 0.099260, 0.107956, 0.121989, 0.140855, 0.161496", \
            "0.096809, 0.096506, 0.097877, 0.106573, 0.120605, 0.139471, 0.160113", \
            "0.094959, 0.094656, 0.096026, 0.104722, 0.118755, 0.137621, 0.158263", \
            "0.094248, 0.093945, 0.095315, 0.104012, 0.118044, 0.136910, 0.157552", \
            "0.094280, 0.093977, 0.095347, 0.104044, 0.118076, 0.136942, 0.157584" \
          );
        }
      }
      /* RET1N(F) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(F) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.101520, 0.101217, 0.102588, 0.111284, 0.125316, 0.144182, 0.164824", \
            "0.100395, 0.100092, 0.101463, 0.110159, 0.124191, 0.143058, 0.163699", \
            "0.098193, 0.097889, 0.099260, 0.107956, 0.121989, 0.140855, 0.161496", \
            "0.096809, 0.096506, 0.097877, 0.106573, 0.120605, 0.139471, 0.160113", \
            "0.094959, 0.094656, 0.096026, 0.104722, 0.118755, 0.137621, 0.158263", \
            "0.094248, 0.093945, 0.095315, 0.104012, 0.118044, 0.136910, 0.157552", \
            "0.094280, 0.093977, 0.095347, 0.104044, 0.118076, 0.136942, 0.157584" \
          );
        }
      }
      /* RET1N(F) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(F) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.101520, 0.101217, 0.102588, 0.111284, 0.125316, 0.144182, 0.164824", \
            "0.100395, 0.100092, 0.101463, 0.110159, 0.124191, 0.143058, 0.163699", \
            "0.098193, 0.097889, 0.099260, 0.107956, 0.121989, 0.140855, 0.161496", \
            "0.096809, 0.096506, 0.097877, 0.106573, 0.120605, 0.139471, 0.160113", \
            "0.094959, 0.094656, 0.096026, 0.104722, 0.118755, 0.137621, 0.158263", \
            "0.094248, 0.093945, 0.095315, 0.104012, 0.118044, 0.136910, 0.157552", \
            "0.094280, 0.093977, 0.095347, 0.104044, 0.118076, 0.136942, 0.157584" \
          );
        }
      }
      /* RET1N(F) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.101520, 0.101217, 0.102588, 0.111284, 0.125316, 0.144182, 0.164824", \
            "0.100395, 0.100092, 0.101463, 0.110159, 0.124191, 0.143058, 0.163699", \
            "0.098193, 0.097889, 0.099260, 0.107956, 0.121989, 0.140855, 0.161496", \
            "0.096809, 0.096506, 0.097877, 0.106573, 0.120605, 0.139471, 0.160113", \
            "0.094959, 0.094656, 0.096026, 0.104722, 0.118755, 0.137621, 0.158263", \
            "0.094248, 0.093945, 0.095315, 0.104012, 0.118044, 0.136910, 0.157552", \
            "0.094280, 0.093977, 0.095347, 0.104044, 0.118076, 0.136942, 0.157584" \
          );
        }
      }
      /* RET1N(F) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(F) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.101520, 0.101217, 0.102588, 0.111284, 0.125316, 0.144182, 0.164824", \
            "0.100395, 0.100092, 0.101463, 0.110159, 0.124191, 0.143058, 0.163699", \
            "0.098193, 0.097889, 0.099260, 0.107956, 0.121989, 0.140855, 0.161496", \
            "0.096809, 0.096506, 0.097877, 0.106573, 0.120605, 0.139471, 0.160113", \
            "0.094959, 0.094656, 0.096026, 0.104722, 0.118755, 0.137621, 0.158263", \
            "0.094248, 0.093945, 0.095315, 0.104012, 0.118044, 0.136910, 0.157552", \
            "0.094280, 0.093977, 0.095347, 0.104044, 0.118076, 0.136942, 0.157584" \
          );
        }
      }
      /* RET1N(R) to TCENB(R) SD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENB(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /* RET1N(R) to TCENA(R) SD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* TCENA(R) to RET1N(R) HD */
      timing() {
        related_pin : TCENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /* RET1N(R) to CENB(R) SD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENB(R) to RET1N(R) HD */
      timing() {
        related_pin : CENB;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /* RET1N(R) to CENA(R) SD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* CENA(R) to RET1N(R) HD */
      timing() {
        related_pin : CENA;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDCE";
        when : "((!DFTRAMBYP & CENA & TENA) | (!DFTRAMBYP & TCENA & !TENA)) & \
                ((!DFTRAMBYP & CENB & TENB) | (!DFTRAMBYP & TCENB \
                & !TENB))";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("33.074159, 33.074159, 33.074159, 33.074159, 33.074159, 33.074159, 33.074159");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.503534, 1.503534, 1.503534, 1.503534, 1.503534, 1.503534, 1.503534");
        }
      }
    }
    bus(SIA) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004113;
      max_transition : 0.760000;
      /* SIA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.098273, 0.102297, 0.115476, 0.139446, 0.177165, 0.227761, 0.287639", \
           "0.094433, 0.098457, 0.111636, 0.135606, 0.173325, 0.223921, 0.283799", \
           "0.080505, 0.084530, 0.097708, 0.121679, 0.159398, 0.209994, 0.269871", \
           "0.055254, 0.059279, 0.072457, 0.096428, 0.134147, 0.184743, 0.244621", \
           "0.018258, 0.022283, 0.035461, 0.059432, 0.097151, 0.147747, 0.207625", \
           "0.000000, 0.000000, 0.000000, 0.017515, 0.055234, 0.105830, 0.165707", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.010489, 0.061085, 0.120963" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.114271, 0.118951, 0.134274, 0.162147, 0.206006, 0.264839, 0.334464", \
           "0.109805, 0.114485, 0.129809, 0.157682, 0.201541, 0.260374, 0.329999", \
           "0.093611, 0.098291, 0.113614, 0.141487, 0.185346, 0.244179, 0.313804", \
           "0.064249, 0.068929, 0.084252, 0.112125, 0.155985, 0.214817, 0.284442", \
           "0.021230, 0.025910, 0.041234, 0.069107, 0.112966, 0.171799, 0.241424", \
           "0.000000, 0.000000, 0.000000, 0.020366, 0.064225, 0.123058, 0.192683", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.012197, 0.071029, 0.140655" \
         );
        }
      }
      /* CLKA(R) to SIA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & SEA";
        sdf_cond : "RET1Neq1aSEAeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.363160, 0.357812, 0.340900, 0.311366, 0.274321, 0.234728, 0.193570", \
           "0.367431, 0.362083, 0.345172, 0.315637, 0.278592, 0.238999, 0.197841", \
           "0.383580, 0.378232, 0.361320, 0.331785, 0.294740, 0.255147, 0.213990", \
           "0.412915, 0.407568, 0.390656, 0.361121, 0.324076, 0.284483, 0.243325", \
           "0.457219, 0.451871, 0.434959, 0.405424, 0.368379, 0.328786, 0.287629", \
           "0.509352, 0.504004, 0.487092, 0.457557, 0.420512, 0.380919, 0.339762", \
           "0.565506, 0.560158, 0.543246, 0.513711, 0.476667, 0.437073, 0.395916" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.346450, 0.341751, 0.326378, 0.298474, 0.263008, 0.226461, 0.191172", \
           "0.350722, 0.346022, 0.330649, 0.302745, 0.267279, 0.230732, 0.195443", \
           "0.366870, 0.362171, 0.346798, 0.318893, 0.283427, 0.246880, 0.211592", \
           "0.396206, 0.391507, 0.376134, 0.348229, 0.312763, 0.276216, 0.240927", \
           "0.440509, 0.435810, 0.420437, 0.392532, 0.357066, 0.320519, 0.285231", \
           "0.492642, 0.487943, 0.472570, 0.444665, 0.409199, 0.372652, 0.337364", \
           "0.548796, 0.544097, 0.528724, 0.500820, 0.465354, 0.428807, 0.393518" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEA";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.070984, 0.070984, 0.070984, 0.070984, 0.070984, 0.070984, 0.070984");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.044950, 0.044950, 0.044950, 0.044950, 0.044950, 0.044950, 0.044950");
        }
      }
    }
    pin(SEA) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007836;
      max_transition : 0.760000;
      /* SEA(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.383276, 1.386932, 1.401198, 1.428253, 1.473791, 1.537087, 1.625413", \
            "1.373477, 1.377134, 1.391399, 1.418454, 1.463992, 1.527288, 1.615614", \
            "1.337937, 1.341594, 1.355860, 1.382914, 1.428453, 1.491749, 1.580075", \
            "1.273503, 1.277160, 1.291426, 1.318480, 1.364019, 1.427314, 1.515640", \
            "1.179099, 1.182756, 1.197022, 1.224076, 1.269614, 1.348763, 1.448670", \
            "1.085223, 1.083757, 1.090390, 1.132480, 1.200396, 1.291708, 1.391614", \
            "1.029366, 1.028882, 1.036017, 1.075403, 1.143319, 1.234631, 1.334538" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.456080, 1.459929, 1.474945, 1.503424, 1.551359, 1.617986, 1.710961", \
            "1.445765, 1.449614, 1.464631, 1.493109, 1.541045, 1.607672, 1.700646", \
            "1.408355, 1.412204, 1.427221, 1.455699, 1.503635, 1.570262, 1.663236", \
            "1.340530, 1.344379, 1.359396, 1.387874, 1.435809, 1.502436, 1.595411", \
            "1.241157, 1.245006, 1.260023, 1.288501, 1.336436, 1.403063, 1.496038", \
            "1.140620, 1.140111, 1.147621, 1.180083, 1.227688, 1.307856, 1.397772", \
            "1.083543, 1.083034, 1.090544, 1.123006, 1.170611, 1.250764, 1.340680" \
          );
        }
      }
      /*  CLKA(R) to SEA(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.257064, 0.250462, 0.227134, 0.184226, 0.127839, 0.068046, 0.006716", \
            "0.262342, 0.255741, 0.232412, 0.189504, 0.133117, 0.073325, 0.011994", \
            "0.283704, 0.277103, 0.253774, 0.210866, 0.154479, 0.094687, 0.033356", \
            "0.322462, 0.315861, 0.292532, 0.249624, 0.193237, 0.133444, 0.072114", \
            "0.380926, 0.374325, 0.350996, 0.308088, 0.251701, 0.191909, 0.130578", \
            "0.449978, 0.443377, 0.420048, 0.377140, 0.320753, 0.260961, 0.199630", \
            "0.523863, 0.517261, 0.493933, 0.451025, 0.394638, 0.334845, 0.273515" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.238808, 0.232867, 0.211403, 0.170649, 0.115277, 0.058345, 0.003655", \
            "0.244087, 0.238146, 0.216682, 0.175928, 0.120555, 0.063624, 0.008934", \
            "0.265449, 0.259508, 0.238044, 0.197290, 0.141917, 0.084986, 0.030296", \
            "0.304207, 0.298265, 0.276801, 0.236047, 0.180675, 0.123743, 0.069054", \
            "0.362671, 0.356729, 0.335266, 0.294512, 0.239139, 0.182208, 0.127518", \
            "0.431723, 0.425781, 0.404318, 0.363563, 0.308191, 0.251260, 0.196570", \
            "0.505608, 0.499666, 0.478202, 0.437448, 0.382076, 0.325144, 0.270454" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.499712, 1.499712, 1.499712, 1.499712, 1.499712, 1.499712, 1.499712");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("2.653430, 2.653430, 2.653430, 2.653430, 2.653430, 2.653430, 2.653430");
        }
      }
    }
    pin(DFTRAMBYP) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.025900;
      max_transition : 0.760000;
      /* DFTRAMBYP(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.313438, 0.313017, 0.319224, 0.346052, 0.385395, 0.443125, 0.507720", \
            "0.308938, 0.308518, 0.314724, 0.341553, 0.380895, 0.438626, 0.503221", \
            "0.300127, 0.299706, 0.305913, 0.332741, 0.372084, 0.429814, 0.494409", \
            "0.294593, 0.294172, 0.300379, 0.327207, 0.366550, 0.424280, 0.488875", \
            "0.287191, 0.286770, 0.292977, 0.319805, 0.359148, 0.416879, 0.481473", \
            "0.284348, 0.283927, 0.290134, 0.316962, 0.356305, 0.414035, 0.478630", \
            "0.284476, 0.284055, 0.290261, 0.317090, 0.356433, 0.414163, 0.478758" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.281252, 0.280040, 0.285522, 0.320307, 0.376436, 0.451900, 0.534468", \
            "0.276753, 0.275540, 0.281023, 0.315808, 0.371937, 0.447401, 0.529968", \
            "0.267941, 0.266729, 0.272211, 0.306996, 0.363125, 0.438589, 0.521157", \
            "0.262407, 0.261195, 0.266677, 0.301462, 0.357591, 0.433055, 0.515623", \
            "0.255005, 0.253793, 0.259276, 0.294061, 0.350189, 0.425654, 0.508221", \
            "0.252162, 0.250950, 0.256433, 0.291217, 0.347346, 0.422811, 0.505378", \
            "0.252290, 0.251078, 0.256560, 0.291345, 0.347474, 0.422938, 0.505506" \
          );
        }
      }
      /*  CLKA(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.304048, 0.303167, 0.302222, 0.290454, 0.265568, 0.229961, 0.188716", \
            "0.308792, 0.307911, 0.306966, 0.295198, 0.270312, 0.234705, 0.193459", \
            "0.324347, 0.323466, 0.322521, 0.310753, 0.285867, 0.250260, 0.209014", \
            "0.354333, 0.353452, 0.352507, 0.340739, 0.315853, 0.280246, 0.239000", \
            "0.397852, 0.396972, 0.396026, 0.384258, 0.359373, 0.323765, 0.282520", \
            "0.450206, 0.449326, 0.448380, 0.436612, 0.411727, 0.376119, 0.334874", \
            "0.506399, 0.505518, 0.504573, 0.492805, 0.467919, 0.432312, 0.391066" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.309835, 0.308496, 0.306305, 0.292363, 0.262135, 0.218077, 0.164820", \
            "0.314579, 0.313239, 0.311048, 0.297107, 0.266879, 0.222821, 0.169563", \
            "0.330134, 0.328794, 0.326603, 0.312662, 0.282434, 0.238376, 0.185118", \
            "0.360120, 0.358781, 0.356589, 0.342648, 0.312420, 0.268362, 0.215104", \
            "0.403639, 0.402300, 0.400109, 0.386167, 0.355939, 0.311881, 0.258624", \
            "0.455994, 0.454654, 0.452463, 0.438521, 0.408293, 0.364236, 0.310978", \
            "0.512186, 0.510846, 0.508655, 0.494714, 0.464486, 0.420428, 0.367170" \
          );
        }
      }
      /* DFTRAMBYP(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.313438, 0.313017, 0.319224, 0.346052, 0.385395, 0.443125, 0.507720", \
            "0.308938, 0.308518, 0.314724, 0.341553, 0.380895, 0.438626, 0.503221", \
            "0.300127, 0.299706, 0.305913, 0.332741, 0.372084, 0.429814, 0.494409", \
            "0.294593, 0.294172, 0.300379, 0.327207, 0.366550, 0.424280, 0.488875", \
            "0.287191, 0.286770, 0.292977, 0.319805, 0.359148, 0.416879, 0.481473", \
            "0.284348, 0.283927, 0.290134, 0.316962, 0.356305, 0.414035, 0.478630", \
            "0.284476, 0.284055, 0.290261, 0.317090, 0.356433, 0.414163, 0.478758" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.281252, 0.280040, 0.285522, 0.320307, 0.376436, 0.451900, 0.534468", \
            "0.276753, 0.275540, 0.281023, 0.315808, 0.371937, 0.447401, 0.529968", \
            "0.267941, 0.266729, 0.272211, 0.306996, 0.363125, 0.438589, 0.521157", \
            "0.262407, 0.261195, 0.266677, 0.301462, 0.357591, 0.433055, 0.515623", \
            "0.255005, 0.253793, 0.259276, 0.294061, 0.350189, 0.425654, 0.508221", \
            "0.252162, 0.250950, 0.256433, 0.291217, 0.347346, 0.422811, 0.505378", \
            "0.252290, 0.251078, 0.256560, 0.291345, 0.347474, 0.422938, 0.505506" \
          );
        }
      }
      /*  CLKB(R) to DFTRAMBYP(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.304048, 0.303167, 0.302222, 0.290454, 0.265568, 0.229961, 0.188716", \
            "0.308792, 0.307911, 0.306966, 0.295198, 0.270312, 0.234705, 0.193459", \
            "0.324347, 0.323466, 0.322521, 0.310753, 0.285867, 0.250260, 0.209014", \
            "0.354333, 0.353452, 0.352507, 0.340739, 0.315853, 0.280246, 0.239000", \
            "0.397852, 0.396972, 0.396026, 0.384258, 0.359373, 0.323765, 0.282520", \
            "0.450206, 0.449326, 0.448380, 0.436612, 0.411727, 0.376119, 0.334874", \
            "0.506399, 0.505518, 0.504573, 0.492805, 0.467919, 0.432312, 0.391066" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.309835, 0.308496, 0.306305, 0.292363, 0.262135, 0.218077, 0.164820", \
            "0.314579, 0.313239, 0.311048, 0.297107, 0.266879, 0.222821, 0.169563", \
            "0.330134, 0.328794, 0.326603, 0.312662, 0.282434, 0.238376, 0.185118", \
            "0.360120, 0.358781, 0.356589, 0.342648, 0.312420, 0.268362, 0.215104", \
            "0.403639, 0.402300, 0.400109, 0.386167, 0.355939, 0.311881, 0.258624", \
            "0.455994, 0.454654, 0.452463, 0.438521, 0.408293, 0.364236, 0.310978", \
            "0.512186, 0.510846, 0.508655, 0.494714, 0.464486, 0.420428, 0.367170" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(F) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(F) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_falling;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /* DFTRAMBYP(R) to RET1N(R) SD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_setup_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000", \
            "0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000, 0.000000" \
          );
        }
      }
      /* RET1N(R) to DFTRAMBYP(R) HD */
      timing() {
        related_pin : RET1N;
        timing_type : non_seq_hold_rising;
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.740362, 0.741574, 0.736091, 0.701306, 0.645178, 0.569713, 0.487146", \
            "0.744861, 0.746073, 0.740591, 0.705806, 0.649677, 0.574213, 0.491645", \
            "0.753673, 0.754885, 0.749402, 0.714617, 0.658489, 0.583024, 0.500457", \
            "0.759207, 0.760419, 0.754936, 0.720151, 0.664023, 0.588558, 0.505991", \
            "0.766608, 0.767821, 0.762338, 0.727553, 0.671424, 0.595960, 0.513393", \
            "0.769451, 0.770664, 0.765181, 0.730396, 0.674267, 0.598803, 0.516236", \
            "0.769324, 0.770536, 0.765054, 0.730269, 0.674140, 0.598676, 0.516108" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.834043, 0.834043, 0.834043, 0.834043, 0.834043, 0.834043, 0.834043");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("0.697891, 0.697891, 0.697891, 0.697891, 0.697891, 0.697891, 0.697891");
        }
      }
    }
    bus(SIB) {
      bus_type : SRAMdpw64d256_SCAN;
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.004113;
      max_transition : 0.760000;
      /* SIB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.098273, 0.102297, 0.115476, 0.139446, 0.177165, 0.227761, 0.287639", \
           "0.094433, 0.098457, 0.111636, 0.135606, 0.173325, 0.223921, 0.283799", \
           "0.080505, 0.084530, 0.097708, 0.121679, 0.159398, 0.209994, 0.269871", \
           "0.055254, 0.059279, 0.072457, 0.096428, 0.134147, 0.184743, 0.244621", \
           "0.018258, 0.022283, 0.035461, 0.059432, 0.097151, 0.147747, 0.207625", \
           "0.000000, 0.000000, 0.000000, 0.017515, 0.055234, 0.105830, 0.165707", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.010489, 0.061085, 0.120963" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.114271, 0.118951, 0.134274, 0.162147, 0.206006, 0.264839, 0.334464", \
           "0.109805, 0.114485, 0.129809, 0.157682, 0.201541, 0.260374, 0.329999", \
           "0.093611, 0.098291, 0.113614, 0.141487, 0.185346, 0.244179, 0.313804", \
           "0.064249, 0.068929, 0.084252, 0.112125, 0.155985, 0.214817, 0.284442", \
           "0.021230, 0.025910, 0.041234, 0.069107, 0.112966, 0.171799, 0.241424", \
           "0.000000, 0.000000, 0.000000, 0.020366, 0.064225, 0.123058, 0.192683", \
           "0.000000, 0.000000, 0.000000, 0.000000, 0.012197, 0.071029, 0.140655" \
         );
        }
      }
      /* CLKB(R) to SIB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & SEB";
        sdf_cond : "RET1Neq1aSEBeq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.363160, 0.357812, 0.340900, 0.311366, 0.274321, 0.234728, 0.193570", \
           "0.367431, 0.362083, 0.345172, 0.315637, 0.278592, 0.238999, 0.197841", \
           "0.383580, 0.378232, 0.361320, 0.331785, 0.294740, 0.255147, 0.213990", \
           "0.412915, 0.407568, 0.390656, 0.361121, 0.324076, 0.284483, 0.243325", \
           "0.457219, 0.451871, 0.434959, 0.405424, 0.368379, 0.328786, 0.287629", \
           "0.509352, 0.504004, 0.487092, 0.457557, 0.420512, 0.380919, 0.339762", \
           "0.565506, 0.560158, 0.543246, 0.513711, 0.476667, 0.437073, 0.395916" \
         );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ( \
           "0.346450, 0.341751, 0.326378, 0.298474, 0.263008, 0.226461, 0.191172", \
           "0.350722, 0.346022, 0.330649, 0.302745, 0.267279, 0.230732, 0.195443", \
           "0.366870, 0.362171, 0.346798, 0.318893, 0.283427, 0.246880, 0.211592", \
           "0.396206, 0.391507, 0.376134, 0.348229, 0.312763, 0.276216, 0.240927", \
           "0.440509, 0.435810, 0.420437, 0.392532, 0.357066, 0.320519, 0.285231", \
           "0.492642, 0.487943, 0.472570, 0.444665, 0.409199, 0.372652, 0.337364", \
           "0.548796, 0.544097, 0.528724, 0.500820, 0.465354, 0.428807, 0.393518" \
         );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        when : "SEB";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.070984, 0.070984, 0.070984, 0.070984, 0.070984, 0.070984, 0.070984");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
         index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
         values ("0.044950, 0.044950, 0.044950, 0.044950, 0.044950, 0.044950, 0.044950");
        }
      }
    }
    pin(SEB) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.007836;
      max_transition : 0.760000;
      /* SEB(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.383276, 1.386932, 1.401198, 1.428253, 1.473791, 1.537087, 1.625413", \
            "1.373477, 1.377134, 1.391399, 1.418454, 1.463992, 1.527288, 1.615614", \
            "1.337937, 1.341594, 1.355860, 1.382914, 1.428453, 1.491749, 1.580075", \
            "1.273503, 1.277160, 1.291426, 1.318480, 1.364019, 1.427314, 1.515640", \
            "1.179099, 1.182756, 1.197022, 1.224076, 1.269614, 1.348763, 1.448670", \
            "1.085223, 1.083757, 1.090390, 1.132480, 1.200396, 1.291708, 1.391614", \
            "1.029366, 1.028882, 1.036017, 1.075403, 1.143319, 1.234631, 1.334538" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "1.456080, 1.459929, 1.474945, 1.503424, 1.551359, 1.617986, 1.710961", \
            "1.445765, 1.449614, 1.464631, 1.493109, 1.541045, 1.607672, 1.700646", \
            "1.408355, 1.412204, 1.427221, 1.455699, 1.503635, 1.570262, 1.663236", \
            "1.340530, 1.344379, 1.359396, 1.387874, 1.435809, 1.502436, 1.595411", \
            "1.241157, 1.245006, 1.260023, 1.288501, 1.336436, 1.403063, 1.496038", \
            "1.140620, 1.140111, 1.147621, 1.180083, 1.227688, 1.307856, 1.397772", \
            "1.083543, 1.083034, 1.090544, 1.123006, 1.170611, 1.250764, 1.340680" \
          );
        }
      }
      /*  CLKB(R) to SEB(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N";
        sdf_cond : "RET1Neq1";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.257064, 0.250462, 0.227134, 0.184226, 0.127839, 0.068046, 0.006716", \
            "0.262342, 0.255741, 0.232412, 0.189504, 0.133117, 0.073325, 0.011994", \
            "0.283704, 0.277103, 0.253774, 0.210866, 0.154479, 0.094687, 0.033356", \
            "0.322462, 0.315861, 0.292532, 0.249624, 0.193237, 0.133444, 0.072114", \
            "0.380926, 0.374325, 0.350996, 0.308088, 0.251701, 0.191909, 0.130578", \
            "0.449978, 0.443377, 0.420048, 0.377140, 0.320753, 0.260961, 0.199630", \
            "0.523863, 0.517261, 0.493933, 0.451025, 0.394638, 0.334845, 0.273515" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "0.238808, 0.232867, 0.211403, 0.170649, 0.115277, 0.058345, 0.003655", \
            "0.244087, 0.238146, 0.216682, 0.175928, 0.120555, 0.063624, 0.008934", \
            "0.265449, 0.259508, 0.238044, 0.197290, 0.141917, 0.084986, 0.030296", \
            "0.304207, 0.298265, 0.276801, 0.236047, 0.180675, 0.123743, 0.069054", \
            "0.362671, 0.356729, 0.335266, 0.294512, 0.239139, 0.182208, 0.127518", \
            "0.431723, 0.425781, 0.404318, 0.363563, 0.308191, 0.251260, 0.196570", \
            "0.505608, 0.499666, 0.478202, 0.437448, 0.382076, 0.325144, 0.270454" \
          );
        }
      }
      internal_power() {
        related_pg_pin : "VDDPE";
        rise_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("1.499712, 1.499712, 1.499712, 1.499712, 1.499712, 1.499712, 1.499712");
        }
        fall_power(SRAMdpw64d256_energy_template_sigslew) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ("2.653430, 2.653430, 2.653430, 2.653430, 2.653430, 2.653430, 2.653430");
        }
      }
    }
    pin(COLLDISN) {
      direction : input;
      related_power_pin : "VDDPE";
      related_ground_pin : "VSSE";
      capacitance : 0.002483;
      max_transition : 0.760000;
      /* COLLDISN(R/F) to CLKA(R) SD */
      timing() {
        related_pin : CLKA;
        timing_type : setup_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /*  CLKA(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKA;
        timing_type : hold_rising ;
        when : "RET1N & ((TENA & !CENA) | (!TENA & !TCENA))";
        sdf_cond : "RET1Neq1aTENAeq1aCENAeq0oTENAeq0aTCENAeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
          );
        }
      }
      /* COLLDISN(R/F) to CLKB(R) SD */
      timing() {
        related_pin : CLKB;
        timing_type : setup_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215", \
            "2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215, 2.447215" \
          );
        }
      }
      /*  CLKB(R) to COLLDISN(R/F) HD */
      timing() {
        related_pin : CLKB;
        timing_type : hold_rising ;
        when : "RET1N & ((TENB & !CENB) | (!TENB & !TCENB))";
        sdf_cond : "RET1Neq1aTENBeq1aCENBeq0oTENBeq0aTCENBeq0";
        rise_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
          );
        }
        fall_constraint(SRAMdpw64d256_constraint_template) {
          index_1 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          index_2 ("0.004, 0.017, 0.066, 0.155, 0.300, 0.500, 0.760");
          values ( \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149", \
            "3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149, 3.846149" \
          );
        }
      }
    }
    /* Selective Precharge Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      when :"!RET1N";
      value : 0.013109;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      when :"!RET1N";
      value : 4.853e-03;
    }
    /* Standby Leakage Power */
    leakage_power() {
      related_pg_pin : "VDDPE";
      value : 0.016533;
    }
    leakage_power() {
      related_pg_pin : "VDDCE";
      value : 4.449e-03;
    }
  }
}
