// Seed: 1712884260
module module_0 (
    input supply1 id_0,
    output tri id_1
    , id_5,
    input wor id_2,
    input tri id_3
);
  always if (1) module_0 <= id_3;
  reg ["" : 1] id_6;
  assign id_5 = id_3;
  initial begin : LABEL_0
    id_5 = (-1 == -1);
    id_6 <= $unsigned(95);
    ;
  end
endmodule
module module_1 (
    output wire  id_0,
    input  wire  id_1,
    input  wire  id_2,
    output logic id_3
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_2
  );
  assign modCall_1.id_3 = 0;
  assign id_0 = !id_2;
  assign id_0 = id_2;
  always @(posedge id_2) begin : LABEL_0
    id_3 = id_1;
  end
endmodule
