#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 18 12:22:06 2024
# Process ID: 3600
# Current directory: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1
# Command line: vivado.exe -log audioSystem.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source audioSystem.tcl
# Log file: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/audioSystem.vds
# Journal file: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source audioSystem.tcl -notrace
Command: synth_design -top audioSystem -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2760 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 313.020 ; gain = 75.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'audioSystem' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioSystem.vhd:55]
INFO: [Synth 8-3491] module 'clk_12Mhz' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/realtime/clk_12Mhz_stub.v:5' bound to instance 'u_clk_12Mhz' of component 'clk_12Mhz' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioSystem.vhd:148]
INFO: [Synth 8-638] synthesizing module 'clk_12Mhz' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/realtime/clk_12Mhz_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_12Mhz' (1#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/realtime/clk_12Mhz_stub.v:5]
INFO: [Synth 8-3491] module 'audioInterface' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd:39' bound to instance 'u_audioInterface' of component 'audioInterface' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioSystem.vhd:155]
INFO: [Synth 8-638] synthesizing module 'audioInterface' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd:62]
INFO: [Synth 8-638] synthesizing module 'inputMicrophone' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'inputMicrophone' (2#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd:17]
INFO: [Synth 8-638] synthesizing module 'outputMicrophone' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'outputMicrophone' (3#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd:44]
INFO: [Synth 8-638] synthesizing module 'gen_enables' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'gen_enables' (4#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'audioInterface' (5#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd:62]
INFO: [Synth 8-3491] module 'filterBlock' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd:28' bound to instance 'u_filterBlock' of component 'filterBlock' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioSystem.vhd:172]
INFO: [Synth 8-638] synthesizing module 'filterBlock' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd:38]
INFO: [Synth 8-3491] module 'fir5stage' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd:36' bound to instance 'FIR' of component 'fir5stage' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd:79]
INFO: [Synth 8-638] synthesizing module 'fir5stage' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd:54]
INFO: [Synth 8-3491] module 'contador_3bits' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd:27' bound to instance 'COUNTER' of component 'contador_3bits' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd:119]
INFO: [Synth 8-638] synthesizing module 'contador_3bits' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'contador_3bits' (6#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd:35]
INFO: [Synth 8-3491] module 'mul' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd:34' bound to instance 'MULTIPLIER' of component 'mul' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd:126]
INFO: [Synth 8-638] synthesizing module 'mul' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'mul' (7#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd:42]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mux8_1' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd:34' bound to instance 'MUX1' of component 'mux8_1' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd:133]
INFO: [Synth 8-638] synthesizing module 'mux8_1' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd:48]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux8_1' (8#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd:48]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mux8_1' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd:34' bound to instance 'MUX2' of component 'mux8_1' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd:147]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'mux8_1' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd:34' bound to instance 'MUX3' of component 'mux8_1' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd:161]
INFO: [Synth 8-638] synthesizing module 'mux8_1__parameterized2' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd:48]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux8_1__parameterized2' (8#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'fir5stage' (9#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd:54]
INFO: [Synth 8-3491] module 'coefSelector' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd:35' bound to instance 'COEFICIENT_SELECTOR' of component 'coefSelector' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd:98]
INFO: [Synth 8-638] synthesizing module 'coefSelector' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd:41]
WARNING: [Synth 8-6014] Unused sequential element c3_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element c4_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'coefSelector' (10#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd:41]
INFO: [Synth 8-3491] module 'sampleRegister' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd:35' bound to instance 'SAMPLE_REGISTER' of component 'sampleRegister' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd:108]
INFO: [Synth 8-638] synthesizing module 'sampleRegister' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'sampleRegister' (11#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'filterBlock' (12#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd:38]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/realtime/blk_mem_gen_0_stub.v:6' bound to instance 'u_blk_mem_gen_0' of component 'blk_mem_gen_0' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioSystem.vhd:183]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (13#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-3491] module 'LED_driver' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/LED_driver.vhd:5' bound to instance 'u_led_driver' of component 'LED_driver' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioSystem.vhd:191]
INFO: [Synth 8-638] synthesizing module 'LED_driver' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/LED_driver.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element act_temp_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/LED_driver.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element fin_temp_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/LED_driver.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'LED_driver' (14#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/LED_driver.vhd:17]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/controller.vhd:35' bound to instance 'u_controller' of component 'controller' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioSystem.vhd:204]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/controller.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'controller' (15#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/controller.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'audioSystem' (16#1) [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioSystem.vhd:55]
WARNING: [Synth 8-3331] design controller has unconnected port sample_from_filter_en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 354.352 ; gain = 116.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 354.352 ; gain = 116.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/dcp5/clk_12Mhz_in_context.xdc] for cell 'u_clk_12Mhz'
Finished Parsing XDC File [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/dcp5/clk_12Mhz_in_context.xdc] for cell 'u_clk_12Mhz'
Parsing XDC File [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'u_blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/dcp7/blk_mem_gen_0_in_context.xdc] for cell 'u_blk_mem_gen_0'
Parsing XDC File [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/constrs_1/imports/DSED/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/constrs_1/imports/DSED/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/constrs_1/imports/DSED/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/audioSystem_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/audioSystem_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 668.340 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 668.340 ; gain = 430.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 668.340 ; gain = 430.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/dcp5/clk_12Mhz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/.Xil/Vivado-3600-PC_CSDVerisure/dcp5/clk_12Mhz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_clk_12Mhz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 668.340 ; gain = 430.371
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_out_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sample_req_aux_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element r0_reg_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element r1_reg_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element r0_reg_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element pwm_counter_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/LED_driver.vhd:30]
INFO: [Synth 8-5544] ROM "filter_select" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sample_to_filter_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element fin_idx_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/controller.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 668.340 ; gain = 430.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 4     
	   2 Input     18 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inputMicrophone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module outputMicrophone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module gen_enables 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module contador_3bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mul 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fir5stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
Module coefSelector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module sampleRegister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 1     
Module LED_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element u_filterBlock/FIR/COUNTER/sample_out_ready_reg_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd:47]
INFO: [Synth 8-5546] ROM "u_audioInterface/INPUT/next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_audioInterface/INPUT/sample_out_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_audioInterface/OUTPUT/sample_req_aux_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element u_led_driver/pwm_counter_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/LED_driver.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element u_controller/fin_idx_reg was removed.  [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.srcs/sources_1/new/controller.vhd:72]
WARNING: [Synth 8-3917] design audioSystem has port micro_LR driven by constant 1
WARNING: [Synth 8-3917] design audioSystem has port jack_sd driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 668.340 ; gain = 430.371
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_clk_12Mhz/clk_12Mhz' to pin 'u_clk_12Mhz/bbstub_clk_12Mhz/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 668.340 ; gain = 430.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 678.996 ; gain = 441.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 678.996 ; gain = 441.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 678.996 ; gain = 441.027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 678.996 ; gain = 441.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 678.996 ; gain = 441.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 678.996 ; gain = 441.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 678.996 ; gain = 441.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 678.996 ; gain = 441.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_12Mhz     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_12Mhz     |     1|
|3     |CARRY4        |    45|
|4     |LUT1          |    82|
|5     |LUT2          |    59|
|6     |LUT3          |    59|
|7     |LUT4          |    59|
|8     |LUT5          |    67|
|9     |LUT6          |   156|
|10    |FDCE          |     3|
|11    |FDRE          |   219|
|12    |IBUF          |    10|
|13    |OBUF          |    23|
+------+--------------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |   791|
|2     |  u_audioInterface  |audioInterface   |   147|
|3     |    ENABLES         |gen_enables      |     7|
|4     |    INPUT           |inputMicrophone  |   102|
|5     |    OUTPUT          |outputMicrophone |    38|
|6     |  u_controller      |controller       |   284|
|7     |  u_filterBlock     |filterBlock      |   295|
|8     |    FIR             |fir5stage        |   245|
|9     |      COUNTER       |contador_3bits   |   110|
|10    |      MULTIPLIER    |mul              |    69|
|11    |    SAMPLE_REGISTER |sampleRegister   |    50|
|12    |  u_led_driver      |LED_driver       |    23|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 678.996 ; gain = 441.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 678.996 ; gain = 127.039
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 678.996 ; gain = 441.027
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

73 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 678.996 ; gain = 452.594
INFO: [Common 17-1381] The checkpoint 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/filterBlockTest/filterBlockTest.runs/synth_1/audioSystem.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 678.996 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 12:22:32 2024...
