// Seed: 2381982105
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output wand id_3
);
  always @(1 or posedge id_0) begin
    id_3[1==1] = 1;
  end
  initial begin
    id_3[1][1 : ""] = 1;
  end
endmodule
