// Seed: 3809077518
`default_nettype id_1
module module_0 #(
    parameter id_4 = 32'd82
) (
    input id_1,
    output id_2,
    output reg id_3,
    output logic _id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    input id_8
);
  assign id_1 = 1;
  always id_6 <= #1  (1) - id_4;
  reg id_9 = 1'b0;
  assign id_3.id_8[id_4[1]] = (1 ? (1) : 1);
  always
    if (id_5) begin
      if (id_4) begin
        begin
          begin
            id_2 <= id_4;
          end
        end
        id_5 = 1 == ((1));
      end
    end else id_3 <= id_9;
  always id_2 <= {id_8 - 1{id_1}};
  assign id_1 = id_3;
  logic id_10;
  type_18(
      1
  );
  logic id_11;
  assign id_11 = 1;
endmodule
