// Seed: 4080713168
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  uwire id_3 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    output tri id_2,
    input uwire id_3,
    output supply1 id_4,
    output tri id_5,
    output wire id_6,
    output wand id_7,
    input tri id_8,
    input wor id_9,
    output wand id_10,
    input tri id_11,
    input supply1 id_12,
    input wor id_13,
    output tri id_14,
    input tri0 id_15,
    input tri id_16
);
  assign id_14 = ~1;
  wire id_18;
  integer id_19 (
      .id_0(1),
      .id_1(1)
  );
  module_0 modCall_1 (
      id_18,
      id_18
  );
endmodule
