{
  "library_name": "MyLogic LUT Library",
  "description": "FPGA LUT-based technology library",
  "version": "1.0",
  "technology": "FPGA",
  "lut_sizes": [4, 6],
  
  "lut4_cells": {
    "LUT4_AND": {
      "function": "A & B & C & D",
      "area": 1.0,
      "delay": 0.1,
      "power": 0.05,
      "description": "4-input AND gate implemented as LUT"
    },
    "LUT4_OR": {
      "function": "A | B | C | D",
      "area": 1.0,
      "delay": 0.1,
      "power": 0.05,
      "description": "4-input OR gate implemented as LUT"
    },
    "LUT4_XOR": {
      "function": "A ^ B ^ C ^ D",
      "area": 1.0,
      "delay": 0.1,
      "power": 0.05,
      "description": "4-input XOR gate implemented as LUT"
    },
    "LUT4_NAND": {
      "function": "~(A & B & C & D)",
      "area": 1.0,
      "delay": 0.1,
      "power": 0.05,
      "description": "4-input NAND gate implemented as LUT"
    },
    "LUT4_NOR": {
      "function": "~(A | B | C | D)",
      "area": 1.0,
      "delay": 0.1,
      "power": 0.05,
      "description": "4-input NOR gate implemented as LUT"
    },
    "LUT4_MUX2": {
      "function": "S ? B : A",
      "area": 1.0,
      "delay": 0.1,
      "power": 0.05,
      "description": "2:1 MUX implemented as LUT"
    },
    "LUT4_AOI21": {
      "function": "~((A & B) | C)",
      "area": 1.0,
      "delay": 0.1,
      "power": 0.05,
      "description": "AOI21 gate implemented as LUT"
    },
    "LUT4_OAI21": {
      "function": "~((A | B) & C)",
      "area": 1.0,
      "delay": 0.1,
      "power": 0.05,
      "description": "OAI21 gate implemented as LUT"
    }
  },
  
  "lut6_cells": {
    "LUT6_AND": {
      "function": "A & B & C & D & E & F",
      "area": 1.5,
      "delay": 0.12,
      "power": 0.08,
      "description": "6-input AND gate implemented as LUT"
    },
    "LUT6_OR": {
      "function": "A | B | C | D | E | F",
      "area": 1.5,
      "delay": 0.12,
      "power": 0.08,
      "description": "6-input OR gate implemented as LUT"
    },
    "LUT6_XOR": {
      "function": "A ^ B ^ C ^ D ^ E ^ F",
      "area": 1.5,
      "delay": 0.12,
      "power": 0.08,
      "description": "6-input XOR gate implemented as LUT"
    },
    "LUT6_MUX4": {
      "function": "S1 ? (S0 ? D : C) : (S0 ? B : A)",
      "area": 1.5,
      "delay": 0.12,
      "power": 0.08,
      "description": "4:1 MUX implemented as LUT"
    },
    "LUT6_AOI222": {
      "function": "~((A & B) | (C & D) | (E & F))",
      "area": 1.5,
      "delay": 0.12,
      "power": 0.08,
      "description": "AOI222 gate implemented as LUT"
    },
    "LUT6_OAI222": {
      "function": "~((A | B) & (C | D) & (E | F))",
      "area": 1.5,
      "delay": 0.12,
      "power": 0.08,
      "description": "OAI222 gate implemented as LUT"
    }
  },
  
  "memory_elements": {
    "DFF": {
      "type": "D Flip-Flop",
      "area": 2.0,
      "delay": 0.3,
      "power": 0.1,
      "setup_time": 0.1,
      "hold_time": 0.05,
      "description": "D Flip-Flop with clock and reset"
    },
    "DFFE": {
      "type": "D Flip-Flop with Enable",
      "area": 2.2,
      "delay": 0.3,
      "power": 0.12,
      "setup_time": 0.1,
      "hold_time": 0.05,
      "description": "D Flip-Flop with clock, reset, and enable"
    },
    "LATCH": {
      "type": "D Latch",
      "area": 1.5,
      "delay": 0.2,
      "power": 0.08,
      "setup_time": 0.05,
      "hold_time": 0.02,
      "description": "D Latch with enable"
    }
  },
  
  "routing_resources": {
    "wire_delays": {
      "local": 0.01,
      "short": 0.02,
      "medium": 0.05,
      "long": 0.1,
      "global": 0.2
    },
    "switch_delays": {
      "pass_transistor": 0.01,
      "tri_state": 0.02,
      "buffer": 0.05
    }
  },
  
  "timing_constraints": {
    "max_frequency": "500MHz",
    "min_period": "2ns",
    "clock_skew": "0.1ns",
    "setup_margin": "0.2ns",
    "hold_margin": "0.1ns"
  }
}
