

================================================================
== Vitis HLS Report for 'DW_conv'
================================================================
* Date:           Thu Oct 19 11:50:39 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DW_conv_Pipeline_In_Channel_fu_316  |DW_conv_Pipeline_In_Channel  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+
        |                                              |  Latency (cycles) | Iteration|  Initiation Interval  |      Trip     |          |
        |                   Loop Name                  |   min   |   max   |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+
        |- Batch_Out_Column_Kernel_Col_Output_Channel  |        ?|        ?|         ?|          -|          -|  31360 ~ 47040|        no|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+---------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 54
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 22 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 23 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 28 43 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 22 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.51>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%groupIndex = alloca i32 1"   --->   Operation 55 'alloca' 'groupIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%out_ch = alloca i32 1"   --->   Operation 56 'alloca' 'out_ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%biasFlag = alloca i32 1"   --->   Operation 57 'alloca' 'biasFlag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 58 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 59 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 60 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten75 = alloca i32 1"   --->   Operation 61 'alloca' 'indvar_flatten75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 62 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%indvar_flatten132 = alloca i32 1"   --->   Operation 63 'alloca' 'indvar_flatten132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%batch = alloca i32 1"   --->   Operation 64 'alloca' 'batch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%indvar_flatten205 = alloca i32 1"   --->   Operation 65 'alloca' 'indvar_flatten205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 66 'read' 'out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4"   --->   Operation 67 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bias"   --->   Operation 68 'read' 'bias_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%kernel_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %kernel"   --->   Operation 69 'read' 'kernel_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_r"   --->   Operation 70 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add_loc = alloca i64 1"   --->   Operation 71 'alloca' 'add_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add8122_loc = alloca i64 1"   --->   Operation 72 'alloca' 'add8122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_read4_cast = zext i8 %p_read"   --->   Operation 74 'zext' 'p_read4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%cast1 = zext i8 %p_read"   --->   Operation 75 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%p_read4_cast265 = zext i8 %p_read"   --->   Operation 76 'zext' 'p_read4_cast265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read, i3 0"   --->   Operation 77 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i11 %tmp_s"   --->   Operation 78 'zext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.73ns)   --->   "%bound31 = sub i12 %tmp_35_cast, i12 %p_read4_cast265"   --->   Operation 79 'sub' 'bound31' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%bound31_cast = sext i12 %bound31"   --->   Operation 80 'sext' 'bound31_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%cast79_cast_cast = zext i13 %bound31_cast"   --->   Operation 81 'zext' 'cast79_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %bound31, i3 0"   --->   Operation 82 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl10_cast = sext i15 %p_shl1"   --->   Operation 83 'sext' 'p_shl10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.77ns)   --->   "%bound80 = sub i16 %p_shl10_cast, i16 %cast79_cast_cast"   --->   Operation 84 'sub' 'bound80' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %bound80, i2 0"   --->   Operation 85 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.58ns)   --->   "%icmp_ln330 = icmp_eq  i8 %p_read, i8 0" [kernel_attention.cpp:330]   --->   Operation 86 'icmp' 'icmp_ln330' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln309 = store i18 0, i18 %indvar_flatten205" [kernel_attention.cpp:309]   --->   Operation 87 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln309 = store i3 0, i3 %batch" [kernel_attention.cpp:309]   --->   Operation 88 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln309 = store i16 0, i16 %indvar_flatten132" [kernel_attention.cpp:309]   --->   Operation 89 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln309 = store i3 0, i3 %row" [kernel_attention.cpp:309]   --->   Operation 90 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln309 = store i13 0, i13 %indvar_flatten75" [kernel_attention.cpp:309]   --->   Operation 91 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln309 = store i3 0, i3 %col" [kernel_attention.cpp:309]   --->   Operation 92 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln309 = store i10 0, i10 %indvar_flatten26" [kernel_attention.cpp:309]   --->   Operation 93 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (0.38ns)   --->   "%store_ln309 = store i9 0, i9 %indvar_flatten" [kernel_attention.cpp:309]   --->   Operation 94 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 95 [1/1] (0.38ns)   --->   "%store_ln309 = store i32 1, i32 %biasFlag" [kernel_attention.cpp:309]   --->   Operation 95 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 96 [1/1] (0.38ns)   --->   "%store_ln309 = store i8 0, i8 %out_ch" [kernel_attention.cpp:309]   --->   Operation 96 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln309 = store i32 0, i32 %groupIndex" [kernel_attention.cpp:309]   --->   Operation 97 'store' 'store_ln309' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln309 = br void %In_Channel" [kernel_attention.cpp:309]   --->   Operation 98 'br' 'br_ln309' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%kernel_row = phi i1 0, void %entry, i1 %kernel_row_mid2, void %if.end94" [kernel_attention.cpp:338]   --->   Operation 99 'phi' 'kernel_row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%kernel_col = phi i1 0, void %entry, i1 %kernel_col_mid2, void %if.end94" [kernel_attention.cpp:338]   --->   Operation 100 'phi' 'kernel_col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%row_1 = load i3 %row"   --->   Operation 101 'load' 'row_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%indvar_flatten205_load = load i18 %indvar_flatten205" [kernel_attention.cpp:309]   --->   Operation 102 'load' 'indvar_flatten205_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%kernel_row_cast = zext i1 %kernel_row" [kernel_attention.cpp:338]   --->   Operation 103 'zext' 'kernel_row_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.57ns)   --->   "%empty = add i3 %kernel_row_cast, i3 %row_1" [kernel_attention.cpp:338]   --->   Operation 104 'add' 'empty' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast2 = zext i3 %empty" [kernel_attention.cpp:338]   --->   Operation 105 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %empty, i3 0" [kernel_attention.cpp:338]   --->   Operation 106 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl" [kernel_attention.cpp:338]   --->   Operation 107 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.70ns)   --->   "%empty_330 = sub i7 %p_shl_cast, i7 %p_cast2" [kernel_attention.cpp:338]   --->   Operation 108 'sub' 'empty_330' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln327 = zext i1 %kernel_col" [kernel_attention.cpp:327]   --->   Operation 109 'zext' 'zext_ln327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.12ns)   --->   "%xor_ln339 = xor i1 %kernel_row, i1 %kernel_col" [kernel_attention.cpp:339]   --->   Operation 110 'xor' 'xor_ln339' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.69ns)   --->   "%icmp_ln309 = icmp_eq  i18 %indvar_flatten205_load, i18 %tmp_13" [kernel_attention.cpp:309]   --->   Operation 111 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.79ns)   --->   "%add_ln309 = add i18 %indvar_flatten205_load, i18 1" [kernel_attention.cpp:309]   --->   Operation 112 'add' 'add_ln309' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %for.inc122.loopexit, void %for.end125.loopexit" [kernel_attention.cpp:309]   --->   Operation 113 'br' 'br_ln309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten_load_4 = load i9 %indvar_flatten" [kernel_attention.cpp:317]   --->   Operation 114 'load' 'indvar_flatten_load_4' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%indvar_flatten26_load_1 = load i10 %indvar_flatten26" [kernel_attention.cpp:317]   --->   Operation 115 'load' 'indvar_flatten26_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%indvar_flatten75_load_1 = load i13 %indvar_flatten75" [kernel_attention.cpp:315]   --->   Operation 116 'load' 'indvar_flatten75_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%indvar_flatten132_load_1 = load i16 %indvar_flatten132" [kernel_attention.cpp:312]   --->   Operation 117 'load' 'indvar_flatten132_load_1' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%batch_load = load i3 %batch" [kernel_attention.cpp:309]   --->   Operation 118 'load' 'batch_load' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.67ns)   --->   "%icmp_ln312 = icmp_eq  i16 %indvar_flatten132_load_1, i16 %bound80" [kernel_attention.cpp:312]   --->   Operation 119 'icmp' 'icmp_ln312' <Predicate = (!icmp_ln309)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.57ns)   --->   "%add_ln309_1 = add i3 %batch_load, i3 1" [kernel_attention.cpp:309]   --->   Operation 120 'add' 'add_ln309_1' <Predicate = (!icmp_ln309)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.27ns)   --->   "%p_mid2154_v_v = select i1 %icmp_ln312, i3 %add_ln309_1, i3 %batch_load" [kernel_attention.cpp:312]   --->   Operation 121 'select' 'p_mid2154_v_v' <Predicate = (!icmp_ln309)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%p_mid2154_v = zext i3 %p_mid2154_v_v" [kernel_attention.cpp:312]   --->   Operation 122 'zext' 'p_mid2154_v' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 123 [3/3] (0.99ns) (grouped into DSP with root node add_ln332)   --->   "%p_mid2154 = mul i10 %p_mid2154_v, i10 %p_read4_cast" [kernel_attention.cpp:312]   --->   Operation 123 'mul' 'p_mid2154' <Predicate = (!icmp_ln309)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%empty_332 = trunc i3 %p_mid2154_v_v" [kernel_attention.cpp:312]   --->   Operation 124 'trunc' 'empty_332' <Predicate = (!icmp_ln309)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.59ns)   --->   "%icmp_ln317 = icmp_eq  i9 %indvar_flatten_load_4, i9 %cast1" [kernel_attention.cpp:317]   --->   Operation 125 'icmp' 'icmp_ln317' <Predicate = (!icmp_ln309)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.60ns)   --->   "%icmp_ln317_1 = icmp_eq  i10 %indvar_flatten26_load_1, i10 %p_read4_cast" [kernel_attention.cpp:317]   --->   Operation 126 'icmp' 'icmp_ln317_1' <Predicate = (!icmp_ln309)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.64ns)   --->   "%icmp_ln315 = icmp_eq  i13 %indvar_flatten75_load_1, i13 %bound31_cast" [kernel_attention.cpp:315]   --->   Operation 127 'icmp' 'icmp_ln315' <Predicate = (!icmp_ln309)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln357 = ret" [kernel_attention.cpp:357]   --->   Operation 128 'ret' 'ret_ln357' <Predicate = (icmp_ln309)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 129 [2/3] (0.99ns) (grouped into DSP with root node add_ln332)   --->   "%p_mid2154 = mul i10 %p_mid2154_v, i10 %p_read4_cast" [kernel_attention.cpp:312]   --->   Operation 129 'mul' 'p_mid2154' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.20>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%out_ch_load = load i8 %out_ch" [kernel_attention.cpp:317]   --->   Operation 130 'load' 'out_ch_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.12ns)   --->   "%not_exitcond_flatten134 = xor i1 %icmp_ln312, i1 1" [kernel_attention.cpp:312]   --->   Operation 131 'xor' 'not_exitcond_flatten134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/3] (0.00ns) (grouped into DSP with root node add_ln332)   --->   "%p_mid2154 = mul i10 %p_mid2154_v, i10 %p_read4_cast" [kernel_attention.cpp:312]   --->   Operation 132 'mul' 'p_mid2154' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 133 [1/1] (0.58ns)   --->   "%icmp_ln330_1 = icmp_eq  i8 %out_ch_load, i8 %p_read" [kernel_attention.cpp:330]   --->   Operation 133 'icmp' 'icmp_ln330_1' <Predicate = (!icmp_ln312)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_4)   --->   "%icmp_ln330_mid2192 = select i1 %icmp_ln312, i1 %icmp_ln330, i1 %icmp_ln330_1" [kernel_attention.cpp:312]   --->   Operation 134 'select' 'icmp_ln330_mid2192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_5)   --->   "%exitcond_flatten_mid2196 = select i1 %icmp_ln312, i1 %icmp_ln330, i1 %icmp_ln317" [kernel_attention.cpp:312]   --->   Operation 135 'select' 'exitcond_flatten_mid2196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln312_6)   --->   "%exitcond_flatten28_mid2200 = select i1 %icmp_ln312, i1 %icmp_ln330, i1 %icmp_ln317_1" [kernel_attention.cpp:312]   --->   Operation 136 'select' 'exitcond_flatten28_mid2200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.12ns)   --->   "%exitcond_flatten77_mid2204 = and i1 %icmp_ln315, i1 %not_exitcond_flatten134" [kernel_attention.cpp:315]   --->   Operation 137 'and' 'exitcond_flatten77_mid2204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln312_4 = select i1 %exitcond_flatten77_mid2204, i1 %icmp_ln330, i1 %icmp_ln330_mid2192" [kernel_attention.cpp:312]   --->   Operation 138 'select' 'select_ln312_4' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln312_5 = select i1 %exitcond_flatten77_mid2204, i1 %icmp_ln330, i1 %exitcond_flatten_mid2196" [kernel_attention.cpp:312]   --->   Operation 139 'select' 'select_ln312_5' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln312_6 = select i1 %exitcond_flatten77_mid2204, i1 %icmp_ln330, i1 %exitcond_flatten28_mid2200" [kernel_attention.cpp:312]   --->   Operation 140 'select' 'select_ln312_6' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.12ns)   --->   "%or_ln315 = or i1 %select_ln312_6, i1 %exitcond_flatten77_mid2204" [kernel_attention.cpp:315]   --->   Operation 141 'or' 'or_ln315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_4)   --->   "%select_ln315_4 = select i1 %select_ln312_6, i1 %icmp_ln330, i1 %select_ln312_4" [kernel_attention.cpp:315]   --->   Operation 142 'select' 'select_ln315_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln315_5 = select i1 %select_ln312_6, i1 %icmp_ln330, i1 %select_ln312_5" [kernel_attention.cpp:315]   --->   Operation 143 'select' 'select_ln315_5' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln317_4 = select i1 %select_ln315_5, i1 %icmp_ln330, i1 %select_ln315_4" [kernel_attention.cpp:317]   --->   Operation 144 'select' 'select_ln317_4' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln317_1)   --->   "%or_ln317 = or i1 %select_ln317_4, i1 %select_ln315_5" [kernel_attention.cpp:317]   --->   Operation 145 'or' 'or_ln317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln317_1 = or i1 %or_ln317, i1 %or_ln315" [kernel_attention.cpp:317]   --->   Operation 146 'or' 'or_ln317_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_5)   --->   "%or_ln317_3 = or i1 %or_ln317_1, i1 %icmp_ln312" [kernel_attention.cpp:317]   --->   Operation 147 'or' 'or_ln317_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 148 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln317_5 = select i1 %or_ln317_3, i8 0, i8 %out_ch_load" [kernel_attention.cpp:317]   --->   Operation 148 'select' 'select_ln317_5' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i8 %select_ln317_5" [kernel_attention.cpp:330]   --->   Operation 149 'zext' 'zext_ln330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln332 = add i10 %zext_ln330, i10 %p_mid2154" [kernel_attention.cpp:332]   --->   Operation 150 'add' 'add_ln332' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.66>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%groupIndex_load = load i32 %groupIndex" [kernel_attention.cpp:317]   --->   Operation 151 'load' 'groupIndex_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%col_load = load i3 %col" [kernel_attention.cpp:327]   --->   Operation 152 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.27ns)   --->   "%row_mid2142 = select i1 %icmp_ln312, i3 0, i3 %row_1" [kernel_attention.cpp:312]   --->   Operation 153 'select' 'row_mid2142' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node kernel_row_mid2)   --->   "%kernel_row_mid2146 = and i1 %kernel_row, i1 %not_exitcond_flatten134" [kernel_attention.cpp:338]   --->   Operation 154 'and' 'kernel_row_mid2146' <Predicate = (!select_ln315_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln317)   --->   "%kernel_col_mid2149 = and i1 %kernel_col, i1 %not_exitcond_flatten134" [kernel_attention.cpp:338]   --->   Operation 155 'and' 'kernel_col_mid2149' <Predicate = (!select_ln317_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln315_2)   --->   "%zext_ln338_mid2180 = select i1 %icmp_ln312, i7 0, i7 %empty_330" [kernel_attention.cpp:312]   --->   Operation 156 'select' 'zext_ln338_mid2180' <Predicate = (!exitcond_flatten77_mid2204 & !select_ln312_6 & !select_ln315_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.57ns)   --->   "%add_ln312 = add i3 %row_mid2142, i3 1" [kernel_attention.cpp:312]   --->   Operation 157 'add' 'add_ln312' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.12ns)   --->   "%or_ln312 = or i1 %exitcond_flatten77_mid2204, i1 %icmp_ln312" [kernel_attention.cpp:312]   --->   Operation 158 'or' 'or_ln312' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.27ns)   --->   "%select_ln312 = select i1 %or_ln312, i3 0, i3 %col_load" [kernel_attention.cpp:312]   --->   Operation 159 'select' 'select_ln312' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node or_ln312_1)   --->   "%xor_ln312 = xor i1 %icmp_ln315, i1 1" [kernel_attention.cpp:312]   --->   Operation 160 'xor' 'xor_ln312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln312_1 = or i1 %icmp_ln312, i1 %xor_ln312" [kernel_attention.cpp:312]   --->   Operation 161 'or' 'or_ln312_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node kernel_row_mid2)   --->   "%and_ln312 = and i1 %kernel_row_mid2146, i1 %or_ln312_1" [kernel_attention.cpp:312]   --->   Operation 162 'and' 'and_ln312' <Predicate = (!select_ln315_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node and_ln317)   --->   "%and_ln312_1 = and i1 %kernel_col_mid2149, i1 %or_ln312_1" [kernel_attention.cpp:312]   --->   Operation 163 'and' 'and_ln312_1' <Predicate = (!select_ln317_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.27ns)   --->   "%select_ln312_1 = select i1 %exitcond_flatten77_mid2204, i3 %add_ln312, i3 %row_mid2142" [kernel_attention.cpp:312]   --->   Operation 164 'select' 'select_ln312_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln319 = zext i3 %select_ln312_1" [kernel_attention.cpp:319]   --->   Operation 165 'zext' 'zext_ln319' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%p_cast2_mid198 = zext i3 %add_ln312" [kernel_attention.cpp:312]   --->   Operation 166 'zext' 'p_cast2_mid198' <Predicate = (exitcond_flatten77_mid2204 & !select_ln312_6 & !select_ln315_5)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%p_shl_mid = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln312, i3 0" [kernel_attention.cpp:312]   --->   Operation 167 'bitconcatenate' 'p_shl_mid' <Predicate = (exitcond_flatten77_mid2204 & !select_ln312_6 & !select_ln315_5)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1104 = zext i6 %p_shl_mid" [kernel_attention.cpp:312]   --->   Operation 168 'zext' 'p_shl_cast_mid1104' <Predicate = (exitcond_flatten77_mid2204 & !select_ln312_6 & !select_ln315_5)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.70ns)   --->   "%p_mid1106 = sub i7 %p_shl_cast_mid1104, i7 %p_cast2_mid198" [kernel_attention.cpp:312]   --->   Operation 169 'sub' 'p_mid1106' <Predicate = (exitcond_flatten77_mid2204 & !select_ln312_6 & !select_ln315_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln315_2)   --->   "%select_ln312_2 = select i1 %exitcond_flatten77_mid2204, i7 %p_mid1106, i7 %zext_ln338_mid2180" [kernel_attention.cpp:312]   --->   Operation 170 'select' 'select_ln312_2' <Predicate = (!select_ln312_6 & !select_ln315_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.57ns)   --->   "%add_ln327 = add i3 %zext_ln327, i3 %col_load" [kernel_attention.cpp:327]   --->   Operation 171 'add' 'add_ln327' <Predicate = (!select_ln312_6 & !select_ln315_5 & !select_ln317_4)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_1)   --->   "%select_ln312_3 = select i1 %or_ln312, i3 0, i3 %add_ln327" [kernel_attention.cpp:312]   --->   Operation 172 'select' 'select_ln312_3' <Predicate = (!select_ln312_6 & !select_ln315_5 & !select_ln317_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.57ns)   --->   "%add_ln315 = add i3 %select_ln312, i3 1" [kernel_attention.cpp:315]   --->   Operation 173 'add' 'add_ln315' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.12ns)   --->   "%xor_ln315 = xor i1 %select_ln312_6, i1 1" [kernel_attention.cpp:315]   --->   Operation 174 'xor' 'xor_ln315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node kernel_row_mid2)   --->   "%and_ln315 = and i1 %and_ln312, i1 %xor_ln315" [kernel_attention.cpp:315]   --->   Operation 175 'and' 'and_ln315' <Predicate = (!select_ln315_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln317)   --->   "%and_ln315_1 = and i1 %and_ln312_1, i1 %xor_ln315" [kernel_attention.cpp:315]   --->   Operation 176 'and' 'and_ln315_1' <Predicate = (!select_ln317_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.12ns)   --->   "%or_ln315_1 = or i1 %or_ln315, i1 %icmp_ln312" [kernel_attention.cpp:315]   --->   Operation 177 'or' 'or_ln315_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.27ns)   --->   "%select_ln315_1 = select i1 %select_ln312_6, i3 %add_ln315, i3 %select_ln312" [kernel_attention.cpp:315]   --->   Operation 178 'select' 'select_ln315_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%select_ln315_3_cast = zext i3 %select_ln315_1" [kernel_attention.cpp:315]   --->   Operation 179 'zext' 'select_ln315_3_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%p_cast2_mid145 = zext i3 %select_ln312_1" [kernel_attention.cpp:312]   --->   Operation 180 'zext' 'p_cast2_mid145' <Predicate = (select_ln312_6 & !select_ln315_5)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%p_shl_mid2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln312_1, i3 0" [kernel_attention.cpp:312]   --->   Operation 181 'bitconcatenate' 'p_shl_mid2' <Predicate = (select_ln312_6 & !select_ln315_5)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%p_shl_cast_mid151 = zext i6 %p_shl_mid2" [kernel_attention.cpp:312]   --->   Operation 182 'zext' 'p_shl_cast_mid151' <Predicate = (select_ln312_6 & !select_ln315_5)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.70ns)   --->   "%p_mid153 = sub i7 %p_shl_cast_mid151, i7 %p_cast2_mid145" [kernel_attention.cpp:312]   --->   Operation 183 'sub' 'p_mid153' <Predicate = (select_ln312_6 & !select_ln315_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln315_2 = select i1 %select_ln312_6, i7 %p_mid153, i7 %select_ln312_2" [kernel_attention.cpp:315]   --->   Operation 184 'select' 'select_ln315_2' <Predicate = (!select_ln315_5)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_1)   --->   "%select_ln315_3 = select i1 %select_ln312_6, i3 %add_ln315, i3 %select_ln312_3" [kernel_attention.cpp:315]   --->   Operation 185 'select' 'select_ln315_3' <Predicate = (!select_ln315_5 & !select_ln317_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_3)   --->   "%xor_ln315_1 = xor i1 %or_ln315_1, i1 1" [kernel_attention.cpp:315]   --->   Operation 186 'xor' 'xor_ln315_1' <Predicate = (!select_ln315_5 & !select_ln317_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_3)   --->   "%and_ln315_3 = and i1 %xor_ln339, i1 %xor_ln315_1" [kernel_attention.cpp:315]   --->   Operation 187 'and' 'and_ln315_3' <Predicate = (!select_ln315_5 & !select_ln317_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node or_ln319_2)   --->   "%xor_ln319 = xor i1 %kernel_row, i1 1" [kernel_attention.cpp:319]   --->   Operation 188 'xor' 'xor_ln319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node or_ln319_2)   --->   "%or_ln319 = or i1 %icmp_ln312, i1 %xor_ln319" [kernel_attention.cpp:319]   --->   Operation 189 'or' 'or_ln319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln319_2)   --->   "%or_ln319_1 = or i1 %exitcond_flatten77_mid2204, i1 %or_ln319" [kernel_attention.cpp:319]   --->   Operation 190 'or' 'or_ln319_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln319_2 = or i1 %select_ln312_6, i1 %or_ln319_1" [kernel_attention.cpp:319]   --->   Operation 191 'or' 'or_ln319_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln317)   --->   "%xor_ln317 = xor i1 %select_ln315_5, i1 1" [kernel_attention.cpp:317]   --->   Operation 192 'xor' 'xor_ln317' <Predicate = (!select_ln317_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln317 = and i1 %and_ln315_1, i1 %xor_ln317" [kernel_attention.cpp:317]   --->   Operation 193 'and' 'and_ln317' <Predicate = (!select_ln317_4)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%kernel_row_cast_mid1 = zext i1 %or_ln319_2" [kernel_attention.cpp:319]   --->   Operation 194 'zext' 'kernel_row_cast_mid1' <Predicate = (select_ln315_5)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.57ns)   --->   "%p_mid1 = add i3 %kernel_row_cast_mid1, i3 %select_ln312_1" [kernel_attention.cpp:319]   --->   Operation 195 'add' 'p_mid1' <Predicate = (select_ln315_5)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%p_cast2_mid1 = zext i3 %p_mid1" [kernel_attention.cpp:319]   --->   Operation 196 'zext' 'p_cast2_mid1' <Predicate = (select_ln315_5)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %p_mid1, i3 0" [kernel_attention.cpp:319]   --->   Operation 197 'bitconcatenate' 'p_shl_mid1' <Predicate = (select_ln315_5)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i6 %p_shl_mid1" [kernel_attention.cpp:319]   --->   Operation 198 'zext' 'p_shl_cast_mid1' <Predicate = (select_ln315_5)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.70ns)   --->   "%p_mid112 = sub i7 %p_shl_cast_mid1, i7 %p_cast2_mid1" [kernel_attention.cpp:319]   --->   Operation 199 'sub' 'p_mid112' <Predicate = (select_ln315_5)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln317 = select i1 %select_ln315_5, i7 %p_mid112, i7 %select_ln315_2" [kernel_attention.cpp:317]   --->   Operation 200 'select' 'select_ln317' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln317_1 = select i1 %select_ln315_5, i3 %select_ln315_1, i3 %select_ln315_3" [kernel_attention.cpp:317]   --->   Operation 201 'select' 'select_ln317_1' <Predicate = (!select_ln317_4)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln317_3 = select i1 %select_ln315_5, i1 %or_ln319_2, i1 %and_ln315_3" [kernel_attention.cpp:317]   --->   Operation 202 'select' 'select_ln317_3' <Predicate = (!select_ln317_4)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (0.27ns) (out node of the LUT)   --->   "%kernel_row_mid2 = select i1 %select_ln315_5, i1 %or_ln319_2, i1 %and_ln315" [kernel_attention.cpp:315]   --->   Operation 203 'select' 'kernel_row_mid2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node or_ln322_3)   --->   "%xor_ln322 = xor i1 %kernel_col, i1 1" [kernel_attention.cpp:322]   --->   Operation 204 'xor' 'xor_ln322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node or_ln322_3)   --->   "%or_ln322 = or i1 %icmp_ln312, i1 %xor_ln322" [kernel_attention.cpp:322]   --->   Operation 205 'or' 'or_ln322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node or_ln322_3)   --->   "%or_ln322_1 = or i1 %exitcond_flatten77_mid2204, i1 %or_ln322" [kernel_attention.cpp:322]   --->   Operation 206 'or' 'or_ln322_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node or_ln322_3)   --->   "%or_ln322_2 = or i1 %select_ln312_6, i1 %or_ln322_1" [kernel_attention.cpp:322]   --->   Operation 207 'or' 'or_ln322_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln322_3 = or i1 %select_ln315_5, i1 %or_ln322_2" [kernel_attention.cpp:322]   --->   Operation 208 'or' 'or_ln322_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_6)   --->   "%or_ln317_5 = or i1 %or_ln317_1, i1 %icmp_ln312" [kernel_attention.cpp:317]   --->   Operation 209 'or' 'or_ln317_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 210 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln317_6 = select i1 %or_ln317_5, i32 0, i32 %groupIndex_load" [kernel_attention.cpp:317]   --->   Operation 210 'select' 'select_ln317_6' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln327_1 = zext i1 %or_ln322_3" [kernel_attention.cpp:327]   --->   Operation 211 'zext' 'zext_ln327_1' <Predicate = (select_ln317_4)> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.57ns)   --->   "%add_ln327_1 = add i3 %zext_ln327_1, i3 %select_ln315_1" [kernel_attention.cpp:327]   --->   Operation 212 'add' 'add_ln327_1' <Predicate = (select_ln317_4)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 213 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln317_7 = select i1 %select_ln317_4, i3 %add_ln327_1, i3 %select_ln317_1" [kernel_attention.cpp:317]   --->   Operation 213 'select' 'select_ln317_7' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_8)   --->   "%xor_ln339_1 = xor i1 %kernel_row_mid2, i1 %or_ln322_3" [kernel_attention.cpp:339]   --->   Operation 214 'xor' 'xor_ln339_1' <Predicate = (select_ln317_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 215 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln317_8 = select i1 %select_ln317_4, i1 %xor_ln339_1, i1 %select_ln317_3" [kernel_attention.cpp:317]   --->   Operation 215 'select' 'select_ln317_8' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 216 [1/1] (0.27ns) (out node of the LUT)   --->   "%kernel_col_mid2 = select i1 %select_ln317_4, i1 %or_ln322_3, i1 %and_ln317" [kernel_attention.cpp:317]   --->   Operation 216 'select' 'kernel_col_mid2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 217 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln332 = add i10 %zext_ln330, i10 %p_mid2154" [kernel_attention.cpp:332]   --->   Operation 217 'add' 'add_ln332' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i10 %add_ln332" [kernel_attention.cpp:332]   --->   Operation 218 'zext' 'zext_ln332' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln332, i3 0" [kernel_attention.cpp:332]   --->   Operation 219 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln332_1 = zext i13 %shl_ln" [kernel_attention.cpp:332]   --->   Operation 220 'zext' 'zext_ln332_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln332 = sub i14 %zext_ln332_1, i14 %zext_ln332" [kernel_attention.cpp:332]   --->   Operation 221 'sub' 'sub_ln332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln332_1 = add i14 %sub_ln332, i14 %zext_ln319" [kernel_attention.cpp:332]   --->   Operation 222 'add' 'add_ln332_1' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i14 %add_ln332_1" [kernel_attention.cpp:332]   --->   Operation 223 'sext' 'sext_ln332' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%shl_ln332_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %add_ln332_1, i3 0" [kernel_attention.cpp:332]   --->   Operation 224 'bitconcatenate' 'shl_ln332_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln332_1 = sub i17 %shl_ln332_1, i17 %sext_ln332" [kernel_attention.cpp:332]   --->   Operation 225 'sub' 'sub_ln332_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node in_ch)   --->   "%shl_ln335 = shl i32 %select_ln317_6, i32 6" [kernel_attention.cpp:335]   --->   Operation 226 'shl' 'shl_ln335' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node in_ch)   --->   "%shl_ln335_1 = shl i32 %select_ln317_6, i32 4" [kernel_attention.cpp:335]   --->   Operation 227 'shl' 'shl_ln335_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.88ns) (out node of the LUT)   --->   "%in_ch = add i32 %shl_ln335, i32 %shl_ln335_1" [kernel_attention.cpp:335]   --->   Operation 228 'add' 'in_ch' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 229 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln332_214 = add i17 %sub_ln332_1, i17 %select_ln315_3_cast" [kernel_attention.cpp:332]   --->   Operation 229 'add' 'add_ln332_214' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %add_ln332_214, i2 0" [kernel_attention.cpp:332]   --->   Operation 230 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_41_cast = sext i19 %tmp_16" [kernel_attention.cpp:332]   --->   Operation 231 'sext' 'tmp_41_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (1.14ns)   --->   "%empty_333 = add i64 %tmp_41_cast, i64 %out_read" [kernel_attention.cpp:332]   --->   Operation 232 'add' 'empty_333' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] (0.85ns)   --->   "%icmp_ln335 = icmp_slt  i32 %in_ch, i32 80" [kernel_attention.cpp:335]   --->   Operation 233 'icmp' 'icmp_ln335' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%biasFlag_load = load i32 %biasFlag" [kernel_attention.cpp:315]   --->   Operation 234 'load' 'biasFlag_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Batch_Out_Column_Kernel_Col_Output_Channel_str"   --->   Operation 235 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%empty_331 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31360, i64 47040, i64 0"   --->   Operation 236 'speclooptripcount' 'empty_331' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%p_mid2156_v = zext i2 %empty_332" [kernel_attention.cpp:312]   --->   Operation 237 'zext' 'p_mid2156_v' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (1.89ns)   --->   "%p_mid2156 = mul i14 %p_mid2156_v, i14 3920" [kernel_attention.cpp:312]   --->   Operation 238 'mul' 'p_mid2156' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 239 [1/1] (0.85ns)   --->   "%tobool87_not263 = icmp_eq  i32 %biasFlag_load, i32 0" [kernel_attention.cpp:315]   --->   Operation 239 'icmp' 'tobool87_not263' <Predicate = (!select_ln315_5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_2)   --->   "%tobool87_not_mid2186 = and i1 %tobool87_not263, i1 %not_exitcond_flatten134" [kernel_attention.cpp:315]   --->   Operation 240 'and' 'tobool87_not_mid2186' <Predicate = (!select_ln315_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Row_Kernel_Row_Kernel_Col_Output_Channel_str"   --->   Operation 241 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_2)   --->   "%and_ln312_2 = and i1 %tobool87_not_mid2186, i1 %or_ln312_1" [kernel_attention.cpp:312]   --->   Operation 242 'and' 'and_ln312_2' <Predicate = (!select_ln315_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Out_Column_Kernel_Col_Output_Channel_str"   --->   Operation 243 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.22ns)   --->   "%select_ln315 = select i1 %or_ln315_1, i32 1, i32 %biasFlag_load" [kernel_attention.cpp:315]   --->   Operation 244 'select' 'select_ln315' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_2)   --->   "%and_ln315_2 = and i1 %and_ln312_2, i1 %xor_ln315" [kernel_attention.cpp:315]   --->   Operation 245 'and' 'and_ln315_2' <Predicate = (!select_ln315_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 246 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Kernel_Row_Kernel_Col_Output_Channel_str"   --->   Operation 246 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 247 [1/1] (0.85ns)   --->   "%tobool87_not_mid118 = icmp_eq  i32 %select_ln315, i32 0" [kernel_attention.cpp:315]   --->   Operation 247 'icmp' 'tobool87_not_mid118' <Predicate = (select_ln315_5)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 248 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln317_2 = select i1 %select_ln315_5, i1 %tobool87_not_mid118, i1 %and_ln315_2" [kernel_attention.cpp:317]   --->   Operation 248 'select' 'select_ln317_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Kernel_Col_Output_Channel_str"   --->   Operation 249 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln317_2 = or i1 %select_ln317_4, i1 %select_ln317_2" [kernel_attention.cpp:317]   --->   Operation 250 'or' 'or_ln317_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.22ns)   --->   "%biasFlag_1_mid2 = select i1 %select_ln317_4, i32 0, i32 %select_ln315" [kernel_attention.cpp:317]   --->   Operation 251 'select' 'biasFlag_1_mid2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%specloopname_ln324 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49" [kernel_attention.cpp:324]   --->   Operation 252 'specloopname' 'specloopname_ln324' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %select_ln317_5, i4 0" [kernel_attention.cpp:317]   --->   Operation 253 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%p_cast9 = zext i12 %tmp_14" [kernel_attention.cpp:317]   --->   Operation 254 'zext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln317_5, i6 0" [kernel_attention.cpp:317]   --->   Operation 255 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%p_cast8 = zext i14 %tmp_15" [kernel_attention.cpp:317]   --->   Operation 256 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln335 = br i1 %icmp_ln335, void %for.cond.cleanup55, void %for.body56.lr.ph" [kernel_attention.cpp:335]   --->   Operation 257 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_333, i32 2, i32 63" [kernel_attention.cpp:339]   --->   Operation 258 'partselect' 'trunc_ln' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln339 = sext i62 %trunc_ln" [kernel_attention.cpp:339]   --->   Operation 259 'sext' 'sext_ln339' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln339" [kernel_attention.cpp:339]   --->   Operation 260 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln335)> <Delay = 0.00>
ST_6 : Operation 261 [7/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [kernel_attention.cpp:339]   --->   Operation 261 'readreq' 'gmem_load_req' <Predicate = (icmp_ln335)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 262 [1/1] (0.76ns)   --->   "%add_ln339_4 = add i15 %p_cast8, i15 %p_cast9" [kernel_attention.cpp:339]   --->   Operation 262 'add' 'add_ln339_4' <Predicate = (icmp_ln335)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 263 [6/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [kernel_attention.cpp:339]   --->   Operation 263 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 264 [5/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [kernel_attention.cpp:339]   --->   Operation 264 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 265 [4/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [kernel_attention.cpp:339]   --->   Operation 265 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 266 [3/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [kernel_attention.cpp:339]   --->   Operation 266 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 267 [2/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [kernel_attention.cpp:339]   --->   Operation 267 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 268 [1/7] (36.5ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [kernel_attention.cpp:339]   --->   Operation 268 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 36.5>
ST_13 : Operation 269 [1/1] (36.5ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 269 'read' 'gmem_addr_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.38>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%bitcast_ln339 = bitcast i32 %gmem_addr_read" [kernel_attention.cpp:339]   --->   Operation 270 'bitcast' 'bitcast_ln339' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [2/2] (0.38ns)   --->   "%targetBlock = call i1 @DW_conv_Pipeline_In_Channel, i32 %in_ch, i32 %bitcast_ln339, i7 %select_ln317, i14 %p_mid2156, i3 %select_ln317_7, i64 %in_read, i32 %gmem, i1 %select_ln317_8, i15 %add_ln339_4, i64 %kernel_read, i32 %add8122_loc, i32 %add_loc" [kernel_attention.cpp:335]   --->   Operation 271 'call' 'targetBlock' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.38>
ST_15 : Operation 272 [1/2] (0.38ns)   --->   "%targetBlock = call i1 @DW_conv_Pipeline_In_Channel, i32 %in_ch, i32 %bitcast_ln339, i7 %select_ln317, i14 %p_mid2156, i3 %select_ln317_7, i64 %in_read, i32 %gmem, i1 %select_ln317_8, i15 %add_ln339_4, i64 %kernel_read, i32 %add8122_loc, i32 %add_loc" [kernel_attention.cpp:335]   --->   Operation 272 'call' 'targetBlock' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 36.5>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%add8122_loc_load = load i32 %add8122_loc"   --->   Operation 273 'load' 'add8122_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%add_loc_load = load i32 %add_loc"   --->   Operation 274 'load' 'add_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%br_ln335 = br i1 %targetBlock, void %for.end.loopexit, void %for.cond.cleanup55.loopexit" [kernel_attention.cpp:335]   --->   Operation 275 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (36.5ns)   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [kernel_attention.cpp:339]   --->   Operation 276 'writereq' 'gmem_addr_req' <Predicate = (!targetBlock)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 277 [1/1] (36.5ns)   --->   "%gmem_addr_req287 = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [kernel_attention.cpp:339]   --->   Operation 277 'writereq' 'gmem_addr_req287' <Predicate = (targetBlock)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 36.5>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln339_4 = bitcast i32 %add_loc_load" [kernel_attention.cpp:339]   --->   Operation 278 'bitcast' 'bitcast_ln339_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (36.5ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln339_4, i4 15" [kernel_attention.cpp:339]   --->   Operation 279 'write' 'write_ln339' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 36.5>
ST_18 : Operation 280 [5/5] (36.5ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 280 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 36.5>
ST_19 : Operation 281 [4/5] (36.5ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 281 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 36.5>
ST_20 : Operation 282 [3/5] (36.5ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 282 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 36.5>
ST_21 : Operation 283 [2/5] (36.5ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 283 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 36.5>
ST_22 : Operation 284 [1/5] (36.5ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 284 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln335 & !targetBlock)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln344 = br void %for.end" [kernel_attention.cpp:344]   --->   Operation 285 'br' 'br_ln344' <Predicate = (icmp_ln335 & !targetBlock)> <Delay = 0.00>
ST_22 : Operation 286 [1/5] (36.5ns)   --->   "%gmem_addr_resp288 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 286 'writeresp' 'gmem_addr_resp288' <Predicate = (icmp_ln335 & targetBlock)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 287 [1/1] (0.00ns)   --->   "%br_ln335 = br void %for.cond.cleanup55" [kernel_attention.cpp:335]   --->   Operation 287 'br' 'br_ln335' <Predicate = (icmp_ln335 & targetBlock)> <Delay = 0.00>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln335 = br void %for.end" [kernel_attention.cpp:335]   --->   Operation 288 'br' 'br_ln335' <Predicate = (targetBlock) | (!icmp_ln335)> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %or_ln317_2, void %if.then88, void %if.end94" [kernel_attention.cpp:344]   --->   Operation 289 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln317_5, i2 0" [kernel_attention.cpp:345]   --->   Operation 290 'bitconcatenate' 'shl_ln4' <Predicate = (!or_ln317_2)> <Delay = 0.00>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i10 %shl_ln4" [kernel_attention.cpp:345]   --->   Operation 291 'zext' 'zext_ln345' <Predicate = (!or_ln317_2)> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (1.14ns)   --->   "%add_ln345 = add i64 %zext_ln345, i64 %bias_read" [kernel_attention.cpp:345]   --->   Operation 292 'add' 'add_ln345' <Predicate = (!or_ln317_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln345, i32 2, i32 63" [kernel_attention.cpp:345]   --->   Operation 293 'partselect' 'trunc_ln8' <Predicate = (!or_ln317_2)> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i62 %trunc_ln8" [kernel_attention.cpp:345]   --->   Operation 294 'sext' 'sext_ln345' <Predicate = (!or_ln317_2)> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (0.00ns)   --->   "%gmem_addr_26 = getelementptr i32 %gmem, i64 %sext_ln345" [kernel_attention.cpp:345]   --->   Operation 295 'getelementptr' 'gmem_addr_26' <Predicate = (!or_ln317_2)> <Delay = 0.00>
ST_22 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln345_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_333, i32 2, i32 63" [kernel_attention.cpp:345]   --->   Operation 296 'partselect' 'trunc_ln345_1' <Predicate = (!or_ln317_2)> <Delay = 0.00>
ST_22 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln345_1 = sext i62 %trunc_ln345_1" [kernel_attention.cpp:345]   --->   Operation 297 'sext' 'sext_ln345_1' <Predicate = (!or_ln317_2)> <Delay = 0.00>
ST_22 : Operation 298 [1/1] (0.00ns)   --->   "%gmem_addr_27 = getelementptr i32 %gmem, i64 %sext_ln345_1" [kernel_attention.cpp:345]   --->   Operation 298 'getelementptr' 'gmem_addr_27' <Predicate = (!or_ln317_2)> <Delay = 0.00>

State 23 <SV = 16> <Delay = 36.5>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%bitcast_ln339_3 = bitcast i32 %add8122_loc_load" [kernel_attention.cpp:339]   --->   Operation 299 'bitcast' 'bitcast_ln339_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (36.5ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr, i32 %bitcast_ln339_3, i4 15" [kernel_attention.cpp:339]   --->   Operation 300 'write' 'write_ln339' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 17> <Delay = 36.5>
ST_24 : Operation 301 [5/5] (36.5ns)   --->   "%gmem_addr_resp288 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 301 'writeresp' 'gmem_addr_resp288' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 18> <Delay = 36.5>
ST_25 : Operation 302 [4/5] (36.5ns)   --->   "%gmem_addr_resp288 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 302 'writeresp' 'gmem_addr_resp288' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 19> <Delay = 36.5>
ST_26 : Operation 303 [3/5] (36.5ns)   --->   "%gmem_addr_resp288 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 303 'writeresp' 'gmem_addr_resp288' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 20> <Delay = 36.5>
ST_27 : Operation 304 [2/5] (36.5ns)   --->   "%gmem_addr_resp288 = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [kernel_attention.cpp:339]   --->   Operation 304 'writeresp' 'gmem_addr_resp288' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 22> <Delay = 36.5>
ST_28 : Operation 305 [7/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [kernel_attention.cpp:345]   --->   Operation 305 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 23> <Delay = 36.5>
ST_29 : Operation 306 [6/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [kernel_attention.cpp:345]   --->   Operation 306 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 307 [7/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [kernel_attention.cpp:345]   --->   Operation 307 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 24> <Delay = 36.5>
ST_30 : Operation 308 [5/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [kernel_attention.cpp:345]   --->   Operation 308 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 309 [6/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [kernel_attention.cpp:345]   --->   Operation 309 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 25> <Delay = 36.5>
ST_31 : Operation 310 [4/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [kernel_attention.cpp:345]   --->   Operation 310 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 311 [5/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [kernel_attention.cpp:345]   --->   Operation 311 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 26> <Delay = 36.5>
ST_32 : Operation 312 [3/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [kernel_attention.cpp:345]   --->   Operation 312 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 313 [4/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [kernel_attention.cpp:345]   --->   Operation 313 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 27> <Delay = 36.5>
ST_33 : Operation 314 [2/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [kernel_attention.cpp:345]   --->   Operation 314 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 315 [3/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [kernel_attention.cpp:345]   --->   Operation 315 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 28> <Delay = 36.5>
ST_34 : Operation 316 [1/7] (36.5ns)   --->   "%gmem_load_9_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_26, i32 1" [kernel_attention.cpp:345]   --->   Operation 316 'readreq' 'gmem_load_9_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 317 [2/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [kernel_attention.cpp:345]   --->   Operation 317 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 29> <Delay = 36.5>
ST_35 : Operation 318 [1/1] (36.5ns)   --->   "%gmem_addr_26_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_26" [kernel_attention.cpp:345]   --->   Operation 318 'read' 'gmem_addr_26_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 319 [1/7] (36.5ns)   --->   "%gmem_load_10_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [kernel_attention.cpp:345]   --->   Operation 319 'readreq' 'gmem_load_10_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 30> <Delay = 36.5>
ST_36 : Operation 320 [1/1] (36.5ns)   --->   "%gmem_addr_27_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_27" [kernel_attention.cpp:345]   --->   Operation 320 'read' 'gmem_addr_27_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 31> <Delay = 36.5>
ST_37 : Operation 321 [1/1] (0.00ns)   --->   "%bitcast_ln345 = bitcast i32 %gmem_addr_26_read" [kernel_attention.cpp:345]   --->   Operation 321 'bitcast' 'bitcast_ln345' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 322 [1/1] (0.00ns)   --->   "%bitcast_ln345_1 = bitcast i32 %gmem_addr_27_read" [kernel_attention.cpp:345]   --->   Operation 322 'bitcast' 'bitcast_ln345_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 323 [1/1] (30.7ns)   --->   "%add1 = fadd i32 %bitcast_ln345_1, i32 %bitcast_ln345" [kernel_attention.cpp:345]   --->   Operation 323 'fadd' 'add1' <Predicate = true> <Delay = 30.7> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 0> <II = 1> <Delay = 30.7> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 324 [1/1] (36.5ns)   --->   "%gmem_addr_27_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_27, i32 1" [kernel_attention.cpp:345]   --->   Operation 324 'writereq' 'gmem_addr_27_req' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 32> <Delay = 36.5>
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "%bitcast_ln345_2 = bitcast i32 %add1" [kernel_attention.cpp:345]   --->   Operation 325 'bitcast' 'bitcast_ln345_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 326 [1/1] (36.5ns)   --->   "%write_ln345 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_27, i32 %bitcast_ln345_2, i4 15" [kernel_attention.cpp:345]   --->   Operation 326 'write' 'write_ln345' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 33> <Delay = 36.5>
ST_39 : Operation 327 [5/5] (36.5ns)   --->   "%gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27" [kernel_attention.cpp:345]   --->   Operation 327 'writeresp' 'gmem_addr_27_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 34> <Delay = 36.5>
ST_40 : Operation 328 [4/5] (36.5ns)   --->   "%gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27" [kernel_attention.cpp:345]   --->   Operation 328 'writeresp' 'gmem_addr_27_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 35> <Delay = 36.5>
ST_41 : Operation 329 [3/5] (36.5ns)   --->   "%gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27" [kernel_attention.cpp:345]   --->   Operation 329 'writeresp' 'gmem_addr_27_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 36> <Delay = 36.5>
ST_42 : Operation 330 [2/5] (36.5ns)   --->   "%gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27" [kernel_attention.cpp:345]   --->   Operation 330 'writeresp' 'gmem_addr_27_resp' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 37> <Delay = 36.5>
ST_43 : Operation 331 [1/5] (36.5ns)   --->   "%gmem_addr_27_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_27" [kernel_attention.cpp:345]   --->   Operation 331 'writeresp' 'gmem_addr_27_resp' <Predicate = (!or_ln317_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln345 = br void %if.end94" [kernel_attention.cpp:345]   --->   Operation 332 'br' 'br_ln345' <Predicate = (!or_ln317_2)> <Delay = 0.00>
ST_43 : Operation 333 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [kernel_attention.cpp:317]   --->   Operation 333 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 334 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i10 %indvar_flatten26" [kernel_attention.cpp:317]   --->   Operation 334 'load' 'indvar_flatten26_load' <Predicate = (!or_ln315_1)> <Delay = 0.00>
ST_43 : Operation 335 [1/1] (0.00ns)   --->   "%indvar_flatten75_load = load i13 %indvar_flatten75" [kernel_attention.cpp:315]   --->   Operation 335 'load' 'indvar_flatten75_load' <Predicate = (!or_ln312)> <Delay = 0.00>
ST_43 : Operation 336 [1/1] (0.00ns)   --->   "%indvar_flatten132_load = load i16 %indvar_flatten132" [kernel_attention.cpp:312]   --->   Operation 336 'load' 'indvar_flatten132_load' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_43 : Operation 337 [1/1] (0.70ns)   --->   "%add_ln346 = add i8 %select_ln317_5, i8 1" [kernel_attention.cpp:346]   --->   Operation 337 'add' 'add_ln346' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 338 [12/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 338 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 339 [1/1] (0.71ns)   --->   "%add_ln317 = add i9 %indvar_flatten_load, i9 1" [kernel_attention.cpp:317]   --->   Operation 339 'add' 'add_ln317' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_9)   --->   "%or_ln317_4 = or i1 %select_ln315_5, i1 %select_ln312_6" [kernel_attention.cpp:317]   --->   Operation 340 'or' 'or_ln317_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln317_9)   --->   "%or_ln317_6 = or i1 %or_ln317_4, i1 %or_ln312" [kernel_attention.cpp:317]   --->   Operation 341 'or' 'or_ln317_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 342 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln317_9 = select i1 %or_ln317_6, i9 1, i9 %add_ln317" [kernel_attention.cpp:317]   --->   Operation 342 'select' 'select_ln317_9' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 343 [1/1] (0.72ns)   --->   "%add_ln317_1 = add i10 %indvar_flatten26_load, i10 1" [kernel_attention.cpp:317]   --->   Operation 343 'add' 'add_ln317_1' <Predicate = (!or_ln315_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 344 [1/1] (0.30ns)   --->   "%select_ln317_10 = select i1 %or_ln315_1, i10 1, i10 %add_ln317_1" [kernel_attention.cpp:317]   --->   Operation 344 'select' 'select_ln317_10' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 345 [1/1] (0.75ns)   --->   "%add_ln315_1 = add i13 %indvar_flatten75_load, i13 1" [kernel_attention.cpp:315]   --->   Operation 345 'add' 'add_ln315_1' <Predicate = (!or_ln312)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 346 [1/1] (0.32ns)   --->   "%select_ln315_6 = select i1 %or_ln312, i13 1, i13 %add_ln315_1" [kernel_attention.cpp:315]   --->   Operation 346 'select' 'select_ln315_6' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 347 [1/1] (0.78ns)   --->   "%add_ln312_1 = add i16 %indvar_flatten132_load, i16 1" [kernel_attention.cpp:312]   --->   Operation 347 'add' 'add_ln312_1' <Predicate = (!icmp_ln312)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 348 [1/1] (0.24ns)   --->   "%select_ln312_7 = select i1 %icmp_ln312, i16 1, i16 %add_ln312_1" [kernel_attention.cpp:312]   --->   Operation 348 'select' 'select_ln312_7' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 349 [1/1] (0.38ns)   --->   "%store_ln330 = store i18 %add_ln309, i18 %indvar_flatten205" [kernel_attention.cpp:330]   --->   Operation 349 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 350 [1/1] (0.38ns)   --->   "%store_ln330 = store i3 %p_mid2154_v_v, i3 %batch" [kernel_attention.cpp:330]   --->   Operation 350 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 351 [1/1] (0.38ns)   --->   "%store_ln330 = store i16 %select_ln312_7, i16 %indvar_flatten132" [kernel_attention.cpp:330]   --->   Operation 351 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 352 [1/1] (0.38ns)   --->   "%store_ln330 = store i3 %select_ln312_1, i3 %row" [kernel_attention.cpp:330]   --->   Operation 352 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 353 [1/1] (0.38ns)   --->   "%store_ln330 = store i13 %select_ln315_6, i13 %indvar_flatten75" [kernel_attention.cpp:330]   --->   Operation 353 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 354 [1/1] (0.38ns)   --->   "%store_ln330 = store i3 %select_ln315_1, i3 %col" [kernel_attention.cpp:330]   --->   Operation 354 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 355 [1/1] (0.38ns)   --->   "%store_ln330 = store i10 %select_ln317_10, i10 %indvar_flatten26" [kernel_attention.cpp:330]   --->   Operation 355 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 356 [1/1] (0.38ns)   --->   "%store_ln330 = store i9 %select_ln317_9, i9 %indvar_flatten" [kernel_attention.cpp:330]   --->   Operation 356 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 357 [1/1] (0.38ns)   --->   "%store_ln330 = store i32 %biasFlag_1_mid2, i32 %biasFlag" [kernel_attention.cpp:330]   --->   Operation 357 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>
ST_43 : Operation 358 [1/1] (0.38ns)   --->   "%store_ln330 = store i8 %add_ln346, i8 %out_ch" [kernel_attention.cpp:330]   --->   Operation 358 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>

State 44 <SV = 38> <Delay = 1.38>
ST_44 : Operation 359 [11/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 359 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 39> <Delay = 1.38>
ST_45 : Operation 360 [10/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 360 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 40> <Delay = 1.38>
ST_46 : Operation 361 [9/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 361 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 41> <Delay = 1.38>
ST_47 : Operation 362 [8/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 362 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 42> <Delay = 1.38>
ST_48 : Operation 363 [7/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 363 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 43> <Delay = 1.38>
ST_49 : Operation 364 [6/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 364 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 44> <Delay = 1.38>
ST_50 : Operation 365 [5/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 365 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 45> <Delay = 1.38>
ST_51 : Operation 366 [4/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 366 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 46> <Delay = 1.38>
ST_52 : Operation 367 [3/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 367 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 47> <Delay = 1.38>
ST_53 : Operation 368 [2/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 368 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 48> <Delay = 2.57>
ST_54 : Operation 369 [1/12] (1.38ns)   --->   "%urem_ln346 = urem i8 %add_ln346, i8 %p_read" [kernel_attention.cpp:346]   --->   Operation 369 'urem' 'urem_ln346' <Predicate = true> <Delay = 1.38> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 8> <Delay = 1.38> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 370 [1/1] (0.58ns)   --->   "%icmp_ln346 = icmp_eq  i8 %urem_ln346, i8 0" [kernel_attention.cpp:346]   --->   Operation 370 'icmp' 'icmp_ln346' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 371 [1/1] (0.88ns)   --->   "%add_ln347 = add i32 %select_ln317_6, i32 1" [kernel_attention.cpp:347]   --->   Operation 371 'add' 'add_ln347' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 372 [1/1] (0.22ns)   --->   "%groupIndex_1 = select i1 %icmp_ln346, i32 %add_ln347, i32 %select_ln317_6" [kernel_attention.cpp:346]   --->   Operation 372 'select' 'groupIndex_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 373 [1/1] (0.38ns)   --->   "%store_ln330 = store i32 %groupIndex_1, i32 %groupIndex" [kernel_attention.cpp:330]   --->   Operation 373 'store' 'store_ln330' <Predicate = true> <Delay = 0.38>
ST_54 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln330 = br void %In_Channel" [kernel_attention.cpp:330]   --->   Operation 374 'br' 'br_ln330' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
groupIndex                 (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
out_ch                     (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
biasFlag                   (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
indvar_flatten             (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
indvar_flatten26           (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
col                        (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
indvar_flatten75           (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
row                        (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
indvar_flatten132          (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
batch                      (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
indvar_flatten205          (alloca           ) [ 0111111111111111111111111111111111111111111111111111111]
out_read                   (read             ) [ 0011111111111111111111111111111111111111111111111111111]
p_read                     (read             ) [ 0011111111111111111111111111111111111111111111111111111]
bias_read                  (read             ) [ 0011111111111111111111111111111111111111111111111111111]
kernel_read                (read             ) [ 0011111111111111111111111111111111111111111111111111111]
in_read                    (read             ) [ 0011111111111111111111111111111111111111111111111111111]
add_loc                    (alloca           ) [ 0011111111111111111111111111111111111111111111111111111]
add8122_loc                (alloca           ) [ 0011111111111111111111111111111111111111111111111111111]
specinterface_ln0          (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000]
p_read4_cast               (zext             ) [ 0011111111111111111111111111111111111111111111111111111]
cast1                      (zext             ) [ 0011111111111111111111111111111111111111111111111111111]
p_read4_cast265            (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_s                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_35_cast                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
bound31                    (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
bound31_cast               (sext             ) [ 0011111111111111111111111111111111111111111111111111111]
cast79_cast_cast           (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl1                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl10_cast               (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
bound80                    (sub              ) [ 0011111111111111111111111111111111111111111111111111111]
tmp_13                     (bitconcatenate   ) [ 0011111111111111111111111111111111111111111111111111111]
icmp_ln330                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln309                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln309                   (br               ) [ 0111111111111111111111111111111111111111111111111111111]
kernel_row                 (phi              ) [ 0011110000000000000000000000000000000000000000000000000]
kernel_col                 (phi              ) [ 0011110000000000000000000000000000000000000000000000000]
row_1                      (load             ) [ 0001110000000000000000000000000000000000000000000000000]
indvar_flatten205_load     (load             ) [ 0000000000000000000000000000000000000000000000000000000]
kernel_row_cast            (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty                      (add              ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast2                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl                      (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl_cast                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_330                  (sub              ) [ 0001110000000000000000000000000000000000000000000000000]
zext_ln327                 (zext             ) [ 0001110000000000000000000000000000000000000000000000000]
xor_ln339                  (xor              ) [ 0001110000000000000000000000000000000000000000000000000]
icmp_ln309                 (icmp             ) [ 0011111111111111111111111111111111111111111111111111111]
add_ln309                  (add              ) [ 0001111111111111111111111111111111111111111100000000000]
br_ln309                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
indvar_flatten_load_4      (load             ) [ 0000000000000000000000000000000000000000000000000000000]
indvar_flatten26_load_1    (load             ) [ 0000000000000000000000000000000000000000000000000000000]
indvar_flatten75_load_1    (load             ) [ 0000000000000000000000000000000000000000000000000000000]
indvar_flatten132_load_1   (load             ) [ 0000000000000000000000000000000000000000000000000000000]
batch_load                 (load             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln312                 (icmp             ) [ 0001111111111111111111111111111111111111111100000000000]
add_ln309_1                (add              ) [ 0000000000000000000000000000000000000000000000000000000]
p_mid2154_v_v              (select           ) [ 0001111111111111111111111111111111111111111100000000000]
p_mid2154_v                (zext             ) [ 0001100000000000000000000000000000000000000000000000000]
empty_332                  (trunc            ) [ 0001111000000000000000000000000000000000000000000000000]
icmp_ln317                 (icmp             ) [ 0001100000000000000000000000000000000000000000000000000]
icmp_ln317_1               (icmp             ) [ 0001100000000000000000000000000000000000000000000000000]
icmp_ln315                 (icmp             ) [ 0001110000000000000000000000000000000000000000000000000]
ret_ln357                  (ret              ) [ 0000000000000000000000000000000000000000000000000000000]
out_ch_load                (load             ) [ 0000000000000000000000000000000000000000000000000000000]
not_exitcond_flatten134    (xor              ) [ 0000011000000000000000000000000000000000000000000000000]
p_mid2154                  (mul              ) [ 0000010000000000000000000000000000000000000000000000000]
icmp_ln330_1               (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln330_mid2192         (select           ) [ 0000000000000000000000000000000000000000000000000000000]
exitcond_flatten_mid2196   (select           ) [ 0000000000000000000000000000000000000000000000000000000]
exitcond_flatten28_mid2200 (select           ) [ 0000000000000000000000000000000000000000000000000000000]
exitcond_flatten77_mid2204 (and              ) [ 0000010000000000000000000000000000000000000000000000000]
select_ln312_4             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln312_5             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln312_6             (select           ) [ 0000011111111111111111111111111111111111111100000000000]
or_ln315                   (or               ) [ 0000010000000000000000000000000000000000000000000000000]
select_ln315_4             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln315_5             (select           ) [ 0000011111111111111111111111111111111111111100000000000]
select_ln317_4             (select           ) [ 0000011000000000000000000000000000000000000000000000000]
or_ln317                   (or               ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln317_1                 (or               ) [ 0000010000000000000000000000000000000000000000000000000]
or_ln317_3                 (or               ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln317_5             (select           ) [ 0000011111111111111111111111111111111111111100000000000]
zext_ln330                 (zext             ) [ 0000010000000000000000000000000000000000000000000000000]
groupIndex_load            (load             ) [ 0000000000000000000000000000000000000000000000000000000]
col_load                   (load             ) [ 0000000000000000000000000000000000000000000000000000000]
row_mid2142                (select           ) [ 0000000000000000000000000000000000000000000000000000000]
kernel_row_mid2146         (and              ) [ 0000000000000000000000000000000000000000000000000000000]
kernel_col_mid2149         (and              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln338_mid2180         (select           ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln312                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln312                   (or               ) [ 0000001111111111111111111111111111111111111100000000000]
select_ln312               (select           ) [ 0000000000000000000000000000000000000000000000000000000]
xor_ln312                  (xor              ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln312_1                 (or               ) [ 0000001000000000000000000000000000000000000000000000000]
and_ln312                  (and              ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln312_1                (and              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln312_1             (select           ) [ 0000001111111111111111111111111111111111111100000000000]
zext_ln319                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast2_mid198             (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl_mid                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl_cast_mid1104         (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_mid1106                  (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln312_2             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln327                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln312_3             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln315                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
xor_ln315                  (xor              ) [ 0000001000000000000000000000000000000000000000000000000]
and_ln315                  (and              ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln315_1                (and              ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln315_1                 (or               ) [ 0000001111111111111111111111111111111111111100000000000]
select_ln315_1             (select           ) [ 0000001111111111111111111111111111111111111100000000000]
select_ln315_3_cast        (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast2_mid145             (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl_mid2                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl_cast_mid151          (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_mid153                   (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln315_2             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln315_3             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
xor_ln315_1                (xor              ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln315_3                (and              ) [ 0000000000000000000000000000000000000000000000000000000]
xor_ln319                  (xor              ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln319                   (or               ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln319_1                 (or               ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln319_2                 (or               ) [ 0000000000000000000000000000000000000000000000000000000]
xor_ln317                  (xor              ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln317                  (and              ) [ 0000000000000000000000000000000000000000000000000000000]
kernel_row_cast_mid1       (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_mid1                     (add              ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast2_mid1               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl_mid1                 (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_shl_cast_mid1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_mid112                   (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln317               (select           ) [ 0000001111111111000000000000000000000000000000000000000]
select_ln317_1             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln317_3             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
kernel_row_mid2            (select           ) [ 0110001111111111111111111111111111111111111111111111111]
xor_ln322                  (xor              ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln322                   (or               ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln322_1                 (or               ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln322_2                 (or               ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln322_3                 (or               ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln317_5                 (or               ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln317_6             (select           ) [ 0000001111111111111111111111111111111111111111111111111]
zext_ln327_1               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln327_1                (add              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln317_7             (select           ) [ 0000001111111111000000000000000000000000000000000000000]
xor_ln339_1                (xor              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln317_8             (select           ) [ 0000001111111111000000000000000000000000000000000000000]
kernel_col_mid2            (select           ) [ 0110001111111111111111111111111111111111111111111111111]
add_ln332                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln332                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln332_1               (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
sub_ln332                  (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln332_1                (add              ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln332                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln332_1                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
sub_ln332_1                (sub              ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln335                  (shl              ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln335_1                (shl              ) [ 0000000000000000000000000000000000000000000000000000000]
in_ch                      (add              ) [ 0000001111111111000000000000000000000000000000000000000]
add_ln332_214              (add              ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_16                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_41_cast                (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
empty_333                  (add              ) [ 0000001111111111111111111111000000000000000000000000000]
icmp_ln335                 (icmp             ) [ 0000001111111111111111111111000000000000000000000000000]
biasFlag_load              (load             ) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln0           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
empty_331                  (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000]
p_mid2156_v                (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
p_mid2156                  (mul              ) [ 0000000111111111000000000000000000000000000000000000000]
tobool87_not263            (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
tobool87_not_mid2186       (and              ) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln0           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln312_2                (and              ) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln0           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln315               (select           ) [ 0000000000000000000000000000000000000000000000000000000]
and_ln315_2                (and              ) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln0           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tobool87_not_mid118        (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln317_2             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
specloopname_ln0           (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln317_2                 (or               ) [ 0000000111111111111111111111111111111111111100000000000]
biasFlag_1_mid2            (select           ) [ 0000000111111111111111111111111111111111111100000000000]
specloopname_ln324         (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_14                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast9                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
tmp_15                     (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
p_cast8                    (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln335                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln                   (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln339                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr                  (getelementptr    ) [ 0000000111111111111111111111000000000000000000000000000]
add_ln339_4                (add              ) [ 0000000111111111000000000000000000000000000000000000000]
gmem_load_req              (readreq          ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_read             (read             ) [ 0000000000000010000000000000000000000000000000000000000]
bitcast_ln339              (bitcast          ) [ 0000000000000001000000000000000000000000000000000000000]
targetBlock                (call             ) [ 0011111000000000111111111111111111111111111111111111111]
add8122_loc_load           (load             ) [ 0000000000000000000000010000000000000000000000000000000]
add_loc_load               (load             ) [ 0000000000000000010000000000000000000000000000000000000]
br_ln335                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_req              (writereq         ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_req287           (writereq         ) [ 0000000000000000000000000000000000000000000000000000000]
bitcast_ln339_4            (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
write_ln339                (write            ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_resp             (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln344                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_resp288          (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln335                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln335                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln344                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
shl_ln4                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000]
zext_ln345                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln345                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
trunc_ln8                  (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln345                 (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_26               (getelementptr    ) [ 0000000000000000000000000000111111110000000000000000000]
trunc_ln345_1              (partselect       ) [ 0000000000000000000000000000000000000000000000000000000]
sext_ln345_1               (sext             ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_27               (getelementptr    ) [ 0000000000000000000000000000111111111111111100000000000]
bitcast_ln339_3            (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
write_ln339                (write            ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_load_9_req            (readreq          ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_26_read          (read             ) [ 0000000000000000000000000000000000001100000000000000000]
gmem_load_10_req           (readreq          ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_27_read          (read             ) [ 0000000000000000000000000000000000000100000000000000000]
bitcast_ln345              (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
bitcast_ln345_1            (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
add1                       (fadd             ) [ 0000000000000000000000000000000000000010000000000000000]
gmem_addr_27_req           (writereq         ) [ 0000000000000000000000000000000000000000000000000000000]
bitcast_ln345_2            (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000]
write_ln345                (write            ) [ 0000000000000000000000000000000000000000000000000000000]
gmem_addr_27_resp          (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln345                   (br               ) [ 0000000000000000000000000000000000000000000000000000000]
indvar_flatten_load        (load             ) [ 0000000000000000000000000000000000000000000000000000000]
indvar_flatten26_load      (load             ) [ 0000000000000000000000000000000000000000000000000000000]
indvar_flatten75_load      (load             ) [ 0000000000000000000000000000000000000000000000000000000]
indvar_flatten132_load     (load             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln346                  (add              ) [ 0000000000000000000000000000000000000000000011111111111]
add_ln317                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln317_4                 (or               ) [ 0000000000000000000000000000000000000000000000000000000]
or_ln317_6                 (or               ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln317_9             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln317_1                (add              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln317_10            (select           ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln315_1                (add              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln315_6             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln312_1                (add              ) [ 0000000000000000000000000000000000000000000000000000000]
select_ln312_7             (select           ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
urem_ln346                 (urem             ) [ 0000000000000000000000000000000000000000000000000000000]
icmp_ln346                 (icmp             ) [ 0000000000000000000000000000000000000000000000000000000]
add_ln347                  (add              ) [ 0000000000000000000000000000000000000000000000000000000]
groupIndex_1               (select           ) [ 0000000000000000000000000000000000000000000000000000000]
store_ln330                (store            ) [ 0000000000000000000000000000000000000000000000000000000]
br_ln330                   (br               ) [ 0111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i12.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i14.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i17.i2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Batch_Out_Column_Kernel_Col_Output_Channel_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_Row_Kernel_Row_Kernel_Col_Output_Channel_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_Column_Kernel_Col_Output_Channel_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kernel_Row_Kernel_Col_Output_Channel_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Kernel_Col_Output_Channel_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_49"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DW_conv_Pipeline_In_Channel"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1004" name="groupIndex_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="groupIndex/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="out_ch_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_ch/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="biasFlag_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="biasFlag/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="indvar_flatten_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="indvar_flatten26_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten26/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="col_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvar_flatten75_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten75/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="row_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten132_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten132/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="batch_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="batch/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten205_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten205/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="add_loc_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_loc/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add8122_loc_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add8122_loc/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="out_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="bias_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="kernel_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="in_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_writeresp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_req/6 gmem_addr_req/16 gmem_addr_req287/16 gmem_addr_resp/18 gmem_addr_resp288/24 "/>
</bind>
</comp>

<comp id="235" class="1004" name="gmem_addr_read_read_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="7"/>
<pin id="238" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/13 "/>
</bind>
</comp>

<comp id="241" class="1004" name="write_ln339_write_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="11"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="0" index="3" bw="1" slack="0"/>
<pin id="246" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln339/17 "/>
</bind>
</comp>

<comp id="250" class="1004" name="write_ln339_write_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="11"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="0" index="3" bw="1" slack="0"/>
<pin id="255" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln339/23 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_readreq_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_9_req/28 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_writeresp_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_10_req/29 gmem_addr_27_req/37 gmem_addr_27_resp/39 "/>
</bind>
</comp>

<comp id="272" class="1004" name="gmem_addr_26_read_read_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="8"/>
<pin id="275" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_26_read/35 "/>
</bind>
</comp>

<comp id="277" class="1004" name="gmem_addr_27_read_read_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="9"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_27_read/36 "/>
</bind>
</comp>

<comp id="283" class="1004" name="write_ln345_write_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="11"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="0" index="3" bw="1" slack="0"/>
<pin id="288" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln345/38 "/>
</bind>
</comp>

<comp id="292" class="1005" name="kernel_row_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="kernel_row (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="kernel_row_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="1"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="1" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kernel_row/2 "/>
</bind>
</comp>

<comp id="304" class="1005" name="kernel_col_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="kernel_col (phireg) "/>
</bind>
</comp>

<comp id="308" class="1004" name="kernel_col_phi_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="1" slack="1"/>
<pin id="312" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kernel_col/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_DW_conv_Pipeline_In_Channel_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="9"/>
<pin id="319" dir="0" index="2" bw="32" slack="0"/>
<pin id="320" dir="0" index="3" bw="7" slack="9"/>
<pin id="321" dir="0" index="4" bw="14" slack="8"/>
<pin id="322" dir="0" index="5" bw="3" slack="9"/>
<pin id="323" dir="0" index="6" bw="64" slack="13"/>
<pin id="324" dir="0" index="7" bw="32" slack="0"/>
<pin id="325" dir="0" index="8" bw="1" slack="9"/>
<pin id="326" dir="0" index="9" bw="15" slack="8"/>
<pin id="327" dir="0" index="10" bw="64" slack="13"/>
<pin id="328" dir="0" index="11" bw="32" slack="13"/>
<pin id="329" dir="0" index="12" bw="32" slack="13"/>
<pin id="330" dir="1" index="13" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/14 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/37 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="1"/>
<pin id="339" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_4/2 indvar_flatten_load/43 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="1"/>
<pin id="342" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten26_load_1/2 indvar_flatten26_load/43 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_load_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="13" slack="1"/>
<pin id="345" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten75_load_1/2 indvar_flatten75_load/43 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="1"/>
<pin id="348" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten132_load_1/2 indvar_flatten132_load/43 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="62" slack="0"/>
<pin id="351" dir="0" index="1" bw="64" slack="1"/>
<pin id="352" dir="0" index="2" bw="3" slack="0"/>
<pin id="353" dir="0" index="3" bw="7" slack="0"/>
<pin id="354" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 trunc_ln345_1/22 "/>
</bind>
</comp>

<comp id="358" class="1004" name="p_read4_cast_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read4_cast/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="cast1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_read4_cast265_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read4_cast265/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="8" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_35_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35_cast/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bound31_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bound31/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="bound31_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="bound31_cast/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="cast79_cast_cast_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="12" slack="0"/>
<pin id="394" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast79_cast_cast/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_shl1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="15" slack="0"/>
<pin id="398" dir="0" index="1" bw="12" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="p_shl10_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="15" slack="0"/>
<pin id="406" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl10_cast/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="bound80_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="0"/>
<pin id="410" dir="0" index="1" bw="13" slack="0"/>
<pin id="411" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="bound80/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_13_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="18" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="icmp_ln330_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln309_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="18" slack="0"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln309_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="3" slack="0"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln309_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln309_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="3" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln309_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="13" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln309_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="3" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln309_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="10" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln309_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="9" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln309_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln309_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln309_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln309/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="row_1_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="3" slack="1"/>
<pin id="485" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_1/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="indvar_flatten205_load_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="18" slack="1"/>
<pin id="488" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten205_load/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="kernel_row_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_row_cast/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="empty_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="3" slack="0"/>
<pin id="496" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_cast2_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_shl_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="3" slack="0"/>
<pin id="506" dir="0" index="2" bw="1" slack="0"/>
<pin id="507" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_shl_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="empty_330_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="3" slack="0"/>
<pin id="518" dir="1" index="2" bw="7" slack="3"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_330/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="zext_ln327_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln327/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="xor_ln339_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln339/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln309_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="18" slack="0"/>
<pin id="533" dir="0" index="1" bw="18" slack="1"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln309/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="add_ln309_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="18" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="18" slack="36"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln309/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="batch_load_load_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="3" slack="1"/>
<pin id="544" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="batch_load/2 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln312_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="1"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln312/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln309_1_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="3" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln309_1/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="p_mid2154_v_v_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="3" slack="0"/>
<pin id="559" dir="0" index="2" bw="3" slack="0"/>
<pin id="560" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid2154_v_v/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_mid2154_v_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid2154_v/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="empty_332_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="3" slack="0"/>
<pin id="570" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_332/2 "/>
</bind>
</comp>

<comp id="572" class="1004" name="icmp_ln317_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="9" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="1"/>
<pin id="575" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln317_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="10" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="1"/>
<pin id="580" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317_1/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln315_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="13" slack="0"/>
<pin id="584" dir="0" index="1" bw="12" slack="1"/>
<pin id="585" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/2 "/>
</bind>
</comp>

<comp id="587" class="1004" name="out_ch_load_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="8" slack="3"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_ch_load/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="not_exitcond_flatten134_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="2"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten134/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="icmp_ln330_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="0"/>
<pin id="597" dir="0" index="1" bw="8" slack="3"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln330_1/4 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln330_mid2192_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="2"/>
<pin id="602" dir="0" index="1" bw="1" slack="3"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="icmp_ln330_mid2192/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="exitcond_flatten_mid2196_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="2"/>
<pin id="608" dir="0" index="1" bw="1" slack="3"/>
<pin id="609" dir="0" index="2" bw="1" slack="2"/>
<pin id="610" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exitcond_flatten_mid2196/4 "/>
</bind>
</comp>

<comp id="611" class="1004" name="exitcond_flatten28_mid2200_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="2"/>
<pin id="613" dir="0" index="1" bw="1" slack="3"/>
<pin id="614" dir="0" index="2" bw="1" slack="2"/>
<pin id="615" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="exitcond_flatten28_mid2200/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="exitcond_flatten77_mid2204_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="2"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten77_mid2204/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln312_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="3"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312_4/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="select_ln312_5_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="1" slack="3"/>
<pin id="631" dir="0" index="2" bw="1" slack="0"/>
<pin id="632" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312_5/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="select_ln312_6_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="3"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312_6/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln315_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln315/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln315_4_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="3"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln315_4/4 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln315_5_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="3"/>
<pin id="658" dir="0" index="2" bw="1" slack="0"/>
<pin id="659" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln315_5/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="select_ln317_4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="1" slack="3"/>
<pin id="665" dir="0" index="2" bw="1" slack="0"/>
<pin id="666" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_4/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln317_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln317/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="or_ln317_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln317_1/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="or_ln317_3_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="2"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln317_3/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln317_5_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="0" index="2" bw="8" slack="0"/>
<pin id="690" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_5/4 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln330_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="8" slack="0"/>
<pin id="696" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln330/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="groupIndex_load_load_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="4"/>
<pin id="700" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="groupIndex_load/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="col_load_load_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="3" slack="4"/>
<pin id="703" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="row_mid2142_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="3"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="0" index="2" bw="3" slack="2147483647"/>
<pin id="708" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="row_mid2142/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="kernel_row_mid2146_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="1" slack="3"/>
<pin id="712" dir="0" index="1" bw="1" slack="1"/>
<pin id="713" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="kernel_row_mid2146/5 "/>
</bind>
</comp>

<comp id="715" class="1004" name="kernel_col_mid2149_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="3"/>
<pin id="717" dir="0" index="1" bw="1" slack="1"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="kernel_col_mid2149/5 "/>
</bind>
</comp>

<comp id="720" class="1004" name="zext_ln338_mid2180_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="3"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="0" index="2" bw="7" slack="3"/>
<pin id="724" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="zext_ln338_mid2180/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="add_ln312_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln312/5 "/>
</bind>
</comp>

<comp id="732" class="1004" name="or_ln312_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="0" index="1" bw="1" slack="3"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln312/5 "/>
</bind>
</comp>

<comp id="736" class="1004" name="select_ln312_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="1" slack="0"/>
<pin id="738" dir="0" index="1" bw="1" slack="0"/>
<pin id="739" dir="0" index="2" bw="3" slack="0"/>
<pin id="740" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312/5 "/>
</bind>
</comp>

<comp id="744" class="1004" name="xor_ln312_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="3"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln312/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="or_ln312_1_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="3"/>
<pin id="751" dir="0" index="1" bw="1" slack="0"/>
<pin id="752" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln312_1/5 "/>
</bind>
</comp>

<comp id="754" class="1004" name="and_ln312_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="0"/>
<pin id="756" dir="0" index="1" bw="1" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln312/5 "/>
</bind>
</comp>

<comp id="760" class="1004" name="and_ln312_1_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="1" slack="0"/>
<pin id="762" dir="0" index="1" bw="1" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln312_1/5 "/>
</bind>
</comp>

<comp id="766" class="1004" name="select_ln312_1_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="1"/>
<pin id="768" dir="0" index="1" bw="3" slack="0"/>
<pin id="769" dir="0" index="2" bw="3" slack="0"/>
<pin id="770" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312_1/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln319_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="3" slack="0"/>
<pin id="775" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln319/5 "/>
</bind>
</comp>

<comp id="777" class="1004" name="p_cast2_mid198_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2_mid198/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="p_shl_mid_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="0"/>
<pin id="783" dir="0" index="1" bw="3" slack="0"/>
<pin id="784" dir="0" index="2" bw="1" slack="0"/>
<pin id="785" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid/5 "/>
</bind>
</comp>

<comp id="789" class="1004" name="p_shl_cast_mid1104_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="6" slack="0"/>
<pin id="791" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1104/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="p_mid1106_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="0"/>
<pin id="795" dir="0" index="1" bw="3" slack="0"/>
<pin id="796" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid1106/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="select_ln312_2_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="0" index="1" bw="7" slack="0"/>
<pin id="802" dir="0" index="2" bw="7" slack="0"/>
<pin id="803" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312_2/5 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln327_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="1" slack="3"/>
<pin id="808" dir="0" index="1" bw="3" slack="0"/>
<pin id="809" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln327/5 "/>
</bind>
</comp>

<comp id="811" class="1004" name="select_ln312_3_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="0" index="2" bw="3" slack="0"/>
<pin id="815" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312_3/5 "/>
</bind>
</comp>

<comp id="819" class="1004" name="add_ln315_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="3" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln315/5 "/>
</bind>
</comp>

<comp id="825" class="1004" name="xor_ln315_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln315/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="and_ln315_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="1" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln315/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="and_ln315_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="1" slack="0"/>
<pin id="838" dir="0" index="1" bw="1" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln315_1/5 "/>
</bind>
</comp>

<comp id="842" class="1004" name="or_ln315_1_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="0" index="1" bw="1" slack="3"/>
<pin id="845" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln315_1/5 "/>
</bind>
</comp>

<comp id="846" class="1004" name="select_ln315_1_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="1"/>
<pin id="848" dir="0" index="1" bw="3" slack="0"/>
<pin id="849" dir="0" index="2" bw="3" slack="0"/>
<pin id="850" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln315_1/5 "/>
</bind>
</comp>

<comp id="853" class="1004" name="select_ln315_3_cast_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="0"/>
<pin id="855" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln315_3_cast/5 "/>
</bind>
</comp>

<comp id="857" class="1004" name="p_cast2_mid145_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="0"/>
<pin id="859" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2_mid145/5 "/>
</bind>
</comp>

<comp id="861" class="1004" name="p_shl_mid2_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="6" slack="0"/>
<pin id="863" dir="0" index="1" bw="3" slack="0"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid2/5 "/>
</bind>
</comp>

<comp id="869" class="1004" name="p_shl_cast_mid151_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="6" slack="0"/>
<pin id="871" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid151/5 "/>
</bind>
</comp>

<comp id="873" class="1004" name="p_mid153_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="6" slack="0"/>
<pin id="875" dir="0" index="1" bw="3" slack="0"/>
<pin id="876" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid153/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="select_ln315_2_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="1" slack="1"/>
<pin id="881" dir="0" index="1" bw="7" slack="0"/>
<pin id="882" dir="0" index="2" bw="7" slack="0"/>
<pin id="883" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln315_2/5 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln315_3_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="1"/>
<pin id="888" dir="0" index="1" bw="3" slack="0"/>
<pin id="889" dir="0" index="2" bw="3" slack="0"/>
<pin id="890" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln315_3/5 "/>
</bind>
</comp>

<comp id="893" class="1004" name="xor_ln315_1_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln315_1/5 "/>
</bind>
</comp>

<comp id="899" class="1004" name="and_ln315_3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="3"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln315_3/5 "/>
</bind>
</comp>

<comp id="904" class="1004" name="xor_ln319_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="3"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln319/5 "/>
</bind>
</comp>

<comp id="910" class="1004" name="or_ln319_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="3"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln319/5 "/>
</bind>
</comp>

<comp id="915" class="1004" name="or_ln319_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="1" slack="1"/>
<pin id="917" dir="0" index="1" bw="1" slack="0"/>
<pin id="918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln319_1/5 "/>
</bind>
</comp>

<comp id="920" class="1004" name="or_ln319_2_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="1"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln319_2/5 "/>
</bind>
</comp>

<comp id="925" class="1004" name="xor_ln317_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="1"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln317/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="and_ln317_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="1" slack="0"/>
<pin id="933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln317/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="kernel_row_cast_mid1_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kernel_row_cast_mid1/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="p_mid1_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="1" slack="0"/>
<pin id="942" dir="0" index="1" bw="3" slack="0"/>
<pin id="943" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/5 "/>
</bind>
</comp>

<comp id="946" class="1004" name="p_cast2_mid1_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="3" slack="0"/>
<pin id="948" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast2_mid1/5 "/>
</bind>
</comp>

<comp id="950" class="1004" name="p_shl_mid1_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="6" slack="0"/>
<pin id="952" dir="0" index="1" bw="3" slack="0"/>
<pin id="953" dir="0" index="2" bw="1" slack="0"/>
<pin id="954" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="p_shl_cast_mid1_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="6" slack="0"/>
<pin id="960" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="p_mid112_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="6" slack="0"/>
<pin id="964" dir="0" index="1" bw="3" slack="0"/>
<pin id="965" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid112/5 "/>
</bind>
</comp>

<comp id="968" class="1004" name="select_ln317_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="1"/>
<pin id="970" dir="0" index="1" bw="7" slack="0"/>
<pin id="971" dir="0" index="2" bw="7" slack="0"/>
<pin id="972" dir="1" index="3" bw="7" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="select_ln317_1_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="1"/>
<pin id="977" dir="0" index="1" bw="3" slack="0"/>
<pin id="978" dir="0" index="2" bw="3" slack="0"/>
<pin id="979" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_1/5 "/>
</bind>
</comp>

<comp id="982" class="1004" name="select_ln317_3_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="1"/>
<pin id="984" dir="0" index="1" bw="1" slack="0"/>
<pin id="985" dir="0" index="2" bw="1" slack="0"/>
<pin id="986" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_3/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="kernel_row_mid2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="1" slack="1"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="0" index="2" bw="1" slack="0"/>
<pin id="993" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kernel_row_mid2/5 "/>
</bind>
</comp>

<comp id="996" class="1004" name="xor_ln322_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="1" slack="3"/>
<pin id="998" dir="0" index="1" bw="1" slack="0"/>
<pin id="999" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln322/5 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="or_ln322_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="1" slack="3"/>
<pin id="1004" dir="0" index="1" bw="1" slack="0"/>
<pin id="1005" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln322/5 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="or_ln322_1_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="1" slack="1"/>
<pin id="1009" dir="0" index="1" bw="1" slack="0"/>
<pin id="1010" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln322_1/5 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="or_ln322_2_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1014" dir="0" index="1" bw="1" slack="0"/>
<pin id="1015" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln322_2/5 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="or_ln322_3_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="1"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln322_3/5 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="or_ln317_5_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="1"/>
<pin id="1024" dir="0" index="1" bw="1" slack="3"/>
<pin id="1025" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln317_5/5 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="select_ln317_6_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="0"/>
<pin id="1028" dir="0" index="1" bw="1" slack="0"/>
<pin id="1029" dir="0" index="2" bw="32" slack="0"/>
<pin id="1030" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_6/5 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln327_1_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln327_1/5 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="add_ln327_1_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="3" slack="0"/>
<pin id="1041" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln327_1/5 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="select_ln317_7_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="1"/>
<pin id="1046" dir="0" index="1" bw="3" slack="0"/>
<pin id="1047" dir="0" index="2" bw="3" slack="0"/>
<pin id="1048" dir="1" index="3" bw="3" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_7/5 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="xor_ln339_1_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="1" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln339_1/5 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="select_ln317_8_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="1"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="0" index="2" bw="1" slack="0"/>
<pin id="1061" dir="1" index="3" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_8/5 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="kernel_col_mid2_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="1" slack="1"/>
<pin id="1066" dir="0" index="1" bw="1" slack="0"/>
<pin id="1067" dir="0" index="2" bw="1" slack="0"/>
<pin id="1068" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kernel_col_mid2/5 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln332_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="10" slack="0"/>
<pin id="1073" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln332/5 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="shl_ln_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="13" slack="0"/>
<pin id="1076" dir="0" index="1" bw="10" slack="0"/>
<pin id="1077" dir="0" index="2" bw="1" slack="0"/>
<pin id="1078" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="zext_ln332_1_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="13" slack="0"/>
<pin id="1083" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln332_1/5 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="sub_ln332_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="13" slack="0"/>
<pin id="1087" dir="0" index="1" bw="10" slack="0"/>
<pin id="1088" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln332/5 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln332_1_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="14" slack="0"/>
<pin id="1093" dir="0" index="1" bw="3" slack="0"/>
<pin id="1094" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332_1/5 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="sext_ln332_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="14" slack="0"/>
<pin id="1099" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln332/5 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="shl_ln332_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="17" slack="0"/>
<pin id="1103" dir="0" index="1" bw="14" slack="0"/>
<pin id="1104" dir="0" index="2" bw="1" slack="0"/>
<pin id="1105" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln332_1/5 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="sub_ln332_1_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="17" slack="0"/>
<pin id="1111" dir="0" index="1" bw="14" slack="0"/>
<pin id="1112" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln332_1/5 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="shl_ln335_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="0"/>
<pin id="1117" dir="0" index="1" bw="4" slack="0"/>
<pin id="1118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln335/5 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="shl_ln335_1_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="32" slack="0"/>
<pin id="1123" dir="0" index="1" bw="4" slack="0"/>
<pin id="1124" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln335_1/5 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="in_ch_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="0"/>
<pin id="1129" dir="0" index="1" bw="32" slack="0"/>
<pin id="1130" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_ch/5 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="add_ln332_214_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="17" slack="0"/>
<pin id="1135" dir="0" index="1" bw="3" slack="0"/>
<pin id="1136" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln332_214/5 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="tmp_16_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="19" slack="0"/>
<pin id="1141" dir="0" index="1" bw="17" slack="0"/>
<pin id="1142" dir="0" index="2" bw="1" slack="0"/>
<pin id="1143" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="tmp_41_cast_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="19" slack="0"/>
<pin id="1149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_41_cast/5 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="empty_333_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="19" slack="0"/>
<pin id="1153" dir="0" index="1" bw="64" slack="4"/>
<pin id="1154" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_333/5 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="icmp_ln335_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="32" slack="0"/>
<pin id="1158" dir="0" index="1" bw="8" slack="0"/>
<pin id="1159" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln335/5 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="biasFlag_load_load_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="32" slack="5"/>
<pin id="1164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="biasFlag_load/6 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="p_mid2156_v_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="2" slack="4"/>
<pin id="1167" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_mid2156_v/6 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="p_mid2156_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="2" slack="0"/>
<pin id="1170" dir="0" index="1" bw="13" slack="0"/>
<pin id="1171" dir="1" index="2" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid2156/6 "/>
</bind>
</comp>

<comp id="1174" class="1004" name="tobool87_not263_fu_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="32" slack="0"/>
<pin id="1176" dir="0" index="1" bw="1" slack="0"/>
<pin id="1177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool87_not263/6 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="tobool87_not_mid2186_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="0" index="1" bw="1" slack="2"/>
<pin id="1183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tobool87_not_mid2186/6 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="and_ln312_2_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="1"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln312_2/6 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="select_ln315_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="1" slack="1"/>
<pin id="1192" dir="0" index="1" bw="1" slack="0"/>
<pin id="1193" dir="0" index="2" bw="32" slack="0"/>
<pin id="1194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln315/6 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="and_ln315_2_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="1" slack="0"/>
<pin id="1199" dir="0" index="1" bw="1" slack="1"/>
<pin id="1200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln315_2/6 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="tobool87_not_mid118_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="32" slack="0"/>
<pin id="1204" dir="0" index="1" bw="1" slack="0"/>
<pin id="1205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool87_not_mid118/6 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="select_ln317_2_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="1" slack="2"/>
<pin id="1210" dir="0" index="1" bw="1" slack="0"/>
<pin id="1211" dir="0" index="2" bw="1" slack="0"/>
<pin id="1212" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_2/6 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="or_ln317_2_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="2"/>
<pin id="1217" dir="0" index="1" bw="1" slack="0"/>
<pin id="1218" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln317_2/6 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="biasFlag_1_mid2_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="2"/>
<pin id="1222" dir="0" index="1" bw="1" slack="0"/>
<pin id="1223" dir="0" index="2" bw="32" slack="0"/>
<pin id="1224" dir="1" index="3" bw="32" slack="32"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="biasFlag_1_mid2/6 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="tmp_14_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="12" slack="0"/>
<pin id="1229" dir="0" index="1" bw="8" slack="2"/>
<pin id="1230" dir="0" index="2" bw="1" slack="0"/>
<pin id="1231" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="1234" class="1004" name="p_cast9_fu_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="12" slack="0"/>
<pin id="1236" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast9/6 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="tmp_15_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="14" slack="0"/>
<pin id="1240" dir="0" index="1" bw="8" slack="2"/>
<pin id="1241" dir="0" index="2" bw="1" slack="0"/>
<pin id="1242" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="p_cast8_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="14" slack="0"/>
<pin id="1247" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/6 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="sext_ln339_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="62" slack="0"/>
<pin id="1251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln339/6 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="gmem_addr_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="32" slack="0"/>
<pin id="1255" dir="0" index="1" bw="62" slack="0"/>
<pin id="1256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="add_ln339_4_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="14" slack="0"/>
<pin id="1262" dir="0" index="1" bw="12" slack="0"/>
<pin id="1263" dir="1" index="2" bw="15" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln339_4/6 "/>
</bind>
</comp>

<comp id="1266" class="1004" name="bitcast_ln339_fu_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="32" slack="1"/>
<pin id="1268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln339/14 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="add8122_loc_load_load_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="15"/>
<pin id="1272" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add8122_loc_load/16 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="add_loc_load_load_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="15"/>
<pin id="1275" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_loc_load/16 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="bitcast_ln339_4_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln339_4/17 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="shl_ln4_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="10" slack="0"/>
<pin id="1282" dir="0" index="1" bw="8" slack="18"/>
<pin id="1283" dir="0" index="2" bw="1" slack="0"/>
<pin id="1284" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/22 "/>
</bind>
</comp>

<comp id="1287" class="1004" name="zext_ln345_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="10" slack="0"/>
<pin id="1289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345/22 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="add_ln345_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="10" slack="0"/>
<pin id="1293" dir="0" index="1" bw="64" slack="21"/>
<pin id="1294" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln345/22 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="trunc_ln8_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="62" slack="0"/>
<pin id="1298" dir="0" index="1" bw="64" slack="0"/>
<pin id="1299" dir="0" index="2" bw="3" slack="0"/>
<pin id="1300" dir="0" index="3" bw="7" slack="0"/>
<pin id="1301" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/22 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="sext_ln345_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="62" slack="0"/>
<pin id="1308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln345/22 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="gmem_addr_26_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="0"/>
<pin id="1312" dir="0" index="1" bw="62" slack="0"/>
<pin id="1313" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_26/22 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="sext_ln345_1_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="62" slack="0"/>
<pin id="1318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln345_1/22 "/>
</bind>
</comp>

<comp id="1320" class="1004" name="gmem_addr_27_fu_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="32" slack="0"/>
<pin id="1322" dir="0" index="1" bw="62" slack="0"/>
<pin id="1323" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_27/22 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="bitcast_ln339_3_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln339_3/23 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="bitcast_ln345_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="32" slack="2"/>
<pin id="1332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln345/37 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="bitcast_ln345_1_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="32" slack="1"/>
<pin id="1336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln345_1/37 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="bitcast_ln345_2_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="32" slack="1"/>
<pin id="1340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln345_2/38 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="add_ln346_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="8" slack="34"/>
<pin id="1344" dir="0" index="1" bw="1" slack="0"/>
<pin id="1345" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/43 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="grp_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="8" slack="0"/>
<pin id="1349" dir="0" index="1" bw="8" slack="37"/>
<pin id="1350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln346/43 "/>
</bind>
</comp>

<comp id="1352" class="1004" name="add_ln317_fu_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="9" slack="0"/>
<pin id="1354" dir="0" index="1" bw="1" slack="0"/>
<pin id="1355" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317/43 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="or_ln317_4_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="1" slack="34"/>
<pin id="1360" dir="0" index="1" bw="1" slack="34"/>
<pin id="1361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln317_4/43 "/>
</bind>
</comp>

<comp id="1362" class="1004" name="or_ln317_6_fu_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="1" slack="0"/>
<pin id="1364" dir="0" index="1" bw="1" slack="33"/>
<pin id="1365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln317_6/43 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="select_ln317_9_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="1" slack="0"/>
<pin id="1369" dir="0" index="1" bw="1" slack="0"/>
<pin id="1370" dir="0" index="2" bw="9" slack="0"/>
<pin id="1371" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_9/43 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="add_ln317_1_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="10" slack="0"/>
<pin id="1377" dir="0" index="1" bw="1" slack="0"/>
<pin id="1378" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln317_1/43 "/>
</bind>
</comp>

<comp id="1381" class="1004" name="select_ln317_10_fu_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="1" slack="33"/>
<pin id="1383" dir="0" index="1" bw="1" slack="0"/>
<pin id="1384" dir="0" index="2" bw="10" slack="0"/>
<pin id="1385" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln317_10/43 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="add_ln315_1_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="13" slack="0"/>
<pin id="1390" dir="0" index="1" bw="1" slack="0"/>
<pin id="1391" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln315_1/43 "/>
</bind>
</comp>

<comp id="1394" class="1004" name="select_ln315_6_fu_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="1" slack="33"/>
<pin id="1396" dir="0" index="1" bw="1" slack="0"/>
<pin id="1397" dir="0" index="2" bw="13" slack="0"/>
<pin id="1398" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln315_6/43 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="add_ln312_1_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="16" slack="0"/>
<pin id="1403" dir="0" index="1" bw="1" slack="0"/>
<pin id="1404" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln312_1/43 "/>
</bind>
</comp>

<comp id="1407" class="1004" name="select_ln312_7_fu_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="1" slack="36"/>
<pin id="1409" dir="0" index="1" bw="1" slack="0"/>
<pin id="1410" dir="0" index="2" bw="16" slack="0"/>
<pin id="1411" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln312_7/43 "/>
</bind>
</comp>

<comp id="1414" class="1004" name="store_ln330_store_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="18" slack="36"/>
<pin id="1416" dir="0" index="1" bw="18" slack="37"/>
<pin id="1417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/43 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="store_ln330_store_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="3" slack="36"/>
<pin id="1420" dir="0" index="1" bw="3" slack="37"/>
<pin id="1421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/43 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="store_ln330_store_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="16" slack="0"/>
<pin id="1424" dir="0" index="1" bw="16" slack="37"/>
<pin id="1425" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/43 "/>
</bind>
</comp>

<comp id="1427" class="1004" name="store_ln330_store_fu_1427">
<pin_list>
<pin id="1428" dir="0" index="0" bw="3" slack="33"/>
<pin id="1429" dir="0" index="1" bw="3" slack="37"/>
<pin id="1430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/43 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="store_ln330_store_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="13" slack="0"/>
<pin id="1433" dir="0" index="1" bw="13" slack="37"/>
<pin id="1434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/43 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="store_ln330_store_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="3" slack="33"/>
<pin id="1438" dir="0" index="1" bw="3" slack="37"/>
<pin id="1439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/43 "/>
</bind>
</comp>

<comp id="1440" class="1004" name="store_ln330_store_fu_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="10" slack="0"/>
<pin id="1442" dir="0" index="1" bw="10" slack="37"/>
<pin id="1443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/43 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="store_ln330_store_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="9" slack="0"/>
<pin id="1447" dir="0" index="1" bw="9" slack="37"/>
<pin id="1448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/43 "/>
</bind>
</comp>

<comp id="1450" class="1004" name="store_ln330_store_fu_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="32" slack="32"/>
<pin id="1452" dir="0" index="1" bw="32" slack="37"/>
<pin id="1453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/43 "/>
</bind>
</comp>

<comp id="1454" class="1004" name="store_ln330_store_fu_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="8" slack="0"/>
<pin id="1456" dir="0" index="1" bw="8" slack="37"/>
<pin id="1457" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/43 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="icmp_ln346_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="8" slack="0"/>
<pin id="1461" dir="0" index="1" bw="1" slack="0"/>
<pin id="1462" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln346/54 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="add_ln347_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="44"/>
<pin id="1467" dir="0" index="1" bw="1" slack="0"/>
<pin id="1468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln347/54 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="groupIndex_1_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="1" slack="0"/>
<pin id="1472" dir="0" index="1" bw="32" slack="0"/>
<pin id="1473" dir="0" index="2" bw="32" slack="44"/>
<pin id="1474" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="groupIndex_1/54 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="store_ln330_store_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="32" slack="0"/>
<pin id="1479" dir="0" index="1" bw="32" slack="48"/>
<pin id="1480" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln330/54 "/>
</bind>
</comp>

<comp id="1482" class="1007" name="grp_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="3" slack="0"/>
<pin id="1484" dir="0" index="1" bw="8" slack="1"/>
<pin id="1485" dir="0" index="2" bw="8" slack="0"/>
<pin id="1486" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="p_mid2154/2 add_ln332/4 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="groupIndex_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="32" slack="0"/>
<pin id="1493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="groupIndex "/>
</bind>
</comp>

<comp id="1498" class="1005" name="out_ch_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="0"/>
<pin id="1500" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="out_ch "/>
</bind>
</comp>

<comp id="1505" class="1005" name="biasFlag_reg_1505">
<pin_list>
<pin id="1506" dir="0" index="0" bw="32" slack="0"/>
<pin id="1507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="biasFlag "/>
</bind>
</comp>

<comp id="1512" class="1005" name="indvar_flatten_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="9" slack="0"/>
<pin id="1514" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="1519" class="1005" name="indvar_flatten26_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="10" slack="0"/>
<pin id="1521" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten26 "/>
</bind>
</comp>

<comp id="1526" class="1005" name="col_reg_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="3" slack="0"/>
<pin id="1528" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1533" class="1005" name="indvar_flatten75_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="13" slack="0"/>
<pin id="1535" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten75 "/>
</bind>
</comp>

<comp id="1540" class="1005" name="row_reg_1540">
<pin_list>
<pin id="1541" dir="0" index="0" bw="3" slack="0"/>
<pin id="1542" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="1547" class="1005" name="indvar_flatten132_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="16" slack="0"/>
<pin id="1549" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten132 "/>
</bind>
</comp>

<comp id="1554" class="1005" name="batch_reg_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="3" slack="0"/>
<pin id="1556" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="batch "/>
</bind>
</comp>

<comp id="1561" class="1005" name="indvar_flatten205_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="18" slack="0"/>
<pin id="1563" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten205 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="out_read_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="64" slack="4"/>
<pin id="1570" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="out_read "/>
</bind>
</comp>

<comp id="1573" class="1005" name="p_read_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="8" slack="3"/>
<pin id="1575" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="1579" class="1005" name="bias_read_reg_1579">
<pin_list>
<pin id="1580" dir="0" index="0" bw="64" slack="21"/>
<pin id="1581" dir="1" index="1" bw="64" slack="21"/>
</pin_list>
<bind>
<opset="bias_read "/>
</bind>
</comp>

<comp id="1584" class="1005" name="kernel_read_reg_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="64" slack="13"/>
<pin id="1586" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="kernel_read "/>
</bind>
</comp>

<comp id="1589" class="1005" name="in_read_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="64" slack="13"/>
<pin id="1591" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="in_read "/>
</bind>
</comp>

<comp id="1594" class="1005" name="add_loc_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="32" slack="13"/>
<pin id="1596" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="add_loc "/>
</bind>
</comp>

<comp id="1600" class="1005" name="add8122_loc_reg_1600">
<pin_list>
<pin id="1601" dir="0" index="0" bw="32" slack="13"/>
<pin id="1602" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="add8122_loc "/>
</bind>
</comp>

<comp id="1606" class="1005" name="p_read4_cast_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="10" slack="1"/>
<pin id="1608" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_read4_cast "/>
</bind>
</comp>

<comp id="1612" class="1005" name="cast1_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="9" slack="1"/>
<pin id="1614" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="cast1 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="bound31_cast_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="13" slack="1"/>
<pin id="1619" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="bound31_cast "/>
</bind>
</comp>

<comp id="1622" class="1005" name="bound80_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="16" slack="1"/>
<pin id="1624" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bound80 "/>
</bind>
</comp>

<comp id="1627" class="1005" name="tmp_13_reg_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="18" slack="1"/>
<pin id="1629" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1632" class="1005" name="icmp_ln330_reg_1632">
<pin_list>
<pin id="1633" dir="0" index="0" bw="1" slack="3"/>
<pin id="1634" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln330 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="empty_330_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="7" slack="3"/>
<pin id="1650" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="empty_330 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="zext_ln327_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="3" slack="3"/>
<pin id="1655" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln327 "/>
</bind>
</comp>

<comp id="1658" class="1005" name="xor_ln339_reg_1658">
<pin_list>
<pin id="1659" dir="0" index="0" bw="1" slack="3"/>
<pin id="1660" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="xor_ln339 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="add_ln309_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="18" slack="36"/>
<pin id="1668" dir="1" index="1" bw="18" slack="36"/>
</pin_list>
<bind>
<opset="add_ln309 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="icmp_ln312_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="1" slack="2"/>
<pin id="1673" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln312 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="p_mid2154_v_v_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="3" slack="36"/>
<pin id="1691" dir="1" index="1" bw="3" slack="36"/>
</pin_list>
<bind>
<opset="p_mid2154_v_v "/>
</bind>
</comp>

<comp id="1694" class="1005" name="p_mid2154_v_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="10" slack="1"/>
<pin id="1696" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_mid2154_v "/>
</bind>
</comp>

<comp id="1699" class="1005" name="empty_332_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="2" slack="4"/>
<pin id="1701" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="empty_332 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="icmp_ln317_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="1" slack="2"/>
<pin id="1706" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln317 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="icmp_ln317_1_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="1" slack="2"/>
<pin id="1711" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln317_1 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="icmp_ln315_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="1" slack="2"/>
<pin id="1716" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln315 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="not_exitcond_flatten134_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="1" slack="1"/>
<pin id="1722" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_exitcond_flatten134 "/>
</bind>
</comp>

<comp id="1727" class="1005" name="exitcond_flatten77_mid2204_reg_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="1"/>
<pin id="1729" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten77_mid2204 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="select_ln312_6_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="1" slack="1"/>
<pin id="1738" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln312_6 "/>
</bind>
</comp>

<comp id="1747" class="1005" name="or_ln315_reg_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="1" slack="1"/>
<pin id="1749" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln315 "/>
</bind>
</comp>

<comp id="1752" class="1005" name="select_ln315_5_reg_1752">
<pin_list>
<pin id="1753" dir="0" index="0" bw="1" slack="1"/>
<pin id="1754" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln315_5 "/>
</bind>
</comp>

<comp id="1764" class="1005" name="select_ln317_4_reg_1764">
<pin_list>
<pin id="1765" dir="0" index="0" bw="1" slack="1"/>
<pin id="1766" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln317_4 "/>
</bind>
</comp>

<comp id="1773" class="1005" name="or_ln317_1_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="1" slack="1"/>
<pin id="1775" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln317_1 "/>
</bind>
</comp>

<comp id="1778" class="1005" name="select_ln317_5_reg_1778">
<pin_list>
<pin id="1779" dir="0" index="0" bw="8" slack="2"/>
<pin id="1780" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln317_5 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="zext_ln330_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="10" slack="1"/>
<pin id="1788" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln330 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="or_ln312_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="1" slack="33"/>
<pin id="1793" dir="1" index="1" bw="1" slack="33"/>
</pin_list>
<bind>
<opset="or_ln312 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="or_ln312_1_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="1" slack="1"/>
<pin id="1799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln312_1 "/>
</bind>
</comp>

<comp id="1802" class="1005" name="select_ln312_1_reg_1802">
<pin_list>
<pin id="1803" dir="0" index="0" bw="3" slack="33"/>
<pin id="1804" dir="1" index="1" bw="3" slack="33"/>
</pin_list>
<bind>
<opset="select_ln312_1 "/>
</bind>
</comp>

<comp id="1807" class="1005" name="xor_ln315_reg_1807">
<pin_list>
<pin id="1808" dir="0" index="0" bw="1" slack="1"/>
<pin id="1809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln315 "/>
</bind>
</comp>

<comp id="1812" class="1005" name="or_ln315_1_reg_1812">
<pin_list>
<pin id="1813" dir="0" index="0" bw="1" slack="1"/>
<pin id="1814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln315_1 "/>
</bind>
</comp>

<comp id="1818" class="1005" name="select_ln315_1_reg_1818">
<pin_list>
<pin id="1819" dir="0" index="0" bw="3" slack="33"/>
<pin id="1820" dir="1" index="1" bw="3" slack="33"/>
</pin_list>
<bind>
<opset="select_ln315_1 "/>
</bind>
</comp>

<comp id="1823" class="1005" name="select_ln317_reg_1823">
<pin_list>
<pin id="1824" dir="0" index="0" bw="7" slack="9"/>
<pin id="1825" dir="1" index="1" bw="7" slack="9"/>
</pin_list>
<bind>
<opset="select_ln317 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="kernel_row_mid2_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="1" slack="1"/>
<pin id="1830" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="kernel_row_mid2 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="select_ln317_6_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="32" slack="44"/>
<pin id="1835" dir="1" index="1" bw="32" slack="44"/>
</pin_list>
<bind>
<opset="select_ln317_6 "/>
</bind>
</comp>

<comp id="1839" class="1005" name="select_ln317_7_reg_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="3" slack="9"/>
<pin id="1841" dir="1" index="1" bw="3" slack="9"/>
</pin_list>
<bind>
<opset="select_ln317_7 "/>
</bind>
</comp>

<comp id="1844" class="1005" name="select_ln317_8_reg_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="1" slack="9"/>
<pin id="1846" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="select_ln317_8 "/>
</bind>
</comp>

<comp id="1849" class="1005" name="kernel_col_mid2_reg_1849">
<pin_list>
<pin id="1850" dir="0" index="0" bw="1" slack="1"/>
<pin id="1851" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="kernel_col_mid2 "/>
</bind>
</comp>

<comp id="1854" class="1005" name="in_ch_reg_1854">
<pin_list>
<pin id="1855" dir="0" index="0" bw="32" slack="9"/>
<pin id="1856" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="in_ch "/>
</bind>
</comp>

<comp id="1859" class="1005" name="empty_333_reg_1859">
<pin_list>
<pin id="1860" dir="0" index="0" bw="64" slack="1"/>
<pin id="1861" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_333 "/>
</bind>
</comp>

<comp id="1864" class="1005" name="icmp_ln335_reg_1864">
<pin_list>
<pin id="1865" dir="0" index="0" bw="1" slack="1"/>
<pin id="1866" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln335 "/>
</bind>
</comp>

<comp id="1868" class="1005" name="p_mid2156_reg_1868">
<pin_list>
<pin id="1869" dir="0" index="0" bw="14" slack="8"/>
<pin id="1870" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="p_mid2156 "/>
</bind>
</comp>

<comp id="1873" class="1005" name="or_ln317_2_reg_1873">
<pin_list>
<pin id="1874" dir="0" index="0" bw="1" slack="16"/>
<pin id="1875" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln317_2 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="biasFlag_1_mid2_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="32" slack="32"/>
<pin id="1879" dir="1" index="1" bw="32" slack="32"/>
</pin_list>
<bind>
<opset="biasFlag_1_mid2 "/>
</bind>
</comp>

<comp id="1882" class="1005" name="gmem_addr_reg_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="32" slack="1"/>
<pin id="1884" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1890" class="1005" name="add_ln339_4_reg_1890">
<pin_list>
<pin id="1891" dir="0" index="0" bw="15" slack="8"/>
<pin id="1892" dir="1" index="1" bw="15" slack="8"/>
</pin_list>
<bind>
<opset="add_ln339_4 "/>
</bind>
</comp>

<comp id="1895" class="1005" name="gmem_addr_read_reg_1895">
<pin_list>
<pin id="1896" dir="0" index="0" bw="32" slack="1"/>
<pin id="1897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1900" class="1005" name="bitcast_ln339_reg_1900">
<pin_list>
<pin id="1901" dir="0" index="0" bw="32" slack="1"/>
<pin id="1902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln339 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="targetBlock_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="1" slack="1"/>
<pin id="1907" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="1915" class="1005" name="gmem_addr_26_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="32" slack="1"/>
<pin id="1917" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_26 "/>
</bind>
</comp>

<comp id="1921" class="1005" name="gmem_addr_27_reg_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="32" slack="2"/>
<pin id="1923" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_27 "/>
</bind>
</comp>

<comp id="1928" class="1005" name="gmem_addr_26_read_reg_1928">
<pin_list>
<pin id="1929" dir="0" index="0" bw="32" slack="2"/>
<pin id="1930" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_26_read "/>
</bind>
</comp>

<comp id="1933" class="1005" name="gmem_addr_27_read_reg_1933">
<pin_list>
<pin id="1934" dir="0" index="0" bw="32" slack="1"/>
<pin id="1935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_27_read "/>
</bind>
</comp>

<comp id="1938" class="1005" name="add1_reg_1938">
<pin_list>
<pin id="1939" dir="0" index="0" bw="32" slack="1"/>
<pin id="1940" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="1943" class="1005" name="add_ln346_reg_1943">
<pin_list>
<pin id="1944" dir="0" index="0" bw="8" slack="1"/>
<pin id="1945" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln346 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="149"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="8" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="2" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="120" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="12" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="122" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="126" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="247"><net_src comp="128" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="130" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="249"><net_src comp="132" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="256"><net_src comp="128" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="130" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="263"><net_src comp="120" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="12" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="120" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="276"><net_src comp="122" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="122" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="126" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="289"><net_src comp="128" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="130" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="291"><net_src comp="132" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="302"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="296" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="307"><net_src comp="60" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="314"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="308" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="331"><net_src comp="124" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="332"><net_src comp="0" pin="0"/><net_sink comp="316" pin=7"/></net>

<net id="355"><net_src comp="114" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="116" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="357"><net_src comp="118" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="361"><net_src comp="204" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="204" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="204" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="204" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="378" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="366" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="401"><net_src comp="42" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="382" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="40" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="407"><net_src comp="396" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="392" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="46" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="204" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="50" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="40" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="52" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="40" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="54" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="40" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="56" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="12" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="48" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="24" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="492"><net_src comp="296" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="483" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="502"><net_src comp="493" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="62" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="493" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="40" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="499" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="524"><net_src comp="308" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="529"><net_src comp="296" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="308" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="486" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="486" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="549"><net_src comp="346" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="542" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="66" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="545" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="550" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="542" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="556" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="337" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="340" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="343" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="594"><net_src comp="68" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="587" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="600" pin=2"/></net>

<net id="620"><net_src comp="590" pin="2"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="600" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="633"><net_src comp="616" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="606" pin="3"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="616" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="611" pin="3"/><net_sink comp="635" pin=2"/></net>

<net id="646"><net_src comp="635" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="616" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="635" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="621" pin="3"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="635" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="628" pin="3"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="655" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="648" pin="3"/><net_sink comp="662" pin=2"/></net>

<net id="673"><net_src comp="662" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="655" pin="3"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="642" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="681" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="48" pin="0"/><net_sink comp="686" pin=1"/></net>

<net id="693"><net_src comp="587" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="686" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="709"><net_src comp="40" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="292" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="719"><net_src comp="304" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="725"><net_src comp="70" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="704" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="66" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="741"><net_src comp="732" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="40" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="701" pin="1"/><net_sink comp="736" pin=2"/></net>

<net id="748"><net_src comp="68" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="753"><net_src comp="744" pin="2"/><net_sink comp="749" pin=1"/></net>

<net id="758"><net_src comp="710" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="759"><net_src comp="749" pin="2"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="715" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="749" pin="2"/><net_sink comp="760" pin=1"/></net>

<net id="771"><net_src comp="726" pin="2"/><net_sink comp="766" pin=1"/></net>

<net id="772"><net_src comp="704" pin="3"/><net_sink comp="766" pin=2"/></net>

<net id="776"><net_src comp="766" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="780"><net_src comp="726" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="62" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="726" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="40" pin="0"/><net_sink comp="781" pin=2"/></net>

<net id="792"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="789" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="777" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="804"><net_src comp="793" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="805"><net_src comp="720" pin="3"/><net_sink comp="799" pin=2"/></net>

<net id="810"><net_src comp="701" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="732" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="817"><net_src comp="40" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="818"><net_src comp="806" pin="2"/><net_sink comp="811" pin=2"/></net>

<net id="823"><net_src comp="736" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="66" pin="0"/><net_sink comp="819" pin=1"/></net>

<net id="829"><net_src comp="68" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="834"><net_src comp="754" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="825" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="840"><net_src comp="760" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="825" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="851"><net_src comp="819" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="852"><net_src comp="736" pin="3"/><net_sink comp="846" pin=2"/></net>

<net id="856"><net_src comp="846" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="860"><net_src comp="766" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="62" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="766" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="40" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="872"><net_src comp="861" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="877"><net_src comp="869" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="878"><net_src comp="857" pin="1"/><net_sink comp="873" pin=1"/></net>

<net id="884"><net_src comp="873" pin="2"/><net_sink comp="879" pin=1"/></net>

<net id="885"><net_src comp="799" pin="3"/><net_sink comp="879" pin=2"/></net>

<net id="891"><net_src comp="819" pin="2"/><net_sink comp="886" pin=1"/></net>

<net id="892"><net_src comp="811" pin="3"/><net_sink comp="886" pin=2"/></net>

<net id="897"><net_src comp="842" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="68" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="893" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="908"><net_src comp="292" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="68" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="904" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="919"><net_src comp="910" pin="2"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="915" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="68" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="934"><net_src comp="836" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="925" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="920" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="944"><net_src comp="936" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="766" pin="3"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="940" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="955"><net_src comp="62" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="956"><net_src comp="940" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="957"><net_src comp="40" pin="0"/><net_sink comp="950" pin=2"/></net>

<net id="961"><net_src comp="950" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="958" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="946" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="973"><net_src comp="962" pin="2"/><net_sink comp="968" pin=1"/></net>

<net id="974"><net_src comp="879" pin="3"/><net_sink comp="968" pin=2"/></net>

<net id="980"><net_src comp="846" pin="3"/><net_sink comp="975" pin=1"/></net>

<net id="981"><net_src comp="886" pin="3"/><net_sink comp="975" pin=2"/></net>

<net id="987"><net_src comp="920" pin="2"/><net_sink comp="982" pin=1"/></net>

<net id="988"><net_src comp="899" pin="2"/><net_sink comp="982" pin=2"/></net>

<net id="994"><net_src comp="920" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="995"><net_src comp="830" pin="2"/><net_sink comp="989" pin=2"/></net>

<net id="1000"><net_src comp="304" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="68" pin="0"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="1002" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1016"><net_src comp="1007" pin="2"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="1012" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1031"><net_src comp="1022" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1032"><net_src comp="24" pin="0"/><net_sink comp="1026" pin=1"/></net>

<net id="1033"><net_src comp="698" pin="1"/><net_sink comp="1026" pin=2"/></net>

<net id="1037"><net_src comp="1017" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1042"><net_src comp="1034" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="846" pin="3"/><net_sink comp="1038" pin=1"/></net>

<net id="1049"><net_src comp="1038" pin="2"/><net_sink comp="1044" pin=1"/></net>

<net id="1050"><net_src comp="975" pin="3"/><net_sink comp="1044" pin=2"/></net>

<net id="1055"><net_src comp="989" pin="3"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1017" pin="2"/><net_sink comp="1051" pin=1"/></net>

<net id="1062"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=1"/></net>

<net id="1063"><net_src comp="982" pin="3"/><net_sink comp="1057" pin=2"/></net>

<net id="1069"><net_src comp="1017" pin="2"/><net_sink comp="1064" pin=1"/></net>

<net id="1070"><net_src comp="930" pin="2"/><net_sink comp="1064" pin=2"/></net>

<net id="1079"><net_src comp="72" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1080"><net_src comp="40" pin="0"/><net_sink comp="1074" pin=2"/></net>

<net id="1084"><net_src comp="1074" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1089"><net_src comp="1081" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1090"><net_src comp="1071" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1095"><net_src comp="1085" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="773" pin="1"/><net_sink comp="1091" pin=1"/></net>

<net id="1100"><net_src comp="1091" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1106"><net_src comp="74" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="1091" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1108"><net_src comp="40" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1113"><net_src comp="1101" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1114"><net_src comp="1097" pin="1"/><net_sink comp="1109" pin=1"/></net>

<net id="1119"><net_src comp="1026" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1120"><net_src comp="76" pin="0"/><net_sink comp="1115" pin=1"/></net>

<net id="1125"><net_src comp="1026" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="78" pin="0"/><net_sink comp="1121" pin=1"/></net>

<net id="1131"><net_src comp="1115" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1121" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="1109" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="853" pin="1"/><net_sink comp="1133" pin=1"/></net>

<net id="1144"><net_src comp="80" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="1133" pin="2"/><net_sink comp="1139" pin=1"/></net>

<net id="1146"><net_src comp="46" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1150"><net_src comp="1139" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1155"><net_src comp="1147" pin="1"/><net_sink comp="1151" pin=0"/></net>

<net id="1160"><net_src comp="1127" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="28" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1172"><net_src comp="1165" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1173"><net_src comp="94" pin="0"/><net_sink comp="1168" pin=1"/></net>

<net id="1178"><net_src comp="1162" pin="1"/><net_sink comp="1174" pin=0"/></net>

<net id="1179"><net_src comp="24" pin="0"/><net_sink comp="1174" pin=1"/></net>

<net id="1184"><net_src comp="1174" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1189"><net_src comp="1180" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1195"><net_src comp="12" pin="0"/><net_sink comp="1190" pin=1"/></net>

<net id="1196"><net_src comp="1162" pin="1"/><net_sink comp="1190" pin=2"/></net>

<net id="1201"><net_src comp="1185" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1206"><net_src comp="1190" pin="3"/><net_sink comp="1202" pin=0"/></net>

<net id="1207"><net_src comp="24" pin="0"/><net_sink comp="1202" pin=1"/></net>

<net id="1213"><net_src comp="1202" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1214"><net_src comp="1197" pin="2"/><net_sink comp="1208" pin=2"/></net>

<net id="1219"><net_src comp="1208" pin="3"/><net_sink comp="1215" pin=1"/></net>

<net id="1225"><net_src comp="24" pin="0"/><net_sink comp="1220" pin=1"/></net>

<net id="1226"><net_src comp="1190" pin="3"/><net_sink comp="1220" pin=2"/></net>

<net id="1232"><net_src comp="106" pin="0"/><net_sink comp="1227" pin=0"/></net>

<net id="1233"><net_src comp="108" pin="0"/><net_sink comp="1227" pin=2"/></net>

<net id="1237"><net_src comp="1227" pin="3"/><net_sink comp="1234" pin=0"/></net>

<net id="1243"><net_src comp="110" pin="0"/><net_sink comp="1238" pin=0"/></net>

<net id="1244"><net_src comp="112" pin="0"/><net_sink comp="1238" pin=2"/></net>

<net id="1248"><net_src comp="1238" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1252"><net_src comp="349" pin="4"/><net_sink comp="1249" pin=0"/></net>

<net id="1257"><net_src comp="0" pin="0"/><net_sink comp="1253" pin=0"/></net>

<net id="1258"><net_src comp="1249" pin="1"/><net_sink comp="1253" pin=1"/></net>

<net id="1259"><net_src comp="1253" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="1264"><net_src comp="1245" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1265"><net_src comp="1234" pin="1"/><net_sink comp="1260" pin=1"/></net>

<net id="1269"><net_src comp="1266" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1279"><net_src comp="1276" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1285"><net_src comp="134" pin="0"/><net_sink comp="1280" pin=0"/></net>

<net id="1286"><net_src comp="46" pin="0"/><net_sink comp="1280" pin=2"/></net>

<net id="1290"><net_src comp="1280" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1295"><net_src comp="1287" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1302"><net_src comp="114" pin="0"/><net_sink comp="1296" pin=0"/></net>

<net id="1303"><net_src comp="1291" pin="2"/><net_sink comp="1296" pin=1"/></net>

<net id="1304"><net_src comp="116" pin="0"/><net_sink comp="1296" pin=2"/></net>

<net id="1305"><net_src comp="118" pin="0"/><net_sink comp="1296" pin=3"/></net>

<net id="1309"><net_src comp="1296" pin="4"/><net_sink comp="1306" pin=0"/></net>

<net id="1314"><net_src comp="0" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="1306" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="1319"><net_src comp="349" pin="4"/><net_sink comp="1316" pin=0"/></net>

<net id="1324"><net_src comp="0" pin="0"/><net_sink comp="1320" pin=0"/></net>

<net id="1325"><net_src comp="1316" pin="1"/><net_sink comp="1320" pin=1"/></net>

<net id="1329"><net_src comp="1326" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="1333"><net_src comp="1330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="1337"><net_src comp="1334" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="1341"><net_src comp="1338" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1346"><net_src comp="136" pin="0"/><net_sink comp="1342" pin=1"/></net>

<net id="1351"><net_src comp="1342" pin="2"/><net_sink comp="1347" pin=0"/></net>

<net id="1356"><net_src comp="337" pin="1"/><net_sink comp="1352" pin=0"/></net>

<net id="1357"><net_src comp="138" pin="0"/><net_sink comp="1352" pin=1"/></net>

<net id="1366"><net_src comp="1358" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1372"><net_src comp="1362" pin="2"/><net_sink comp="1367" pin=0"/></net>

<net id="1373"><net_src comp="138" pin="0"/><net_sink comp="1367" pin=1"/></net>

<net id="1374"><net_src comp="1352" pin="2"/><net_sink comp="1367" pin=2"/></net>

<net id="1379"><net_src comp="340" pin="1"/><net_sink comp="1375" pin=0"/></net>

<net id="1380"><net_src comp="140" pin="0"/><net_sink comp="1375" pin=1"/></net>

<net id="1386"><net_src comp="140" pin="0"/><net_sink comp="1381" pin=1"/></net>

<net id="1387"><net_src comp="1375" pin="2"/><net_sink comp="1381" pin=2"/></net>

<net id="1392"><net_src comp="343" pin="1"/><net_sink comp="1388" pin=0"/></net>

<net id="1393"><net_src comp="142" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1399"><net_src comp="142" pin="0"/><net_sink comp="1394" pin=1"/></net>

<net id="1400"><net_src comp="1388" pin="2"/><net_sink comp="1394" pin=2"/></net>

<net id="1405"><net_src comp="346" pin="1"/><net_sink comp="1401" pin=0"/></net>

<net id="1406"><net_src comp="144" pin="0"/><net_sink comp="1401" pin=1"/></net>

<net id="1412"><net_src comp="144" pin="0"/><net_sink comp="1407" pin=1"/></net>

<net id="1413"><net_src comp="1401" pin="2"/><net_sink comp="1407" pin=2"/></net>

<net id="1426"><net_src comp="1407" pin="3"/><net_sink comp="1422" pin=0"/></net>

<net id="1435"><net_src comp="1394" pin="3"/><net_sink comp="1431" pin=0"/></net>

<net id="1444"><net_src comp="1381" pin="3"/><net_sink comp="1440" pin=0"/></net>

<net id="1449"><net_src comp="1367" pin="3"/><net_sink comp="1445" pin=0"/></net>

<net id="1458"><net_src comp="1342" pin="2"/><net_sink comp="1454" pin=0"/></net>

<net id="1463"><net_src comp="1347" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1464"><net_src comp="48" pin="0"/><net_sink comp="1459" pin=1"/></net>

<net id="1469"><net_src comp="12" pin="0"/><net_sink comp="1465" pin=1"/></net>

<net id="1475"><net_src comp="1459" pin="2"/><net_sink comp="1470" pin=0"/></net>

<net id="1476"><net_src comp="1465" pin="2"/><net_sink comp="1470" pin=1"/></net>

<net id="1481"><net_src comp="1470" pin="3"/><net_sink comp="1477" pin=0"/></net>

<net id="1487"><net_src comp="564" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1488"><net_src comp="694" pin="1"/><net_sink comp="1482" pin=2"/></net>

<net id="1489"><net_src comp="1482" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1490"><net_src comp="1482" pin="3"/><net_sink comp="1074" pin=1"/></net>

<net id="1494"><net_src comp="146" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1496"><net_src comp="1491" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1497"><net_src comp="1491" pin="1"/><net_sink comp="1477" pin=1"/></net>

<net id="1501"><net_src comp="150" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1504"><net_src comp="1498" pin="1"/><net_sink comp="1454" pin=1"/></net>

<net id="1508"><net_src comp="154" pin="1"/><net_sink comp="1505" pin=0"/></net>

<net id="1509"><net_src comp="1505" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="1510"><net_src comp="1505" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1511"><net_src comp="1505" pin="1"/><net_sink comp="1450" pin=1"/></net>

<net id="1515"><net_src comp="158" pin="1"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="1517"><net_src comp="1512" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1518"><net_src comp="1512" pin="1"/><net_sink comp="1445" pin=1"/></net>

<net id="1522"><net_src comp="162" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="1524"><net_src comp="1519" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1525"><net_src comp="1519" pin="1"/><net_sink comp="1440" pin=1"/></net>

<net id="1529"><net_src comp="166" pin="1"/><net_sink comp="1526" pin=0"/></net>

<net id="1530"><net_src comp="1526" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="1531"><net_src comp="1526" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="1532"><net_src comp="1526" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1536"><net_src comp="170" pin="1"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1539"><net_src comp="1533" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1543"><net_src comp="174" pin="1"/><net_sink comp="1540" pin=0"/></net>

<net id="1544"><net_src comp="1540" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="1545"><net_src comp="1540" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="1546"><net_src comp="1540" pin="1"/><net_sink comp="1427" pin=1"/></net>

<net id="1550"><net_src comp="178" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="1552"><net_src comp="1547" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1553"><net_src comp="1547" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1557"><net_src comp="182" pin="1"/><net_sink comp="1554" pin=0"/></net>

<net id="1558"><net_src comp="1554" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="1559"><net_src comp="1554" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="1560"><net_src comp="1554" pin="1"/><net_sink comp="1418" pin=1"/></net>

<net id="1564"><net_src comp="186" pin="1"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="1566"><net_src comp="1561" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="1567"><net_src comp="1561" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1571"><net_src comp="198" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="1151" pin=1"/></net>

<net id="1576"><net_src comp="204" pin="2"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1578"><net_src comp="1573" pin="1"/><net_sink comp="1347" pin=1"/></net>

<net id="1582"><net_src comp="210" pin="2"/><net_sink comp="1579" pin=0"/></net>

<net id="1583"><net_src comp="1579" pin="1"/><net_sink comp="1291" pin=1"/></net>

<net id="1587"><net_src comp="216" pin="2"/><net_sink comp="1584" pin=0"/></net>

<net id="1588"><net_src comp="1584" pin="1"/><net_sink comp="316" pin=10"/></net>

<net id="1592"><net_src comp="222" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1593"><net_src comp="1589" pin="1"/><net_sink comp="316" pin=6"/></net>

<net id="1597"><net_src comp="190" pin="1"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="316" pin=12"/></net>

<net id="1599"><net_src comp="1594" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1603"><net_src comp="194" pin="1"/><net_sink comp="1600" pin=0"/></net>

<net id="1604"><net_src comp="1600" pin="1"/><net_sink comp="316" pin=11"/></net>

<net id="1605"><net_src comp="1600" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1609"><net_src comp="358" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="1482" pin=1"/></net>

<net id="1611"><net_src comp="1606" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1615"><net_src comp="362" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1620"><net_src comp="388" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1625"><net_src comp="408" pin="2"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="1630"><net_src comp="414" pin="3"/><net_sink comp="1627" pin=0"/></net>

<net id="1631"><net_src comp="1627" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="1635"><net_src comp="422" pin="2"/><net_sink comp="1632" pin=0"/></net>

<net id="1636"><net_src comp="1632" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="1637"><net_src comp="1632" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="1638"><net_src comp="1632" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="1639"><net_src comp="1632" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1640"><net_src comp="1632" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1641"><net_src comp="1632" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="1642"><net_src comp="1632" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1643"><net_src comp="1632" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="1644"><net_src comp="1632" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="1651"><net_src comp="515" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="720" pin=2"/></net>

<net id="1656"><net_src comp="521" pin="1"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="1661"><net_src comp="525" pin="2"/><net_sink comp="1658" pin=0"/></net>

<net id="1662"><net_src comp="1658" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1669"><net_src comp="536" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1674"><net_src comp="545" pin="2"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1676"><net_src comp="1671" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="1677"><net_src comp="1671" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="1678"><net_src comp="1671" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1679"><net_src comp="1671" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1680"><net_src comp="1671" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="1681"><net_src comp="1671" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="1682"><net_src comp="1671" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1683"><net_src comp="1671" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="1684"><net_src comp="1671" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="1685"><net_src comp="1671" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1686"><net_src comp="1671" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1687"><net_src comp="1671" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1688"><net_src comp="1671" pin="1"/><net_sink comp="1407" pin=0"/></net>

<net id="1692"><net_src comp="556" pin="3"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1697"><net_src comp="564" pin="1"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1702"><net_src comp="568" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="1165" pin=0"/></net>

<net id="1707"><net_src comp="572" pin="2"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="606" pin=2"/></net>

<net id="1712"><net_src comp="577" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="611" pin=2"/></net>

<net id="1717"><net_src comp="582" pin="2"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="1719"><net_src comp="1714" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1723"><net_src comp="590" pin="2"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="1725"><net_src comp="1720" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="1726"><net_src comp="1720" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1730"><net_src comp="616" pin="2"/><net_sink comp="1727" pin=0"/></net>

<net id="1731"><net_src comp="1727" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1732"><net_src comp="1727" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="1733"><net_src comp="1727" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1734"><net_src comp="1727" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="1735"><net_src comp="1727" pin="1"/><net_sink comp="1007" pin=0"/></net>

<net id="1739"><net_src comp="635" pin="3"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1741"><net_src comp="1736" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="1742"><net_src comp="1736" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="1743"><net_src comp="1736" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1744"><net_src comp="1736" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1745"><net_src comp="1736" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1746"><net_src comp="1736" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1750"><net_src comp="642" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1751"><net_src comp="1747" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="1755"><net_src comp="655" pin="3"/><net_sink comp="1752" pin=0"/></net>

<net id="1756"><net_src comp="1752" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="1757"><net_src comp="1752" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1758"><net_src comp="1752" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1759"><net_src comp="1752" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1760"><net_src comp="1752" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="1761"><net_src comp="1752" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1762"><net_src comp="1752" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1763"><net_src comp="1752" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1767"><net_src comp="662" pin="3"/><net_sink comp="1764" pin=0"/></net>

<net id="1768"><net_src comp="1764" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1769"><net_src comp="1764" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1770"><net_src comp="1764" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1771"><net_src comp="1764" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1772"><net_src comp="1764" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1776"><net_src comp="675" pin="2"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1781"><net_src comp="686" pin="3"/><net_sink comp="1778" pin=0"/></net>

<net id="1782"><net_src comp="1778" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="1783"><net_src comp="1778" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1784"><net_src comp="1778" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1785"><net_src comp="1778" pin="1"/><net_sink comp="1342" pin=0"/></net>

<net id="1789"><net_src comp="694" pin="1"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1794"><net_src comp="732" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1362" pin=1"/></net>

<net id="1796"><net_src comp="1791" pin="1"/><net_sink comp="1394" pin=0"/></net>

<net id="1800"><net_src comp="749" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="1185" pin=1"/></net>

<net id="1805"><net_src comp="766" pin="3"/><net_sink comp="1802" pin=0"/></net>

<net id="1806"><net_src comp="1802" pin="1"/><net_sink comp="1427" pin=0"/></net>

<net id="1810"><net_src comp="825" pin="2"/><net_sink comp="1807" pin=0"/></net>

<net id="1811"><net_src comp="1807" pin="1"/><net_sink comp="1197" pin=1"/></net>

<net id="1815"><net_src comp="842" pin="2"/><net_sink comp="1812" pin=0"/></net>

<net id="1816"><net_src comp="1812" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1817"><net_src comp="1812" pin="1"/><net_sink comp="1381" pin=0"/></net>

<net id="1821"><net_src comp="846" pin="3"/><net_sink comp="1818" pin=0"/></net>

<net id="1822"><net_src comp="1818" pin="1"/><net_sink comp="1436" pin=0"/></net>

<net id="1826"><net_src comp="968" pin="3"/><net_sink comp="1823" pin=0"/></net>

<net id="1827"><net_src comp="1823" pin="1"/><net_sink comp="316" pin=3"/></net>

<net id="1831"><net_src comp="989" pin="3"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1836"><net_src comp="1026" pin="3"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1838"><net_src comp="1833" pin="1"/><net_sink comp="1470" pin=2"/></net>

<net id="1842"><net_src comp="1044" pin="3"/><net_sink comp="1839" pin=0"/></net>

<net id="1843"><net_src comp="1839" pin="1"/><net_sink comp="316" pin=5"/></net>

<net id="1847"><net_src comp="1057" pin="3"/><net_sink comp="1844" pin=0"/></net>

<net id="1848"><net_src comp="1844" pin="1"/><net_sink comp="316" pin=8"/></net>

<net id="1852"><net_src comp="1064" pin="3"/><net_sink comp="1849" pin=0"/></net>

<net id="1853"><net_src comp="1849" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1857"><net_src comp="1127" pin="2"/><net_sink comp="1854" pin=0"/></net>

<net id="1858"><net_src comp="1854" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1862"><net_src comp="1151" pin="2"/><net_sink comp="1859" pin=0"/></net>

<net id="1863"><net_src comp="1859" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1867"><net_src comp="1156" pin="2"/><net_sink comp="1864" pin=0"/></net>

<net id="1871"><net_src comp="1168" pin="2"/><net_sink comp="1868" pin=0"/></net>

<net id="1872"><net_src comp="1868" pin="1"/><net_sink comp="316" pin=4"/></net>

<net id="1876"><net_src comp="1215" pin="2"/><net_sink comp="1873" pin=0"/></net>

<net id="1880"><net_src comp="1220" pin="3"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="1450" pin=0"/></net>

<net id="1885"><net_src comp="1253" pin="2"/><net_sink comp="1882" pin=0"/></net>

<net id="1886"><net_src comp="1882" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1887"><net_src comp="1882" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="1888"><net_src comp="1882" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="1889"><net_src comp="1882" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1893"><net_src comp="1260" pin="2"/><net_sink comp="1890" pin=0"/></net>

<net id="1894"><net_src comp="1890" pin="1"/><net_sink comp="316" pin=9"/></net>

<net id="1898"><net_src comp="235" pin="2"/><net_sink comp="1895" pin=0"/></net>

<net id="1899"><net_src comp="1895" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1903"><net_src comp="1266" pin="1"/><net_sink comp="1900" pin=0"/></net>

<net id="1904"><net_src comp="1900" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="1908"><net_src comp="316" pin="13"/><net_sink comp="1905" pin=0"/></net>

<net id="1918"><net_src comp="1310" pin="2"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1920"><net_src comp="1915" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="1924"><net_src comp="1320" pin="2"/><net_sink comp="1921" pin=0"/></net>

<net id="1925"><net_src comp="1921" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1926"><net_src comp="1921" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="1927"><net_src comp="1921" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="1931"><net_src comp="272" pin="2"/><net_sink comp="1928" pin=0"/></net>

<net id="1932"><net_src comp="1928" pin="1"/><net_sink comp="1330" pin=0"/></net>

<net id="1936"><net_src comp="277" pin="2"/><net_sink comp="1933" pin=0"/></net>

<net id="1937"><net_src comp="1933" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1941"><net_src comp="333" pin="2"/><net_sink comp="1938" pin=0"/></net>

<net id="1942"><net_src comp="1938" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1946"><net_src comp="1342" pin="2"/><net_sink comp="1943" pin=0"/></net>

<net id="1947"><net_src comp="1943" pin="1"/><net_sink comp="1347" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {16 17 18 19 20 21 22 23 24 25 26 27 37 38 39 40 41 42 43 }
 - Input state : 
	Port: DW_conv : gmem | {6 7 8 9 10 11 12 13 14 15 28 29 30 31 32 33 34 35 36 }
	Port: DW_conv : in_r | {1 }
	Port: DW_conv : kernel | {1 }
	Port: DW_conv : bias | {1 }
	Port: DW_conv : p_read4 | {1 }
	Port: DW_conv : out_r | {1 }
  - Chain level:
	State 1
		tmp_35_cast : 1
		bound31 : 2
		bound31_cast : 3
		cast79_cast_cast : 4
		p_shl1 : 3
		p_shl10_cast : 4
		bound80 : 5
		tmp_13 : 6
		store_ln309 : 1
		store_ln309 : 1
		store_ln309 : 1
		store_ln309 : 1
		store_ln309 : 1
		store_ln309 : 1
		store_ln309 : 1
		store_ln309 : 1
		store_ln309 : 1
		store_ln309 : 1
		store_ln309 : 1
	State 2
		kernel_row_cast : 1
		empty : 2
		p_cast2 : 3
		p_shl : 3
		p_shl_cast : 4
		empty_330 : 5
		zext_ln327 : 1
		xor_ln339 : 1
		icmp_ln309 : 1
		add_ln309 : 1
		br_ln309 : 2
		icmp_ln312 : 1
		add_ln309_1 : 1
		p_mid2154_v_v : 2
		p_mid2154_v : 3
		p_mid2154 : 4
		empty_332 : 3
		icmp_ln317 : 1
		icmp_ln317_1 : 1
		icmp_ln315 : 1
	State 3
	State 4
		icmp_ln330_1 : 1
		icmp_ln330_mid2192 : 2
		select_ln312_4 : 3
		or_ln315 : 1
		select_ln315_4 : 4
		select_ln315_5 : 1
		select_ln317_4 : 5
		or_ln317 : 6
		or_ln317_1 : 6
		or_ln317_3 : 6
		select_ln317_5 : 6
		zext_ln330 : 7
		add_ln332 : 8
	State 5
		add_ln312 : 1
		select_ln312_1 : 2
		zext_ln319 : 3
		p_cast2_mid198 : 2
		p_shl_mid : 2
		p_shl_cast_mid1104 : 3
		p_mid1106 : 4
		select_ln312_2 : 5
		add_ln327 : 1
		select_ln312_3 : 2
		add_ln315 : 1
		select_ln315_1 : 2
		select_ln315_3_cast : 3
		p_cast2_mid145 : 3
		p_shl_mid2 : 3
		p_shl_cast_mid151 : 4
		p_mid153 : 5
		select_ln315_2 : 6
		select_ln315_3 : 2
		p_mid1 : 1
		p_cast2_mid1 : 2
		p_shl_mid1 : 2
		p_shl_cast_mid1 : 3
		p_mid112 : 4
		select_ln317 : 5
		select_ln317_1 : 3
		add_ln327_1 : 1
		select_ln317_7 : 2
		zext_ln332 : 1
		shl_ln : 1
		zext_ln332_1 : 2
		sub_ln332 : 3
		add_ln332_1 : 4
		sext_ln332 : 5
		shl_ln332_1 : 5
		sub_ln332_1 : 6
		shl_ln335 : 1
		shl_ln335_1 : 1
		in_ch : 1
		add_ln332_214 : 7
		tmp_16 : 8
		tmp_41_cast : 9
		empty_333 : 10
		icmp_ln335 : 2
	State 6
		p_mid2156 : 1
		tobool87_not263 : 1
		tobool87_not_mid2186 : 2
		and_ln312_2 : 2
		select_ln315 : 1
		and_ln315_2 : 2
		tobool87_not_mid118 : 2
		select_ln317_2 : 2
		or_ln317_2 : 3
		biasFlag_1_mid2 : 2
		p_cast9 : 1
		p_cast8 : 1
		sext_ln339 : 1
		gmem_addr : 2
		gmem_load_req : 3
		add_ln339_4 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		targetBlock : 1
	State 15
	State 16
	State 17
		write_ln339 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
		zext_ln345 : 1
		add_ln345 : 2
		trunc_ln8 : 3
		sext_ln345 : 4
		gmem_addr_26 : 5
		sext_ln345_1 : 1
		gmem_addr_27 : 2
	State 23
		write_ln339 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		add1 : 1
	State 38
		write_ln345 : 1
	State 39
	State 40
	State 41
	State 42
	State 43
		urem_ln346 : 1
		add_ln317 : 1
		add_ln317_1 : 1
		select_ln317_10 : 2
		add_ln315_1 : 1
		select_ln315_6 : 2
		add_ln312_1 : 1
		select_ln312_7 : 2
		store_ln330 : 3
		store_ln330 : 3
		store_ln330 : 3
		store_ln330 : 1
		store_ln330 : 1
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		icmp_ln346 : 1
		groupIndex_1 : 2
		store_ln330 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_DW_conv_Pipeline_In_Channel_fu_316 |    8    |  0.774  |   3160  |   2681  |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |              empty_fu_493              |    0    |    0    |    0    |    10   |
|          |            add_ln309_fu_536            |    0    |    0    |    0    |    25   |
|          |           add_ln309_1_fu_550           |    0    |    0    |    0    |    10   |
|          |            add_ln312_fu_726            |    0    |    0    |    0    |    10   |
|          |            add_ln327_fu_806            |    0    |    0    |    0    |    10   |
|          |            add_ln315_fu_819            |    0    |    0    |    0    |    10   |
|          |              p_mid1_fu_940             |    0    |    0    |    0    |    10   |
|          |           add_ln327_1_fu_1038          |    0    |    0    |    0    |    10   |
|          |           add_ln332_1_fu_1091          |    0    |    0    |    0    |    16   |
|    add   |              in_ch_fu_1127             |    0    |    0    |    0    |    39   |
|          |          add_ln332_214_fu_1133         |    0    |    0    |    0    |    17   |
|          |            empty_333_fu_1151           |    0    |    0    |    0    |    71   |
|          |           add_ln339_4_fu_1260          |    0    |    0    |    0    |    21   |
|          |            add_ln345_fu_1291           |    0    |    0    |    0    |    71   |
|          |            add_ln346_fu_1342           |    0    |    0    |    0    |    15   |
|          |            add_ln317_fu_1352           |    0    |    0    |    0    |    16   |
|          |           add_ln317_1_fu_1375          |    0    |    0    |    0    |    17   |
|          |           add_ln315_1_fu_1388          |    0    |    0    |    0    |    20   |
|          |           add_ln312_1_fu_1401          |    0    |    0    |    0    |    23   |
|          |            add_ln347_fu_1465           |    0    |    0    |    0    |    39   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |          p_mid2154_v_v_fu_556          |    0    |    0    |    0    |    3    |
|          |        icmp_ln330_mid2192_fu_600       |    0    |    0    |    0    |    2    |
|          |     exitcond_flatten_mid2196_fu_606    |    0    |    0    |    0    |    2    |
|          |    exitcond_flatten28_mid2200_fu_611   |    0    |    0    |    0    |    2    |
|          |          select_ln312_4_fu_621         |    0    |    0    |    0    |    2    |
|          |          select_ln312_5_fu_628         |    0    |    0    |    0    |    2    |
|          |          select_ln312_6_fu_635         |    0    |    0    |    0    |    2    |
|          |          select_ln315_4_fu_648         |    0    |    0    |    0    |    2    |
|          |          select_ln315_5_fu_655         |    0    |    0    |    0    |    2    |
|          |          select_ln317_4_fu_662         |    0    |    0    |    0    |    2    |
|          |          select_ln317_5_fu_686         |    0    |    0    |    0    |    8    |
|          |           row_mid2142_fu_704           |    0    |    0    |    0    |    3    |
|          |        zext_ln338_mid2180_fu_720       |    0    |    0    |    0    |    7    |
|          |           select_ln312_fu_736          |    0    |    0    |    0    |    3    |
|          |          select_ln312_1_fu_766         |    0    |    0    |    0    |    3    |
|          |          select_ln312_2_fu_799         |    0    |    0    |    0    |    7    |
|          |          select_ln312_3_fu_811         |    0    |    0    |    0    |    3    |
|  select  |          select_ln315_1_fu_846         |    0    |    0    |    0    |    3    |
|          |          select_ln315_2_fu_879         |    0    |    0    |    0    |    7    |
|          |          select_ln315_3_fu_886         |    0    |    0    |    0    |    3    |
|          |           select_ln317_fu_968          |    0    |    0    |    0    |    7    |
|          |          select_ln317_1_fu_975         |    0    |    0    |    0    |    3    |
|          |          select_ln317_3_fu_982         |    0    |    0    |    0    |    2    |
|          |         kernel_row_mid2_fu_989         |    0    |    0    |    0    |    2    |
|          |         select_ln317_6_fu_1026         |    0    |    0    |    0    |    32   |
|          |         select_ln317_7_fu_1044         |    0    |    0    |    0    |    3    |
|          |         select_ln317_8_fu_1057         |    0    |    0    |    0    |    2    |
|          |         kernel_col_mid2_fu_1064        |    0    |    0    |    0    |    2    |
|          |          select_ln315_fu_1190          |    0    |    0    |    0    |    32   |
|          |         select_ln317_2_fu_1208         |    0    |    0    |    0    |    2    |
|          |         biasFlag_1_mid2_fu_1220        |    0    |    0    |    0    |    32   |
|          |         select_ln317_9_fu_1367         |    0    |    0    |    0    |    9    |
|          |         select_ln317_10_fu_1381        |    0    |    0    |    0    |    10   |
|          |         select_ln315_6_fu_1394         |    0    |    0    |    0    |    13   |
|          |         select_ln312_7_fu_1407         |    0    |    0    |    0    |    16   |
|          |          groupIndex_1_fu_1470          |    0    |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   fadd   |               add1_fu_333              |    2    |    0    |    0    |   226   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln330_fu_422           |    0    |    0    |    0    |    11   |
|          |            icmp_ln309_fu_531           |    0    |    0    |    0    |    13   |
|          |            icmp_ln312_fu_545           |    0    |    0    |    0    |    13   |
|          |            icmp_ln317_fu_572           |    0    |    0    |    0    |    11   |
|          |           icmp_ln317_1_fu_577          |    0    |    0    |    0    |    11   |
|   icmp   |            icmp_ln315_fu_582           |    0    |    0    |    0    |    12   |
|          |           icmp_ln330_1_fu_595          |    0    |    0    |    0    |    11   |
|          |           icmp_ln335_fu_1156           |    0    |    0    |    0    |    20   |
|          |         tobool87_not263_fu_1174        |    0    |    0    |    0    |    20   |
|          |       tobool87_not_mid118_fu_1202      |    0    |    0    |    0    |    20   |
|          |           icmp_ln346_fu_1459           |    0    |    0    |    0    |    11   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   urem   |               grp_fu_1347              |    0    |    0    |   106   |    41   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |             bound31_fu_382             |    0    |    0    |    0    |    18   |
|          |             bound80_fu_408             |    0    |    0    |    0    |    22   |
|          |            empty_330_fu_515            |    0    |    0    |    0    |    13   |
|    sub   |            p_mid1106_fu_793            |    0    |    0    |    0    |    13   |
|          |             p_mid153_fu_873            |    0    |    0    |    0    |    13   |
|          |             p_mid112_fu_962            |    0    |    0    |    0    |    13   |
|          |            sub_ln332_fu_1085           |    0    |    0    |    0    |    17   |
|          |           sub_ln332_1_fu_1109          |    0    |    0    |    0    |    17   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |             or_ln315_fu_642            |    0    |    0    |    0    |    2    |
|          |             or_ln317_fu_669            |    0    |    0    |    0    |    2    |
|          |            or_ln317_1_fu_675           |    0    |    0    |    0    |    2    |
|          |            or_ln317_3_fu_681           |    0    |    0    |    0    |    2    |
|          |             or_ln312_fu_732            |    0    |    0    |    0    |    2    |
|          |            or_ln312_1_fu_749           |    0    |    0    |    0    |    2    |
|          |            or_ln315_1_fu_842           |    0    |    0    |    0    |    2    |
|          |             or_ln319_fu_910            |    0    |    0    |    0    |    2    |
|    or    |            or_ln319_1_fu_915           |    0    |    0    |    0    |    2    |
|          |            or_ln319_2_fu_920           |    0    |    0    |    0    |    2    |
|          |            or_ln322_fu_1002            |    0    |    0    |    0    |    2    |
|          |           or_ln322_1_fu_1007           |    0    |    0    |    0    |    2    |
|          |           or_ln322_2_fu_1012           |    0    |    0    |    0    |    2    |
|          |           or_ln322_3_fu_1017           |    0    |    0    |    0    |    2    |
|          |           or_ln317_5_fu_1022           |    0    |    0    |    0    |    2    |
|          |           or_ln317_2_fu_1215           |    0    |    0    |    0    |    2    |
|          |           or_ln317_4_fu_1358           |    0    |    0    |    0    |    2    |
|          |           or_ln317_6_fu_1362           |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |    exitcond_flatten77_mid2204_fu_616   |    0    |    0    |    0    |    2    |
|          |        kernel_row_mid2146_fu_710       |    0    |    0    |    0    |    2    |
|          |        kernel_col_mid2149_fu_715       |    0    |    0    |    0    |    2    |
|          |            and_ln312_fu_754            |    0    |    0    |    0    |    2    |
|          |           and_ln312_1_fu_760           |    0    |    0    |    0    |    2    |
|    and   |            and_ln315_fu_830            |    0    |    0    |    0    |    2    |
|          |           and_ln315_1_fu_836           |    0    |    0    |    0    |    2    |
|          |           and_ln315_3_fu_899           |    0    |    0    |    0    |    2    |
|          |            and_ln317_fu_930            |    0    |    0    |    0    |    2    |
|          |      tobool87_not_mid2186_fu_1180      |    0    |    0    |    0    |    2    |
|          |           and_ln312_2_fu_1185          |    0    |    0    |    0    |    2    |
|          |           and_ln315_2_fu_1197          |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            xor_ln339_fu_525            |    0    |    0    |    0    |    2    |
|          |     not_exitcond_flatten134_fu_590     |    0    |    0    |    0    |    2    |
|          |            xor_ln312_fu_744            |    0    |    0    |    0    |    2    |
|          |            xor_ln315_fu_825            |    0    |    0    |    0    |    2    |
|    xor   |           xor_ln315_1_fu_893           |    0    |    0    |    0    |    2    |
|          |            xor_ln319_fu_904            |    0    |    0    |    0    |    2    |
|          |            xor_ln317_fu_925            |    0    |    0    |    0    |    2    |
|          |            xor_ln322_fu_996            |    0    |    0    |    0    |    2    |
|          |           xor_ln339_1_fu_1051          |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|    mul   |            p_mid2156_fu_1168           |    0    |    0    |    0    |    4    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  muladd  |               grp_fu_1482              |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |          out_read_read_fu_198          |    0    |    0    |    0    |    0    |
|          |           p_read_read_fu_204           |    0    |    0    |    0    |    0    |
|          |          bias_read_read_fu_210         |    0    |    0    |    0    |    0    |
|   read   |         kernel_read_read_fu_216        |    0    |    0    |    0    |    0    |
|          |           in_read_read_fu_222          |    0    |    0    |    0    |    0    |
|          |       gmem_addr_read_read_fu_235       |    0    |    0    |    0    |    0    |
|          |      gmem_addr_26_read_read_fu_272     |    0    |    0    |    0    |    0    |
|          |      gmem_addr_27_read_read_fu_277     |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
| writeresp|          grp_writeresp_fu_228          |    0    |    0    |    0    |    0    |
|          |          grp_writeresp_fu_265          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |        write_ln339_write_fu_241        |    0    |    0    |    0    |    0    |
|   write  |        write_ln339_write_fu_250        |    0    |    0    |    0    |    0    |
|          |        write_ln345_write_fu_283        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  readreq |           grp_readreq_fu_258           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|partselect|               grp_fu_349               |    0    |    0    |    0    |    0    |
|          |            trunc_ln8_fu_1296           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           p_read4_cast_fu_358          |    0    |    0    |    0    |    0    |
|          |              cast1_fu_362              |    0    |    0    |    0    |    0    |
|          |         p_read4_cast265_fu_366         |    0    |    0    |    0    |    0    |
|          |           tmp_35_cast_fu_378           |    0    |    0    |    0    |    0    |
|          |         cast79_cast_cast_fu_392        |    0    |    0    |    0    |    0    |
|          |         kernel_row_cast_fu_489         |    0    |    0    |    0    |    0    |
|          |             p_cast2_fu_499             |    0    |    0    |    0    |    0    |
|          |            p_shl_cast_fu_511           |    0    |    0    |    0    |    0    |
|          |            zext_ln327_fu_521           |    0    |    0    |    0    |    0    |
|          |           p_mid2154_v_fu_564           |    0    |    0    |    0    |    0    |
|          |            zext_ln330_fu_694           |    0    |    0    |    0    |    0    |
|          |            zext_ln319_fu_773           |    0    |    0    |    0    |    0    |
|          |          p_cast2_mid198_fu_777         |    0    |    0    |    0    |    0    |
|   zext   |        p_shl_cast_mid1104_fu_789       |    0    |    0    |    0    |    0    |
|          |       select_ln315_3_cast_fu_853       |    0    |    0    |    0    |    0    |
|          |          p_cast2_mid145_fu_857         |    0    |    0    |    0    |    0    |
|          |        p_shl_cast_mid151_fu_869        |    0    |    0    |    0    |    0    |
|          |       kernel_row_cast_mid1_fu_936      |    0    |    0    |    0    |    0    |
|          |           p_cast2_mid1_fu_946          |    0    |    0    |    0    |    0    |
|          |         p_shl_cast_mid1_fu_958         |    0    |    0    |    0    |    0    |
|          |          zext_ln327_1_fu_1034          |    0    |    0    |    0    |    0    |
|          |           zext_ln332_fu_1071           |    0    |    0    |    0    |    0    |
|          |          zext_ln332_1_fu_1081          |    0    |    0    |    0    |    0    |
|          |           p_mid2156_v_fu_1165          |    0    |    0    |    0    |    0    |
|          |             p_cast9_fu_1234            |    0    |    0    |    0    |    0    |
|          |             p_cast8_fu_1245            |    0    |    0    |    0    |    0    |
|          |           zext_ln345_fu_1287           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |              tmp_s_fu_370              |    0    |    0    |    0    |    0    |
|          |              p_shl1_fu_396             |    0    |    0    |    0    |    0    |
|          |              tmp_13_fu_414             |    0    |    0    |    0    |    0    |
|          |              p_shl_fu_503              |    0    |    0    |    0    |    0    |
|          |            p_shl_mid_fu_781            |    0    |    0    |    0    |    0    |
|          |            p_shl_mid2_fu_861           |    0    |    0    |    0    |    0    |
|bitconcatenate|            p_shl_mid1_fu_950           |    0    |    0    |    0    |    0    |
|          |             shl_ln_fu_1074             |    0    |    0    |    0    |    0    |
|          |           shl_ln332_1_fu_1101          |    0    |    0    |    0    |    0    |
|          |             tmp_16_fu_1139             |    0    |    0    |    0    |    0    |
|          |             tmp_14_fu_1227             |    0    |    0    |    0    |    0    |
|          |             tmp_15_fu_1238             |    0    |    0    |    0    |    0    |
|          |             shl_ln4_fu_1280            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           bound31_cast_fu_388          |    0    |    0    |    0    |    0    |
|          |           p_shl10_cast_fu_404          |    0    |    0    |    0    |    0    |
|          |           sext_ln332_fu_1097           |    0    |    0    |    0    |    0    |
|   sext   |           tmp_41_cast_fu_1147          |    0    |    0    |    0    |    0    |
|          |           sext_ln339_fu_1249           |    0    |    0    |    0    |    0    |
|          |           sext_ln345_fu_1306           |    0    |    0    |    0    |    0    |
|          |          sext_ln345_1_fu_1316          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   trunc  |            empty_332_fu_568            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|    shl   |            shl_ln335_fu_1115           |    0    |    0    |    0    |    0    |
|          |           shl_ln335_1_fu_1121          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    11   |  0.774  |   3266  |   4036  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|           add1_reg_1938           |   32   |
|        add8122_loc_reg_1600       |   32   |
|         add_ln309_reg_1666        |   18   |
|        add_ln339_4_reg_1890       |   15   |
|         add_ln346_reg_1943        |    8   |
|          add_loc_reg_1594         |   32   |
|           batch_reg_1554          |    3   |
|      biasFlag_1_mid2_reg_1877     |   32   |
|         biasFlag_reg_1505         |   32   |
|         bias_read_reg_1579        |   64   |
|       bitcast_ln339_reg_1900      |   32   |
|       bound31_cast_reg_1617       |   13   |
|          bound80_reg_1622         |   16   |
|           cast1_reg_1612          |    9   |
|            col_reg_1526           |    3   |
|         empty_330_reg_1648        |    7   |
|         empty_332_reg_1699        |    2   |
|         empty_333_reg_1859        |   64   |
|exitcond_flatten77_mid2204_reg_1727|    1   |
|     gmem_addr_26_read_reg_1928    |   32   |
|       gmem_addr_26_reg_1915       |   32   |
|     gmem_addr_27_read_reg_1933    |   32   |
|       gmem_addr_27_reg_1921       |   32   |
|      gmem_addr_read_reg_1895      |   32   |
|         gmem_addr_reg_1882        |   32   |
|        groupIndex_reg_1491        |   32   |
|        icmp_ln312_reg_1671        |    1   |
|        icmp_ln315_reg_1714        |    1   |
|       icmp_ln317_1_reg_1709       |    1   |
|        icmp_ln317_reg_1704        |    1   |
|        icmp_ln330_reg_1632        |    1   |
|        icmp_ln335_reg_1864        |    1   |
|           in_ch_reg_1854          |   32   |
|          in_read_reg_1589         |   64   |
|     indvar_flatten132_reg_1547    |   16   |
|     indvar_flatten205_reg_1561    |   18   |
|     indvar_flatten26_reg_1519     |   10   |
|     indvar_flatten75_reg_1533     |   13   |
|      indvar_flatten_reg_1512      |    9   |
|      kernel_col_mid2_reg_1849     |    1   |
|         kernel_col_reg_304        |    1   |
|        kernel_read_reg_1584       |   64   |
|      kernel_row_mid2_reg_1828     |    1   |
|         kernel_row_reg_292        |    1   |
|  not_exitcond_flatten134_reg_1720 |    1   |
|        or_ln312_1_reg_1797        |    1   |
|         or_ln312_reg_1791         |    1   |
|        or_ln315_1_reg_1812        |    1   |
|         or_ln315_reg_1747         |    1   |
|        or_ln317_1_reg_1773        |    1   |
|        or_ln317_2_reg_1873        |    1   |
|          out_ch_reg_1498          |    8   |
|         out_read_reg_1568         |   64   |
|        p_mid2154_v_reg_1694       |   10   |
|       p_mid2154_v_v_reg_1689      |    3   |
|         p_mid2156_reg_1868        |   14   |
|       p_read4_cast_reg_1606       |   10   |
|          p_read_reg_1573          |    8   |
|            row_reg_1540           |    3   |
|      select_ln312_1_reg_1802      |    3   |
|      select_ln312_6_reg_1736      |    1   |
|      select_ln315_1_reg_1818      |    3   |
|      select_ln315_5_reg_1752      |    1   |
|      select_ln317_4_reg_1764      |    1   |
|      select_ln317_5_reg_1778      |    8   |
|      select_ln317_6_reg_1833      |   32   |
|      select_ln317_7_reg_1839      |    3   |
|      select_ln317_8_reg_1844      |    1   |
|       select_ln317_reg_1823       |    7   |
|        targetBlock_reg_1905       |    1   |
|          tmp_13_reg_1627          |   18   |
|         xor_ln315_reg_1807        |    1   |
|         xor_ln339_reg_1658        |    1   |
|        zext_ln327_reg_1653        |    3   |
|        zext_ln330_reg_1786        |   10   |
+-----------------------------------+--------+
|               Total               |  1096  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|          grp_writeresp_fu_228          |  p0  |   3  |   1  |    3   |
|          grp_writeresp_fu_228          |  p1  |   2  |  32  |   64   ||    9    |
|          grp_writeresp_fu_265          |  p0  |   3  |   1  |    3   |
|           kernel_row_reg_292           |  p0  |   2  |   1  |    2   ||    9    |
|           kernel_col_reg_304           |  p0  |   2  |   1  |    2   ||    9    |
| grp_DW_conv_Pipeline_In_Channel_fu_316 |  p2  |   2  |  32  |   64   ||    9    |
|               grp_fu_1347              |  p0  |   2  |   8  |   16   ||    9    |
|               grp_fu_1482              |  p0  |   3  |   3  |    9   ||    14   |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   163  || 3.19457 ||    59   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    0   |  3266  |  4036  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   59   |
|  Register |    -   |    -   |  1096  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    3   |  4362  |  4095  |
+-----------+--------+--------+--------+--------+
