/*
 * Copyright (c) 2022, NXP
 * SPDX-License-Identifier: Apache-2.0
 *
 * Generated by rt_cfg_utils.py on 2022-01-19
 */

#include <nxp/nxp_imx/rt/mimxrt1062-pinctrl.dtsi>

&IOMUXC_GPIO_AD_B0_12_LPUART1_TX {
	bias-bus-hold;
	input-enable;
};

&IOMUXC_GPIO_AD_B0_13_LPUART1_RX {
	bias-bus-hold;
};

&IOMUXC_GPIO_AD_B1_09_SAI1_MCLK {
	bias-bus-hold;
	input-enable;
};

&IOMUXC_GPIO_AD_B1_12_SAI1_RX_DATA00 {
	bias-bus-hold;
	input-enable;
};

&IOMUXC_GPIO_AD_B1_13_SAI1_TX_DATA00 {
	bias-bus-hold;
	input-enable;
};

&IOMUXC_GPIO_AD_B1_14_SAI1_TX_BCLK {
	bias-bus-hold;
	input-enable;
};

&IOMUXC_GPIO_AD_B1_15_SAI1_TX_SYNC {
	bias-bus-hold;
	input-enable;
};

