<stg><name>score_matrix</name>


<trans_list>

<trans id="278" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %queries_addr = getelementptr i32 %queries, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="queries_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %queries_addr_3 = getelementptr i32 %queries, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="queries_addr_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %keys_t_addr = getelementptr i32 %keys_t, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="keys_t_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %keys_t_addr_3 = getelementptr i32 %keys_t, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="keys_t_addr_3"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
:35 %queries_load = load i4 %queries_addr

]]></Node>
<StgValue><ssdm name="queries_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
:37 %keys_t_load = load i4 %keys_t_addr

]]></Node>
<StgValue><ssdm name="keys_t_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
:55 %keys_t_load_3 = load i4 %keys_t_addr_3

]]></Node>
<StgValue><ssdm name="keys_t_load_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
:83 %queries_load_3 = load i4 %queries_addr_3

]]></Node>
<StgValue><ssdm name="queries_load_3"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %queries_addr_1 = getelementptr i32 %queries, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="queries_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %queries_addr_6 = getelementptr i32 %queries, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="queries_addr_6"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19 %keys_t_addr_1 = getelementptr i32 %keys_t, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="keys_t_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %keys_t_addr_6 = getelementptr i32 %keys_t, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="keys_t_addr_6"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
:35 %queries_load = load i4 %queries_addr

]]></Node>
<StgValue><ssdm name="queries_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
:36 %bitcast_ln21 = bitcast i32 %queries_load

]]></Node>
<StgValue><ssdm name="bitcast_ln21"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="4">
<![CDATA[
:37 %keys_t_load = load i4 %keys_t_addr

]]></Node>
<StgValue><ssdm name="keys_t_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
:38 %bitcast_ln21_1 = bitcast i32 %keys_t_load

]]></Node>
<StgValue><ssdm name="bitcast_ln21_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %mul = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:41 %queries_load_1 = load i4 %queries_addr_1

]]></Node>
<StgValue><ssdm name="queries_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
:43 %keys_t_load_1 = load i4 %keys_t_addr_1

]]></Node>
<StgValue><ssdm name="keys_t_load_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="4">
<![CDATA[
:55 %keys_t_load_3 = load i4 %keys_t_addr_3

]]></Node>
<StgValue><ssdm name="keys_t_load_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
:56 %bitcast_ln21_7 = bitcast i32 %keys_t_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln21_7"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57 %mul_4 = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_7

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
:69 %keys_t_load_6 = load i4 %keys_t_addr_6

]]></Node>
<StgValue><ssdm name="keys_t_load_6"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
:83 %queries_load_3 = load i4 %queries_addr_3

]]></Node>
<StgValue><ssdm name="queries_load_3"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
:84 %bitcast_ln21_15 = bitcast i32 %queries_load_3

]]></Node>
<StgValue><ssdm name="bitcast_ln21_15"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85 %mul_1 = fmul i32 %bitcast_ln21_15, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97 %mul_1_1 = fmul i32 %bitcast_ln21_15, i32 %bitcast_ln21_7

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
:113 %queries_load_6 = load i4 %queries_addr_6

]]></Node>
<StgValue><ssdm name="queries_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %queries_addr_4 = getelementptr i32 %queries, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="queries_addr_4"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %queries_addr_7 = getelementptr i32 %queries, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="queries_addr_7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22 %keys_t_addr_4 = getelementptr i32 %keys_t, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="keys_t_addr_4"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25 %keys_t_addr_7 = getelementptr i32 %keys_t, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="keys_t_addr_7"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39 %mul = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
:41 %queries_load_1 = load i4 %queries_addr_1

]]></Node>
<StgValue><ssdm name="queries_load_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
:42 %bitcast_ln21_2 = bitcast i32 %queries_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln21_2"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="4">
<![CDATA[
:43 %keys_t_load_1 = load i4 %keys_t_addr_1

]]></Node>
<StgValue><ssdm name="keys_t_load_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
:44 %bitcast_ln21_3 = bitcast i32 %keys_t_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln21_3"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %mul_s = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:57 %mul_4 = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_7

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
:59 %keys_t_load_4 = load i4 %keys_t_addr_4

]]></Node>
<StgValue><ssdm name="keys_t_load_4"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="4">
<![CDATA[
:69 %keys_t_load_6 = load i4 %keys_t_addr_6

]]></Node>
<StgValue><ssdm name="keys_t_load_6"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
:70 %bitcast_ln21_11 = bitcast i32 %keys_t_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln21_11"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71 %mul_5 = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_11

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
:73 %keys_t_load_7 = load i4 %keys_t_addr_7

]]></Node>
<StgValue><ssdm name="keys_t_load_7"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:85 %mul_1 = fmul i32 %bitcast_ln21_15, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
:87 %queries_load_4 = load i4 %queries_addr_4

]]></Node>
<StgValue><ssdm name="queries_load_4"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:97 %mul_1_1 = fmul i32 %bitcast_ln21_15, i32 %bitcast_ln21_7

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105 %mul_1_2 = fmul i32 %bitcast_ln21_15, i32 %bitcast_ln21_11

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="4">
<![CDATA[
:113 %queries_load_6 = load i4 %queries_addr_6

]]></Node>
<StgValue><ssdm name="queries_load_6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
:114 %bitcast_ln21_21 = bitcast i32 %queries_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln21_21"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115 %mul_2 = fmul i32 %bitcast_ln21_21, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
:117 %queries_load_7 = load i4 %queries_addr_7

]]></Node>
<StgValue><ssdm name="queries_load_7"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127 %mul_2_1 = fmul i32 %bitcast_ln21_21, i32 %bitcast_ln21_7

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135 %mul_2_2 = fmul i32 %bitcast_ln21_21, i32 %bitcast_ln21_11

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11 %queries_addr_2 = getelementptr i32 %queries, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="queries_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %queries_addr_5 = getelementptr i32 %queries, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="queries_addr_5"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20 %keys_t_addr_2 = getelementptr i32 %keys_t, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="keys_t_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23 %keys_t_addr_5 = getelementptr i32 %keys_t, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="keys_t_addr_5"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %add = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45 %mul_s = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
:47 %queries_load_2 = load i4 %queries_addr_2

]]></Node>
<StgValue><ssdm name="queries_load_2"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
:49 %keys_t_load_2 = load i4 %keys_t_addr_2

]]></Node>
<StgValue><ssdm name="keys_t_load_2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %add_4 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
:59 %keys_t_load_4 = load i4 %keys_t_addr_4

]]></Node>
<StgValue><ssdm name="keys_t_load_4"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
:60 %bitcast_ln21_8 = bitcast i32 %keys_t_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln21_8"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61 %mul_128_1 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_8

]]></Node>
<StgValue><ssdm name="mul_128_1"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
:63 %keys_t_load_5 = load i4 %keys_t_addr_5

]]></Node>
<StgValue><ssdm name="keys_t_load_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:71 %mul_5 = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_11

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="4">
<![CDATA[
:73 %keys_t_load_7 = load i4 %keys_t_addr_7

]]></Node>
<StgValue><ssdm name="keys_t_load_7"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32">
<![CDATA[
:74 %bitcast_ln21_12 = bitcast i32 %keys_t_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln21_12"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75 %mul_234_1 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_12

]]></Node>
<StgValue><ssdm name="mul_234_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86 %add_1 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
:87 %queries_load_4 = load i4 %queries_addr_4

]]></Node>
<StgValue><ssdm name="queries_load_4"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
:88 %bitcast_ln21_16 = bitcast i32 %queries_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln21_16"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89 %mul_1_s = fmul i32 %bitcast_ln21_16, i32 %bitcast_ln21_3

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
:91 %queries_load_5 = load i4 %queries_addr_5

]]></Node>
<StgValue><ssdm name="queries_load_5"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98 %add_1_1 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99 %mul_1_1_1 = fmul i32 %bitcast_ln21_16, i32 %bitcast_ln21_8

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:105 %mul_1_2 = fmul i32 %bitcast_ln21_15, i32 %bitcast_ln21_11

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107 %mul_1_2_1 = fmul i32 %bitcast_ln21_16, i32 %bitcast_ln21_12

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115 %mul_2 = fmul i32 %bitcast_ln21_21, i32 %bitcast_ln21_1

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="4">
<![CDATA[
:117 %queries_load_7 = load i4 %queries_addr_7

]]></Node>
<StgValue><ssdm name="queries_load_7"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
:118 %bitcast_ln21_22 = bitcast i32 %queries_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln21_22"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119 %mul_2_s = fmul i32 %bitcast_ln21_22, i32 %bitcast_ln21_3

]]></Node>
<StgValue><ssdm name="mul_2_s"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:127 %mul_2_1 = fmul i32 %bitcast_ln21_21, i32 %bitcast_ln21_7

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:135 %mul_2_2 = fmul i32 %bitcast_ln21_21, i32 %bitcast_ln21_11

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %queries_addr_8 = getelementptr i32 %queries, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="queries_addr_8"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26 %keys_t_addr_8 = getelementptr i32 %keys_t, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="keys_t_addr_8"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %add = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="4">
<![CDATA[
:47 %queries_load_2 = load i4 %queries_addr_2

]]></Node>
<StgValue><ssdm name="queries_load_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
:48 %bitcast_ln21_4 = bitcast i32 %queries_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_4"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
:49 %keys_t_load_2 = load i4 %keys_t_addr_2

]]></Node>
<StgValue><ssdm name="keys_t_load_2"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
:50 %bitcast_ln21_5 = bitcast i32 %keys_t_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_5"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51 %mul_3 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_5

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %add_4 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:61 %mul_128_1 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_8

]]></Node>
<StgValue><ssdm name="mul_128_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
:63 %keys_t_load_5 = load i4 %keys_t_addr_5

]]></Node>
<StgValue><ssdm name="keys_t_load_5"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
:64 %bitcast_ln21_9 = bitcast i32 %keys_t_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln21_9"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65 %mul_128_2 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_9

]]></Node>
<StgValue><ssdm name="mul_128_2"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72 %add_5 = fadd i32 %mul_5, i32 0

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:75 %mul_234_1 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_12

]]></Node>
<StgValue><ssdm name="mul_234_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
:77 %keys_t_load_8 = load i4 %keys_t_addr_8

]]></Node>
<StgValue><ssdm name="keys_t_load_8"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86 %add_1 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:89 %mul_1_s = fmul i32 %bitcast_ln21_16, i32 %bitcast_ln21_3

]]></Node>
<StgValue><ssdm name="mul_1_s"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
:91 %queries_load_5 = load i4 %queries_addr_5

]]></Node>
<StgValue><ssdm name="queries_load_5"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
:92 %bitcast_ln21_17 = bitcast i32 %queries_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln21_17"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93 %mul_1_3 = fmul i32 %bitcast_ln21_17, i32 %bitcast_ln21_5

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98 %add_1_1 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99 %mul_1_1_1 = fmul i32 %bitcast_ln21_16, i32 %bitcast_ln21_8

]]></Node>
<StgValue><ssdm name="mul_1_1_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101 %mul_1_1_2 = fmul i32 %bitcast_ln21_17, i32 %bitcast_ln21_9

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106 %add_1_2 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107 %mul_1_2_1 = fmul i32 %bitcast_ln21_16, i32 %bitcast_ln21_12

]]></Node>
<StgValue><ssdm name="mul_1_2_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116 %add_2 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:119 %mul_2_s = fmul i32 %bitcast_ln21_22, i32 %bitcast_ln21_3

]]></Node>
<StgValue><ssdm name="mul_2_s"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
:121 %queries_load_8 = load i4 %queries_addr_8

]]></Node>
<StgValue><ssdm name="queries_load_8"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128 %add_2_1 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129 %mul_2_1_1 = fmul i32 %bitcast_ln21_22, i32 %bitcast_ln21_8

]]></Node>
<StgValue><ssdm name="mul_2_1_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136 %add_2_2 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137 %mul_2_2_1 = fmul i32 %bitcast_ln21_22, i32 %bitcast_ln21_12

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40 %add = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51 %mul_3 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_5

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:58 %add_4 = fadd i32 %mul_4, i32 0

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65 %mul_128_2 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_9

]]></Node>
<StgValue><ssdm name="mul_128_2"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72 %add_5 = fadd i32 %mul_5, i32 0

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="4">
<![CDATA[
:77 %keys_t_load_8 = load i4 %keys_t_addr_8

]]></Node>
<StgValue><ssdm name="keys_t_load_8"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
:78 %bitcast_ln21_13 = bitcast i32 %keys_t_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln21_13"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79 %mul_234_2 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_13

]]></Node>
<StgValue><ssdm name="mul_234_2"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:86 %add_1 = fadd i32 %mul_1, i32 0

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:93 %mul_1_3 = fmul i32 %bitcast_ln21_17, i32 %bitcast_ln21_5

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:98 %add_1_1 = fadd i32 %mul_1_1, i32 0

]]></Node>
<StgValue><ssdm name="add_1_1"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:101 %mul_1_1_2 = fmul i32 %bitcast_ln21_17, i32 %bitcast_ln21_9

]]></Node>
<StgValue><ssdm name="mul_1_1_2"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106 %add_1_2 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109 %mul_1_2_2 = fmul i32 %bitcast_ln21_17, i32 %bitcast_ln21_13

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116 %add_2 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
:121 %queries_load_8 = load i4 %queries_addr_8

]]></Node>
<StgValue><ssdm name="queries_load_8"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
:122 %bitcast_ln21_23 = bitcast i32 %queries_load_8

]]></Node>
<StgValue><ssdm name="bitcast_ln21_23"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123 %mul_2_3 = fmul i32 %bitcast_ln21_23, i32 %bitcast_ln21_5

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128 %add_2_1 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:129 %mul_2_1_1 = fmul i32 %bitcast_ln21_22, i32 %bitcast_ln21_8

]]></Node>
<StgValue><ssdm name="mul_2_1_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131 %mul_2_1_2 = fmul i32 %bitcast_ln21_23, i32 %bitcast_ln21_9

]]></Node>
<StgValue><ssdm name="mul_2_1_2"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136 %add_2_2 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:137 %mul_2_2_1 = fmul i32 %bitcast_ln21_22, i32 %bitcast_ln21_12

]]></Node>
<StgValue><ssdm name="mul_2_2_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139 %mul_2_2_2 = fmul i32 %bitcast_ln21_23, i32 %bitcast_ln21_13

]]></Node>
<StgValue><ssdm name="mul_2_2_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="161" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %add_s = fadd i32 %add, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62 %add_129_1 = fadd i32 %add_4, i32 %mul_128_1

]]></Node>
<StgValue><ssdm name="add_129_1"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72 %add_5 = fadd i32 %mul_5, i32 0

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:79 %mul_234_2 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_13

]]></Node>
<StgValue><ssdm name="mul_234_2"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90 %add_1_s = fadd i32 %add_1, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="add_1_s"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100 %add_1_1_1 = fadd i32 %add_1_1, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="add_1_1_1"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:106 %add_1_2 = fadd i32 %mul_1_2, i32 0

]]></Node>
<StgValue><ssdm name="add_1_2"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:109 %mul_1_2_2 = fmul i32 %bitcast_ln21_17, i32 %bitcast_ln21_13

]]></Node>
<StgValue><ssdm name="mul_1_2_2"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:116 %add_2 = fadd i32 %mul_2, i32 0

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:123 %mul_2_3 = fmul i32 %bitcast_ln21_23, i32 %bitcast_ln21_5

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:128 %add_2_1 = fadd i32 %mul_2_1, i32 0

]]></Node>
<StgValue><ssdm name="add_2_1"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:131 %mul_2_1_2 = fmul i32 %bitcast_ln21_23, i32 %bitcast_ln21_9

]]></Node>
<StgValue><ssdm name="mul_2_1_2"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:136 %add_2_2 = fadd i32 %mul_2_2, i32 0

]]></Node>
<StgValue><ssdm name="add_2_2"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:139 %mul_2_2_2 = fmul i32 %bitcast_ln21_23, i32 %bitcast_ln21_13

]]></Node>
<StgValue><ssdm name="mul_2_2_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="175" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %add_s = fadd i32 %add, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62 %add_129_1 = fadd i32 %add_4, i32 %mul_128_1

]]></Node>
<StgValue><ssdm name="add_129_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76 %add_235_1 = fadd i32 %add_5, i32 %mul_234_1

]]></Node>
<StgValue><ssdm name="add_235_1"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90 %add_1_s = fadd i32 %add_1, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="add_1_s"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100 %add_1_1_1 = fadd i32 %add_1_1, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="add_1_1_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108 %add_1_2_1 = fadd i32 %add_1_2, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="add_1_2_1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120 %add_2_s = fadd i32 %add_2, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="add_2_s"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130 %add_2_1_1 = fadd i32 %add_2_1, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="add_2_1_1"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:138 %add_2_2_1 = fadd i32 %add_2_2, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="add_2_2_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="184" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46 %add_s = fadd i32 %add, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add_s"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62 %add_129_1 = fadd i32 %add_4, i32 %mul_128_1

]]></Node>
<StgValue><ssdm name="add_129_1"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76 %add_235_1 = fadd i32 %add_5, i32 %mul_234_1

]]></Node>
<StgValue><ssdm name="add_235_1"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90 %add_1_s = fadd i32 %add_1, i32 %mul_1_s

]]></Node>
<StgValue><ssdm name="add_1_s"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:100 %add_1_1_1 = fadd i32 %add_1_1, i32 %mul_1_1_1

]]></Node>
<StgValue><ssdm name="add_1_1_1"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108 %add_1_2_1 = fadd i32 %add_1_2, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="add_1_2_1"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120 %add_2_s = fadd i32 %add_2, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="add_2_s"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130 %add_2_1_1 = fadd i32 %add_2_1, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="add_2_1_1"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:138 %add_2_2_1 = fadd i32 %add_2_2, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="add_2_2_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="193" st_id="10" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %add_3 = fadd i32 %add_s, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:76 %add_235_1 = fadd i32 %add_5, i32 %mul_234_1

]]></Node>
<StgValue><ssdm name="add_235_1"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108 %add_1_2_1 = fadd i32 %add_1_2, i32 %mul_1_2_1

]]></Node>
<StgValue><ssdm name="add_1_2_1"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:120 %add_2_s = fadd i32 %add_2, i32 %mul_2_s

]]></Node>
<StgValue><ssdm name="add_2_s"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:130 %add_2_1_1 = fadd i32 %add_2_1, i32 %mul_2_1_1

]]></Node>
<StgValue><ssdm name="add_2_1_1"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:138 %add_2_2_1 = fadd i32 %add_2_2, i32 %mul_2_2_1

]]></Node>
<StgValue><ssdm name="add_2_2_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="199" st_id="11" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %add_3 = fadd i32 %add_s, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66 %add_129_2 = fadd i32 %add_129_1, i32 %mul_128_2

]]></Node>
<StgValue><ssdm name="add_129_2"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80 %add_235_2 = fadd i32 %add_235_1, i32 %mul_234_2

]]></Node>
<StgValue><ssdm name="add_235_2"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94 %add_1_3 = fadd i32 %add_1_s, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102 %add_1_1_2 = fadd i32 %add_1_1_1, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="add_1_1_2"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110 %add_1_2_2 = fadd i32 %add_1_2_1, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="add_1_2_2"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124 %add_2_3 = fadd i32 %add_2_s, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="206" st_id="12" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52 %add_3 = fadd i32 %add_s, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66 %add_129_2 = fadd i32 %add_129_1, i32 %mul_128_2

]]></Node>
<StgValue><ssdm name="add_129_2"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80 %add_235_2 = fadd i32 %add_235_1, i32 %mul_234_2

]]></Node>
<StgValue><ssdm name="add_235_2"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94 %add_1_3 = fadd i32 %add_1_s, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102 %add_1_1_2 = fadd i32 %add_1_1_1, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="add_1_1_2"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110 %add_1_2_2 = fadd i32 %add_1_2_1, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="add_1_2_2"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124 %add_2_3 = fadd i32 %add_2_s, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132 %add_2_1_2 = fadd i32 %add_2_1_1, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="add_2_1_2"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140 %add_2_2_2 = fadd i32 %add_2_2_1, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="add_2_2_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %score_m_addr = getelementptr i32 %score_m, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="score_m_addr"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
:53 %bitcast_ln21_6 = bitcast i32 %add_3

]]></Node>
<StgValue><ssdm name="bitcast_ln21_6"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:54 %store_ln21 = store i32 %bitcast_ln21_6, i4 %score_m_addr

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66 %add_129_2 = fadd i32 %add_129_1, i32 %mul_128_2

]]></Node>
<StgValue><ssdm name="add_129_2"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80 %add_235_2 = fadd i32 %add_235_1, i32 %mul_234_2

]]></Node>
<StgValue><ssdm name="add_235_2"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:94 %add_1_3 = fadd i32 %add_1_s, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add_1_3"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:102 %add_1_1_2 = fadd i32 %add_1_1_1, i32 %mul_1_1_2

]]></Node>
<StgValue><ssdm name="add_1_1_2"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110 %add_1_2_2 = fadd i32 %add_1_2_1, i32 %mul_1_2_2

]]></Node>
<StgValue><ssdm name="add_1_2_2"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:124 %add_2_3 = fadd i32 %add_2_s, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add_2_3"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132 %add_2_1_2 = fadd i32 %add_2_1_1, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="add_2_1_2"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140 %add_2_2_2 = fadd i32 %add_2_2_1, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="add_2_2_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %score_m_addr_1 = getelementptr i32 %score_m, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="score_m_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %score_m_addr_2 = getelementptr i32 %score_m, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="score_m_addr_2"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
:67 %bitcast_ln21_10 = bitcast i32 %add_129_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_10"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:68 %store_ln21 = store i32 %bitcast_ln21_10, i4 %score_m_addr_1

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
:81 %bitcast_ln21_14 = bitcast i32 %add_235_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_14"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:82 %store_ln21 = store i32 %bitcast_ln21_14, i4 %score_m_addr_2

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:132 %add_2_1_2 = fadd i32 %add_2_1_1, i32 %mul_2_1_2

]]></Node>
<StgValue><ssdm name="add_2_1_2"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:140 %add_2_2_2 = fadd i32 %add_2_2_1, i32 %mul_2_2_2

]]></Node>
<StgValue><ssdm name="add_2_2_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %score_m_addr_3 = getelementptr i32 %score_m, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="score_m_addr_3"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %score_m_addr_4 = getelementptr i32 %score_m, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="score_m_addr_4"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
:95 %bitcast_ln21_18 = bitcast i32 %add_1_3

]]></Node>
<StgValue><ssdm name="bitcast_ln21_18"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:96 %store_ln21 = store i32 %bitcast_ln21_18, i4 %score_m_addr_3

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
:103 %bitcast_ln21_19 = bitcast i32 %add_1_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_19"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:104 %store_ln21 = store i32 %bitcast_ln21_19, i4 %score_m_addr_4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %score_m_addr_5 = getelementptr i32 %score_m, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="score_m_addr_5"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %score_m_addr_6 = getelementptr i32 %score_m, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="score_m_addr_6"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32">
<![CDATA[
:111 %bitcast_ln21_20 = bitcast i32 %add_1_2_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_20"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:112 %store_ln21 = store i32 %bitcast_ln21_20, i4 %score_m_addr_5

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
:125 %bitcast_ln21_24 = bitcast i32 %add_2_3

]]></Node>
<StgValue><ssdm name="bitcast_ln21_24"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:126 %store_ln21 = store i32 %bitcast_ln21_24, i4 %score_m_addr_6

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %score_m_addr_7 = getelementptr i32 %score_m, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="score_m_addr_7"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %score_m_addr_8 = getelementptr i32 %score_m, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="score_m_addr_8"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:27 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:28 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %score_m, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:30 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %score_m

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %queries, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %queries

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %keys_t, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %keys_t

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
:133 %bitcast_ln21_25 = bitcast i32 %add_2_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_25"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:134 %store_ln21 = store i32 %bitcast_ln21_25, i4 %score_m_addr_7

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
:141 %bitcast_ln21_26 = bitcast i32 %add_2_2_2

]]></Node>
<StgValue><ssdm name="bitcast_ln21_26"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:142 %store_ln21 = store i32 %bitcast_ln21_26, i4 %score_m_addr_8

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0">
<![CDATA[
:143 %ret_ln25 = ret

]]></Node>
<StgValue><ssdm name="ret_ln25"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
