<stg><name>huff_make_dhuff_tb.2</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln654" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln654" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %p = alloca i32 1

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="64">
<![CDATA[
entry:2 %p_dhtbl_ml_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_dhtbl_ml_loc"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="64">
<![CDATA[
entry:3 %huffsize_load_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="huffsize_load_loc"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %add_ln651_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln651_loc"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="31" op_0_bw="64">
<![CDATA[
entry:5 %code_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="code_2_loc"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="64">
<![CDATA[
entry:6 %huffsize = alloca i64 1

]]></Node>
<StgValue><ssdm name="huffsize"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %huffcode = alloca i64 1

]]></Node>
<StgValue><ssdm name="huffcode"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %store_ln628 = store i32 0, i32 %p

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:9 %store_ln628 = store i5 1, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:10 %br_ln637 = br void %VITIS_LOOP_638_2

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_638_2:0 %i_4 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_638_2:1 %icmp_ln637 = icmp_eq  i5 %i_4, i5 17

]]></Node>
<StgValue><ssdm name="icmp_ln637"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_638_2:2 %br_ln637 = br i1 %icmp_ln637, void %VITIS_LOOP_638_2.split, void %for.end9

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_638_2.split:0 %zext_ln637 = zext i5 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln637"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_638_2.split:3 %p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %zext_ln637

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_638_2.split:4 %p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32">
<![CDATA[
for.end9:0 %size_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="size_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
for.end9:1 %code = alloca i32 1

]]></Node>
<StgValue><ssdm name="code"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
for.end9:2 %p_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end9:3 %p_load_1 = load i32 %p

]]></Node>
<StgValue><ssdm name="p_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="32">
<![CDATA[
for.end9:4 %zext_ln643 = zext i32 %p_load_1

]]></Node>
<StgValue><ssdm name="zext_ln643"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end9:5 %huffsize_addr = getelementptr i5 %huffsize, i64 0, i64 %zext_ln643

]]></Node>
<StgValue><ssdm name="huffsize_addr"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
for.end9:6 %store_ln643 = store i5 0, i9 %huffsize_addr

]]></Node>
<StgValue><ssdm name="store_ln643"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end9:9 %store_ln628 = store i32 0, i32 %p_1

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln637" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end9:10 %store_ln628 = store i32 0, i32 %code

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_638_2.split:1 %speclooptripcount_ln628 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln628"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_638_2.split:2 %specloopname_ln637 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30

]]></Node>
<StgValue><ssdm name="specloopname_ln637"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_638_2.split:4 %p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr

]]></Node>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="8">
<![CDATA[
VITIS_LOOP_638_2.split:5 %zext_ln638 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load

]]></Node>
<StgValue><ssdm name="zext_ln638"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_638_2.split:6 %zext_ln638_1 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load

]]></Node>
<StgValue><ssdm name="zext_ln638_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_638_2.split:7 %icmp_ln638 = icmp_eq  i8 %p_jinfo_dc_xhuff_tbl_bits_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_638_2.split:8 %br_ln638 = br i1 %icmp_ln638, void %for.body3.lr.ph, void %for.inc7

]]></Node>
<StgValue><ssdm name="br_ln638"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body3.lr.ph:0 %p_load = load i32 %p

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body3.lr.ph:1 %add_ln638 = add i9 %zext_ln638_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln638"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="5" op_4_bw="5">
<![CDATA[
for.body3.lr.ph:2 %call_ln637 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2, i32 %p_load, i9 %add_ln638, i5 %huffsize, i5 %i_4

]]></Node>
<StgValue><ssdm name="call_ln637"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body3.lr.ph:3 %add_ln637 = add i32 %zext_ln638, i32 %p_load

]]></Node>
<StgValue><ssdm name="add_ln637"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body3.lr.ph:4 %store_ln628 = store i32 %add_ln637, i32 %p

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="9" op_3_bw="5" op_4_bw="5">
<![CDATA[
for.body3.lr.ph:2 %call_ln637 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2, i32 %p_load, i9 %add_ln638, i5 %huffsize, i5 %i_4

]]></Node>
<StgValue><ssdm name="call_ln637"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln638" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.body3.lr.ph:5 %br_ln637 = br void %for.inc7

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc7:0 %add_ln637_1 = add i5 %i_4, i5 1

]]></Node>
<StgValue><ssdm name="add_ln637_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7:1 %store_ln628 = store i5 %add_ln637_1, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
for.inc7:2 %br_ln637 = br void %VITIS_LOOP_638_2

]]></Node>
<StgValue><ssdm name="br_ln637"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end9:7 %huffsize_addr_1 = getelementptr i5 %huffsize, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="huffsize_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.end9:8 %size = load i9 %huffsize_addr_1

]]></Node>
<StgValue><ssdm name="size"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="60" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.end9:8 %size = load i9 %huffsize_addr_1

]]></Node>
<StgValue><ssdm name="size"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.end9:11 %store_ln628 = store i5 %size, i5 %size_2

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
for.end9:12 %br_ln649 = br void %VITIS_LOOP_650_4

]]></Node>
<StgValue><ssdm name="br_ln649"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_650_4:0 %size_3 = load i5 %size_2

]]></Node>
<StgValue><ssdm name="size_3"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_650_4:1 %code_5 = load i32 %code

]]></Node>
<StgValue><ssdm name="code_5"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_650_4:2 %p_3 = load i32 %p_1

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="5" op_6_bw="31" op_7_bw="32" op_8_bw="5">
<![CDATA[
VITIS_LOOP_650_4:4 %call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4, i32 %p_3, i32 %code_5, i32 %huffcode, i5 %huffsize, i5 %size_3, i31 %code_2_loc, i32 %add_ln651_loc, i5 %huffsize_load_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="67" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="5" op_6_bw="31" op_7_bw="32" op_8_bw="5">
<![CDATA[
VITIS_LOOP_650_4:4 %call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4, i32 %p_3, i32 %code_5, i32 %huffcode, i5 %huffsize, i5 %size_3, i31 %code_2_loc, i32 %add_ln651_loc, i5 %huffsize_load_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_650_4:3 %specloopname_ln649 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln649"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_650_4:5 %code_2_loc_load = load i31 %code_2_loc

]]></Node>
<StgValue><ssdm name="code_2_loc_load"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_650_4:6 %add_ln651_loc_load = load i32 %add_ln651_loc

]]></Node>
<StgValue><ssdm name="add_ln651_loc_load"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_650_4:7 %huffsize_load = load i5 %huffsize_load_loc

]]></Node>
<StgValue><ssdm name="huffsize_load"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_650_4:8 %icmp_ln654 = icmp_eq  i5 %huffsize_load, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln654"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_650_4:9 %br_ln654 = br i1 %icmp_ln654, void %do.cond25.preheader, void %for.body32.preheader

]]></Node>
<StgValue><ssdm name="br_ln654"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="5" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
do.cond25.preheader:0 %call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_657_5, i31 %code_2_loc_load, i5 %size_3, i5 %huffsize_load, i32 %code

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.cond25.preheader:1 %store_ln628 = store i32 %add_ln651_loc_load, i32 %p_1

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln654" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
do.cond25.preheader:2 %store_ln628 = store i5 %huffsize_load, i5 %size_2

]]></Node>
<StgValue><ssdm name="store_ln628"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln654" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="7" op_3_bw="32" op_4_bw="8" op_5_bw="11" op_6_bw="11" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.body32.preheader:0 %call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6, i32 %huffcode, i7 %p_dhtbl_ml_loc, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i8 %p_jinfo_dc_xhuff_tbl_bits, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="78" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="5" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
do.cond25.preheader:0 %call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_657_5, i31 %code_2_loc_load, i5 %size_3, i5 %huffsize_load, i32 %code

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
do.cond25.preheader:3 %br_ln649 = br void %VITIS_LOOP_650_4

]]></Node>
<StgValue><ssdm name="br_ln649"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="7" op_3_bw="32" op_4_bw="8" op_5_bw="11" op_6_bw="11" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.body32.preheader:0 %call_ln0 = call void @huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6, i32 %huffcode, i7 %p_dhtbl_ml_loc, i32 %p_jinfo_ac_dhuff_tbl_maxcode, i8 %p_jinfo_dc_xhuff_tbl_bits, i11 %p_jinfo_ac_dhuff_tbl_valptr, i11 %p_jinfo_ac_dhuff_tbl_mincode

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body32.preheader:1 %p_dhtbl_ml_loc_load = load i7 %p_dhtbl_ml_loc

]]></Node>
<StgValue><ssdm name="p_dhtbl_ml_loc_load"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="7">
<![CDATA[
for.body32.preheader:2 %zext_ln676 = zext i7 %p_dhtbl_ml_loc_load

]]></Node>
<StgValue><ssdm name="zext_ln676"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body32.preheader:3 %p_jinfo_ac_dhuff_tbl_maxcode_addr = getelementptr i32 %p_jinfo_ac_dhuff_tbl_maxcode, i64 0, i64 %zext_ln676

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode_addr"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body32.preheader:4 %p_jinfo_ac_dhuff_tbl_maxcode_load = load i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body32.preheader:4 %p_jinfo_ac_dhuff_tbl_maxcode_load = load i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr

]]></Node>
<StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body32.preheader:5 %add_ln676 = add i32 %p_jinfo_ac_dhuff_tbl_maxcode_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln676"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="7" op_2_bw="0">
<![CDATA[
for.body32.preheader:6 %store_ln676 = store i32 %add_ln676, i7 %p_jinfo_ac_dhuff_tbl_maxcode_addr

]]></Node>
<StgValue><ssdm name="store_ln676"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="7">
<![CDATA[
for.body32.preheader:7 %ret_ln677 = ret i7 %p_dhtbl_ml_loc_load

]]></Node>
<StgValue><ssdm name="ret_ln677"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="109" name="p_jinfo_dc_xhuff_tbl_bits" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="p_jinfo_ac_dhuff_tbl_maxcode" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_maxcode"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="p_jinfo_ac_dhuff_tbl_valptr" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_valptr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="p_jinfo_ac_dhuff_tbl_mincode" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_jinfo_ac_dhuff_tbl_mincode"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="114" from="StgValue_113" to="i" fromId="113" toId="15">
</dataflow>
<dataflow id="115" from="StgValue_113" to="p" fromId="113" toId="16">
</dataflow>
<dataflow id="117" from="StgValue_116" to="p_dhtbl_ml_loc" fromId="116" toId="17">
</dataflow>
<dataflow id="118" from="StgValue_116" to="huffsize_load_loc" fromId="116" toId="18">
</dataflow>
<dataflow id="119" from="StgValue_116" to="add_ln651_loc" fromId="116" toId="19">
</dataflow>
<dataflow id="120" from="StgValue_116" to="code_2_loc" fromId="116" toId="20">
</dataflow>
<dataflow id="121" from="StgValue_116" to="huffsize" fromId="116" toId="21">
</dataflow>
<dataflow id="122" from="StgValue_116" to="huffcode" fromId="116" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_123" to="store_ln628" fromId="123" toId="23">
</dataflow>
<dataflow id="125" from="p" to="store_ln628" fromId="16" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_126" to="store_ln628" fromId="126" toId="24">
</dataflow>
<dataflow id="128" from="i" to="store_ln628" fromId="15" toId="24">
</dataflow>
<dataflow id="129" from="i" to="i_4" fromId="15" toId="26">
</dataflow>
<dataflow id="130" from="i_4" to="icmp_ln637" fromId="26" toId="27">
</dataflow>
<dataflow id="132" from="StgValue_131" to="icmp_ln637" fromId="131" toId="27">
</dataflow>
<dataflow id="133" from="icmp_ln637" to="br_ln637" fromId="27" toId="28">
</dataflow>
<dataflow id="134" from="i_4" to="zext_ln637" fromId="26" toId="29">
</dataflow>
<dataflow id="135" from="p_jinfo_dc_xhuff_tbl_bits" to="p_jinfo_dc_xhuff_tbl_bits_addr" fromId="109" toId="30">
</dataflow>
<dataflow id="137" from="StgValue_136" to="p_jinfo_dc_xhuff_tbl_bits_addr" fromId="136" toId="30">
</dataflow>
<dataflow id="138" from="zext_ln637" to="p_jinfo_dc_xhuff_tbl_bits_addr" fromId="29" toId="30">
</dataflow>
<dataflow id="139" from="p_jinfo_dc_xhuff_tbl_bits_addr" to="p_jinfo_dc_xhuff_tbl_bits_load" fromId="30" toId="31">
</dataflow>
<dataflow id="140" from="StgValue_113" to="size_2" fromId="113" toId="32">
</dataflow>
<dataflow id="141" from="StgValue_113" to="code" fromId="113" toId="33">
</dataflow>
<dataflow id="142" from="StgValue_113" to="p_1" fromId="113" toId="34">
</dataflow>
<dataflow id="143" from="p" to="p_load_1" fromId="16" toId="35">
</dataflow>
<dataflow id="144" from="p_load_1" to="zext_ln643" fromId="35" toId="36">
</dataflow>
<dataflow id="145" from="huffsize" to="huffsize_addr" fromId="21" toId="37">
</dataflow>
<dataflow id="146" from="StgValue_136" to="huffsize_addr" fromId="136" toId="37">
</dataflow>
<dataflow id="147" from="zext_ln643" to="huffsize_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="149" from="StgValue_148" to="store_ln643" fromId="148" toId="38">
</dataflow>
<dataflow id="150" from="huffsize_addr" to="store_ln643" fromId="37" toId="38">
</dataflow>
<dataflow id="151" from="StgValue_123" to="store_ln628" fromId="123" toId="39">
</dataflow>
<dataflow id="152" from="p_1" to="store_ln628" fromId="34" toId="39">
</dataflow>
<dataflow id="153" from="StgValue_123" to="store_ln628" fromId="123" toId="40">
</dataflow>
<dataflow id="154" from="code" to="store_ln628" fromId="33" toId="40">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln628" fromId="155" toId="41">
</dataflow>
<dataflow id="158" from="StgValue_157" to="speclooptripcount_ln628" fromId="157" toId="41">
</dataflow>
<dataflow id="159" from="StgValue_157" to="speclooptripcount_ln628" fromId="157" toId="41">
</dataflow>
<dataflow id="160" from="StgValue_157" to="speclooptripcount_ln628" fromId="157" toId="41">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopName" to="specloopname_ln637" fromId="161" toId="42">
</dataflow>
<dataflow id="164" from="empty_30" to="specloopname_ln637" fromId="163" toId="42">
</dataflow>
<dataflow id="165" from="p_jinfo_dc_xhuff_tbl_bits_addr" to="p_jinfo_dc_xhuff_tbl_bits_load" fromId="30" toId="43">
</dataflow>
<dataflow id="166" from="p_jinfo_dc_xhuff_tbl_bits_load" to="zext_ln638" fromId="43" toId="44">
</dataflow>
<dataflow id="167" from="p_jinfo_dc_xhuff_tbl_bits_load" to="zext_ln638_1" fromId="43" toId="45">
</dataflow>
<dataflow id="168" from="p_jinfo_dc_xhuff_tbl_bits_load" to="icmp_ln638" fromId="43" toId="46">
</dataflow>
<dataflow id="170" from="StgValue_169" to="icmp_ln638" fromId="169" toId="46">
</dataflow>
<dataflow id="171" from="icmp_ln638" to="br_ln638" fromId="46" toId="47">
</dataflow>
<dataflow id="172" from="p" to="p_load" fromId="16" toId="48">
</dataflow>
<dataflow id="173" from="zext_ln638_1" to="add_ln638" fromId="45" toId="49">
</dataflow>
<dataflow id="175" from="StgValue_174" to="add_ln638" fromId="174" toId="49">
</dataflow>
<dataflow id="177" from="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2" to="call_ln637" fromId="176" toId="50">
</dataflow>
<dataflow id="178" from="p_load" to="call_ln637" fromId="48" toId="50">
</dataflow>
<dataflow id="179" from="add_ln638" to="call_ln637" fromId="49" toId="50">
</dataflow>
<dataflow id="180" from="huffsize" to="call_ln637" fromId="21" toId="50">
</dataflow>
<dataflow id="181" from="i_4" to="call_ln637" fromId="26" toId="50">
</dataflow>
<dataflow id="182" from="zext_ln638" to="add_ln637" fromId="44" toId="51">
</dataflow>
<dataflow id="183" from="p_load" to="add_ln637" fromId="48" toId="51">
</dataflow>
<dataflow id="184" from="add_ln637" to="store_ln628" fromId="51" toId="52">
</dataflow>
<dataflow id="185" from="p" to="store_ln628" fromId="16" toId="52">
</dataflow>
<dataflow id="186" from="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_638_2" to="call_ln637" fromId="176" toId="53">
</dataflow>
<dataflow id="187" from="p_load" to="call_ln637" fromId="48" toId="53">
</dataflow>
<dataflow id="188" from="add_ln638" to="call_ln637" fromId="49" toId="53">
</dataflow>
<dataflow id="189" from="huffsize" to="call_ln637" fromId="21" toId="53">
</dataflow>
<dataflow id="190" from="i_4" to="call_ln637" fromId="26" toId="53">
</dataflow>
<dataflow id="191" from="i_4" to="add_ln637_1" fromId="26" toId="55">
</dataflow>
<dataflow id="192" from="StgValue_126" to="add_ln637_1" fromId="126" toId="55">
</dataflow>
<dataflow id="193" from="add_ln637_1" to="store_ln628" fromId="55" toId="56">
</dataflow>
<dataflow id="194" from="i" to="store_ln628" fromId="15" toId="56">
</dataflow>
<dataflow id="195" from="huffsize" to="huffsize_addr_1" fromId="21" toId="58">
</dataflow>
<dataflow id="196" from="StgValue_136" to="huffsize_addr_1" fromId="136" toId="58">
</dataflow>
<dataflow id="197" from="StgValue_136" to="huffsize_addr_1" fromId="136" toId="58">
</dataflow>
<dataflow id="198" from="huffsize_addr_1" to="size" fromId="58" toId="59">
</dataflow>
<dataflow id="199" from="huffsize_addr_1" to="size" fromId="58" toId="60">
</dataflow>
<dataflow id="200" from="size" to="store_ln628" fromId="60" toId="61">
</dataflow>
<dataflow id="201" from="size_2" to="store_ln628" fromId="32" toId="61">
</dataflow>
<dataflow id="202" from="size_2" to="size_3" fromId="32" toId="63">
</dataflow>
<dataflow id="203" from="code" to="code_5" fromId="33" toId="64">
</dataflow>
<dataflow id="204" from="p_1" to="p_3" fromId="34" toId="65">
</dataflow>
<dataflow id="206" from="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4" to="call_ln0" fromId="205" toId="66">
</dataflow>
<dataflow id="207" from="p_3" to="call_ln0" fromId="65" toId="66">
</dataflow>
<dataflow id="208" from="code_5" to="call_ln0" fromId="64" toId="66">
</dataflow>
<dataflow id="209" from="huffcode" to="call_ln0" fromId="22" toId="66">
</dataflow>
<dataflow id="210" from="huffsize" to="call_ln0" fromId="21" toId="66">
</dataflow>
<dataflow id="211" from="size_3" to="call_ln0" fromId="63" toId="66">
</dataflow>
<dataflow id="212" from="code_2_loc" to="call_ln0" fromId="20" toId="66">
</dataflow>
<dataflow id="213" from="add_ln651_loc" to="call_ln0" fromId="19" toId="66">
</dataflow>
<dataflow id="214" from="huffsize_load_loc" to="call_ln0" fromId="18" toId="66">
</dataflow>
<dataflow id="215" from="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_650_4" to="call_ln0" fromId="205" toId="67">
</dataflow>
<dataflow id="216" from="p_3" to="call_ln0" fromId="65" toId="67">
</dataflow>
<dataflow id="217" from="code_5" to="call_ln0" fromId="64" toId="67">
</dataflow>
<dataflow id="218" from="huffcode" to="call_ln0" fromId="22" toId="67">
</dataflow>
<dataflow id="219" from="huffsize" to="call_ln0" fromId="21" toId="67">
</dataflow>
<dataflow id="220" from="size_3" to="call_ln0" fromId="63" toId="67">
</dataflow>
<dataflow id="221" from="code_2_loc" to="call_ln0" fromId="20" toId="67">
</dataflow>
<dataflow id="222" from="add_ln651_loc" to="call_ln0" fromId="19" toId="67">
</dataflow>
<dataflow id="223" from="huffsize_load_loc" to="call_ln0" fromId="18" toId="67">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecLoopName" to="specloopname_ln649" fromId="161" toId="68">
</dataflow>
<dataflow id="226" from="empty_2" to="specloopname_ln649" fromId="225" toId="68">
</dataflow>
<dataflow id="227" from="code_2_loc" to="code_2_loc_load" fromId="20" toId="69">
</dataflow>
<dataflow id="228" from="add_ln651_loc" to="add_ln651_loc_load" fromId="19" toId="70">
</dataflow>
<dataflow id="229" from="huffsize_load_loc" to="huffsize_load" fromId="18" toId="71">
</dataflow>
<dataflow id="230" from="huffsize_load" to="icmp_ln654" fromId="71" toId="72">
</dataflow>
<dataflow id="231" from="StgValue_148" to="icmp_ln654" fromId="148" toId="72">
</dataflow>
<dataflow id="232" from="icmp_ln654" to="br_ln654" fromId="72" toId="73">
</dataflow>
<dataflow id="234" from="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_657_5" to="call_ln0" fromId="233" toId="74">
</dataflow>
<dataflow id="235" from="code_2_loc_load" to="call_ln0" fromId="69" toId="74">
</dataflow>
<dataflow id="236" from="size_3" to="call_ln0" fromId="63" toId="74">
</dataflow>
<dataflow id="237" from="huffsize_load" to="call_ln0" fromId="71" toId="74">
</dataflow>
<dataflow id="238" from="code" to="call_ln0" fromId="33" toId="74">
</dataflow>
<dataflow id="239" from="add_ln651_loc_load" to="store_ln628" fromId="70" toId="75">
</dataflow>
<dataflow id="240" from="p_1" to="store_ln628" fromId="34" toId="75">
</dataflow>
<dataflow id="241" from="huffsize_load" to="store_ln628" fromId="71" toId="76">
</dataflow>
<dataflow id="242" from="size_2" to="store_ln628" fromId="32" toId="76">
</dataflow>
<dataflow id="244" from="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6" to="call_ln0" fromId="243" toId="77">
</dataflow>
<dataflow id="245" from="huffcode" to="call_ln0" fromId="22" toId="77">
</dataflow>
<dataflow id="246" from="p_dhtbl_ml_loc" to="call_ln0" fromId="17" toId="77">
</dataflow>
<dataflow id="247" from="p_jinfo_ac_dhuff_tbl_maxcode" to="call_ln0" fromId="110" toId="77">
</dataflow>
<dataflow id="248" from="p_jinfo_dc_xhuff_tbl_bits" to="call_ln0" fromId="109" toId="77">
</dataflow>
<dataflow id="249" from="p_jinfo_ac_dhuff_tbl_valptr" to="call_ln0" fromId="111" toId="77">
</dataflow>
<dataflow id="250" from="p_jinfo_ac_dhuff_tbl_mincode" to="call_ln0" fromId="112" toId="77">
</dataflow>
<dataflow id="251" from="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_657_5" to="call_ln0" fromId="233" toId="78">
</dataflow>
<dataflow id="252" from="code_2_loc_load" to="call_ln0" fromId="69" toId="78">
</dataflow>
<dataflow id="253" from="size_3" to="call_ln0" fromId="63" toId="78">
</dataflow>
<dataflow id="254" from="huffsize_load" to="call_ln0" fromId="71" toId="78">
</dataflow>
<dataflow id="255" from="code" to="call_ln0" fromId="33" toId="78">
</dataflow>
<dataflow id="256" from="huff_make_dhuff_tb.2_Pipeline_VITIS_LOOP_664_6" to="call_ln0" fromId="243" toId="80">
</dataflow>
<dataflow id="257" from="huffcode" to="call_ln0" fromId="22" toId="80">
</dataflow>
<dataflow id="258" from="p_dhtbl_ml_loc" to="call_ln0" fromId="17" toId="80">
</dataflow>
<dataflow id="259" from="p_jinfo_ac_dhuff_tbl_maxcode" to="call_ln0" fromId="110" toId="80">
</dataflow>
<dataflow id="260" from="p_jinfo_dc_xhuff_tbl_bits" to="call_ln0" fromId="109" toId="80">
</dataflow>
<dataflow id="261" from="p_jinfo_ac_dhuff_tbl_valptr" to="call_ln0" fromId="111" toId="80">
</dataflow>
<dataflow id="262" from="p_jinfo_ac_dhuff_tbl_mincode" to="call_ln0" fromId="112" toId="80">
</dataflow>
<dataflow id="263" from="p_dhtbl_ml_loc" to="p_dhtbl_ml_loc_load" fromId="17" toId="81">
</dataflow>
<dataflow id="264" from="p_dhtbl_ml_loc_load" to="zext_ln676" fromId="81" toId="82">
</dataflow>
<dataflow id="265" from="p_jinfo_ac_dhuff_tbl_maxcode" to="p_jinfo_ac_dhuff_tbl_maxcode_addr" fromId="110" toId="83">
</dataflow>
<dataflow id="266" from="StgValue_136" to="p_jinfo_ac_dhuff_tbl_maxcode_addr" fromId="136" toId="83">
</dataflow>
<dataflow id="267" from="zext_ln676" to="p_jinfo_ac_dhuff_tbl_maxcode_addr" fromId="82" toId="83">
</dataflow>
<dataflow id="268" from="p_jinfo_ac_dhuff_tbl_maxcode_addr" to="p_jinfo_ac_dhuff_tbl_maxcode_load" fromId="83" toId="84">
</dataflow>
<dataflow id="269" from="p_jinfo_ac_dhuff_tbl_maxcode_addr" to="p_jinfo_ac_dhuff_tbl_maxcode_load" fromId="83" toId="85">
</dataflow>
<dataflow id="270" from="p_jinfo_ac_dhuff_tbl_maxcode_load" to="add_ln676" fromId="85" toId="86">
</dataflow>
<dataflow id="271" from="StgValue_113" to="add_ln676" fromId="113" toId="86">
</dataflow>
<dataflow id="272" from="add_ln676" to="store_ln676" fromId="86" toId="87">
</dataflow>
<dataflow id="273" from="p_jinfo_ac_dhuff_tbl_maxcode_addr" to="store_ln676" fromId="83" toId="87">
</dataflow>
<dataflow id="274" from="p_dhtbl_ml_loc_load" to="ret_ln677" fromId="81" toId="88">
</dataflow>
<dataflow id="275" from="icmp_ln637" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="276" from="icmp_ln638" to="StgValue_3" fromId="46" toId="3">
</dataflow>
<dataflow id="277" from="icmp_ln638" to="StgValue_4" fromId="46" toId="4">
</dataflow>
<dataflow id="278" from="icmp_ln654" to="StgValue_9" fromId="72" toId="9">
</dataflow>
</dataflows>


</stg>
