/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_19z;
  wire [6:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [18:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _00_ <= 14'h0000;
    else _00_ <= celloutsig_0_2z[18:5];
  assign celloutsig_1_19z = { celloutsig_1_6z[12:2], celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_3z } === { celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_1_2z = { in_data[167:162], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } === { in_data[137:125], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_0z === celloutsig_1_6z[5:0];
  assign celloutsig_1_11z = { in_data[163:155], celloutsig_1_5z } === { in_data[167:161], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[75:58] % { 1'h1, in_data[86:70] };
  assign celloutsig_1_18z = { celloutsig_1_8z[2], celloutsig_1_12z } % { 1'h1, celloutsig_1_12z[2:1], celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_7z = in_data[43:28] % { 1'h1, celloutsig_0_0z[7:0], celloutsig_0_1z };
  assign celloutsig_0_20z = { _00_[10:1], celloutsig_0_13z } % { 1'h1, celloutsig_0_19z[6:4], celloutsig_0_1z };
  assign celloutsig_0_2z = { celloutsig_0_0z[4], celloutsig_0_0z } % { 1'h1, in_data[43:26] };
  assign celloutsig_1_6z = { in_data[187:176], celloutsig_1_2z } % { 1'h1, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_6z[8:0] % { 1'h1, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_4z = ^ in_data[84:72];
  assign celloutsig_0_5z = ^ { in_data[93:81], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = ^ { celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_13z = ^ { celloutsig_0_3z[8:1], celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_21z = ^ in_data[73:56];
  assign celloutsig_1_1z = ^ { in_data[162:160], celloutsig_1_0z };
  assign celloutsig_1_3z = ^ in_data[113:110];
  assign celloutsig_1_4z = ^ in_data[124:118];
  assign celloutsig_1_5z = ^ { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_13z = ^ { in_data[162:140], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_3z = celloutsig_0_2z[9:1] >>> { in_data[25:24], celloutsig_0_1z };
  assign celloutsig_1_14z = celloutsig_1_6z[4:1] >>> { celloutsig_1_12z[6:5], celloutsig_1_1z, celloutsig_1_13z };
  assign celloutsig_0_6z = in_data[53:33] >>> in_data[59:39];
  assign celloutsig_0_8z = celloutsig_0_2z[16:13] >>> { in_data[46:44], celloutsig_0_5z };
  assign celloutsig_0_9z = celloutsig_0_6z[8:1] >>> { in_data[22:17], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_1z = celloutsig_0_0z[14:8] >>> celloutsig_0_0z[8:2];
  assign celloutsig_0_19z = celloutsig_0_9z >>> celloutsig_0_7z[7:0];
  assign celloutsig_1_0z = in_data[106:101] >>> in_data[111:106];
  assign celloutsig_1_7z = { celloutsig_1_0z[5:1], celloutsig_1_2z, celloutsig_1_4z } >>> { celloutsig_1_6z[9:4], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_6z[9:2] >>> celloutsig_1_6z[7:0];
  assign celloutsig_1_12z = celloutsig_1_9z[7:0] >>> { celloutsig_1_10z, celloutsig_1_7z };
  assign { out_data[136:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
