{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683618393414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683618393414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 09 01:46:33 2023 " "Processing started: Tue May 09 01:46:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683618393414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1683618393414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 2048_game -c 2048_game_top_module --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 2048_game -c 2048_game_top_module --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1683618393414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1683618393725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1683618393725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_Module_tb " "Found entity 1: logic_Module_tb" {  } { { "logic_Module_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_2048_top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_2048_top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_2048_top_module " "Found entity 1: game_2048_top_module" {  } { { "game_2048_top_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estados.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_Estados " "Found entity 1: maquina_Estados" {  } { { "maquina_Estados.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/maquina_Estados.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file logic_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_Module " "Found entity 1: logic_Module" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Main_Module " "Found entity 1: VGA_Main_Module" {  } { { "VGA_Main_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/VGA_Main_Module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_slide " "Found entity 1: up_slide" {  } { { "up_slide.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/up_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_slide_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_slide_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_slide_tb " "Found entity 1: up_slide_tb" {  } { { "up_slide_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/up_slide_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file down_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 down_slide " "Found entity 1: down_slide" {  } { { "down_slide.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/down_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_random.sv 1 1 " "Found 1 design units, including 1 entities, in source file add_random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_random " "Found entity 1: add_random" {  } { { "add_random.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/add_random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_estados_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_estados_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_Estados_tb " "Found entity 1: maquina_Estados_tb" {  } { { "maquina_Estados_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/maquina_Estados_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset " "Found entity 1: reset" {  } { { "reset.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_tb " "Found entity 1: reset_tb" {  } { { "reset_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/reset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_slide " "Found entity 1: right_slide" {  } { { "right_slide.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/right_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "right_slide_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file right_slide_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 right_slide_tb " "Found entity 1: right_slide_tb" {  } { { "right_slide_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/right_slide_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "left_slide.sv 1 1 " "Found 1 design units, including 1 entities, in source file left_slide.sv" { { "Info" "ISGN_ENTITY_NAME" "1 left_slide " "Found entity 1: left_slide" {  } { { "left_slide.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/left_slide.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_matrix_full.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_matrix_full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_matrix_full " "Found entity 1: check_matrix_full" {  } { { "check_matrix_full.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/check_matrix_full.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_matrix_full_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file check_matrix_full_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 check_matrix_full_tb " "Found entity 1: check_matrix_full_tb" {  } { { "check_matrix_full_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/check_matrix_full_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "have_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file have_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 have_move " "Found entity 1: have_move" {  } { { "have_move.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/have_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "have_move_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file have_move_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 have_move_tb " "Found entity 1: have_move_tb" {  } { { "have_move_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/have_move_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.sv 1 1 " "Found 1 design units, including 1 entities, in source file win.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/win.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_tb " "Found entity 1: win_tb" {  } { { "win_tb.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/win_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win_or_lose.sv 1 1 " "Found 1 design units, including 1 entities, in source file win_or_lose.sv" { { "Info" "ISGN_ENTITY_NAME" "1 win_or_lose " "Found entity 1: win_or_lose" {  } { { "win_or_lose.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683618399522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1683618399522 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk game_2048_top_module.sv(25) " "Verilog HDL Implicit Net warning at game_2048_top_module.sv(25): created implicit net for \"clk\"" {  } { { "game_2048_top_module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/game_2048_top_module.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1683618399522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "logic_Module " "Elaborating entity \"logic_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1683618399549 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[0\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[0\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[1\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[1\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[2\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[2\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[3\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[3\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[4\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[4\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399551 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[5\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[5\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[6\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[6\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[7\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[7\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[8\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[8\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[9\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[9\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[10\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[10\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[11\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[11\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[12\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[12\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[13\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[13\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[14\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[14\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[0\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[0\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399552 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[1\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[1\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399553 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[2\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[2\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399553 "|logic_Module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_matrix_Direction_Wire\[15\]\[3\] logic_Module.sv(100) " "Inferred latch for \"cell_matrix_Direction_Wire\[15\]\[3\]\" at logic_Module.sv(100)" {  } { { "logic_Module.sv" "" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1683618399553 "|logic_Module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_slide up_slide:UM " "Elaborating entity \"up_slide\" for hierarchy \"up_slide:UM\"" {  } { { "logic_Module.sv" "UM" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683618399553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_slide down_slide:DM " "Elaborating entity \"down_slide\" for hierarchy \"down_slide:DM\"" {  } { { "logic_Module.sv" "DM" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683618399559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "right_slide right_slide:RM " "Elaborating entity \"right_slide\" for hierarchy \"right_slide:RM\"" {  } { { "logic_Module.sv" "RM" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683618399564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "left_slide left_slide:LM " "Elaborating entity \"left_slide\" for hierarchy \"left_slide:LM\"" {  } { { "logic_Module.sv" "LM" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683618399851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset reset:ResM " "Elaborating entity \"reset\" for hierarchy \"reset:ResM\"" {  } { { "logic_Module.sv" "ResM" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683618400147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_random reset:ResM\|add_random:random_inst_1 " "Elaborating entity \"add_random\" for hierarchy \"reset:ResM\|add_random:random_inst_1\"" {  } { { "reset.sv" "random_inst_1" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/reset.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683618400148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_or_lose win_or_lose:WoLM " "Elaborating entity \"win_or_lose\" for hierarchy \"win_or_lose:WoLM\"" {  } { { "logic_Module.sv" "WoLM" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/logic_Module.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683618400150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "have_move win_or_lose:WoLM\|have_move:h_move " "Elaborating entity \"have_move\" for hierarchy \"win_or_lose:WoLM\|have_move:h_move\"" {  } { { "win_or_lose.sv" "h_move" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683618400151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_matrix_full win_or_lose:WoLM\|check_matrix_full:matrix_complete " "Elaborating entity \"check_matrix_full\" for hierarchy \"win_or_lose:WoLM\|check_matrix_full:matrix_complete\"" {  } { { "win_or_lose.sv" "matrix_complete" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683618400153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win win_or_lose:WoLM\|win:win_ver " "Elaborating entity \"win\" for hierarchy \"win_or_lose:WoLM\|win:win_ver\"" {  } { { "win_or_lose.sv" "win_ver" { Text "C:/Users/Joseff01/Documents/Git/drichmond_digital_design_lab_2023/lab4/win_or_lose.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1683618400159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683618400375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 09 01:46:40 2023 " "Processing ended: Tue May 09 01:46:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683618400375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683618400375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683618400375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1683618400375 ""}
