/* Generated by Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os) */

module design122_12_5_top_post_synth(clk, rst, in, out);
  (* unused_bits = "32 33 34 35" *)
  (* unused_bits = "32 33 34 35" *)
  (* unused_bits = "32 33 34 35" *)
  (* unused_bits = "32 33 34 35" *)
  (* unused_bits = "32 33 34 35" *)
  (* unused_bits = "32 33 34 35" *)
  (* unused_bits = "32 33 34 35" *)
  (* unused_bits = "24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* unused_bits = "32 33 34 35" *)
  (* unused_bits = "24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* unused_bits = "32 33 34 35" *)
  (* unused_bits = "32 33 34 35" *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "24 25 26 27 28 29 30 31" *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* unused_bits = "24 25 26 27 28 29 30 31" *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.8-10.11" *)
  input clk;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:14.18-14.23" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:15.18-15.23" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:24.18-24.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:25.18-25.24" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:16.18-16.23" *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:18.18-18.23" *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:20.18-20.23" *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:22.18-22.23" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:23.18-23.23" *)
  (* hdlname = "design122_12_5_inst encoder_instance100 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:146.27-146.104" *)
  (* hdlname = "design122_12_5_inst encoder_instance10090 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:200.27-200.106" *)
  (* unused_bits = "3 12 13 14 18 23 24 25 26 27 28 29 30 31" *)
  (* hdlname = "design122_12_5_inst encoder_instance110100 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:206.27-206.109" *)
  (* hdlname = "design122_12_5_inst encoder_instance120112 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:214.27-214.113" *)
  (* hdlname = "design122_12_5_inst encoder_instance211 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:153.27-153.108" *)
  (* hdlname = "design122_12_5_inst encoder_instance322 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:160.27-160.108" *)
  (* hdlname = "design122_12_5_inst encoder_instance434 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:168.27-168.105" *)
  (* hdlname = "design122_12_5_inst encoder_instance541 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:171.27-171.108" *)
  (* hdlname = "design122_12_5_inst encoder_instance652 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:178.27-178.108" *)
  (* hdlname = "design122_12_5_inst encoder_instance763 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:185.27-185.108" *)
  (* hdlname = "design122_12_5_inst encoder_instance874 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:192.27-192.105" *)
  (* hdlname = "design122_12_5_inst encoder_instance981 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:195.27-195.108" *)
  (* hdlname = "design122_12_5_inst full_adder_instance10093 cin" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:7.9-7.12|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120" *)
  (* hdlname = "design122_12_5_inst full_adder_instance10093 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120" *)
  (* hdlname = "design122_12_5_inst full_adder_instance10093 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120" *)
  (* hdlname = "design122_12_5_inst full_adder_instance10093 full_adder_inst c" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:36.9-36.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120" *)
  (* hdlname = "design122_12_5_inst full_adder_instance10093 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120" *)
  (* hdlname = "design122_12_5_inst full_adder_instance104 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:150.34-150.115" *)
  (* hdlname = "design122_12_5_inst full_adder_instance104 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:150.34-150.115" *)
  (* hdlname = "design122_12_5_inst full_adder_instance104 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:150.34-150.115" *)
  (* hdlname = "design122_12_5_inst full_adder_instance110102 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:208.34-208.123" *)
  (* hdlname = "design122_12_5_inst full_adder_instance110102 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:208.34-208.123" *)
  (* hdlname = "design122_12_5_inst full_adder_instance110102 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:208.34-208.123" *)
  (* hdlname = "design122_12_5_inst full_adder_instance120111 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:213.34-213.123" *)
  (* hdlname = "design122_12_5_inst full_adder_instance120111 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:213.34-213.123" *)
  (* hdlname = "design122_12_5_inst full_adder_instance120111 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:213.34-213.123" *)
  (* hdlname = "design122_12_5_inst full_adder_instance214 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:156.34-156.115" *)
  (* hdlname = "design122_12_5_inst full_adder_instance214 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:156.34-156.115" *)
  (* hdlname = "design122_12_5_inst full_adder_instance214 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:156.34-156.115" *)
  (* hdlname = "design122_12_5_inst full_adder_instance321 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:159.34-159.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance321 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:159.34-159.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance321 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:159.34-159.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance432 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:166.34-166.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance432 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:166.34-166.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance432 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:166.34-166.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance540 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:170.34-170.114" *)
  (* hdlname = "design122_12_5_inst full_adder_instance540 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:170.34-170.114" *)
  (* hdlname = "design122_12_5_inst full_adder_instance540 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:170.34-170.114" *)
  (* hdlname = "design122_12_5_inst full_adder_instance654 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:180.34-180.115" *)
  (* hdlname = "design122_12_5_inst full_adder_instance654 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:180.34-180.115" *)
  (* hdlname = "design122_12_5_inst full_adder_instance654 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:180.34-180.115" *)
  (* hdlname = "design122_12_5_inst full_adder_instance760 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:182.34-182.114" *)
  (* hdlname = "design122_12_5_inst full_adder_instance760 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:182.34-182.114" *)
  (* hdlname = "design122_12_5_inst full_adder_instance760 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:182.34-182.114" *)
  (* hdlname = "design122_12_5_inst full_adder_instance872 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:190.34-190.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance872 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:190.34-190.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance872 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:190.34-190.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance983 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:197.34-197.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance983 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:197.34-197.118" *)
  (* hdlname = "design122_12_5_inst full_adder_instance983 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:197.34-197.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  (* hdlname = "design122_12_5_inst register_instance10094 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:204.28-204.109" *)
  (* hdlname = "design122_12_5_inst register_instance101 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:147.28-147.110" *)
  (* hdlname = "design122_12_5_inst register_instance110104 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:210.28-210.112" *)
  (* hdlname = "design122_12_5_inst register_instance120113 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:215.28-215.115" *)
  (* hdlname = "design122_12_5_inst register_instance212 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:154.28-154.110" *)
  (* hdlname = "design122_12_5_inst register_instance323 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:161.28-161.110" *)
  (* hdlname = "design122_12_5_inst register_instance431 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:165.28-165.110" *)
  (* hdlname = "design122_12_5_inst register_instance543 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:173.28-173.110" *)
  (* hdlname = "design122_12_5_inst register_instance651 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:177.28-177.110" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  (* hdlname = "design122_12_5_inst register_instance762 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:184.28-184.110" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  (* hdlname = "design122_12_5_inst register_instance870 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:188.28-188.106" *)
  (* hdlname = "design122_12_5_inst register_instance982 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:196.28-196.110" *)
  (* unused_bits = "24 25 26 27 28 29 30 31" *)
  (* unused_bits = "24 25 26 27 28 29 30 31" *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:11.20-11.22" *)
  input [31:0] in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:12.21-12.24" *)
  output [31:0] out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.12-10.15" *)
  input rst;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:39.20-39.23" *)
  wire \$abc$111924$li0000_li0000 ;
  wire \$abc$111924$li0001_li0001 ;
  wire \$abc$111924$li0002_li0002 ;
  wire \$abc$111924$li0003_li0003 ;
  wire \$abc$111924$li0004_li0004 ;
  wire \$abc$111924$li0005_li0005 ;
  wire \$abc$111924$li0006_li0006 ;
  wire \$abc$111924$li0007_li0007 ;
  wire \$abc$111924$li0008_li0008 ;
  wire \$abc$111924$li0009_li0009 ;
  wire \$abc$111924$li0010_li0010 ;
  wire \$abc$111924$li0011_li0011 ;
  wire \$abc$111924$li0012_li0012 ;
  wire \$abc$111924$li0013_li0013 ;
  wire \$abc$111924$li0014_li0014 ;
  wire \$abc$111924$li0015_li0015 ;
  wire \$abc$111924$li0016_li0016 ;
  wire \$abc$111924$li0017_li0017 ;
  wire \$abc$111924$li0018_li0018 ;
  wire \$abc$111924$li0019_li0019 ;
  wire \$abc$111924$li0020_li0020 ;
  wire \$abc$111924$li0021_li0021 ;
  wire \$abc$111924$li0022_li0022 ;
  wire \$abc$111924$li0023_li0023 ;
  wire \$abc$111924$li0024_li0024 ;
  wire \$abc$111924$li0025_li0025 ;
  wire \$abc$111924$li0026_li0026 ;
  wire \$abc$111924$li0027_li0027 ;
  wire \$abc$111924$li0028_li0028 ;
  wire \$abc$111924$li0029_li0029 ;
  wire \$abc$111924$li0030_li0030 ;
  wire \$abc$111924$li0031_li0031 ;
  wire \$abc$111924$li0032_li0032 ;
  wire \$abc$111924$li0033_li0033 ;
  wire \$abc$111924$li0034_li0034 ;
  wire \$abc$111924$li0035_li0035 ;
  wire \$abc$111924$li0036_li0036 ;
  wire \$abc$111924$li0037_li0037 ;
  wire \$abc$111924$li0038_li0038 ;
  wire \$abc$111924$li0039_li0039 ;
  wire \$abc$111924$li0040_li0040 ;
  wire \$abc$111924$li0041_li0041 ;
  wire \$abc$111924$li0042_li0042 ;
  wire \$abc$111924$li0043_li0043 ;
  wire \$abc$111924$li0044_li0044 ;
  wire \$abc$111924$li0045_li0045 ;
  wire \$abc$111924$li0046_li0046 ;
  wire \$abc$111924$li0047_li0047 ;
  wire \$abc$111924$li0048_li0048 ;
  wire \$abc$111924$li0049_li0049 ;
  wire \$abc$111924$li0050_li0050 ;
  wire \$abc$111924$li0051_li0051 ;
  wire \$abc$111924$li0052_li0052 ;
  wire \$abc$111924$li0053_li0053 ;
  wire \$abc$111924$li0054_li0054 ;
  wire \$abc$111924$li0055_li0055 ;
  wire \$abc$111924$li0056_li0056 ;
  wire \$abc$111924$li0057_li0057 ;
  wire \$abc$111924$li0058_li0058 ;
  wire \$abc$111924$li0059_li0059 ;
  wire \$abc$111924$li0060_li0060 ;
  wire \$abc$111924$li0061_li0061 ;
  wire \$abc$111924$li0062_li0062 ;
  wire \$abc$111924$li0063_li0063 ;
  wire \$abc$111924$li0064_li0064 ;
  wire \$abc$111924$li0065_li0065 ;
  wire \$abc$111924$li0066_li0066 ;
  wire \$abc$111924$li0067_li0067 ;
  wire \$abc$111924$li0068_li0068 ;
  wire \$abc$111924$li0069_li0069 ;
  wire \$abc$111924$li0070_li0070 ;
  wire \$abc$111924$li0071_li0071 ;
  wire \$abc$111924$li0072_li0072 ;
  wire \$abc$111924$li0073_li0073 ;
  wire \$abc$111924$li0074_li0074 ;
  wire \$abc$111924$li0075_li0075 ;
  wire \$abc$111924$li0076_li0076 ;
  wire \$abc$111924$li0077_li0077 ;
  wire \$abc$111924$li0078_li0078 ;
  wire \$abc$111924$li0079_li0079 ;
  wire \$abc$111924$li0080_li0080 ;
  wire \$abc$111924$li0081_li0081 ;
  wire \$abc$111924$li0082_li0082 ;
  wire \$abc$111924$li0083_li0083 ;
  wire \$abc$111924$li0084_li0084 ;
  wire \$abc$111924$li0085_li0085 ;
  wire \$abc$111924$li0086_li0086 ;
  wire \$abc$111924$li0087_li0087 ;
  wire \$abc$111924$li0088_li0088 ;
  wire \$abc$111924$li0089_li0089 ;
  wire \$abc$111924$li0090_li0090 ;
  wire \$abc$111924$li0091_li0091 ;
  wire \$abc$111924$li0092_li0092 ;
  wire \$abc$111924$li0093_li0093 ;
  wire \$abc$111924$li0094_li0094 ;
  wire \$abc$111924$li0095_li0095 ;
  wire \$abc$111924$li0096_li0096 ;
  wire \$abc$111924$li0097_li0097 ;
  wire \$abc$111924$li0098_li0098 ;
  wire \$abc$111924$li0099_li0099 ;
  wire \$abc$111924$li0100_li0100 ;
  wire \$abc$111924$li0101_li0101 ;
  wire \$abc$111924$li0102_li0102 ;
  wire \$abc$111924$li0103_li0103 ;
  wire \$abc$111924$li0104_li0104 ;
  wire \$abc$111924$li0105_li0105 ;
  wire \$abc$111924$li0106_li0106 ;
  wire \$abc$111924$li0107_li0107 ;
  wire \$abc$111924$li0108_li0108 ;
  wire \$abc$111924$li0109_li0109 ;
  wire \$abc$111924$li0110_li0110 ;
  wire \$abc$111924$li0111_li0111 ;
  wire \$abc$111924$li0112_li0112 ;
  wire \$abc$111924$li0113_li0113 ;
  wire \$abc$111924$li0114_li0114 ;
  wire \$abc$111924$li0115_li0115 ;
  wire \$abc$111924$li0116_li0116 ;
  wire \$abc$111924$li0117_li0117 ;
  wire \$abc$111924$li0118_li0118 ;
  wire \$abc$111924$li0119_li0119 ;
  wire \$abc$111924$li0120_li0120 ;
  wire \$abc$111924$li0121_li0121 ;
  wire \$abc$111924$li0122_li0122 ;
  wire \$abc$111924$li0123_li0123 ;
  wire \$abc$111924$li0124_li0124 ;
  wire \$abc$111924$li0125_li0125 ;
  wire \$abc$111924$li0126_li0126 ;
  wire \$abc$111924$li0127_li0127 ;
  wire \$abc$111924$li0128_li0128 ;
  wire \$abc$111924$li0129_li0129 ;
  wire \$abc$111924$li0130_li0130 ;
  wire \$abc$111924$li0131_li0131 ;
  wire \$abc$111924$li0132_li0132 ;
  wire \$abc$111924$li0133_li0133 ;
  wire \$abc$111924$li0134_li0134 ;
  wire \$abc$111924$li0135_li0135 ;
  wire \$abc$111924$li0136_li0136 ;
  wire \$abc$111924$li0137_li0137 ;
  wire \$abc$111924$li0138_li0138 ;
  wire \$abc$111924$li0139_li0139 ;
  wire \$abc$111924$li0140_li0140 ;
  wire \$abc$111924$li0141_li0141 ;
  wire \$abc$111924$li0142_li0142 ;
  wire \$abc$111924$li0143_li0143 ;
  wire \$abc$111924$li0144_li0144 ;
  wire \$abc$111924$li0145_li0145 ;
  wire \$abc$111924$li0146_li0146 ;
  wire \$abc$111924$li0147_li0147 ;
  wire \$abc$111924$li0148_li0148 ;
  wire \$abc$111924$li0149_li0149 ;
  wire \$abc$111924$li0150_li0150 ;
  wire \$abc$111924$li0151_li0151 ;
  wire \$abc$111924$li0152_li0152 ;
  wire \$abc$111924$li0153_li0153 ;
  wire \$abc$111924$li0154_li0154 ;
  wire \$abc$111924$li0155_li0155 ;
  wire \$abc$111924$li0156_li0156 ;
  wire \$abc$111924$li0157_li0157 ;
  wire \$abc$111924$li0159_li0159 ;
  wire \$abc$111924$li0160_li0160 ;
  wire \$abc$111924$li0161_li0161 ;
  wire \$abc$111924$li0162_li0162 ;
  wire \$abc$111924$li0163_li0163 ;
  wire \$abc$111924$li0164_li0164 ;
  wire \$abc$111924$li0165_li0165 ;
  wire \$abc$111924$li0166_li0166 ;
  wire \$abc$111924$li0167_li0167 ;
  wire \$abc$111924$li0168_li0168 ;
  wire \$abc$111924$li0169_li0169 ;
  wire \$abc$111924$li0170_li0170 ;
  wire \$abc$111924$li0171_li0171 ;
  wire \$abc$111924$li0172_li0172 ;
  wire \$abc$111924$li0173_li0173 ;
  wire \$abc$111924$li0174_li0174 ;
  wire \$abc$111924$li0175_li0175 ;
  wire \$abc$111924$li0176_li0176 ;
  wire \$abc$111924$li0177_li0177 ;
  wire \$abc$111924$li0178_li0178 ;
  wire \$abc$111924$li0179_li0179 ;
  wire \$abc$111924$li0180_li0180 ;
  wire \$abc$111924$li0541_li0541 ;
  wire \$abc$111924$li0542_li0542 ;
  wire \$abc$111924$li0543_li0543 ;
  wire \$abc$111924$li0544_li0544 ;
  wire \$abc$111924$li0545_li0545 ;
  wire \$abc$111924$li0546_li0546 ;
  wire \$abc$111924$li0547_li0547 ;
  wire \$abc$111924$li0548_li0548 ;
  wire \$abc$111924$li0549_li0549 ;
  wire \$abc$111924$li0550_li0550 ;
  wire \$abc$111924$li0551_li0551 ;
  wire \$abc$111924$li0552_li0552 ;
  wire \$abc$111924$li0553_li0553 ;
  wire \$abc$111924$li0555_li0555 ;
  wire \$abc$111924$li0556_li0556 ;
  wire \$abc$111924$li0557_li0557 ;
  wire \$abc$111924$li0558_li0558 ;
  wire \$abc$111924$li0559_li0559 ;
  wire \$abc$111924$li0560_li0560 ;
  wire \$abc$111924$li0561_li0561 ;
  wire \$abc$111924$li0562_li0562 ;
  wire \$abc$111924$li0563_li0563 ;
  wire \$abc$111924$li0564_li0564 ;
  wire \$abc$111924$li0565_li0565 ;
  wire \$abc$111924$li0566_li0566 ;
  wire \$abc$111924$li0567_li0567 ;
  wire \$abc$111924$li0568_li0568 ;
  wire \$abc$111924$li0569_li0569 ;
  wire \$abc$111924$li0570_li0570 ;
  wire \$abc$111924$li0571_li0571 ;
  wire \$abc$111924$li0572_li0572 ;
  wire \$abc$111924$li0573_li0573 ;
  wire \$abc$111924$li0574_li0574 ;
  wire \$abc$111924$li0575_li0575 ;
  wire \$abc$111924$li0576_li0576 ;
  wire \$abc$111924$li0577_li0577 ;
  wire \$abc$111924$li0578_li0578 ;
  wire \$abc$111924$li0579_li0579 ;
  wire \$abc$111924$li0580_li0580 ;
  wire \$abc$111924$li0581_li0581 ;
  wire \$abc$111924$li0582_li0582 ;
  wire \$abc$111924$li0583_li0583 ;
  wire \$abc$111924$li0584_li0584 ;
  wire \$abc$111924$li0585_li0585 ;
  wire \$abc$111924$li0586_li0586 ;
  wire \$abc$111924$li0587_li0587 ;
  wire \$abc$111924$li0588_li0588 ;
  wire \$abc$111924$li0589_li0589 ;
  wire \$abc$111924$li0590_li0590 ;
  wire \$abc$111924$li0591_li0591 ;
  wire \$abc$111924$li0592_li0592 ;
  wire \$abc$111924$li0593_li0593 ;
  wire \$abc$111924$li0594_li0594 ;
  wire \$abc$111924$li0595_li0595 ;
  wire \$abc$111924$li0596_li0596 ;
  wire \$abc$111924$li0597_li0597 ;
  wire \$abc$111924$li0598_li0598 ;
  wire \$abc$111924$li0599_li0599 ;
  wire \$abc$111924$li0600_li0600 ;
  wire \$abc$111924$li0601_li0601 ;
  wire \$abc$111924$li0602_li0602 ;
  wire \$abc$111924$li0603_li0603 ;
  wire \$abc$111924$li0604_li0604 ;
  wire \$abc$111924$li0605_li0605 ;
  wire \$abc$111924$li0606_li0606 ;
  wire \$abc$111924$li0607_li0607 ;
  wire \$abc$111924$li0608_li0608 ;
  wire \$abc$111924$li0609_li0609 ;
  wire \$abc$111924$li0610_li0610 ;
  wire \$abc$111924$li0611_li0611 ;
  wire \$abc$111924$li0612_li0612 ;
  wire \$abc$111924$li0613_li0613 ;
  wire \$abc$111924$li0614_li0614 ;
  wire \$abc$111924$li0615_li0615 ;
  wire \$abc$111924$li0616_li0616 ;
  wire \$abc$111924$li0617_li0617 ;
  wire \$abc$111924$li0618_li0618 ;
  wire \$abc$111924$li0619_li0619 ;
  wire \$abc$111924$li0620_li0620 ;
  wire \$abc$111924$li0621_li0621 ;
  wire \$abc$111924$li0623_li0623 ;
  wire \$abc$111924$li0624_li0624 ;
  wire \$abc$111924$li0625_li0625 ;
  wire \$abc$111924$li0626_li0626 ;
  wire \$abc$111924$li0627_li0627 ;
  wire \$abc$111924$li0628_li0628 ;
  wire \$abc$111924$li0629_li0629 ;
  wire \$abc$111924$li0630_li0630 ;
  wire \$abc$111924$li0631_li0631 ;
  wire \$abc$111924$li0632_li0632 ;
  wire \$abc$111924$li0633_li0633 ;
  wire \$abc$111924$li0634_li0634 ;
  wire \$abc$111924$li0635_li0635 ;
  wire \$abc$111924$li0636_li0636 ;
  wire \$abc$111924$li0637_li0637 ;
  wire \$abc$111924$li0638_li0638 ;
  wire \$abc$111924$li0639_li0639 ;
  wire \$abc$111924$li0640_li0640 ;
  wire \$abc$111924$li0641_li0641 ;
  wire \$abc$111924$li0642_li0642 ;
  wire \$abc$111924$li0643_li0643 ;
  wire \$abc$111924$li0644_li0644 ;
  wire \$abc$111924$li0645_li0645 ;
  wire \$abc$111924$li0646_li0646 ;
  wire \$abc$111924$li0647_li0647 ;
  wire \$abc$111924$li0648_li0648 ;
  wire \$abc$111924$li0649_li0649 ;
  wire \$abc$111924$li0650_li0650 ;
  wire \$abc$111924$li0651_li0651 ;
  wire \$abc$111924$li0652_li0652 ;
  wire \$abc$111924$li0653_li0653 ;
  wire \$abc$111924$li0654_li0654 ;
  wire \$abc$111924$li0656_li0656 ;
  wire \$abc$111924$li0657_li0657 ;
  wire \$abc$111924$li0658_li0658 ;
  wire \$abc$111924$li0659_li0659 ;
  wire \$abc$111924$li0660_li0660 ;
  wire \$abc$111924$li0661_li0661 ;
  wire \$abc$111924$li0662_li0662 ;
  wire \$abc$111924$li0663_li0663 ;
  wire \$abc$111924$li0664_li0664 ;
  wire \$abc$111924$li0665_li0665 ;
  wire \$abc$111924$li0666_li0666 ;
  wire \$abc$111924$li0667_li0667 ;
  wire \$abc$111924$li0668_li0668 ;
  wire \$abc$111924$li0669_li0669 ;
  wire \$abc$111924$li0670_li0670 ;
  wire \$abc$111924$li0671_li0671 ;
  wire \$abc$111924$li0672_li0672 ;
  wire \$abc$111924$li0673_li0673 ;
  wire \$abc$111924$li0674_li0674 ;
  wire \$abc$111924$li0675_li0675 ;
  wire \$abc$111924$li0676_li0676 ;
  wire \$abc$111924$li0677_li0677 ;
  wire \$abc$111924$li0678_li0678 ;
  wire \$abc$111924$li0679_li0679 ;
  wire \$abc$111924$li0680_li0680 ;
  wire \$abc$111924$li0681_li0681 ;
  wire \$abc$111924$li0682_li0682 ;
  wire \$abc$111924$li0683_li0683 ;
  wire \$abc$111924$li0684_li0684 ;
  wire \$abc$111924$li0685_li0685 ;
  wire \$abc$111924$li0686_li0686 ;
  wire \$abc$111924$li0687_li0687 ;
  wire \$abc$111924$li0688_li0688 ;
  wire \$abc$111924$li0689_li0689 ;
  wire \$abc$111924$li0690_li0690 ;
  wire \$abc$111924$li0691_li0691 ;
  wire \$abc$111924$li0692_li0692 ;
  wire \$abc$111924$li0693_li0693 ;
  wire \$abc$111924$li0694_li0694 ;
  wire \$abc$111924$li0695_li0695 ;
  wire \$abc$111924$li0696_li0696 ;
  wire \$abc$111924$li0697_li0697 ;
  wire \$abc$111924$li0698_li0698 ;
  wire \$abc$111924$li0699_li0699 ;
  wire \$abc$111924$li0700_li0700 ;
  wire \$abc$111924$li0701_li0701 ;
  wire \$abc$111924$li0702_li0702 ;
  wire \$abc$111924$li0703_li0703 ;
  wire \$abc$111924$li0704_li0704 ;
  wire \$abc$111924$li0705_li0705 ;
  wire \$abc$111924$li0706_li0706 ;
  wire \$abc$111924$li0707_li0707 ;
  wire \$abc$111924$li0708_li0708 ;
  wire \$abc$111924$li0709_li0709 ;
  wire \$abc$111924$li0710_li0710 ;
  wire \$abc$111924$li0711_li0711 ;
  wire \$abc$111924$li0712_li0712 ;
  wire \$abc$111924$li0713_li0713 ;
  wire \$abc$111924$li0714_li0714 ;
  wire \$abc$111924$li0715_li0715 ;
  wire \$abc$111924$li0716_li0716 ;
  wire \$abc$111924$li0717_li0717 ;
  wire \$abc$111924$li0718_li0718 ;
  wire \$abc$111924$li0719_li0719 ;
  wire \$abc$111924$li0720_li0720 ;
  wire \$abc$111924$li0721_li0721 ;
  wire \$abc$111924$li0722_li0722 ;
  wire \$abc$111924$li0723_li0723 ;
  wire \$abc$111924$li0724_li0724 ;
  wire \$abc$111924$li0725_li0725 ;
  wire \$abc$111924$li0726_li0726 ;
  wire \$abc$111924$li0727_li0727 ;
  wire \$abc$111924$li0728_li0728 ;
  wire \$abc$111924$li0729_li0729 ;
  wire \$abc$111924$li0730_li0730 ;
  wire \$abc$111924$li0731_li0731 ;
  wire \$abc$111924$li0732_li0732 ;
  wire \$abc$111924$li0733_li0733 ;
  wire \$abc$111924$li0734_li0734 ;
  wire \$abc$111924$li0735_li0735 ;
  wire \$abc$111924$li0736_li0736 ;
  wire \$abc$111924$li0737_li0737 ;
  wire \$abc$111924$li0738_li0738 ;
  wire \$abc$111924$li0739_li0739 ;
  wire \$abc$111924$li0740_li0740 ;
  wire \$abc$111924$li0741_li0741 ;
  wire \$abc$111924$li0742_li0742 ;
  wire \$abc$111924$li0743_li0743 ;
  wire \$abc$111924$li0744_li0744 ;
  wire \$abc$111924$li0745_li0745 ;
  wire \$abc$111924$li0746_li0746 ;
  wire \$abc$111924$li0747_li0747 ;
  wire \$abc$111924$li0748_li0748 ;
  wire \$abc$111924$li0749_li0749 ;
  wire \$abc$111924$li0750_li0750 ;
  wire \$abc$111924$li0751_li0751 ;
  wire \$abc$111924$li0752_li0752 ;
  wire \$abc$111924$li0753_li0753 ;
  wire \$abc$111924$li0754_li0754 ;
  wire \$abc$111924$li0755_li0755 ;
  wire \$abc$111924$li0756_li0756 ;
  wire \$abc$111924$li0757_li0757 ;
  wire \$abc$111924$li0758_li0758 ;
  wire \$abc$111924$li0759_li0759 ;
  wire \$abc$111924$li0760_li0760 ;
  wire \$abc$111924$li0761_li0761 ;
  wire \$abc$111924$li0762_li0762 ;
  wire \$abc$111924$li0763_li0763 ;
  wire \$abc$111924$li0764_li0764 ;
  wire \$abc$111924$li0765_li0765 ;
  wire \$abc$111924$li0766_li0766 ;
  wire \$abc$111924$li0767_li0767 ;
  wire \$abc$111924$li0768_li0768 ;
  wire \$abc$111924$li0769_li0769 ;
  wire \$abc$111924$li0770_li0770 ;
  wire \$abc$111924$li0771_li0771 ;
  wire \$abc$111924$li0772_li0772 ;
  wire \$abc$111924$li0773_li0773 ;
  wire \$abc$111924$li0774_li0774 ;
  wire \$abc$111924$li0775_li0775 ;
  wire \$abc$111924$li0776_li0776 ;
  wire \$abc$111924$li0777_li0777 ;
  wire \$abc$111924$li0778_li0778 ;
  wire \$abc$111924$li0779_li0779 ;
  wire \$abc$111924$li0780_li0780 ;
  wire \$abc$111924$li0781_li0781 ;
  wire \$abc$111924$li0782_li0782 ;
  wire \$abc$111924$li0783_li0783 ;
  wire \$abc$111924$li0784_li0784 ;
  wire \$abc$111924$li0785_li0785 ;
  wire \$abc$111924$li0786_li0786 ;
  wire \$abc$111924$li0787_li0787 ;
  wire \$abc$111924$li0788_li0788 ;
  wire \$abc$111924$li0789_li0789 ;
  wire \$abc$111924$li0790_li0790 ;
  wire \$abc$111924$li0791_li0791 ;
  wire \$abc$111924$li0792_li0792 ;
  wire \$abc$111924$li0793_li0793 ;
  wire \$abc$111924$li0794_li0794 ;
  wire \$abc$111924$li0795_li0795 ;
  wire \$abc$111924$li0796_li0796 ;
  wire \$abc$111924$li0797_li0797 ;
  wire \$abc$111924$li0798_li0798 ;
  wire \$abc$111924$li0799_li0799 ;
  wire \$abc$111924$li0800_li0800 ;
  wire \$abc$111924$li0801_li0801 ;
  wire \$abc$111924$li0802_li0802 ;
  wire \$abc$111924$li0803_li0803 ;
  wire \$abc$111924$li0804_li0804 ;
  wire \$abc$111924$li0805_li0805 ;
  wire \$abc$111924$li0806_li0806 ;
  wire \$abc$111924$li0807_li0807 ;
  wire \$abc$111924$li0808_li0808 ;
  wire \$abc$111924$li0809_li0809 ;
  wire \$abc$111924$li0810_li0810 ;
  wire \$abc$111924$li0811_li0811 ;
  wire \$abc$111924$li0812_li0812 ;
  wire \$abc$111924$li0813_li0813 ;
  wire \$abc$111924$li0814_li0814 ;
  wire \$abc$111924$li0815_li0815 ;
  wire \$abc$111924$li0816_li0816 ;
  wire \$abc$111924$li0817_li0817 ;
  wire \$abc$111924$li0818_li0818 ;
  wire \$abc$111924$li0819_li0819 ;
  wire \$abc$111924$li0820_li0820 ;
  wire \$abc$111924$li0821_li0821 ;
  wire \$abc$111924$li0822_li0822 ;
  wire \$abc$111924$li0823_li0823 ;
  wire \$abc$111924$li0824_li0824 ;
  wire \$abc$111924$li0825_li0825 ;
  wire \$abc$111924$li0826_li0826 ;
  wire \$abc$111924$li0827_li0827 ;
  wire \$abc$111924$li0828_li0828 ;
  wire \$abc$111924$li0829_li0829 ;
  wire \$abc$111924$li0830_li0830 ;
  wire \$abc$111924$li0831_li0831 ;
  wire \$abc$111924$li0832_li0832 ;
  wire \$abc$111924$li0833_li0833 ;
  wire \$abc$111924$li0834_li0834 ;
  wire \$abc$111924$li0835_li0835 ;
  wire \$abc$111924$li0836_li0836 ;
  wire \$abc$111924$li0837_li0837 ;
  wire \$abc$111924$li0838_li0838 ;
  wire \$abc$111924$li0839_li0839 ;
  wire \$abc$111924$li0840_li0840 ;
  wire \$abc$111924$li0841_li0841 ;
  wire \$abc$111924$li0842_li0842 ;
  wire \$abc$111924$li0843_li0843 ;
  wire \$abc$111924$li0844_li0844 ;
  wire \$abc$111924$li0845_li0845 ;
  wire \$abc$111924$li0846_li0846 ;
  wire \$abc$111924$li0847_li0847 ;
  wire \$abc$111924$li0848_li0848 ;
  wire \$abc$111924$li0849_li0849 ;
  wire \$abc$111924$li0850_li0850 ;
  wire \$abc$111924$li0851_li0851 ;
  wire \$abc$111924$li0852_li0852 ;
  wire \$abc$111924$li0853_li0853 ;
  wire \$abc$111924$li0854_li0854 ;
  wire \$abc$111924$li0855_li0855 ;
  wire \$abc$111924$li0856_li0856 ;
  wire \$abc$111924$li0857_li0857 ;
  wire \$abc$111924$li0858_li0858 ;
  wire \$abc$111924$li0859_li0859 ;
  wire \$abc$111924$li0860_li0860 ;
  wire \$abc$111924$li0861_li0861 ;
  wire \$abc$111924$li0862_li0862 ;
  wire \$abc$111924$li0863_li0863 ;
  wire \$abc$111924$li0864_li0864 ;
  wire \$abc$111924$li0865_li0865 ;
  wire \$abc$111924$li0866_li0866 ;
  wire \$abc$111924$li0867_li0867 ;
  wire \$abc$111924$li0868_li0868 ;
  wire \$abc$111924$li0869_li0869 ;
  wire \$abc$111924$li0870_li0870 ;
  wire \$abc$111924$li0871_li0871 ;
  wire \$abc$111924$li0872_li0872 ;
  wire \$abc$111924$li0873_li0873 ;
  wire \$abc$111924$li0874_li0874 ;
  wire \$abc$111924$li0875_li0875 ;
  wire \$abc$111924$li0876_li0876 ;
  wire \$abc$111924$li0877_li0877 ;
  wire \$abc$111924$li0878_li0878 ;
  wire \$abc$111924$li0879_li0879 ;
  wire \$abc$111924$li0880_li0880 ;
  wire \$abc$111924$li0881_li0881 ;
  wire \$abc$111924$li0882_li0882 ;
  wire \$abc$111924$li0883_li0883 ;
  wire \$abc$111924$li0884_li0884 ;
  wire \$abc$111924$li0885_li0885 ;
  wire \$abc$111924$li0886_li0886 ;
  wire \$abc$111924$li0887_li0887 ;
  wire \$abc$111924$li0888_li0888 ;
  wire \$abc$111924$li0889_li0889 ;
  wire \$abc$111924$li0890_li0890 ;
  wire \$abc$111924$li0891_li0891 ;
  wire \$abc$111924$li0892_li0892 ;
  wire \$abc$111924$li0893_li0893 ;
  wire \$abc$111924$li0894_li0894 ;
  wire \$abc$111924$li0895_li0895 ;
  wire \$abc$111924$li0896_li0896 ;
  wire \$abc$111924$li0897_li0897 ;
  wire \$abc$111924$li0898_li0898 ;
  wire \$abc$111924$li0899_li0899 ;
  wire \$abc$111924$li0900_li0900 ;
  wire \$abc$111924$li0901_li0901 ;
  wire \$abc$111924$li0902_li0902 ;
  wire \$abc$111924$li0903_li0903 ;
  wire \$abc$111924$li0904_li0904 ;
  wire \$abc$111924$li0905_li0905 ;
  wire \$abc$111924$li0906_li0906 ;
  wire \$abc$111924$li0907_li0907 ;
  wire \$abc$111924$li0908_li0908 ;
  wire \$abc$111924$li0909_li0909 ;
  wire \$abc$111924$li0910_li0910 ;
  wire \$abc$111924$li0911_li0911 ;
  wire \$abc$111924$li0912_li0912 ;
  wire \$abc$111924$li0913_li0913 ;
  wire \$abc$111924$li0914_li0914 ;
  wire \$abc$111924$li0915_li0915 ;
  wire \$abc$111924$li0916_li0916 ;
  wire \$abc$111924$li0917_li0917 ;
  wire \$abc$111924$li0918_li0918 ;
  wire \$abc$111924$li0919_li0919 ;
  wire \$abc$111924$li0920_li0920 ;
  wire \$abc$111924$li0921_li0921 ;
  wire \$abc$111924$li0922_li0922 ;
  wire \$abc$111924$li0923_li0923 ;
  wire \$abc$111924$li0924_li0924 ;
  wire \$abc$111924$li0925_li0925 ;
  wire \$abc$111924$li0926_li0926 ;
  wire \$abc$111924$li0927_li0927 ;
  wire \$abc$111924$li0928_li0928 ;
  wire \$abc$111924$li0929_li0929 ;
  wire \$abc$111924$li0930_li0930 ;
  wire \$abc$111924$li0931_li0931 ;
  wire \$abc$111924$li0932_li0932 ;
  wire \$abc$111924$li0933_li0933 ;
  wire \$abc$111924$li0934_li0934 ;
  wire \$abc$111924$li0935_li0935 ;
  wire \$abc$111924$li0936_li0936 ;
  wire \$abc$111924$li0937_li0937 ;
  wire \$abc$111924$li0938_li0938 ;
  wire \$abc$111924$li0939_li0939 ;
  wire \$abc$111924$li0940_li0940 ;
  wire \$abc$111924$li0941_li0941 ;
  wire \$abc$111924$li0942_li0942 ;
  wire \$abc$111924$li0943_li0943 ;
  wire \$abc$111924$li0944_li0944 ;
  wire \$abc$111924$li0945_li0945 ;
  wire \$abc$111924$li0946_li0946 ;
  wire \$abc$111924$li0947_li0947 ;
  wire \$abc$111924$li0948_li0948 ;
  wire \$abc$111924$li0949_li0949 ;
  wire \$abc$111924$li0950_li0950 ;
  wire \$abc$111924$li0951_li0951 ;
  wire \$abc$111924$li0952_li0952 ;
  wire \$abc$111924$li0953_li0953 ;
  wire \$abc$111924$li0954_li0954 ;
  wire \$abc$111924$li0955_li0955 ;
  wire \$abc$111924$li0956_li0956 ;
  wire \$abc$111924$li0957_li0957 ;
  wire \$abc$111924$li0958_li0958 ;
  wire \$abc$111924$li0959_li0959 ;
  wire \$abc$111924$li0960_li0960 ;
  wire \$abc$111924$li0961_li0961 ;
  wire \$abc$111924$li0962_li0962 ;
  wire \$abc$111924$li0963_li0963 ;
  wire \$abc$111924$li0964_li0964 ;
  wire \$abc$111924$li0965_li0965 ;
  wire \$abc$111924$li0966_li0966 ;
  wire \$abc$111924$li0967_li0967 ;
  wire \$abc$111924$li0968_li0968 ;
  wire \$abc$111924$li0969_li0969 ;
  wire \$abc$111924$li0970_li0970 ;
  wire \$abc$111924$li0971_li0971 ;
  wire \$abc$111924$li0972_li0972 ;
  wire \$abc$111924$li0973_li0973 ;
  wire \$abc$111924$li0974_li0974 ;
  wire \$abc$111924$li0975_li0975 ;
  wire \$abc$111924$li0976_li0976 ;
  wire \$abc$111924$li0977_li0977 ;
  wire \$abc$111924$li0978_li0978 ;
  wire \$abc$111924$li0979_li0979 ;
  wire \$abc$111924$li0980_li0980 ;
  wire \$abc$111924$li0981_li0981 ;
  wire \$abc$111924$li0982_li0982 ;
  wire \$abc$111924$li0983_li0983 ;
  wire \$abc$111924$li0984_li0984 ;
  wire \$abc$111924$li0985_li0985 ;
  wire \$abc$111924$li0986_li0986 ;
  wire \$abc$111924$li0987_li0987 ;
  wire \$abc$111924$li0988_li0988 ;
  wire \$abc$111924$li0989_li0989 ;
  wire \$abc$111924$li0990_li0990 ;
  wire \$abc$111924$li0991_li0991 ;
  wire \$abc$111924$li0992_li0992 ;
  wire \$abc$111924$li0993_li0993 ;
  wire \$abc$111924$li0994_li0994 ;
  wire \$abc$111924$li0995_li0995 ;
  wire \$abc$111924$li0996_li0996 ;
  wire \$abc$111924$li0997_li0997 ;
  wire \$abc$111924$li0998_li0998 ;
  wire \$abc$111924$li0999_li0999 ;
  wire \$abc$111924$li1000_li1000 ;
  wire \$abc$111924$li1001_li1001 ;
  wire \$abc$111924$li1002_li1002 ;
  wire \$abc$111924$li1003_li1003 ;
  wire \$abc$111924$li1004_li1004 ;
  wire \$abc$111924$li1005_li1005 ;
  wire \$abc$111924$li1006_li1006 ;
  wire \$abc$111924$li1007_li1007 ;
  wire \$abc$111924$li1008_li1008 ;
  wire \$abc$111924$li1009_li1009 ;
  wire \$abc$111924$li1010_li1010 ;
  wire \$abc$111924$li1011_li1011 ;
  wire \$abc$111924$li1012_li1012 ;
  wire \$abc$111924$li1013_li1013 ;
  wire \$abc$111924$li1014_li1014 ;
  wire \$abc$111924$li1015_li1015 ;
  wire \$abc$111924$li1016_li1016 ;
  wire \$abc$111924$li1017_li1017 ;
  wire \$abc$111924$li1018_li1018 ;
  wire \$abc$111924$li1019_li1019 ;
  wire \$abc$111924$li1020_li1020 ;
  wire \$abc$111924$li1021_li1021 ;
  wire \$abc$111924$li1022_li1022 ;
  wire \$abc$111924$li1023_li1023 ;
  wire \$abc$111924$li1024_li1024 ;
  wire \$abc$111924$li1025_li1025 ;
  wire \$abc$111924$li1026_li1026 ;
  wire \$abc$111924$li1027_li1027 ;
  wire \$abc$111924$li1028_li1028 ;
  wire \$abc$111924$li1029_li1029 ;
  wire \$abc$111924$li1030_li1030 ;
  wire \$abc$111924$li1031_li1031 ;
  wire \$abc$111924$li1032_li1032 ;
  wire \$abc$111924$li1033_li1033 ;
  wire \$abc$111924$li1034_li1034 ;
  wire \$abc$111924$li1035_li1035 ;
  wire \$abc$111924$li1036_li1036 ;
  wire \$abc$111924$li1037_li1037 ;
  wire \$abc$111924$li1038_li1038 ;
  wire \$abc$111924$li1039_li1039 ;
  wire \$abc$111924$li1040_li1040 ;
  wire \$abc$111924$li1041_li1041 ;
  wire \$abc$111924$li1042_li1042 ;
  wire \$abc$111924$li1043_li1043 ;
  wire \$abc$111924$li1044_li1044 ;
  wire \$abc$111924$li1045_li1045 ;
  wire \$abc$111924$li1046_li1046 ;
  wire \$abc$111924$li1047_li1047 ;
  wire \$abc$111924$li1048_li1048 ;
  wire \$abc$111924$li1049_li1049 ;
  wire \$abc$111924$li1050_li1050 ;
  wire \$abc$111924$li1051_li1051 ;
  wire \$abc$111924$li1052_li1052 ;
  wire \$abc$111924$li1053_li1053 ;
  wire \$abc$111924$li1054_li1054 ;
  wire \$abc$111924$li1055_li1055 ;
  wire \$abc$111924$li1056_li1056 ;
  wire \$abc$111924$li1057_li1057 ;
  wire \$abc$111924$li1058_li1058 ;
  wire \$abc$111924$li1059_li1059 ;
  wire \$abc$111924$li1060_li1060 ;
  wire \$abc$111924$li1061_li1061 ;
  wire \$abc$111924$li1062_li1062 ;
  wire \$abc$111924$li1063_li1063 ;
  wire \$abc$111924$li1064_li1064 ;
  wire \$abc$111924$li1065_li1065 ;
  wire \$abc$111924$li1066_li1066 ;
  wire \$abc$111924$li1067_li1067 ;
  wire \$abc$111924$li1068_li1068 ;
  wire \$abc$111924$li1069_li1069 ;
  wire \$abc$111924$li1070_li1070 ;
  wire \$abc$111924$li1071_li1071 ;
  wire \$abc$111924$li1072_li1072 ;
  wire \$abc$111924$li1073_li1073 ;
  wire \$abc$111924$li1074_li1074 ;
  wire \$abc$111924$li1075_li1075 ;
  wire \$abc$111924$li1076_li1076 ;
  wire \$abc$111924$li1077_li1077 ;
  wire \$abc$111924$li1078_li1078 ;
  wire \$abc$111924$li1079_li1079 ;
  wire \$abc$111924$li1080_li1080 ;
  wire \$abc$111924$li1081_li1081 ;
  wire \$abc$111924$li1082_li1082 ;
  wire \$abc$111924$li1083_li1083 ;
  wire \$abc$111924$li1084_li1084 ;
  wire \$abc$111924$li1085_li1085 ;
  wire \$abc$111924$li1086_li1086 ;
  wire \$abc$111924$li1087_li1087 ;
  wire \$abc$111924$li1088_li1088 ;
  wire \$abc$111924$li1089_li1089 ;
  wire \$abc$111924$li1090_li1090 ;
  wire \$abc$111924$li1091_li1091 ;
  wire \$abc$111924$li1092_li1092 ;
  wire \$abc$111924$li1093_li1093 ;
  wire \$abc$111924$li1094_li1094 ;
  wire \$abc$111924$li1095_li1095 ;
  wire \$abc$111924$li1096_li1096 ;
  wire \$abc$111924$li1097_li1097 ;
  wire \$abc$111924$li1098_li1098 ;
  wire \$abc$111924$li1099_li1099 ;
  wire \$abc$111924$li1100_li1100 ;
  wire \$abc$111924$li1101_li1101 ;
  wire \$abc$111924$li1102_li1102 ;
  wire \$abc$111924$li1103_li1103 ;
  wire \$abc$111924$li1104_li1104 ;
  wire \$abc$111924$li1105_li1105 ;
  wire \$abc$111924$li1106_li1106 ;
  wire \$abc$111924$li1107_li1107 ;
  wire \$abc$111924$li1108_li1108 ;
  wire \$abc$111924$li1109_li1109 ;
  wire \$abc$111924$li1110_li1110 ;
  wire \$abc$111924$li1111_li1111 ;
  wire \$abc$111924$li1112_li1112 ;
  wire \$abc$111924$li1113_li1113 ;
  wire \$abc$111924$li1114_li1114 ;
  wire \$abc$111924$li1115_li1115 ;
  wire \$abc$111924$li1116_li1116 ;
  wire \$abc$111924$li1117_li1117 ;
  wire \$abc$111924$li1118_li1118 ;
  wire \$abc$111924$li1119_li1119 ;
  wire \$abc$111924$li1120_li1120 ;
  wire \$abc$111924$li1121_li1121 ;
  wire \$abc$111924$li1122_li1122 ;
  wire \$abc$111924$li1123_li1123 ;
  wire \$abc$111924$li1124_li1124 ;
  wire \$abc$111924$li1125_li1125 ;
  wire \$abc$111924$li1126_li1126 ;
  wire \$abc$111924$li1127_li1127 ;
  wire \$abc$111924$li1128_li1128 ;
  wire \$abc$111924$li1129_li1129 ;
  wire \$abc$111924$li1130_li1130 ;
  wire \$abc$111924$li1131_li1131 ;
  wire \$abc$111924$li1132_li1132 ;
  wire \$abc$111924$li1133_li1133 ;
  wire \$abc$111924$li1134_li1134 ;
  wire \$abc$111924$li1135_li1135 ;
  wire \$abc$111924$li1136_li1136 ;
  wire \$abc$111924$li1137_li1137 ;
  wire \$abc$111924$li1138_li1138 ;
  wire \$abc$111924$li1139_li1139 ;
  wire \$abc$111924$li1140_li1140 ;
  wire \$abc$111924$li1141_li1141 ;
  wire \$abc$111924$li1142_li1142 ;
  wire \$abc$111924$li1143_li1143 ;
  wire \$abc$111924$li1144_li1144 ;
  wire \$abc$111924$li1145_li1145 ;
  wire \$abc$111924$li1146_li1146 ;
  wire \$abc$111924$li1147_li1147 ;
  wire \$abc$111924$li1148_li1148 ;
  wire \$abc$111924$li1149_li1149 ;
  wire \$abc$111924$li1150_li1150 ;
  wire \$abc$111924$li1151_li1151 ;
  wire \$abc$111924$li1152_li1152 ;
  wire \$abc$111924$li1153_li1153 ;
  wire \$abc$111924$li1154_li1154 ;
  wire \$abc$111924$li1155_li1155 ;
  wire \$abc$111924$li1156_li1156 ;
  wire \$abc$111924$li1157_li1157 ;
  wire \$abc$111924$li1158_li1158 ;
  wire \$abc$111924$li1159_li1159 ;
  wire \$abc$111924$li1160_li1160 ;
  wire \$abc$111924$li1161_li1161 ;
  wire \$abc$111924$li1162_li1162 ;
  wire \$abc$111924$li1163_li1163 ;
  wire \$abc$111924$li1164_li1164 ;
  wire \$abc$111924$li1165_li1165 ;
  wire \$abc$111924$li1166_li1166 ;
  wire \$abc$111924$li1167_li1167 ;
  wire \$abc$111924$li1168_li1168 ;
  wire \$abc$111924$li1169_li1169 ;
  wire \$abc$111924$li1170_li1170 ;
  wire \$abc$111924$li1171_li1171 ;
  wire \$abc$111924$li1172_li1172 ;
  wire \$abc$111924$li1173_li1173 ;
  wire \$abc$111924$li1174_li1174 ;
  wire \$abc$111924$li1175_li1175 ;
  wire \$abc$111924$li1176_li1176 ;
  wire \$abc$111924$li1177_li1177 ;
  wire \$abc$111924$li1178_li1178 ;
  wire \$abc$111924$li1179_li1179 ;
  wire \$abc$111924$li1180_li1180 ;
  wire \$abc$111924$li1181_li1181 ;
  wire \$abc$111924$li1182_li1182 ;
  wire \$abc$111924$li1183_li1183 ;
  wire \$abc$111924$li1184_li1184 ;
  wire \$abc$111924$li1185_li1185 ;
  wire \$abc$111924$li1186_li1186 ;
  wire \$abc$111924$li1187_li1187 ;
  wire \$abc$111924$li1188_li1188 ;
  wire \$abc$111924$li1189_li1189 ;
  wire \$abc$111924$li1190_li1190 ;
  wire \$abc$111924$li1191_li1191 ;
  wire \$abc$111924$li1192_li1192 ;
  wire \$abc$111924$li1193_li1193 ;
  wire \$abc$111924$li1194_li1194 ;
  wire \$abc$111924$li1195_li1195 ;
  wire \$abc$111924$li1196_li1196 ;
  wire \$abc$111924$li1197_li1197 ;
  wire \$abc$111924$li1198_li1198 ;
  wire \$abc$111924$li1199_li1199 ;
  wire \$abc$111924$li1200_li1200 ;
  wire \$abc$111924$li1201_li1201 ;
  wire \$abc$111924$li1202_li1202 ;
  wire \$abc$111924$li1203_li1203 ;
  wire \$abc$111924$li1204_li1204 ;
  wire \$abc$111924$li1205_li1205 ;
  wire \$abc$111924$li1206_li1206 ;
  wire \$abc$111924$li1207_li1207 ;
  wire \$abc$111924$li1208_li1208 ;
  wire \$abc$111924$li1209_li1209 ;
  wire \$abc$111924$li1210_li1210 ;
  wire \$abc$111924$li1211_li1211 ;
  wire \$abc$111924$li1212_li1212 ;
  wire \$abc$111924$li1213_li1213 ;
  wire \$abc$111924$li1214_li1214 ;
  wire \$abc$111924$li1215_li1215 ;
  wire \$abc$111924$li1216_li1216 ;
  wire \$abc$111924$li1217_li1217 ;
  wire \$abc$111924$li1218_li1218 ;
  wire \$abc$111924$li1219_li1219 ;
  wire \$abc$111924$li1220_li1220 ;
  wire \$abc$111924$li1221_li1221 ;
  wire \$abc$111924$li1222_li1222 ;
  wire \$abc$111924$li1223_li1223 ;
  wire \$abc$111924$li1224_li1224 ;
  wire \$abc$111924$li1225_li1225 ;
  wire \$abc$111924$li1226_li1226 ;
  wire \$abc$111924$li1227_li1227 ;
  wire \$abc$111924$li1228_li1228 ;
  wire \$abc$111924$li1229_li1229 ;
  wire \$abc$111924$li1230_li1230 ;
  wire \$abc$111924$li1231_li1231 ;
  wire \$abc$111924$li1232_li1232 ;
  wire \$abc$111924$li1233_li1233 ;
  wire \$abc$111924$li1234_li1234 ;
  wire \$abc$111924$li1235_li1235 ;
  wire \$abc$111924$li1236_li1236 ;
  wire \$abc$111924$li1237_li1237 ;
  wire \$abc$111924$li1238_li1238 ;
  wire \$abc$111924$li1239_li1239 ;
  wire \$abc$111924$li1240_li1240 ;
  wire \$abc$111924$li1241_li1241 ;
  wire \$abc$111924$li1242_li1242 ;
  wire \$abc$111924$li1243_li1243 ;
  wire \$abc$111924$li1244_li1244 ;
  wire \$abc$111924$li1245_li1245 ;
  wire \$abc$111924$li1246_li1246 ;
  wire \$abc$111924$li1247_li1247 ;
  wire \$abc$111924$li1248_li1248 ;
  wire \$abc$111924$li1249_li1249 ;
  wire \$abc$111924$li1250_li1250 ;
  wire \$abc$111924$li1251_li1251 ;
  wire \$abc$111924$li1252_li1252 ;
  wire \$abc$111924$li1253_li1253 ;
  wire \$abc$111924$li1254_li1254 ;
  wire \$abc$111924$li1255_li1255 ;
  wire \$abc$111924$li1256_li1256 ;
  wire \$abc$111924$li1257_li1257 ;
  wire \$abc$111924$li1258_li1258 ;
  wire \$abc$111924$li1259_li1259 ;
  wire \$abc$111924$li1260_li1260 ;
  wire \$abc$111924$li1261_li1261 ;
  wire \$abc$111924$li1262_li1262 ;
  wire \$abc$111924$li1263_li1263 ;
  wire \$abc$111924$li1264_li1264 ;
  wire \$abc$111924$li1265_li1265 ;
  wire \$abc$111924$li1266_li1266 ;
  wire \$abc$111924$li1267_li1267 ;
  wire \$abc$111924$li1268_li1268 ;
  wire \$abc$111924$li1269_li1269 ;
  wire \$abc$111924$li1270_li1270 ;
  wire \$abc$111924$li1271_li1271 ;
  wire \$abc$111924$li1272_li1272 ;
  wire \$abc$111924$li1273_li1273 ;
  wire \$abc$111924$li1274_li1274 ;
  wire \$abc$111924$li1275_li1275 ;
  wire \$abc$111924$li1276_li1276 ;
  wire \$abc$111924$li1277_li1277 ;
  wire \$abc$111924$li1278_li1278 ;
  wire \$abc$111924$li1279_li1279 ;
  wire \$abc$111924$li1280_li1280 ;
  wire \$abc$111924$li1281_li1281 ;
  wire \$abc$111924$li1282_li1282 ;
  wire \$abc$111924$li1283_li1283 ;
  wire \$abc$111924$li1284_li1284 ;
  wire \$abc$111924$li1285_li1285 ;
  wire \$abc$111924$li1286_li1286 ;
  wire \$abc$111924$li1287_li1287 ;
  wire \$abc$111924$li1288_li1288 ;
  wire \$abc$111924$li1289_li1289 ;
  wire \$abc$111924$li1290_li1290 ;
  wire \$abc$111924$li1291_li1291 ;
  wire \$abc$111924$li1292_li1292 ;
  wire \$abc$111924$li1293_li1293 ;
  wire \$abc$111924$li1294_li1294 ;
  wire \$abc$111924$li1295_li1295 ;
  wire \$abc$111924$li1296_li1296 ;
  wire \$abc$111924$li1297_li1297 ;
  wire \$abc$111924$li1298_li1298 ;
  wire \$abc$111924$li1299_li1299 ;
  wire \$abc$111924$li1300_li1300 ;
  wire \$abc$111924$li1301_li1301 ;
  wire \$abc$111924$li1302_li1302 ;
  wire \$abc$111924$li1303_li1303 ;
  wire \$abc$111924$li1304_li1304 ;
  wire \$abc$111924$li1305_li1305 ;
  wire \$abc$111924$li1306_li1306 ;
  wire \$abc$111924$li1307_li1307 ;
  wire \$abc$111924$li1308_li1308 ;
  wire \$abc$111924$li1309_li1309 ;
  wire \$abc$111924$li1310_li1310 ;
  wire \$abc$111924$li1311_li1311 ;
  wire \$abc$111924$li1312_li1312 ;
  wire \$abc$111924$li1313_li1313 ;
  wire \$abc$111924$li1314_li1314 ;
  wire \$abc$111924$li1315_li1315 ;
  wire \$abc$111924$li1316_li1316 ;
  wire \$abc$111924$li1317_li1317 ;
  wire \$abc$111924$li1318_li1318 ;
  wire \$abc$111924$li1319_li1319 ;
  wire \$abc$111924$li1320_li1320 ;
  wire \$abc$111924$li1321_li1321 ;
  wire \$abc$111924$li1322_li1322 ;
  wire \$abc$111924$li1323_li1323 ;
  wire \$abc$111924$li1324_li1324 ;
  wire \$abc$111924$new_n7195_ ;
  wire \$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] ;
  wire \$abc$157566$new_new_n2637__ ;
  wire \$abc$157566$new_new_n2638__ ;
  wire \$abc$157566$new_new_n2639__ ;
  wire \$abc$157566$new_new_n2640__ ;
  wire \$abc$157566$new_new_n2641__ ;
  wire \$abc$157566$new_new_n2642__ ;
  wire \$abc$157566$new_new_n2643__ ;
  wire \$abc$157566$new_new_n2670__ ;
  wire \$abc$157566$new_new_n2691__ ;
  wire \$abc$157566$new_new_n2692__ ;
  wire \$abc$157566$new_new_n2693__ ;
  wire \$abc$157566$new_new_n2694__ ;
  wire \$abc$157566$new_new_n2696__ ;
  wire \$abc$157566$new_new_n2697__ ;
  wire \$abc$157566$new_new_n2698__ ;
  wire \$abc$157566$new_new_n2699__ ;
  wire \$abc$157566$new_new_n2700__ ;
  wire \$abc$157566$new_new_n2701__ ;
  wire \$abc$157566$new_new_n2703__ ;
  wire \$abc$157566$new_new_n2745__ ;
  wire \$abc$157566$new_new_n2746__ ;
  wire \$abc$157566$new_new_n2747__ ;
  wire \$abc$157566$new_new_n2748__ ;
  wire \$abc$157566$new_new_n2749__ ;
  wire \$abc$157566$new_new_n2752__ ;
  wire \$abc$157566$new_new_n2753__ ;
  wire \$abc$157566$new_new_n2754__ ;
  wire \$abc$157566$new_new_n2755__ ;
  wire \$abc$157566$new_new_n2792__ ;
  wire \$abc$157566$new_new_n2793__ ;
  wire \$abc$157566$new_new_n2794__ ;
  wire \$abc$157566$new_new_n2795__ ;
  wire \$abc$157566$new_new_n2796__ ;
  wire \$abc$157566$new_new_n2797__ ;
  wire \$abc$157566$new_new_n2799__ ;
  wire \$abc$157566$new_new_n2800__ ;
  wire \$abc$157566$new_new_n2801__ ;
  wire \$abc$157566$new_new_n2802__ ;
  wire \$abc$157566$new_new_n2804__ ;
  wire \$abc$157566$new_new_n2805__ ;
  wire \$abc$157566$new_new_n2806__ ;
  wire \$abc$157566$new_new_n2807__ ;
  wire \$abc$157566$new_new_n2809__ ;
  wire \$abc$157566$new_new_n2810__ ;
  wire \$abc$157566$new_new_n2811__ ;
  wire \$abc$157566$new_new_n2812__ ;
  wire \$abc$157566$new_new_n2813__ ;
  wire \$abc$157566$new_new_n2814__ ;
  wire \$abc$157566$new_new_n2815__ ;
  wire \$abc$157566$new_new_n2816__ ;
  wire \$abc$157566$new_new_n2817__ ;
  wire \$abc$157566$new_new_n2818__ ;
  wire \$abc$157566$new_new_n2819__ ;
  wire \$abc$157566$new_new_n2820__ ;
  wire \$abc$157566$new_new_n2823__ ;
  wire \$abc$157566$new_new_n2824__ ;
  wire \$abc$157566$new_new_n2825__ ;
  wire \$abc$157566$new_new_n2826__ ;
  wire \$abc$157566$new_new_n2827__ ;
  wire \$abc$157566$new_new_n2829__ ;
  wire \$abc$157566$new_new_n2830__ ;
  wire \$abc$157566$new_new_n2831__ ;
  wire \$abc$157566$new_new_n2832__ ;
  wire \$abc$157566$new_new_n2834__ ;
  wire \$abc$157566$new_new_n2835__ ;
  wire \$abc$157566$new_new_n2836__ ;
  wire \$abc$157566$new_new_n2837__ ;
  wire \$abc$157566$new_new_n2838__ ;
  wire \$abc$157566$new_new_n2843__ ;
  wire \$abc$157566$new_new_n2844__ ;
  wire \$abc$157566$new_new_n2845__ ;
  wire \$abc$157566$new_new_n2846__ ;
  wire \$abc$157566$new_new_n2847__ ;
  wire \$abc$157566$new_new_n2882__ ;
  wire \$abc$157566$new_new_n2883__ ;
  wire \$abc$157566$new_new_n2884__ ;
  wire \$abc$157566$new_new_n2885__ ;
  wire \$abc$157566$new_new_n2888__ ;
  wire \$abc$157566$new_new_n2895__ ;
  wire \$abc$157566$new_new_n2896__ ;
  wire \$abc$157566$new_new_n2897__ ;
  wire \$abc$157566$new_new_n2898__ ;
  wire \$abc$157566$new_new_n2899__ ;
  wire \$abc$157566$new_new_n2925__ ;
  wire \$abc$157566$new_new_n2926__ ;
  wire \$abc$157566$new_new_n2927__ ;
  wire \$abc$157566$new_new_n2928__ ;
  wire \$abc$157566$new_new_n2929__ ;
  wire \$abc$157566$new_new_n2930__ ;
  wire \$abc$157566$new_new_n2931__ ;
  wire \$abc$157566$new_new_n2934__ ;
  wire \$abc$157566$new_new_n2935__ ;
  wire \$abc$157566$new_new_n2936__ ;
  wire \$abc$157566$new_new_n2937__ ;
  wire \$abc$157566$new_new_n2940__ ;
  wire \$abc$157566$new_new_n2941__ ;
  wire \$abc$157566$new_new_n2942__ ;
  wire \$abc$157566$new_new_n2943__ ;
  wire \$abc$157566$new_new_n2944__ ;
  wire \$abc$157566$new_new_n2993__ ;
  wire \$abc$157566$new_new_n2994__ ;
  wire \$abc$157566$new_new_n2995__ ;
  wire \$abc$157566$new_new_n2996__ ;
  wire \$abc$157566$new_new_n3004__ ;
  wire \$abc$157566$new_new_n3005__ ;
  wire \$abc$157566$new_new_n3010__ ;
  wire \$abc$157566$new_new_n3011__ ;
  wire \$abc$157566$new_new_n3012__ ;
  wire \$abc$157566$new_new_n3013__ ;
  wire \$abc$157566$new_new_n3014__ ;
  wire \$abc$157566$new_new_n3017__ ;
  wire \$abc$157566$new_new_n3026__ ;
  wire \$abc$157566$new_new_n3027__ ;
  wire \$abc$157566$new_new_n3028__ ;
  wire \$abc$157566$new_new_n3035__ ;
  wire \$abc$157566$new_new_n3036__ ;
  wire \$abc$157566$new_new_n3037__ ;
  wire \$abc$157566$new_new_n3038__ ;
  wire \$abc$157566$new_new_n3056__ ;
  wire \$abc$157566$new_new_n3057__ ;
  wire \$abc$157566$new_new_n3058__ ;
  wire \$abc$157566$new_new_n3059__ ;
  wire \$abc$157566$new_new_n3060__ ;
  wire \$abc$157566$new_new_n3061__ ;
  wire \$abc$157566$new_new_n3066__ ;
  wire \$abc$157566$new_new_n3068__ ;
  wire \$abc$157566$new_new_n3088__ ;
  wire \$abc$157566$new_new_n3089__ ;
  wire \$abc$157566$new_new_n3090__ ;
  wire \$abc$157566$new_new_n3091__ ;
  wire \$abc$157566$new_new_n3092__ ;
  wire \$abc$157566$new_new_n3125__ ;
  wire \$abc$157566$new_new_n3126__ ;
  wire \$abc$157566$new_new_n3127__ ;
  wire \$abc$157566$new_new_n3174__ ;
  wire \$abc$157566$new_new_n3175__ ;
  wire \$abc$157566$new_new_n3176__ ;
  wire \$abc$157566$new_new_n3177__ ;
  wire \$abc$157566$new_new_n3178__ ;
  wire \$abc$157566$new_new_n3179__ ;
  wire \$abc$157566$new_new_n3180__ ;
  wire \$abc$157566$new_new_n3183__ ;
  wire \$abc$157566$new_new_n3184__ ;
  wire \$abc$157566$new_new_n3196__ ;
  wire \$abc$157566$new_new_n3197__ ;
  wire \$abc$157566$new_new_n3198__ ;
  wire \$abc$157566$new_new_n3214__ ;
  wire \$abc$157566$new_new_n3215__ ;
  wire \$abc$157566$new_new_n3216__ ;
  wire \$abc$157566$new_new_n3330__ ;
  wire \$abc$157566$new_new_n3335__ ;
  wire \$abc$157566$new_new_n3346__ ;
  wire \$abc$157566$new_new_n3353__ ;
  wire \$abc$157566$new_new_n3354__ ;
  wire \$abc$157566$new_new_n3355__ ;
  wire \$abc$157566$new_new_n3356__ ;
  wire \$abc$157566$new_new_n3357__ ;
  wire \$abc$157566$new_new_n3358__ ;
  wire \$abc$157566$new_new_n3359__ ;
  wire \$abc$157566$new_new_n3360__ ;
  wire \$abc$157566$new_new_n3361__ ;
  wire \$abc$157566$new_new_n3362__ ;
  wire \$abc$157566$new_new_n3363__ ;
  wire \$abc$157566$new_new_n3364__ ;
  wire \$abc$157566$new_new_n3365__ ;
  wire \$abc$157566$new_new_n3367__ ;
  wire \$abc$157566$new_new_n3368__ ;
  wire \$abc$157566$new_new_n3369__ ;
  wire \$abc$157566$new_new_n3370__ ;
  wire \$abc$157566$new_new_n3373__ ;
  wire \$abc$157566$new_new_n3379__ ;
  wire \$abc$157566$new_new_n3380__ ;
  wire \$abc$157566$new_new_n3381__ ;
  wire \$abc$157566$new_new_n3382__ ;
  wire \$abc$157566$new_new_n3383__ ;
  wire \$abc$157566$new_new_n3384__ ;
  wire \$abc$157566$new_new_n3385__ ;
  wire \$abc$157566$new_new_n3386__ ;
  wire \$abc$157566$new_new_n3387__ ;
  wire \$abc$157566$new_new_n3388__ ;
  wire \$abc$157566$new_new_n3389__ ;
  wire \$abc$157566$new_new_n3391__ ;
  wire \$abc$157566$new_new_n3392__ ;
  wire \$abc$157566$new_new_n3393__ ;
  wire \$abc$157566$new_new_n3394__ ;
  wire \$abc$157566$new_new_n3395__ ;
  wire \$abc$157566$new_new_n3396__ ;
  wire \$abc$157566$new_new_n3398__ ;
  wire \$abc$157566$new_new_n3400__ ;
  wire \$abc$157566$new_new_n3402__ ;
  wire \$abc$157566$new_new_n3407__ ;
  wire \$abc$157566$new_new_n3408__ ;
  wire \$abc$157566$new_new_n3409__ ;
  wire \$abc$157566$new_new_n3410__ ;
  wire \$abc$157566$new_new_n3411__ ;
  wire \$abc$157566$new_new_n3412__ ;
  wire \$abc$157566$new_new_n3413__ ;
  wire \$abc$157566$new_new_n3414__ ;
  wire \$abc$157566$new_new_n3415__ ;
  wire \$abc$157566$new_new_n3416__ ;
  wire \$abc$157566$new_new_n3418__ ;
  wire \$abc$157566$new_new_n3419__ ;
  wire \$abc$157566$new_new_n3420__ ;
  wire \$abc$157566$new_new_n3421__ ;
  wire \$abc$157566$new_new_n3422__ ;
  wire \$abc$157566$new_new_n3425__ ;
  wire \$abc$157566$new_new_n3431__ ;
  wire \$abc$157566$new_new_n3432__ ;
  wire \$abc$157566$new_new_n3433__ ;
  wire \$abc$157566$new_new_n3434__ ;
  wire \$abc$157566$new_new_n3435__ ;
  wire \$abc$157566$new_new_n3436__ ;
  wire \$abc$157566$new_new_n3437__ ;
  wire \$abc$157566$new_new_n3439__ ;
  wire \$abc$157566$new_new_n3440__ ;
  wire \$abc$157566$new_new_n3441__ ;
  wire \$abc$157566$new_new_n3442__ ;
  wire \$abc$157566$new_new_n3444__ ;
  wire \$abc$157566$new_new_n3445__ ;
  wire \$abc$157566$new_new_n3447__ ;
  wire \$abc$157566$new_new_n3449__ ;
  wire \$abc$157566$new_new_n3454__ ;
  wire \$abc$157566$new_new_n3455__ ;
  wire \$abc$157566$new_new_n3456__ ;
  wire \$abc$157566$new_new_n3457__ ;
  wire \$abc$157566$new_new_n3458__ ;
  wire \$abc$157566$new_new_n3459__ ;
  wire \$abc$157566$new_new_n3460__ ;
  wire \$abc$157566$new_new_n3461__ ;
  wire \$abc$157566$new_new_n3462__ ;
  wire \$abc$157566$new_new_n3463__ ;
  wire \$abc$157566$new_new_n3464__ ;
  wire \$abc$157566$new_new_n3466__ ;
  wire \$abc$157566$new_new_n3467__ ;
  wire \$abc$157566$new_new_n3468__ ;
  wire \$abc$157566$new_new_n3469__ ;
  wire \$abc$157566$new_new_n3471__ ;
  wire \$abc$157566$new_new_n3472__ ;
  wire \$abc$157566$new_new_n3474__ ;
  wire \$abc$157566$new_new_n3480__ ;
  wire \$abc$157566$new_new_n3481__ ;
  wire \$abc$157566$new_new_n3482__ ;
  wire \$abc$157566$new_new_n3483__ ;
  wire \$abc$157566$new_new_n3484__ ;
  wire \$abc$157566$new_new_n3485__ ;
  wire \$abc$157566$new_new_n3486__ ;
  wire \$abc$157566$new_new_n3488__ ;
  wire \$abc$157566$new_new_n3489__ ;
  wire \$abc$157566$new_new_n3490__ ;
  wire \$abc$157566$new_new_n3492__ ;
  wire \$abc$157566$new_new_n3493__ ;
  wire \$abc$157566$new_new_n3495__ ;
  wire \$abc$157566$new_new_n3496__ ;
  wire \$abc$157566$new_new_n3502__ ;
  wire \$abc$157566$new_new_n3503__ ;
  wire \$abc$157566$new_new_n3504__ ;
  wire \$abc$157566$new_new_n3505__ ;
  wire \$abc$157566$new_new_n3506__ ;
  wire \$abc$157566$new_new_n3507__ ;
  wire \$abc$157566$new_new_n3508__ ;
  wire \$abc$157566$new_new_n3509__ ;
  wire \$abc$157566$new_new_n3510__ ;
  wire \$abc$157566$new_new_n3511__ ;
  wire \$abc$157566$new_new_n3512__ ;
  wire \$abc$157566$new_new_n3513__ ;
  wire \$abc$157566$new_new_n3515__ ;
  wire \$abc$157566$new_new_n3516__ ;
  wire \$abc$157566$new_new_n3517__ ;
  wire \$abc$157566$new_new_n3518__ ;
  wire \$abc$157566$new_new_n3520__ ;
  wire \$abc$157566$new_new_n3521__ ;
  wire \$abc$157566$new_new_n3522__ ;
  wire \$abc$157566$new_new_n3524__ ;
  wire \$abc$157566$new_new_n3530__ ;
  wire \$abc$157566$new_new_n3531__ ;
  wire \$abc$157566$new_new_n3532__ ;
  wire \$abc$157566$new_new_n3533__ ;
  wire \$abc$157566$new_new_n3534__ ;
  wire \$abc$157566$new_new_n3535__ ;
  wire \$abc$157566$new_new_n3537__ ;
  wire \$abc$157566$new_new_n3538__ ;
  wire \$abc$157566$new_new_n3539__ ;
  wire \$abc$157566$new_new_n3548__ ;
  wire \$abc$157566$new_new_n3549__ ;
  wire \$abc$157566$new_new_n3550__ ;
  wire \$abc$157566$new_new_n3551__ ;
  wire \$abc$157566$new_new_n3552__ ;
  wire \$abc$157566$new_new_n3553__ ;
  wire \$abc$157566$new_new_n3554__ ;
  wire \$abc$157566$new_new_n3555__ ;
  wire \$abc$157566$new_new_n3556__ ;
  wire \$abc$157566$new_new_n3557__ ;
  wire \$abc$157566$new_new_n3558__ ;
  wire \$abc$157566$new_new_n3559__ ;
  wire \$abc$157566$new_new_n3560__ ;
  wire \$abc$157566$new_new_n3562__ ;
  wire \$abc$157566$new_new_n3563__ ;
  wire \$abc$157566$new_new_n3564__ ;
  wire \$abc$157566$new_new_n3565__ ;
  wire \$abc$157566$new_new_n3567__ ;
  wire \$abc$157566$new_new_n3568__ ;
  wire \$abc$157566$new_new_n3570__ ;
  wire \$abc$157566$new_new_n3571__ ;
  wire \$abc$157566$new_new_n3577__ ;
  wire \$abc$157566$new_new_n3578__ ;
  wire \$abc$157566$new_new_n3579__ ;
  wire \$abc$157566$new_new_n3580__ ;
  wire \$abc$157566$new_new_n3581__ ;
  wire \$abc$157566$new_new_n3582__ ;
  wire \$abc$157566$new_new_n3583__ ;
  wire \$abc$157566$new_new_n3584__ ;
  wire \$abc$157566$new_new_n3585__ ;
  wire \$abc$157566$new_new_n3586__ ;
  wire \$abc$157566$new_new_n3587__ ;
  wire \$abc$157566$new_new_n3589__ ;
  wire \$abc$157566$new_new_n3590__ ;
  wire \$abc$157566$new_new_n3591__ ;
  wire \$abc$157566$new_new_n3592__ ;
  wire \$abc$157566$new_new_n3593__ ;
  wire \$abc$157566$new_new_n3595__ ;
  wire \$abc$157566$new_new_n3616__ ;
  wire \$abc$157566$new_new_n3618__ ;
  wire \$abc$157566$new_new_n3619__ ;
  wire \$abc$157566$new_new_n3620__ ;
  wire \$abc$157566$new_new_n3637__ ;
  wire \$abc$157566$new_new_n3638__ ;
  wire \$abc$157566$new_new_n3639__ ;
  wire \$abc$157566$new_new_n3640__ ;
  wire \$abc$157566$new_new_n3641__ ;
  wire \$abc$157566$new_new_n3658__ ;
  wire \$abc$157566$new_new_n3659__ ;
  wire \$abc$157566$new_new_n3660__ ;
  wire \$abc$157566$new_new_n3665__ ;
  wire \$abc$157566$new_new_n3666__ ;
  wire \$abc$157566$new_new_n3668__ ;
  wire \$abc$157566$new_new_n3669__ ;
  wire \$abc$157566$new_new_n3678__ ;
  wire \$abc$157566$new_new_n3679__ ;
  wire \$abc$157566$new_new_n3680__ ;
  wire \$abc$157566$new_new_n3681__ ;
  wire \$abc$157566$new_new_n3682__ ;
  wire \$abc$157566$new_new_n3694__ ;
  wire \$abc$157566$new_new_n3695__ ;
  wire \$abc$157566$new_new_n3696__ ;
  wire \$abc$157566$new_new_n3699__ ;
  wire \$abc$157566$new_new_n3700__ ;
  wire \$abc$157566$new_new_n3708__ ;
  wire \$abc$157566$new_new_n3709__ ;
  wire \$abc$157566$new_new_n3715__ ;
  wire \$abc$157566$new_new_n3716__ ;
  wire \$abc$157566$new_new_n3762__ ;
  wire \$abc$157566$new_new_n3873__ ;
  wire \$abc$157566$new_new_n3921__ ;
  wire \$abc$157566$new_new_n3924__ ;
  wire \$abc$157566$new_new_n3925__ ;
  wire \$abc$157566$new_new_n3932__ ;
  wire \$abc$157566$new_new_n3933__ ;
  wire \$abc$157566$new_new_n3935__ ;
  wire \$abc$157566$new_new_n3936__ ;
  wire \$abc$157566$new_new_n3938__ ;
  wire \$abc$157566$new_new_n3939__ ;
  wire \$abc$157566$new_new_n3941__ ;
  wire \$abc$157566$new_new_n3942__ ;
  wire \$abc$157566$new_new_n3943__ ;
  wire \$abc$157566$new_new_n3945__ ;
  wire \$abc$157566$new_new_n3946__ ;
  wire \$abc$157566$new_new_n3948__ ;
  wire \$abc$157566$new_new_n3949__ ;
  wire \$abc$157566$new_new_n3950__ ;
  wire \$abc$157566$new_new_n3952__ ;
  wire \$abc$157566$new_new_n3953__ ;
  wire \$abc$157566$new_new_n3954__ ;
  wire \$auto$clkbufmap.cc:298:execute$158936 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1527 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1544 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1561 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1578 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1595 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1612 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1629 ;
  (* unused_bits = "24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1646 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1663 ;
  (* unused_bits = "24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1680 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1697 ;
  (* unused_bits = "32 33 34 35" *)
  wire [35:0] \$auto$memory_libmap.cc:2027:emit_port$1714 ;
  (* keep = 32'h00000001 *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1515 ;
  (* keep = 32'h00000001 *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1532 ;
  (* keep = 32'h00000001 *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1549 ;
  (* keep = 32'h00000001 *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1566 ;
  (* keep = 32'h00000001 *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1583 ;
  (* keep = 32'h00000001 *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1600 ;
  (* keep = 32'h00000001 *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1617 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "24 25 26 27 28 29 30 31" *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1634 ;
  (* keep = 32'h00000001 *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1651 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "24 25 26 27 28 29 30 31" *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1668 ;
  (* keep = 32'h00000001 *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1685 ;
  (* keep = 32'h00000001 *)
  wire [31:0] \$auto$memory_libmap.cc:2436:execute$1702 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1516 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1533 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1550 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1567 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1584 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1601 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1618 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1635 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1652 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1669 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1686 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_libmap.cc:2437:execute$1703 ;
  wire \$iopadmap$clk ;
  wire [31:0] \$iopadmap$in ;
  wire [31:0] \$iopadmap$out ;
  wire \$iopadmap$rst ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1725\design122_12_5_inst.memory_cntrl_instance10092.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1726\design122_12_5_inst.memory_cntrl_instance102.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1727\design122_12_5_inst.memory_cntrl_instance110101.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1728\design122_12_5_inst.memory_cntrl_instance120114.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1729\design122_12_5_inst.memory_cntrl_instance210.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1730\design122_12_5_inst.memory_cntrl_instance324.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1731\design122_12_5_inst.memory_cntrl_instance433.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1732\design122_12_5_inst.memory_cntrl_instance542.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1733\design122_12_5_inst.memory_cntrl_instance653.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1734\design122_12_5_inst.memory_cntrl_instance761.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1735\design122_12_5_inst.memory_cntrl_instance873.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:551.14-551.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35" *)
  wire [35:0] \$techmap1736\design122_12_5_inst.memory_cntrl_instance980.mem.mem.0.0.DOBDO ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.8-10.11" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.8-10.11" *)
  wire clk;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:14.18-14.23" *)
  wire [31:0] d_in0;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:15.18-15.23" *)
  wire [31:0] d_in1;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:24.18-24.24" *)
  wire [31:0] d_in10;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:25.18-25.24" *)
  wire [31:0] d_in11;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:16.18-16.23" *)
  wire [31:0] d_in2;
  (* keep = 32'h00000001 *)
  wire [23:0] d_in3;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:18.18-18.23" *)
  wire [31:0] d_in4;
  (* keep = 32'h00000001 *)
  wire [23:0] d_in5;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:20.18-20.23" *)
  wire [31:0] d_in6;
  (* keep = 32'h00000001 *)
  wire [23:0] d_in7;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:22.18-22.23" *)
  wire [31:0] d_in8;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:23.18-23.23" *)
  wire [31:0] d_in9;
  (* hdlname = "design122_12_5_inst encoder_instance100 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:146.27-146.104" *)
  wire [31:0] \design122_12_5_inst.encoder_instance100.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance10090 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:200.27-200.106" *)
  (* unused_bits = "3 12 13 14 18 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \design122_12_5_inst.encoder_instance10090.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance110100 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:206.27-206.109" *)
  wire [31:0] \design122_12_5_inst.encoder_instance110100.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance120112 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:214.27-214.113" *)
  wire [31:0] \design122_12_5_inst.encoder_instance120112.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance211 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:153.27-153.108" *)
  wire [31:0] \design122_12_5_inst.encoder_instance211.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance322 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:160.27-160.108" *)
  wire [31:0] \design122_12_5_inst.encoder_instance322.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance434 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:168.27-168.105" *)
  wire [31:0] \design122_12_5_inst.encoder_instance434.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance541 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:171.27-171.108" *)
  wire [31:0] \design122_12_5_inst.encoder_instance541.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance652 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:178.27-178.108" *)
  wire [31:0] \design122_12_5_inst.encoder_instance652.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance763 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:185.27-185.108" *)
  wire [31:0] \design122_12_5_inst.encoder_instance763.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance874 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:192.27-192.105" *)
  wire [31:0] \design122_12_5_inst.encoder_instance874.data_out ;
  (* hdlname = "design122_12_5_inst encoder_instance981 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/encoder.v:6.24-6.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:195.27-195.108" *)
  wire [31:0] \design122_12_5_inst.encoder_instance981.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance10093 cin" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:7.9-7.12|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120" *)
  wire \design122_12_5_inst.full_adder_instance10093.cin ;
  (* hdlname = "design122_12_5_inst full_adder_instance10093 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance10093 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance10093 full_adder_inst c" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:36.9-36.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120" *)
  wire \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c ;
  (* hdlname = "design122_12_5_inst full_adder_instance10093 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:203.34-203.120" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance104 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:150.34-150.115" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance104.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance104 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:150.34-150.115" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance104.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance104 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:150.34-150.115" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance110102 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:208.34-208.123" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance110102 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:208.34-208.123" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance110102 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:208.34-208.123" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance120111 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:213.34-213.123" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance120111 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:213.34-213.123" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance120111 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:213.34-213.123" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance214 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:156.34-156.115" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance214.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance214 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:156.34-156.115" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance214.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance214 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:156.34-156.115" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance321 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:159.34-159.118" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance321.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance321 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:159.34-159.118" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance321.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance321 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:159.34-159.118" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance432 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:166.34-166.118" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance432.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance432 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:166.34-166.118" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance432.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance432 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:166.34-166.118" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance540 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:170.34-170.114" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance540.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance540 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:170.34-170.114" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance540.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance540 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:170.34-170.114" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance654 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:180.34-180.115" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance654.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance654 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:180.34-180.115" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance654.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance654 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:180.34-180.115" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance760 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:182.34-182.114" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance760.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance760 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:182.34-182.114" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance760.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance760 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:182.34-182.114" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance872 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:190.34-190.118" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance872.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance872 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:190.34-190.118" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance872.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance872 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:190.34-190.118" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst full_adder_instance983 full_adder_inst a" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.16-35.17|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:197.34-197.118" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance983.full_adder_inst.a ;
  (* hdlname = "design122_12_5_inst full_adder_instance983 full_adder_inst b" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:35.18-35.19|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:197.34-197.118" *)
  wire [15:0] \design122_12_5_inst.full_adder_instance983.full_adder_inst.b ;
  (* hdlname = "design122_12_5_inst full_adder_instance983 full_adder_inst data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/full_adder_top.v:19.33-19.127|../../../../.././rtl/full_adder_top.v:31.28-31.36|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:197.34-197.118" *)
  wire [31:0] \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  wire \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  wire \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance10092.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance10092 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:202.32-202.120" *)
  wire \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance102.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance102.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance102.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance102.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance102.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance102 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:148.32-148.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance102.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance110101.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  wire \design122_12_5_inst.memory_cntrl_instance110101.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  wire \design122_12_5_inst.memory_cntrl_instance110101.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance110101.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance110101.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance110101 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:207.32-207.123" *)
  wire \design122_12_5_inst.memory_cntrl_instance110101.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance120114.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  wire \design122_12_5_inst.memory_cntrl_instance120114.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  wire \design122_12_5_inst.memory_cntrl_instance120114.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance120114.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance120114.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance120114 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:216.32-216.120" *)
  wire \design122_12_5_inst.memory_cntrl_instance120114.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance210.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  wire \design122_12_5_inst.memory_cntrl_instance210.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  wire \design122_12_5_inst.memory_cntrl_instance210.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance210.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance210.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance210 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:152.32-152.114" *)
  wire \design122_12_5_inst.memory_cntrl_instance210.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance324.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  wire \design122_12_5_inst.memory_cntrl_instance324.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  wire \design122_12_5_inst.memory_cntrl_instance324.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance324.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance324.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance324 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:162.32-162.115" *)
  wire \design122_12_5_inst.memory_cntrl_instance324.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance433.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance433.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance433.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance433.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance433.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance433 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:167.32-167.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance433.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance542.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance542.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance542.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance542.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance542.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance542 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:172.32-172.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance542.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance653.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance653.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance653.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance653.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance653.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance653 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:179.32-179.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance653.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance761.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance761.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance761.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance761.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance761.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance761 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:183.32-183.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance761.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance873.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance873.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance873.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance873.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance873.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance873 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:191.32-191.118" *)
  wire \design122_12_5_inst.memory_cntrl_instance873.wr_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 rd_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:16.16-16.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance980.rd_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 rd_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:18.5-18.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  wire \design122_12_5_inst.memory_cntrl_instance980.rd_en ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 reset_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:14.5-14.14|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  wire \design122_12_5_inst.memory_cntrl_instance980.reset_mem ;
  (* keep = 32'h00000001 *)
  (* onehot = 32'h00000001 *)
  wire [1:0] \design122_12_5_inst.memory_cntrl_instance980.state ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 wr_addr" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:15.16-15.23|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  wire [9:0] \design122_12_5_inst.memory_cntrl_instance980.wr_addr ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 wr_data_mem" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:17.16-17.27|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  wire [31:0] \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem ;
  (* hdlname = "design122_12_5_inst memory_cntrl_instance980 wr_en" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/memory_cntrl.v:19.5-19.10|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:194.32-194.114" *)
  wire \design122_12_5_inst.memory_cntrl_instance980.wr_en ;
  (* hdlname = "design122_12_5_inst register_instance10094 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:204.28-204.109" *)
  wire [31:0] \design122_12_5_inst.register_instance10094.data_out ;
  (* hdlname = "design122_12_5_inst register_instance101 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:147.28-147.110" *)
  wire [31:0] \design122_12_5_inst.register_instance101.data_out ;
  (* hdlname = "design122_12_5_inst register_instance110104 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:210.28-210.112" *)
  wire [31:0] \design122_12_5_inst.register_instance110104.data_out ;
  (* hdlname = "design122_12_5_inst register_instance120113 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:215.28-215.115" *)
  wire [31:0] \design122_12_5_inst.register_instance120113.data_out ;
  (* hdlname = "design122_12_5_inst register_instance212 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:154.28-154.110" *)
  wire [31:0] \design122_12_5_inst.register_instance212.data_out ;
  (* hdlname = "design122_12_5_inst register_instance323 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:161.28-161.110" *)
  wire [31:0] \design122_12_5_inst.register_instance323.data_out ;
  (* hdlname = "design122_12_5_inst register_instance431 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:165.28-165.110" *)
  wire [31:0] \design122_12_5_inst.register_instance431.data_out ;
  (* hdlname = "design122_12_5_inst register_instance543 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:173.28-173.110" *)
  wire [31:0] \design122_12_5_inst.register_instance543.data_out ;
  (* hdlname = "design122_12_5_inst register_instance651 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:177.28-177.110" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [31:0] \design122_12_5_inst.register_instance651.data_out ;
  (* hdlname = "design122_12_5_inst register_instance762 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:184.28-184.110" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23" *)
  wire [31:0] \design122_12_5_inst.register_instance762.data_out ;
  (* hdlname = "design122_12_5_inst register_instance870 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:188.28-188.106" *)
  wire [31:0] \design122_12_5_inst.register_instance870.data_out ;
  (* hdlname = "design122_12_5_inst register_instance982 data_out" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:63.34-63.442|../../../../.././rtl/register.v:7.24-7.32|/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:196.28-196.110" *)
  wire [31:0] \design122_12_5_inst.register_instance982.data_out ;
  wire [31:0] emulate_reset_emu_srst_new_data_1525;
  wire [31:0] emulate_reset_emu_srst_new_data_1542;
  wire [31:0] emulate_reset_emu_srst_new_data_1559;
  wire [31:0] emulate_reset_emu_srst_new_data_1576;
  wire [31:0] emulate_reset_emu_srst_new_data_1593;
  wire [31:0] emulate_reset_emu_srst_new_data_1610;
  wire [31:0] emulate_reset_emu_srst_new_data_1627;
  (* unused_bits = "24 25 26 27 28 29 30 31" *)
  wire [31:0] emulate_reset_emu_srst_new_data_1644;
  wire [31:0] emulate_reset_emu_srst_new_data_1661;
  (* unused_bits = "24 25 26 27 28 29 30 31" *)
  wire [31:0] emulate_reset_emu_srst_new_data_1678;
  wire [31:0] emulate_reset_emu_srst_new_data_1695;
  wire [31:0] emulate_reset_emu_srst_new_data_1712;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1523;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1540;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1557;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1574;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1591;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1608;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1625;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1642;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1659;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1676;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1693;
  (* keep = 32'h00000001 *)
  wire emulate_reset_emu_srst_sel_1710;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:11.20-11.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:11.20-11.22" *)
  wire [31:0] in;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:12.21-12.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:12.21-12.24" *)
  wire [31:0] out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.12-10.15" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:10.12-10.15" *)
  wire rst;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/28apr/Validation/RTL_testcases/verilog_random_designs/design122_12_5_top/results_dir/.././rtl/design122_12_5_top.v:39.20-39.23" *)
  wire [383:0] tmp;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111925  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0000_li0000 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111926  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0001_li0001 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111927  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0002_li0002 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111928  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0003_li0003 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111929  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0004_li0004 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111930  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0005_li0005 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111931  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0006_li0006 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111932  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0007_li0007 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111933  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0008_li0008 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111934  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0009_li0009 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111935  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0010_li0010 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111936  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0011_li0011 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111937  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0012_li0012 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111938  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0013_li0013 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111939  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0014_li0014 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111940  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0015_li0015 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111941  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0016_li0016 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111942  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0017_li0017 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111943  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0018_li0018 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111944  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0019_li0019 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111945  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0020_li0020 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111946  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0021_li0021 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111947  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0022_li0022 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111948  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0023_li0023 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111949  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0024_li0024 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111950  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0025_li0025 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111951  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0026_li0026 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111952  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0027_li0027 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111953  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0028_li0028 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111954  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0029_li0029 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111955  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0030_li0030 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111956  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0031_li0031 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111957  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0032_li0032 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111958  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0033_li0033 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111959  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0034_li0034 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111960  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0035_li0035 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111961  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0036_li0036 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111962  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0037_li0037 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111963  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0038_li0038 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111964  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0039_li0039 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111965  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0040_li0040 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111966  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0041_li0041 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111967  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0042_li0042 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111968  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0043_li0043 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111969  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0044_li0044 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111970  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0045_li0045 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111971  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0046_li0046 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111972  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0047_li0047 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111973  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0048_li0048 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111974  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0049_li0049 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111975  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0050_li0050 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111976  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0051_li0051 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111977  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0052_li0052 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111978  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0053_li0053 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111979  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0054_li0054 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111980  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0055_li0055 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111981  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0056_li0056 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111982  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0057_li0057 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111983  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0058_li0058 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111984  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0059_li0059 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111985  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0060_li0060 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111986  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0061_li0061 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111987  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0062_li0062 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111988  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0063_li0063 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111989  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0064_li0064 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111990  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0065_li0065 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111991  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0066_li0066 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111992  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0067_li0067 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111993  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0068_li0068 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111994  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0069_li0069 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111995  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0070_li0070 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111996  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0071_li0071 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111997  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0072_li0072 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111998  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0073_li0073 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$111999  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0074_li0074 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112000  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0075_li0075 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112001  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0076_li0076 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112002  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0077_li0077 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112003  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0078_li0078 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112004  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0079_li0079 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112005  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0080_li0080 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112006  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0081_li0081 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112007  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0082_li0082 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112008  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0083_li0083 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112009  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0084_li0084 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112010  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0085_li0085 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112011  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0086_li0086 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112012  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0087_li0087 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112013  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0088_li0088 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112014  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0089_li0089 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112015  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0090_li0090 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112016  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0091_li0091 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112017  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0092_li0092 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112018  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0093_li0093 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112019  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0094_li0094 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112020  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0095_li0095 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112021  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0096_li0096 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112022  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0097_li0097 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112023  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0098_li0098 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112024  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0099_li0099 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112025  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0100_li0100 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112026  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0101_li0101 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112027  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0102_li0102 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112028  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0103_li0103 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112029  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0104_li0104 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112030  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0105_li0105 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112031  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0106_li0106 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112032  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0107_li0107 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112033  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0108_li0108 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112034  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0109_li0109 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112035  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0110_li0110 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112036  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0111_li0111 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112037  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0112_li0112 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112038  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0113_li0113 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112039  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0114_li0114 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112040  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0115_li0115 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112041  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0116_li0116 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112042  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0117_li0117 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112043  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0118_li0118 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112044  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0119_li0119 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112045  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0120_li0120 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112046  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0121_li0121 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112047  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0122_li0122 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112048  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0123_li0123 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112049  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0124_li0124 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112050  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0125_li0125 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112051  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0126_li0126 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112052  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0127_li0127 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112053  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0128_li0128 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112054  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0129_li0129 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112055  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0130_li0130 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112056  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0131_li0131 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112057  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0132_li0132 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112058  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0133_li0133 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112059  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0134_li0134 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112060  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0135_li0135 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112061  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0136_li0136 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112062  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0137_li0137 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112063  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0138_li0138 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112064  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0139_li0139 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112065  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0140_li0140 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112066  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0141_li0141 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112067  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0142_li0142 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112068  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0143_li0143 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112069  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0144_li0144 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112070  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0145_li0145 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112071  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0146_li0146 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112072  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0147_li0147 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112073  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0148_li0148 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112074  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0149_li0149 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112075  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0150_li0150 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112076  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0151_li0151 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112077  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0152_li0152 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112078  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0153_li0153 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112079  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0154_li0154 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112080  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0155_li0155 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112081  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0156_li0156 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112082  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0157_li0157 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112083  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .E(1'h1),
    .Q(emulate_reset_emu_srst_sel_1523),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112084  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0159_li0159 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.reset_mem ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112085  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0160_li0160 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_addr [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112086  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0161_li0161 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_addr [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112087  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0162_li0162 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_addr [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112088  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0163_li0163 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_addr [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112089  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0164_li0164 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_addr [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112090  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0165_li0165 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_addr [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112091  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0166_li0166 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_addr [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112092  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0167_li0167 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_addr [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112093  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0168_li0168 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112094  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0169_li0169 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112095  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0170_li0170 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112096  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0171_li0171 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_addr [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112097  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0172_li0172 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_addr [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112098  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0173_li0173 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112099  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0174_li0174 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112100  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0175_li0175 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_addr [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112101  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0176_li0176 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_addr [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112102  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0177_li0177 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_addr [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112103  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0178_li0178 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112104  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0179_li0179 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112105  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0180_li0180 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112106  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[0]),
    .E(1'h1),
    .Q(d_in0[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112107  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[1]),
    .E(1'h1),
    .Q(d_in0[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112108  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[2]),
    .E(1'h1),
    .Q(d_in0[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112109  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[3]),
    .E(1'h1),
    .Q(d_in0[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112110  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[4]),
    .E(1'h1),
    .Q(d_in0[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112111  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[5]),
    .E(1'h1),
    .Q(d_in0[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112112  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[6]),
    .E(1'h1),
    .Q(d_in0[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112113  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[7]),
    .E(1'h1),
    .Q(d_in0[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112114  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[8]),
    .E(1'h1),
    .Q(d_in0[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112115  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[9]),
    .E(1'h1),
    .Q(d_in0[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112116  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[10]),
    .E(1'h1),
    .Q(d_in0[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112117  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[11]),
    .E(1'h1),
    .Q(d_in0[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112118  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[12]),
    .E(1'h1),
    .Q(d_in0[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112119  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[13]),
    .E(1'h1),
    .Q(d_in0[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112120  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[14]),
    .E(1'h1),
    .Q(d_in0[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112121  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[15]),
    .E(1'h1),
    .Q(d_in0[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112122  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[16]),
    .E(1'h1),
    .Q(d_in0[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112123  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[17]),
    .E(1'h1),
    .Q(d_in0[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112124  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[18]),
    .E(1'h1),
    .Q(d_in0[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112125  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[19]),
    .E(1'h1),
    .Q(d_in0[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112126  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[20]),
    .E(1'h1),
    .Q(d_in0[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112127  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[21]),
    .E(1'h1),
    .Q(d_in0[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112128  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[22]),
    .E(1'h1),
    .Q(d_in0[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112129  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[23]),
    .E(1'h1),
    .Q(d_in0[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112130  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[24]),
    .E(1'h1),
    .Q(d_in0[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112131  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[25]),
    .E(1'h1),
    .Q(d_in0[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112132  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[26]),
    .E(1'h1),
    .Q(d_in0[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112133  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[27]),
    .E(1'h1),
    .Q(d_in0[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112134  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[28]),
    .E(1'h1),
    .Q(d_in0[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112135  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[29]),
    .E(1'h1),
    .Q(d_in0[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112136  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[30]),
    .E(1'h1),
    .Q(d_in0[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112137  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[31]),
    .E(1'h1),
    .Q(d_in0[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112138  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[320]),
    .E(1'h1),
    .Q(d_in10[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112139  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[321]),
    .E(1'h1),
    .Q(d_in10[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112140  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[322]),
    .E(1'h1),
    .Q(d_in10[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112141  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[323]),
    .E(1'h1),
    .Q(d_in10[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112142  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[324]),
    .E(1'h1),
    .Q(d_in10[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112143  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[325]),
    .E(1'h1),
    .Q(d_in10[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112144  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[326]),
    .E(1'h1),
    .Q(d_in10[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112145  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[327]),
    .E(1'h1),
    .Q(d_in10[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112146  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[328]),
    .E(1'h1),
    .Q(d_in10[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112147  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[329]),
    .E(1'h1),
    .Q(d_in10[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112148  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[330]),
    .E(1'h1),
    .Q(d_in10[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112149  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[331]),
    .E(1'h1),
    .Q(d_in10[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112150  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[332]),
    .E(1'h1),
    .Q(d_in10[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112151  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[333]),
    .E(1'h1),
    .Q(d_in10[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112152  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[334]),
    .E(1'h1),
    .Q(d_in10[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112153  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[335]),
    .E(1'h1),
    .Q(d_in10[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112154  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[336]),
    .E(1'h1),
    .Q(d_in10[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112155  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[337]),
    .E(1'h1),
    .Q(d_in10[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112156  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[338]),
    .E(1'h1),
    .Q(d_in10[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112157  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[339]),
    .E(1'h1),
    .Q(d_in10[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112158  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[340]),
    .E(1'h1),
    .Q(d_in10[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112159  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[341]),
    .E(1'h1),
    .Q(d_in10[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112160  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[342]),
    .E(1'h1),
    .Q(d_in10[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112161  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[343]),
    .E(1'h1),
    .Q(d_in10[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112162  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[344]),
    .E(1'h1),
    .Q(d_in10[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112163  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[345]),
    .E(1'h1),
    .Q(d_in10[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112164  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[346]),
    .E(1'h1),
    .Q(d_in10[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112165  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[347]),
    .E(1'h1),
    .Q(d_in10[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112166  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[348]),
    .E(1'h1),
    .Q(d_in10[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112167  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[349]),
    .E(1'h1),
    .Q(d_in10[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112168  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[350]),
    .E(1'h1),
    .Q(d_in10[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112169  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[351]),
    .E(1'h1),
    .Q(d_in10[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112170  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[352]),
    .E(1'h1),
    .Q(d_in11[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112171  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[353]),
    .E(1'h1),
    .Q(d_in11[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112172  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[354]),
    .E(1'h1),
    .Q(d_in11[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112173  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[355]),
    .E(1'h1),
    .Q(d_in11[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112174  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[356]),
    .E(1'h1),
    .Q(d_in11[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112175  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[357]),
    .E(1'h1),
    .Q(d_in11[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112176  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[358]),
    .E(1'h1),
    .Q(d_in11[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112177  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[359]),
    .E(1'h1),
    .Q(d_in11[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112178  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[360]),
    .E(1'h1),
    .Q(d_in11[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112179  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[361]),
    .E(1'h1),
    .Q(d_in11[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112180  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[362]),
    .E(1'h1),
    .Q(d_in11[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112181  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[363]),
    .E(1'h1),
    .Q(d_in11[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112182  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[364]),
    .E(1'h1),
    .Q(d_in11[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112183  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[365]),
    .E(1'h1),
    .Q(d_in11[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112184  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[366]),
    .E(1'h1),
    .Q(d_in11[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112185  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[367]),
    .E(1'h1),
    .Q(d_in11[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112186  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[368]),
    .E(1'h1),
    .Q(d_in11[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112187  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[369]),
    .E(1'h1),
    .Q(d_in11[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112188  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[370]),
    .E(1'h1),
    .Q(d_in11[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112189  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[371]),
    .E(1'h1),
    .Q(d_in11[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112190  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[372]),
    .E(1'h1),
    .Q(d_in11[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112191  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[373]),
    .E(1'h1),
    .Q(d_in11[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112192  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[374]),
    .E(1'h1),
    .Q(d_in11[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112193  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[375]),
    .E(1'h1),
    .Q(d_in11[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112194  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[376]),
    .E(1'h1),
    .Q(d_in11[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112195  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[377]),
    .E(1'h1),
    .Q(d_in11[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112196  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[378]),
    .E(1'h1),
    .Q(d_in11[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112197  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[379]),
    .E(1'h1),
    .Q(d_in11[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112198  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[380]),
    .E(1'h1),
    .Q(d_in11[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112199  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[381]),
    .E(1'h1),
    .Q(d_in11[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112200  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[382]),
    .E(1'h1),
    .Q(d_in11[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112201  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[383]),
    .E(1'h1),
    .Q(d_in11[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112202  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[32]),
    .E(1'h1),
    .Q(d_in1[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112203  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[33]),
    .E(1'h1),
    .Q(d_in1[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112204  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[34]),
    .E(1'h1),
    .Q(d_in1[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112205  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[35]),
    .E(1'h1),
    .Q(d_in1[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112206  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[36]),
    .E(1'h1),
    .Q(d_in1[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112207  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[37]),
    .E(1'h1),
    .Q(d_in1[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112208  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[38]),
    .E(1'h1),
    .Q(d_in1[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112209  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[39]),
    .E(1'h1),
    .Q(d_in1[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112210  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[40]),
    .E(1'h1),
    .Q(d_in1[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112211  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[41]),
    .E(1'h1),
    .Q(d_in1[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112212  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[42]),
    .E(1'h1),
    .Q(d_in1[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112213  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[43]),
    .E(1'h1),
    .Q(d_in1[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112214  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[44]),
    .E(1'h1),
    .Q(d_in1[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112215  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[45]),
    .E(1'h1),
    .Q(d_in1[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112216  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[46]),
    .E(1'h1),
    .Q(d_in1[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112217  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[47]),
    .E(1'h1),
    .Q(d_in1[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112218  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[48]),
    .E(1'h1),
    .Q(d_in1[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112219  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[49]),
    .E(1'h1),
    .Q(d_in1[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112220  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[50]),
    .E(1'h1),
    .Q(d_in1[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112221  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[51]),
    .E(1'h1),
    .Q(d_in1[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112222  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[52]),
    .E(1'h1),
    .Q(d_in1[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112223  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[53]),
    .E(1'h1),
    .Q(d_in1[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112224  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[54]),
    .E(1'h1),
    .Q(d_in1[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112225  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[55]),
    .E(1'h1),
    .Q(d_in1[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112226  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[56]),
    .E(1'h1),
    .Q(d_in1[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112227  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[57]),
    .E(1'h1),
    .Q(d_in1[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112228  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[58]),
    .E(1'h1),
    .Q(d_in1[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112229  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[59]),
    .E(1'h1),
    .Q(d_in1[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112230  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[60]),
    .E(1'h1),
    .Q(d_in1[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112231  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[61]),
    .E(1'h1),
    .Q(d_in1[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112232  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[62]),
    .E(1'h1),
    .Q(d_in1[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112233  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[63]),
    .E(1'h1),
    .Q(d_in1[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112234  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[64]),
    .E(1'h1),
    .Q(d_in2[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112235  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[65]),
    .E(1'h1),
    .Q(d_in2[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112236  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[66]),
    .E(1'h1),
    .Q(d_in2[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112237  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[67]),
    .E(1'h1),
    .Q(d_in2[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112238  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[68]),
    .E(1'h1),
    .Q(d_in2[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112239  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[69]),
    .E(1'h1),
    .Q(d_in2[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112240  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[70]),
    .E(1'h1),
    .Q(d_in2[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112241  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[71]),
    .E(1'h1),
    .Q(d_in2[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112242  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[72]),
    .E(1'h1),
    .Q(d_in2[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112243  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[73]),
    .E(1'h1),
    .Q(d_in2[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112244  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[74]),
    .E(1'h1),
    .Q(d_in2[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112245  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[75]),
    .E(1'h1),
    .Q(d_in2[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112246  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[76]),
    .E(1'h1),
    .Q(d_in2[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112247  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[77]),
    .E(1'h1),
    .Q(d_in2[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112248  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[78]),
    .E(1'h1),
    .Q(d_in2[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112249  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[79]),
    .E(1'h1),
    .Q(d_in2[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112250  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[80]),
    .E(1'h1),
    .Q(d_in2[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112251  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[81]),
    .E(1'h1),
    .Q(d_in2[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112252  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[82]),
    .E(1'h1),
    .Q(d_in2[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112253  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[83]),
    .E(1'h1),
    .Q(d_in2[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112254  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[84]),
    .E(1'h1),
    .Q(d_in2[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112255  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[85]),
    .E(1'h1),
    .Q(d_in2[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112256  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[86]),
    .E(1'h1),
    .Q(d_in2[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112257  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[87]),
    .E(1'h1),
    .Q(d_in2[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112258  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[88]),
    .E(1'h1),
    .Q(d_in2[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112259  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[89]),
    .E(1'h1),
    .Q(d_in2[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112260  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[90]),
    .E(1'h1),
    .Q(d_in2[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112261  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[91]),
    .E(1'h1),
    .Q(d_in2[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112262  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[92]),
    .E(1'h1),
    .Q(d_in2[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112263  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[93]),
    .E(1'h1),
    .Q(d_in2[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112264  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[94]),
    .E(1'h1),
    .Q(d_in2[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112265  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[95]),
    .E(1'h1),
    .Q(d_in2[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112266  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[96]),
    .E(1'h1),
    .Q(d_in3[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112267  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[97]),
    .E(1'h1),
    .Q(d_in3[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112268  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[98]),
    .E(1'h1),
    .Q(d_in3[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112269  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[99]),
    .E(1'h1),
    .Q(d_in3[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112270  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[100]),
    .E(1'h1),
    .Q(d_in3[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112271  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[101]),
    .E(1'h1),
    .Q(d_in3[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112272  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[102]),
    .E(1'h1),
    .Q(d_in3[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112273  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[103]),
    .E(1'h1),
    .Q(d_in3[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112274  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[104]),
    .E(1'h1),
    .Q(d_in3[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112275  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[105]),
    .E(1'h1),
    .Q(d_in3[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112276  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[106]),
    .E(1'h1),
    .Q(d_in3[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112277  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[107]),
    .E(1'h1),
    .Q(d_in3[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112278  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[108]),
    .E(1'h1),
    .Q(d_in3[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112279  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[109]),
    .E(1'h1),
    .Q(d_in3[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112280  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[110]),
    .E(1'h1),
    .Q(d_in3[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112281  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[111]),
    .E(1'h1),
    .Q(d_in3[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112282  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[112]),
    .E(1'h1),
    .Q(d_in3[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112283  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[113]),
    .E(1'h1),
    .Q(d_in3[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112284  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[114]),
    .E(1'h1),
    .Q(d_in3[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112285  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[115]),
    .E(1'h1),
    .Q(d_in3[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112286  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[116]),
    .E(1'h1),
    .Q(d_in3[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112287  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[117]),
    .E(1'h1),
    .Q(d_in3[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112288  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[118]),
    .E(1'h1),
    .Q(d_in3[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112289  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[119]),
    .E(1'h1),
    .Q(d_in3[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112290  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[128]),
    .E(1'h1),
    .Q(d_in4[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112291  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[129]),
    .E(1'h1),
    .Q(d_in4[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112292  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[130]),
    .E(1'h1),
    .Q(d_in4[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112293  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[131]),
    .E(1'h1),
    .Q(d_in4[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112294  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[132]),
    .E(1'h1),
    .Q(d_in4[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112295  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[133]),
    .E(1'h1),
    .Q(d_in4[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112296  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[134]),
    .E(1'h1),
    .Q(d_in4[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112297  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[135]),
    .E(1'h1),
    .Q(d_in4[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112298  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[136]),
    .E(1'h1),
    .Q(d_in4[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112299  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[137]),
    .E(1'h1),
    .Q(d_in4[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112300  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[138]),
    .E(1'h1),
    .Q(d_in4[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112301  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[139]),
    .E(1'h1),
    .Q(d_in4[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112302  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[140]),
    .E(1'h1),
    .Q(d_in4[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112303  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[141]),
    .E(1'h1),
    .Q(d_in4[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112304  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[142]),
    .E(1'h1),
    .Q(d_in4[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112305  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[143]),
    .E(1'h1),
    .Q(d_in4[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112306  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[144]),
    .E(1'h1),
    .Q(d_in4[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112307  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[145]),
    .E(1'h1),
    .Q(d_in4[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112308  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[146]),
    .E(1'h1),
    .Q(d_in4[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112309  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[147]),
    .E(1'h1),
    .Q(d_in4[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112310  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[148]),
    .E(1'h1),
    .Q(d_in4[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112311  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[149]),
    .E(1'h1),
    .Q(d_in4[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112312  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[150]),
    .E(1'h1),
    .Q(d_in4[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112313  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[151]),
    .E(1'h1),
    .Q(d_in4[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112314  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[152]),
    .E(1'h1),
    .Q(d_in4[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112315  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[153]),
    .E(1'h1),
    .Q(d_in4[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112316  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[154]),
    .E(1'h1),
    .Q(d_in4[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112317  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[155]),
    .E(1'h1),
    .Q(d_in4[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112318  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[156]),
    .E(1'h1),
    .Q(d_in4[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112319  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[157]),
    .E(1'h1),
    .Q(d_in4[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112320  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[158]),
    .E(1'h1),
    .Q(d_in4[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112321  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[159]),
    .E(1'h1),
    .Q(d_in4[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112322  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[160]),
    .E(1'h1),
    .Q(d_in5[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112323  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[161]),
    .E(1'h1),
    .Q(d_in5[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112324  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[162]),
    .E(1'h1),
    .Q(d_in5[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112325  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[163]),
    .E(1'h1),
    .Q(d_in5[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112326  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[164]),
    .E(1'h1),
    .Q(d_in5[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112327  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[165]),
    .E(1'h1),
    .Q(d_in5[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112328  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[166]),
    .E(1'h1),
    .Q(d_in5[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112329  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[167]),
    .E(1'h1),
    .Q(d_in5[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112330  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[168]),
    .E(1'h1),
    .Q(d_in5[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112331  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[169]),
    .E(1'h1),
    .Q(d_in5[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112332  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[170]),
    .E(1'h1),
    .Q(d_in5[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112333  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[171]),
    .E(1'h1),
    .Q(d_in5[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112334  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[172]),
    .E(1'h1),
    .Q(d_in5[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112335  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[173]),
    .E(1'h1),
    .Q(d_in5[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112336  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[174]),
    .E(1'h1),
    .Q(d_in5[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112337  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[175]),
    .E(1'h1),
    .Q(d_in5[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112338  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[176]),
    .E(1'h1),
    .Q(d_in5[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112339  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[177]),
    .E(1'h1),
    .Q(d_in5[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112340  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[178]),
    .E(1'h1),
    .Q(d_in5[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112341  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[179]),
    .E(1'h1),
    .Q(d_in5[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112342  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[180]),
    .E(1'h1),
    .Q(d_in5[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112343  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[181]),
    .E(1'h1),
    .Q(d_in5[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112344  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[182]),
    .E(1'h1),
    .Q(d_in5[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112345  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[183]),
    .E(1'h1),
    .Q(d_in5[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112346  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[192]),
    .E(1'h1),
    .Q(d_in6[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112347  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[193]),
    .E(1'h1),
    .Q(d_in6[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112348  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[194]),
    .E(1'h1),
    .Q(d_in6[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112349  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[195]),
    .E(1'h1),
    .Q(d_in6[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112350  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[196]),
    .E(1'h1),
    .Q(d_in6[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112351  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[197]),
    .E(1'h1),
    .Q(d_in6[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112352  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[198]),
    .E(1'h1),
    .Q(d_in6[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112353  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[199]),
    .E(1'h1),
    .Q(d_in6[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112354  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[200]),
    .E(1'h1),
    .Q(d_in6[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112355  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[201]),
    .E(1'h1),
    .Q(d_in6[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112356  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[202]),
    .E(1'h1),
    .Q(d_in6[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112357  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[203]),
    .E(1'h1),
    .Q(d_in6[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112358  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[204]),
    .E(1'h1),
    .Q(d_in6[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112359  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[205]),
    .E(1'h1),
    .Q(d_in6[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112360  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[206]),
    .E(1'h1),
    .Q(d_in6[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112361  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[207]),
    .E(1'h1),
    .Q(d_in6[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112362  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[208]),
    .E(1'h1),
    .Q(d_in6[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112363  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[209]),
    .E(1'h1),
    .Q(d_in6[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112364  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[210]),
    .E(1'h1),
    .Q(d_in6[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112365  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[211]),
    .E(1'h1),
    .Q(d_in6[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112366  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[212]),
    .E(1'h1),
    .Q(d_in6[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112367  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[213]),
    .E(1'h1),
    .Q(d_in6[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112368  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[214]),
    .E(1'h1),
    .Q(d_in6[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112369  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[215]),
    .E(1'h1),
    .Q(d_in6[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112370  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[216]),
    .E(1'h1),
    .Q(d_in6[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112371  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[217]),
    .E(1'h1),
    .Q(d_in6[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112372  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[218]),
    .E(1'h1),
    .Q(d_in6[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112373  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[219]),
    .E(1'h1),
    .Q(d_in6[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112374  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[220]),
    .E(1'h1),
    .Q(d_in6[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112375  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[221]),
    .E(1'h1),
    .Q(d_in6[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112376  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[222]),
    .E(1'h1),
    .Q(d_in6[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112377  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[223]),
    .E(1'h1),
    .Q(d_in6[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112378  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[224]),
    .E(1'h1),
    .Q(d_in7[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112379  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[225]),
    .E(1'h1),
    .Q(d_in7[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112380  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[226]),
    .E(1'h1),
    .Q(d_in7[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112381  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[227]),
    .E(1'h1),
    .Q(d_in7[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112382  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[228]),
    .E(1'h1),
    .Q(d_in7[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112383  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[229]),
    .E(1'h1),
    .Q(d_in7[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112384  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[230]),
    .E(1'h1),
    .Q(d_in7[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112385  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[231]),
    .E(1'h1),
    .Q(d_in7[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112386  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[232]),
    .E(1'h1),
    .Q(d_in7[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112387  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[233]),
    .E(1'h1),
    .Q(d_in7[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112388  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[234]),
    .E(1'h1),
    .Q(d_in7[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112389  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[235]),
    .E(1'h1),
    .Q(d_in7[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112390  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[236]),
    .E(1'h1),
    .Q(d_in7[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112391  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[237]),
    .E(1'h1),
    .Q(d_in7[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112392  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[238]),
    .E(1'h1),
    .Q(d_in7[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112393  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[239]),
    .E(1'h1),
    .Q(d_in7[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112394  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[240]),
    .E(1'h1),
    .Q(d_in7[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112395  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[241]),
    .E(1'h1),
    .Q(d_in7[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112396  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[242]),
    .E(1'h1),
    .Q(d_in7[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112397  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[243]),
    .E(1'h1),
    .Q(d_in7[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112398  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[244]),
    .E(1'h1),
    .Q(d_in7[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112399  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[245]),
    .E(1'h1),
    .Q(d_in7[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112400  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[246]),
    .E(1'h1),
    .Q(d_in7[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112401  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[247]),
    .E(1'h1),
    .Q(d_in7[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112402  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[256]),
    .E(1'h1),
    .Q(d_in8[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112403  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[257]),
    .E(1'h1),
    .Q(d_in8[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112404  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[258]),
    .E(1'h1),
    .Q(d_in8[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112405  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[259]),
    .E(1'h1),
    .Q(d_in8[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112406  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[260]),
    .E(1'h1),
    .Q(d_in8[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112407  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[261]),
    .E(1'h1),
    .Q(d_in8[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112408  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[262]),
    .E(1'h1),
    .Q(d_in8[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112409  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[263]),
    .E(1'h1),
    .Q(d_in8[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112410  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[264]),
    .E(1'h1),
    .Q(d_in8[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112411  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[265]),
    .E(1'h1),
    .Q(d_in8[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112412  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[266]),
    .E(1'h1),
    .Q(d_in8[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112413  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[267]),
    .E(1'h1),
    .Q(d_in8[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112414  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[268]),
    .E(1'h1),
    .Q(d_in8[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112415  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[269]),
    .E(1'h1),
    .Q(d_in8[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112416  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[270]),
    .E(1'h1),
    .Q(d_in8[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112417  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[271]),
    .E(1'h1),
    .Q(d_in8[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112418  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[272]),
    .E(1'h1),
    .Q(d_in8[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112419  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[273]),
    .E(1'h1),
    .Q(d_in8[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112420  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[274]),
    .E(1'h1),
    .Q(d_in8[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112421  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[275]),
    .E(1'h1),
    .Q(d_in8[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112422  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[276]),
    .E(1'h1),
    .Q(d_in8[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112423  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[277]),
    .E(1'h1),
    .Q(d_in8[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112424  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[278]),
    .E(1'h1),
    .Q(d_in8[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112425  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[279]),
    .E(1'h1),
    .Q(d_in8[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112426  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[280]),
    .E(1'h1),
    .Q(d_in8[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112427  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[281]),
    .E(1'h1),
    .Q(d_in8[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112428  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[282]),
    .E(1'h1),
    .Q(d_in8[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112429  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[283]),
    .E(1'h1),
    .Q(d_in8[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112430  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[284]),
    .E(1'h1),
    .Q(d_in8[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112431  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[285]),
    .E(1'h1),
    .Q(d_in8[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112432  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[286]),
    .E(1'h1),
    .Q(d_in8[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112433  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[287]),
    .E(1'h1),
    .Q(d_in8[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112434  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[288]),
    .E(1'h1),
    .Q(d_in9[0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112435  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[289]),
    .E(1'h1),
    .Q(d_in9[1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112436  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[290]),
    .E(1'h1),
    .Q(d_in9[2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112437  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[291]),
    .E(1'h1),
    .Q(d_in9[3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112438  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[292]),
    .E(1'h1),
    .Q(d_in9[4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112439  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[293]),
    .E(1'h1),
    .Q(d_in9[5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112440  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[294]),
    .E(1'h1),
    .Q(d_in9[6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112441  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[295]),
    .E(1'h1),
    .Q(d_in9[7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112442  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[296]),
    .E(1'h1),
    .Q(d_in9[8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112443  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[297]),
    .E(1'h1),
    .Q(d_in9[9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112444  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[298]),
    .E(1'h1),
    .Q(d_in9[10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112445  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[299]),
    .E(1'h1),
    .Q(d_in9[11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112446  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[300]),
    .E(1'h1),
    .Q(d_in9[12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112447  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[301]),
    .E(1'h1),
    .Q(d_in9[13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112448  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[302]),
    .E(1'h1),
    .Q(d_in9[14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112449  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[303]),
    .E(1'h1),
    .Q(d_in9[15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112450  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[304]),
    .E(1'h1),
    .Q(d_in9[16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112451  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[305]),
    .E(1'h1),
    .Q(d_in9[17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112452  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[306]),
    .E(1'h1),
    .Q(d_in9[18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112453  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[307]),
    .E(1'h1),
    .Q(d_in9[19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112454  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[308]),
    .E(1'h1),
    .Q(d_in9[20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112455  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[309]),
    .E(1'h1),
    .Q(d_in9[21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112456  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[310]),
    .E(1'h1),
    .Q(d_in9[22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112457  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[311]),
    .E(1'h1),
    .Q(d_in9[23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112458  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[312]),
    .E(1'h1),
    .Q(d_in9[24]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112459  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[313]),
    .E(1'h1),
    .Q(d_in9[25]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112460  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[314]),
    .E(1'h1),
    .Q(d_in9[26]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112461  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[315]),
    .E(1'h1),
    .Q(d_in9[27]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112462  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[316]),
    .E(1'h1),
    .Q(d_in9[28]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112463  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[317]),
    .E(1'h1),
    .Q(d_in9[29]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112464  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[318]),
    .E(1'h1),
    .Q(d_in9[30]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112465  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[319]),
    .E(1'h1),
    .Q(d_in9[31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112466  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0541_li0541 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance100.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112467  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0542_li0542 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance100.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112468  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0543_li0543 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance100.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112469  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0544_li0544 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance100.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112470  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0545_li0545 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance100.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112471  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0546_li0546 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance100.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112472  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0547_li0547 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance100.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112473  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0548_li0548 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance100.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112474  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0549_li0549 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance10090.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112475  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0550_li0550 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance10090.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112476  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0551_li0551 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance10090.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112477  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0552_li0552 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance10090.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112478  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0553_li0553 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance10090.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112479  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$new_n7195_ ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance10090.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112480  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0555_li0555 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance10090.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112481  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0556_li0556 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance10090.data_out [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112482  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0557_li0557 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance110100.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112483  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0558_li0558 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance110100.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112484  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0559_li0559 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance110100.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112485  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0560_li0560 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance110100.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112486  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0561_li0561 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance110100.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112487  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0562_li0562 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance110100.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112488  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0563_li0563 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance110100.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112489  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0564_li0564 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance110100.data_out [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112490  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0565_li0565 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance120112.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112491  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0566_li0566 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance120112.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112492  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0567_li0567 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance120112.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112493  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0568_li0568 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance120112.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112494  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0569_li0569 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance120112.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112495  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0570_li0570 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance120112.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112496  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0571_li0571 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance120112.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112497  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0572_li0572 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance120112.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112498  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0573_li0573 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance211.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112499  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0574_li0574 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance211.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112500  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0575_li0575 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance211.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112501  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0576_li0576 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance211.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112502  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0577_li0577 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance211.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112503  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0578_li0578 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance211.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112504  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0579_li0579 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance211.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112505  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0580_li0580 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance211.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112506  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0581_li0581 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance322.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112507  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0582_li0582 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance322.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112508  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0583_li0583 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance322.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112509  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0584_li0584 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance322.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112510  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0585_li0585 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance322.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112511  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0586_li0586 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance322.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112512  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0587_li0587 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance322.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112513  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0588_li0588 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance322.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112514  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0589_li0589 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance434.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112515  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0590_li0590 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance434.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112516  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0591_li0591 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance434.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112517  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0592_li0592 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance434.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112518  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0593_li0593 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance434.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112519  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0594_li0594 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance434.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112520  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0595_li0595 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance434.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112521  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0596_li0596 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance434.data_out [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112522  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0597_li0597 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance541.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112523  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0598_li0598 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance541.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112524  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0599_li0599 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance541.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112525  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0600_li0600 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance541.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112526  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0601_li0601 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance541.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112527  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0602_li0602 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance541.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112528  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0603_li0603 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance541.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112529  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0604_li0604 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance541.data_out [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112530  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0605_li0605 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.c ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112531  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0606_li0606 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance874.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112532  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0607_li0607 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance874.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112533  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0608_li0608 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance874.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112534  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0609_li0609 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance874.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112535  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0610_li0610 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance874.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112536  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0611_li0611 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance874.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112537  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0612_li0612 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance874.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112538  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0613_li0613 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance874.data_out [31]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112539  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0614_li0614 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance981.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112540  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0615_li0615 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance981.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112541  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0616_li0616 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance981.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112542  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0617_li0617 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance981.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112543  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0618_li0618 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance981.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112544  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0619_li0619 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance981.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112545  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0620_li0620 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance981.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112546  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0621_li0621 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.encoder_instance981.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112548  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0623_li0623 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112549  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0624_li0624 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112550  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0625_li0625 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112551  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0626_li0626 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112552  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0627_li0627 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112553  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0628_li0628 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112554  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0629_li0629 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112555  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0630_li0630 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112556  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0631_li0631 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112557  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0632_li0632 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112558  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0633_li0633 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112559  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0634_li0634 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112560  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0635_li0635 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112561  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0636_li0636 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112562  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0637_li0637 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112563  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0638_li0638 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112564  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0639_li0639 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112565  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0640_li0640 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112566  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0641_li0641 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112567  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0642_li0642 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112568  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0643_li0643 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112569  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0644_li0644 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112570  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0645_li0645 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112571  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0646_li0646 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112572  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0647_li0647 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112573  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0648_li0648 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112574  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0649_li0649 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112575  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0650_li0650 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112576  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0651_li0651 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112577  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0652_li0652 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112578  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0653_li0653 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112579  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0654_li0654 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112581  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0656_li0656 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112582  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0657_li0657 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112583  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0658_li0658 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112584  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0659_li0659 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112585  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0660_li0660 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112586  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0661_li0661 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112587  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0662_li0662 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112588  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0663_li0663 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112589  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0664_li0664 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112590  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0665_li0665 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112591  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0666_li0666 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112592  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0667_li0667 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112593  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0668_li0668 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112594  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0669_li0669 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112595  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0670_li0670 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112596  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0671_li0671 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112597  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0672_li0672 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112598  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0673_li0673 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112599  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0674_li0674 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112600  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0675_li0675 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112601  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0676_li0676 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112602  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0677_li0677 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112603  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0678_li0678 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112604  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0679_li0679 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112605  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0680_li0680 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112606  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0681_li0681 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112607  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0682_li0682 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112608  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0683_li0683 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112609  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0684_li0684 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112610  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0685_li0685 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112611  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0686_li0686 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112612  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0687_li0687 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112613  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0688_li0688 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112614  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0689_li0689 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112615  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0690_li0690 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112616  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0691_li0691 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112617  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0692_li0692 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112618  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0693_li0693 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112619  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0694_li0694 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112620  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0695_li0695 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112621  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0696_li0696 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112622  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0697_li0697 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112623  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0698_li0698 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112624  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0699_li0699 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112625  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0700_li0700 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112626  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0701_li0701 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112627  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0702_li0702 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112628  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0703_li0703 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112629  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0704_li0704 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112630  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0705_li0705 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112631  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0706_li0706 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112632  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0707_li0707 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112633  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0708_li0708 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112634  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0709_li0709 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112635  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0710_li0710 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112636  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0711_li0711 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112637  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0712_li0712 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112638  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0713_li0713 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112639  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0714_li0714 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112640  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0715_li0715 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112641  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0716_li0716 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112642  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0717_li0717 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112643  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0718_li0718 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112644  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0719_li0719 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112645  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0720_li0720 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112646  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0721_li0721 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112647  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0722_li0722 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112648  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0723_li0723 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112649  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0724_li0724 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112650  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0725_li0725 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112651  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0726_li0726 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112652  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0727_li0727 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112653  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0728_li0728 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112654  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0729_li0729 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112655  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0730_li0730 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112656  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0731_li0731 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112657  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0732_li0732 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112658  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0733_li0733 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112659  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0734_li0734 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112660  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0735_li0735 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112661  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0736_li0736 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112662  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0737_li0737 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112663  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0738_li0738 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112664  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0739_li0739 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112665  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0740_li0740 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112666  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0741_li0741 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112667  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0742_li0742 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112668  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0743_li0743 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112669  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0744_li0744 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112670  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0745_li0745 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112671  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0746_li0746 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112672  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0747_li0747 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112673  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0748_li0748 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112674  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0749_li0749 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112675  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0750_li0750 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112676  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0751_li0751 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112677  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0752_li0752 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112678  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0753_li0753 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112679  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0754_li0754 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112680  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0755_li0755 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112681  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0756_li0756 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112682  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0757_li0757 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112683  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0758_li0758 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112684  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0759_li0759 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112685  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0760_li0760 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112686  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0761_li0761 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112687  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0762_li0762 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112688  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0763_li0763 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112689  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0764_li0764 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112690  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0765_li0765 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112691  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0766_li0766 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112692  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0767_li0767 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112693  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0768_li0768 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112694  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0769_li0769 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112695  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0770_li0770 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112696  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0771_li0771 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112697  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0772_li0772 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112698  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0773_li0773 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112699  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0774_li0774 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112700  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0775_li0775 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112701  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0776_li0776 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112702  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0777_li0777 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112703  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0778_li0778 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112704  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0779_li0779 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112705  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0780_li0780 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112706  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0781_li0781 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112707  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0782_li0782 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112708  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0783_li0783 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112709  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0784_li0784 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112710  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0785_li0785 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112711  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0786_li0786 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112712  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0787_li0787 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112713  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0788_li0788 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112714  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0789_li0789 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112715  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0790_li0790 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112716  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0791_li0791 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112717  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0792_li0792 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112718  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0793_li0793 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112719  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0794_li0794 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112720  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0795_li0795 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112721  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0796_li0796 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112722  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0797_li0797 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112723  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0798_li0798 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112724  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0799_li0799 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112725  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0800_li0800 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112726  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0801_li0801 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112727  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0802_li0802 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112728  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0803_li0803 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112729  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0804_li0804 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112730  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0805_li0805 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112731  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0806_li0806 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112732  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0807_li0807 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112733  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0808_li0808 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112734  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0809_li0809 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112735  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0810_li0810 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112736  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0811_li0811 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112737  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0812_li0812 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112738  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0813_li0813 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112739  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0814_li0814 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112740  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0815_li0815 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112741  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0816_li0816 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112742  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0817_li0817 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112743  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0818_li0818 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112744  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0819_li0819 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112745  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0820_li0820 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112746  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0821_li0821 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112747  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0822_li0822 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112748  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0823_li0823 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112749  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0824_li0824 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112750  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0825_li0825 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112751  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0826_li0826 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112752  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0827_li0827 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112753  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0828_li0828 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112754  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0829_li0829 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112755  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0830_li0830 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112756  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0831_li0831 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112757  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0832_li0832 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112758  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0833_li0833 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112759  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0834_li0834 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112760  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0835_li0835 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112761  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0836_li0836 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112762  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0837_li0837 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112763  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0838_li0838 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112764  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0839_li0839 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112765  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0840_li0840 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112766  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0841_li0841 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112767  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0842_li0842 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112768  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0843_li0843 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112769  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0844_li0844 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112770  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0845_li0845 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112771  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0846_li0846 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112772  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0847_li0847 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112773  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0848_li0848 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112774  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0849_li0849 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112775  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0850_li0850 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112776  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0851_li0851 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112777  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0852_li0852 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112778  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0853_li0853 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112779  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0854_li0854 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112780  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0855_li0855 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112781  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0856_li0856 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112782  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0857_li0857 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112783  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0858_li0858 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112784  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0859_li0859 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112785  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0860_li0860 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112786  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0861_li0861 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112787  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0862_li0862 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112788  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0863_li0863 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112789  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0864_li0864 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112790  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0865_li0865 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112791  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0866_li0866 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112792  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0867_li0867 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112793  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0868_li0868 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112794  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0869_li0869 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112795  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0870_li0870 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112796  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0871_li0871 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112797  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0872_li0872 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112798  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0873_li0873 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112799  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0874_li0874 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112800  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0875_li0875 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112801  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0876_li0876 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112802  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0877_li0877 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112803  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0878_li0878 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112804  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0879_li0879 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112805  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0880_li0880 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112806  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0881_li0881 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112807  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0882_li0882 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112808  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0883_li0883 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112809  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0884_li0884 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112810  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0885_li0885 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112811  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0886_li0886 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112812  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0887_li0887 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112813  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0888_li0888 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112814  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0889_li0889 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112815  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0890_li0890 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112816  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0891_li0891 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112817  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0892_li0892 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112818  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0893_li0893 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112819  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0894_li0894 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112820  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0895_li0895 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112821  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0896_li0896 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112822  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0897_li0897 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112823  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0898_li0898 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112824  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0899_li0899 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112825  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0900_li0900 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112826  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0901_li0901 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112827  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0902_li0902 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.b [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112828  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0903_li0903 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.b [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112829  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0904_li0904 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112830  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0905_li0905 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.b [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112831  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0906_li0906 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.b [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112832  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0907_li0907 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.b [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112833  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0908_li0908 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112834  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0909_li0909 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112835  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0910_li0910 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112836  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0911_li0911 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112837  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0912_li0912 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112838  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0913_li0913 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112839  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0914_li0914 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112840  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0915_li0915 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112841  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0916_li0916 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112842  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0917_li0917 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112843  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0918_li0918 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112844  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0919_li0919 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112845  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0920_li0920 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112846  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0921_li0921 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112847  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0922_li0922 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112848  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0923_li0923 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112849  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0924_li0924 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112850  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0925_li0925 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112851  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0926_li0926 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112852  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0927_li0927 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112853  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0928_li0928 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112854  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0929_li0929 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112855  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0930_li0930 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112856  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0931_li0931 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112857  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0932_li0932 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112858  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0933_li0933 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112859  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0934_li0934 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112860  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0935_li0935 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112861  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0936_li0936 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112862  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0937_li0937 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112863  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0938_li0938 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112864  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0939_li0939 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112865  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0940_li0940 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112866  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0941_li0941 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112867  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0942_li0942 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112868  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0943_li0943 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112869  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0944_li0944 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112870  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0945_li0945 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112871  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0946_li0946 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112872  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0947_li0947 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112873  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0948_li0948 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112874  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0949_li0949 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112875  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0950_li0950 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112876  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0951_li0951 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112877  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0952_li0952 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112878  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0953_li0953 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112879  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0954_li0954 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112880  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0955_li0955 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112881  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0956_li0956 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112882  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0957_li0957 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112883  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0958_li0958 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112884  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0959_li0959 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112885  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0960_li0960 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112886  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0961_li0961 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112887  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0962_li0962 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112888  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0963_li0963 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112889  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0964_li0964 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112890  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0965_li0965 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112891  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0966_li0966 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112892  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0967_li0967 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112893  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0968_li0968 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112894  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0969_li0969 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112895  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0970_li0970 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112896  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0971_li0971 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112897  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0972_li0972 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112898  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0973_li0973 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112899  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0974_li0974 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112900  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0975_li0975 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112901  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0976_li0976 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112902  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0977_li0977 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112903  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0978_li0978 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112904  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0979_li0979 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112905  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0980_li0980 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112906  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0981_li0981 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112907  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0982_li0982 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112908  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0983_li0983 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112909  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0984_li0984 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112910  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0985_li0985 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112911  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0986_li0986 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112912  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0987_li0987 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112913  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0988_li0988 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112914  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0989_li0989 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112915  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0990_li0990 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112916  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0991_li0991 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112917  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0992_li0992 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112918  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0993_li0993 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112919  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0994_li0994 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112920  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0995_li0995 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112921  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0996_li0996 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112922  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0997_li0997 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112923  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0998_li0998 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112924  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li0999_li0999 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112925  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1000_li1000 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112926  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1001_li1001 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112927  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1002_li1002 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112928  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1003_li1003 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112929  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1004_li1004 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112930  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1005_li1005 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112931  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1006_li1006 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112932  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1007_li1007 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112933  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1008_li1008 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112934  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1009_li1009 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112935  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1010_li1010 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112936  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1011_li1011 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112937  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1012_li1012 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112938  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1013_li1013 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112939  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1014_li1014 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112940  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1015_li1015 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112941  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1016_li1016 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112942  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1017_li1017 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112943  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1018_li1018 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112944  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1019_li1019 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112945  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1020_li1020 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112946  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1021_li1021 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112947  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1022_li1022 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112948  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1023_li1023 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112949  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1024_li1024 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112950  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1025_li1025 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112951  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1026_li1026 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112952  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1027_li1027 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112953  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1028_li1028 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112954  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1029_li1029 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112955  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1030_li1030 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112956  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1031_li1031 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112957  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1032_li1032 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112958  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1033_li1033 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112959  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1034_li1034 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112960  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1035_li1035 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112961  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1036_li1036 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112962  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1037_li1037 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112963  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1038_li1038 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112964  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1039_li1039 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112965  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1040_li1040 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112966  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1041_li1041 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112967  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1042_li1042 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112968  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1043_li1043 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112969  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1044_li1044 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112970  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1045_li1045 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112971  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1046_li1046 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112972  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1047_li1047 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112973  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1048_li1048 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112974  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1049_li1049 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112975  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1050_li1050 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112976  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1051_li1051 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112977  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1052_li1052 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112978  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1053_li1053 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112979  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1054_li1054 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112980  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1055_li1055 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112981  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1056_li1056 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112982  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1057_li1057 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112983  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1058_li1058 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112984  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1059_li1059 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112985  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1060_li1060 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112986  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1061_li1061 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112987  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1062_li1062 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112988  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1063_li1063 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112989  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1064_li1064 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112990  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1065_li1065 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112991  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1066_li1066 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112992  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1067_li1067 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112993  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1068_li1068 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112994  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1069_li1069 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112995  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1070_li1070 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112996  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1071_li1071 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112997  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1072_li1072 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112998  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1073_li1073 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$112999  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1074_li1074 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113000  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1075_li1075 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113001  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1076_li1076 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113002  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1077_li1077 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113003  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1078_li1078 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113004  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1079_li1079 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113005  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1080_li1080 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113006  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1081_li1081 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113007  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1082_li1082 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113008  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1083_li1083 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113009  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1084_li1084 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113010  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1085_li1085 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113011  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1086_li1086 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.b [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113012  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1087_li1087 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.b [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113013  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1088_li1088 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113014  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1089_li1089 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.b [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113015  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1090_li1090 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.b [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113016  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1091_li1091 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.b [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113017  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1092_li1092 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.b [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113018  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1093_li1093 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.b [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113019  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1094_li1094 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113020  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1095_li1095 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113021  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1096_li1096 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113022  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1097_li1097 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113023  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1098_li1098 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113024  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1099_li1099 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113025  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1100_li1100 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113026  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1101_li1101 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113027  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1102_li1102 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113028  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1103_li1103 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113029  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1104_li1104 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113030  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1105_li1105 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113031  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1106_li1106 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113032  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1107_li1107 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113033  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1108_li1108 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113034  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1109_li1109 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113035  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1110_li1110 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113036  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1111_li1111 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113037  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1112_li1112 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.a [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113038  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1113_li1113 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.a [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113039  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1114_li1114 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.a [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113040  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1115_li1115 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.a [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113041  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1116_li1116 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.b [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113042  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1117_li1117 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113043  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1118_li1118 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113044  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1119_li1119 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113045  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1120_li1120 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113046  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1121_li1121 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113047  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1122_li1122 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113048  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1123_li1123 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113049  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1124_li1124 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113050  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1125_li1125 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113051  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1126_li1126 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113052  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1127_li1127 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113053  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1128_li1128 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113054  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1129_li1129 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113055  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1130_li1130 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113056  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1131_li1131 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113057  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1132_li1132 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.memory_cntrl_instance10092.state [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113058  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1133_li1133 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113059  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1134_li1134 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113060  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1135_li1135 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113061  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1136_li1136 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113062  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1137_li1137 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113063  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1138_li1138 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113064  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1139_li1139 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113065  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1140_li1140 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113066  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1141_li1141 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113067  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1142_li1142 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113068  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1143_li1143 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113069  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1144_li1144 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113070  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1145_li1145 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113071  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1146_li1146 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113072  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1147_li1147 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113073  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1148_li1148 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance10094.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113074  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1149_li1149 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance101.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113075  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1150_li1150 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance101.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113076  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1151_li1151 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance101.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113077  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1152_li1152 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance101.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113078  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1153_li1153 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance101.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113079  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1154_li1154 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance101.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113080  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1155_li1155 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance101.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113081  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1156_li1156 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance101.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113082  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1157_li1157 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113083  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1158_li1158 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113084  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1159_li1159 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113085  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1160_li1160 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113086  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1161_li1161 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113087  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1162_li1162 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113088  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1163_li1163 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113089  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1164_li1164 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113090  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1165_li1165 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113091  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1166_li1166 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113092  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1167_li1167 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113093  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1168_li1168 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113094  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1169_li1169 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113095  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1170_li1170 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113096  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1171_li1171 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113097  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1172_li1172 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance110104.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113098  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1173_li1173 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance120113.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113099  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1174_li1174 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance120113.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113100  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1175_li1175 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance120113.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113101  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1176_li1176 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance120113.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113102  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1177_li1177 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance120113.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113103  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1178_li1178 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance120113.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113104  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1179_li1179 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance120113.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113105  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1180_li1180 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance120113.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113106  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1181_li1181 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance212.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113107  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1182_li1182 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance212.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113108  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1183_li1183 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance212.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113109  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1184_li1184 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance212.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113110  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1185_li1185 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance212.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113111  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1186_li1186 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance212.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113112  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1187_li1187 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance212.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113113  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1188_li1188 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance212.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113114  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1189_li1189 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance323.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113115  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1190_li1190 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance323.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113116  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1191_li1191 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance323.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113117  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1192_li1192 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance323.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113118  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1193_li1193 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance323.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113119  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1194_li1194 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance323.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113120  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1195_li1195 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance323.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113121  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1196_li1196 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance323.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113122  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1197_li1197 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113123  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1198_li1198 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113124  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1199_li1199 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113125  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1200_li1200 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113126  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1201_li1201 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113127  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1202_li1202 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113128  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1203_li1203 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113129  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1204_li1204 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113130  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1205_li1205 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113131  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1206_li1206 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113132  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1207_li1207 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113133  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1208_li1208 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113134  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1209_li1209 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113135  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1210_li1210 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113136  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1211_li1211 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113137  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1212_li1212 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113138  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1213_li1213 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113139  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1214_li1214 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113140  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1215_li1215 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113141  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1216_li1216 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113142  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1217_li1217 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113143  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1218_li1218 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113144  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1219_li1219 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113145  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1220_li1220 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance431.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113146  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1221_li1221 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113147  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1222_li1222 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113148  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1223_li1223 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113149  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1224_li1224 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113150  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1225_li1225 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113151  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1226_li1226 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113152  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1227_li1227 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113153  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1228_li1228 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113154  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1229_li1229 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113155  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1230_li1230 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113156  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1231_li1231 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113157  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1232_li1232 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113158  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1233_li1233 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113159  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1234_li1234 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113160  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1235_li1235 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113161  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1236_li1236 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113162  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1237_li1237 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113163  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1238_li1238 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113164  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1239_li1239 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113165  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1240_li1240 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113166  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1241_li1241 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113167  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1242_li1242 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113168  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1243_li1243 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113169  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1244_li1244 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance543.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113170  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1245_li1245 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113171  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1246_li1246 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113172  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1247_li1247 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113173  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1248_li1248 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113174  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1249_li1249 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113175  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1250_li1250 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113176  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1251_li1251 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113177  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1252_li1252 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113178  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1253_li1253 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113179  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1254_li1254 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113180  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1255_li1255 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113181  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1256_li1256 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113182  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1257_li1257 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113183  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1258_li1258 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113184  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1259_li1259 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113185  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1260_li1260 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113186  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1261_li1261 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113187  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1262_li1262 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113188  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1263_li1263 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113189  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1264_li1264 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113190  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1265_li1265 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113191  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1266_li1266 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113192  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1267_li1267 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113193  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1268_li1268 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance651.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113194  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1269_li1269 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113195  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1270_li1270 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113196  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1271_li1271 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113197  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1272_li1272 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113198  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1273_li1273 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113199  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1274_li1274 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113200  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1275_li1275 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113201  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1276_li1276 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113202  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1277_li1277 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113203  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1278_li1278 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113204  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1279_li1279 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113205  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1280_li1280 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113206  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1281_li1281 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113207  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1282_li1282 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113208  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1283_li1283 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113209  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1284_li1284 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113210  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1285_li1285 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113211  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1286_li1286 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113212  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1287_li1287 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113213  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1288_li1288 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113214  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1289_li1289 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113215  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1290_li1290 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113216  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1291_li1291 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113217  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1292_li1292 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance762.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113218  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1293_li1293 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113219  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1294_li1294 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [1]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113220  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1295_li1295 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113221  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1296_li1296 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113222  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1297_li1297 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113223  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1298_li1298 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [5]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113224  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1299_li1299 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [6]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113225  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1300_li1300 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [7]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113226  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1301_li1301 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [8]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113227  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1302_li1302 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [9]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113228  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1303_li1303 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113229  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1304_li1304 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113230  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1305_li1305 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [12]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113231  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1306_li1306 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [13]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113232  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1307_li1307 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [14]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113233  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1308_li1308 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [15]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113234  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1309_li1309 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [16]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113235  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1310_li1310 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [17]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113236  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1311_li1311 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113237  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1312_li1312 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [19]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113238  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1313_li1313 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [20]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113239  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1314_li1314 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [21]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113240  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1315_li1315 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113241  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1316_li1316 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance870.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113242  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1317_li1317 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance982.data_out [2]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113243  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1318_li1318 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance982.data_out [3]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113244  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1319_li1319 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance982.data_out [4]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113245  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1320_li1320 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance982.data_out [10]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113246  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1321_li1321 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance982.data_out [11]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113247  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1322_li1322 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance982.data_out [23]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113248  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1323_li1323 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance982.data_out [18]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113249  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$abc$111924$li1324_li1324 ),
    .E(1'h1),
    .Q(\design122_12_5_inst.register_instance982.data_out [22]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$111924$auto$blifparse.cc:377:parse_blif$113250  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$rst ),
    .E(1'h1),
    .Q(\design122_12_5_inst.full_adder_instance10093.cin ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118294  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [0]),
    .E(1'h1),
    .Q(tmp[0]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118295  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [1]),
    .E(1'h1),
    .Q(tmp[1]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118296  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [2]),
    .E(1'h1),
    .Q(tmp[2]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118297  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [3]),
    .E(1'h1),
    .Q(tmp[3]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118298  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [4]),
    .E(1'h1),
    .Q(tmp[4]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118299  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [5]),
    .E(1'h1),
    .Q(tmp[5]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118300  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [6]),
    .E(1'h1),
    .Q(tmp[6]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118301  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [7]),
    .E(1'h1),
    .Q(tmp[7]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118302  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [8]),
    .E(1'h1),
    .Q(tmp[8]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118303  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [9]),
    .E(1'h1),
    .Q(tmp[9]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118304  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [10]),
    .E(1'h1),
    .Q(tmp[10]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118305  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [11]),
    .E(1'h1),
    .Q(tmp[11]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118306  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [12]),
    .E(1'h1),
    .Q(tmp[12]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118307  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [13]),
    .E(1'h1),
    .Q(tmp[13]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118308  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [14]),
    .E(1'h1),
    .Q(tmp[14]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118309  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [15]),
    .E(1'h1),
    .Q(tmp[15]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118310  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [16]),
    .E(1'h1),
    .Q(tmp[16]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118311  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [17]),
    .E(1'h1),
    .Q(tmp[17]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118312  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [18]),
    .E(1'h1),
    .Q(tmp[18]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118313  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [19]),
    .E(1'h1),
    .Q(tmp[19]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118314  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [20]),
    .E(1'h1),
    .Q(tmp[20]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118315  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [21]),
    .E(1'h1),
    .Q(tmp[21]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118316  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [22]),
    .E(1'h1),
    .Q(tmp[22]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118317  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [23]),
    .E(1'h1),
    .Q(tmp[23]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118318  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [24]),
    .E(1'h1),
    .Q(tmp[24]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118319  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [25]),
    .E(1'h1),
    .Q(tmp[25]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118320  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [26]),
    .E(1'h1),
    .Q(tmp[26]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118321  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [27]),
    .E(1'h1),
    .Q(tmp[27]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118322  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [28]),
    .E(1'h1),
    .Q(tmp[28]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118323  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [29]),
    .E(1'h1),
    .Q(tmp[29]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118324  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [30]),
    .E(1'h1),
    .Q(tmp[30]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118325  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(\$iopadmap$in [31]),
    .E(1'h1),
    .Q(tmp[31]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118326  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[0]),
    .E(1'h1),
    .Q(tmp[32]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118327  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[1]),
    .E(1'h1),
    .Q(tmp[33]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118328  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[2]),
    .E(1'h1),
    .Q(tmp[34]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118329  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[3]),
    .E(1'h1),
    .Q(tmp[35]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118330  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[4]),
    .E(1'h1),
    .Q(tmp[36]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118331  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[5]),
    .E(1'h1),
    .Q(tmp[37]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118332  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[6]),
    .E(1'h1),
    .Q(tmp[38]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118333  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[7]),
    .E(1'h1),
    .Q(tmp[39]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118334  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[8]),
    .E(1'h1),
    .Q(tmp[40]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118335  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[9]),
    .E(1'h1),
    .Q(tmp[41]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118336  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[10]),
    .E(1'h1),
    .Q(tmp[42]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118337  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[11]),
    .E(1'h1),
    .Q(tmp[43]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118338  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[12]),
    .E(1'h1),
    .Q(tmp[44]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118339  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[13]),
    .E(1'h1),
    .Q(tmp[45]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118340  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[14]),
    .E(1'h1),
    .Q(tmp[46]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118341  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[15]),
    .E(1'h1),
    .Q(tmp[47]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118342  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[16]),
    .E(1'h1),
    .Q(tmp[48]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118343  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[17]),
    .E(1'h1),
    .Q(tmp[49]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118344  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[18]),
    .E(1'h1),
    .Q(tmp[50]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118345  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[19]),
    .E(1'h1),
    .Q(tmp[51]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118346  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[20]),
    .E(1'h1),
    .Q(tmp[52]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118347  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[21]),
    .E(1'h1),
    .Q(tmp[53]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118348  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[22]),
    .E(1'h1),
    .Q(tmp[54]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118349  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[23]),
    .E(1'h1),
    .Q(tmp[55]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118350  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[24]),
    .E(1'h1),
    .Q(tmp[56]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118351  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[25]),
    .E(1'h1),
    .Q(tmp[57]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118352  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[26]),
    .E(1'h1),
    .Q(tmp[58]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118353  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[27]),
    .E(1'h1),
    .Q(tmp[59]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118354  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[28]),
    .E(1'h1),
    .Q(tmp[60]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118355  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[29]),
    .E(1'h1),
    .Q(tmp[61]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118356  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[30]),
    .E(1'h1),
    .Q(tmp[62]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118357  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[31]),
    .E(1'h1),
    .Q(tmp[63]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118358  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[32]),
    .E(1'h1),
    .Q(tmp[64]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118359  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[33]),
    .E(1'h1),
    .Q(tmp[65]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118360  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[34]),
    .E(1'h1),
    .Q(tmp[66]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118361  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[35]),
    .E(1'h1),
    .Q(tmp[67]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118362  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[36]),
    .E(1'h1),
    .Q(tmp[68]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118363  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[37]),
    .E(1'h1),
    .Q(tmp[69]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118364  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[38]),
    .E(1'h1),
    .Q(tmp[70]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118365  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[39]),
    .E(1'h1),
    .Q(tmp[71]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118366  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[40]),
    .E(1'h1),
    .Q(tmp[72]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118367  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[41]),
    .E(1'h1),
    .Q(tmp[73]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118368  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[42]),
    .E(1'h1),
    .Q(tmp[74]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118369  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[43]),
    .E(1'h1),
    .Q(tmp[75]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118370  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[44]),
    .E(1'h1),
    .Q(tmp[76]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118371  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[45]),
    .E(1'h1),
    .Q(tmp[77]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118372  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[46]),
    .E(1'h1),
    .Q(tmp[78]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118373  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[47]),
    .E(1'h1),
    .Q(tmp[79]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118374  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[48]),
    .E(1'h1),
    .Q(tmp[80]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118375  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[49]),
    .E(1'h1),
    .Q(tmp[81]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118376  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[50]),
    .E(1'h1),
    .Q(tmp[82]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118377  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[51]),
    .E(1'h1),
    .Q(tmp[83]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118378  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[52]),
    .E(1'h1),
    .Q(tmp[84]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118379  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[53]),
    .E(1'h1),
    .Q(tmp[85]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118380  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[54]),
    .E(1'h1),
    .Q(tmp[86]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118381  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[55]),
    .E(1'h1),
    .Q(tmp[87]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118382  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[56]),
    .E(1'h1),
    .Q(tmp[88]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118383  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[57]),
    .E(1'h1),
    .Q(tmp[89]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118384  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[58]),
    .E(1'h1),
    .Q(tmp[90]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118385  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[59]),
    .E(1'h1),
    .Q(tmp[91]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118386  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[60]),
    .E(1'h1),
    .Q(tmp[92]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118387  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[61]),
    .E(1'h1),
    .Q(tmp[93]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118388  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[62]),
    .E(1'h1),
    .Q(tmp[94]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118389  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[63]),
    .E(1'h1),
    .Q(tmp[95]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118390  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[64]),
    .E(1'h1),
    .Q(tmp[96]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118391  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[65]),
    .E(1'h1),
    .Q(tmp[97]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118392  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[66]),
    .E(1'h1),
    .Q(tmp[98]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118393  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[67]),
    .E(1'h1),
    .Q(tmp[99]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118394  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[68]),
    .E(1'h1),
    .Q(tmp[100]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118395  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[69]),
    .E(1'h1),
    .Q(tmp[101]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118396  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[70]),
    .E(1'h1),
    .Q(tmp[102]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118397  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[71]),
    .E(1'h1),
    .Q(tmp[103]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118398  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[72]),
    .E(1'h1),
    .Q(tmp[104]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118399  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[73]),
    .E(1'h1),
    .Q(tmp[105]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118400  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[74]),
    .E(1'h1),
    .Q(tmp[106]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118401  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[75]),
    .E(1'h1),
    .Q(tmp[107]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118402  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[76]),
    .E(1'h1),
    .Q(tmp[108]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118403  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[77]),
    .E(1'h1),
    .Q(tmp[109]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118404  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[78]),
    .E(1'h1),
    .Q(tmp[110]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118405  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[79]),
    .E(1'h1),
    .Q(tmp[111]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118406  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[80]),
    .E(1'h1),
    .Q(tmp[112]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118407  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[81]),
    .E(1'h1),
    .Q(tmp[113]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118408  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[82]),
    .E(1'h1),
    .Q(tmp[114]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118409  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[83]),
    .E(1'h1),
    .Q(tmp[115]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118410  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[84]),
    .E(1'h1),
    .Q(tmp[116]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118411  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[85]),
    .E(1'h1),
    .Q(tmp[117]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118412  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[86]),
    .E(1'h1),
    .Q(tmp[118]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118413  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[87]),
    .E(1'h1),
    .Q(tmp[119]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118414  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[88]),
    .E(1'h1),
    .Q(tmp[120]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118415  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[89]),
    .E(1'h1),
    .Q(tmp[121]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118416  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[90]),
    .E(1'h1),
    .Q(tmp[122]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118417  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[91]),
    .E(1'h1),
    .Q(tmp[123]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118418  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[92]),
    .E(1'h1),
    .Q(tmp[124]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118419  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[93]),
    .E(1'h1),
    .Q(tmp[125]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118420  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[94]),
    .E(1'h1),
    .Q(tmp[126]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118421  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[95]),
    .E(1'h1),
    .Q(tmp[127]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118422  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[96]),
    .E(1'h1),
    .Q(tmp[128]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118423  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[97]),
    .E(1'h1),
    .Q(tmp[129]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118424  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[98]),
    .E(1'h1),
    .Q(tmp[130]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118425  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[99]),
    .E(1'h1),
    .Q(tmp[131]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118426  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[100]),
    .E(1'h1),
    .Q(tmp[132]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118427  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[101]),
    .E(1'h1),
    .Q(tmp[133]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118428  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[102]),
    .E(1'h1),
    .Q(tmp[134]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118429  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[103]),
    .E(1'h1),
    .Q(tmp[135]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118430  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[104]),
    .E(1'h1),
    .Q(tmp[136]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118431  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[105]),
    .E(1'h1),
    .Q(tmp[137]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118432  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[106]),
    .E(1'h1),
    .Q(tmp[138]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118433  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[107]),
    .E(1'h1),
    .Q(tmp[139]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118434  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[108]),
    .E(1'h1),
    .Q(tmp[140]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118435  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[109]),
    .E(1'h1),
    .Q(tmp[141]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118436  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[110]),
    .E(1'h1),
    .Q(tmp[142]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118437  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[111]),
    .E(1'h1),
    .Q(tmp[143]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118438  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[112]),
    .E(1'h1),
    .Q(tmp[144]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118439  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[113]),
    .E(1'h1),
    .Q(tmp[145]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118440  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[114]),
    .E(1'h1),
    .Q(tmp[146]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118441  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[115]),
    .E(1'h1),
    .Q(tmp[147]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118442  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[116]),
    .E(1'h1),
    .Q(tmp[148]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118443  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[117]),
    .E(1'h1),
    .Q(tmp[149]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118444  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[118]),
    .E(1'h1),
    .Q(tmp[150]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118445  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[119]),
    .E(1'h1),
    .Q(tmp[151]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118446  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[120]),
    .E(1'h1),
    .Q(tmp[152]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118447  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[121]),
    .E(1'h1),
    .Q(tmp[153]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118448  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[122]),
    .E(1'h1),
    .Q(tmp[154]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118449  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[123]),
    .E(1'h1),
    .Q(tmp[155]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118450  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[124]),
    .E(1'h1),
    .Q(tmp[156]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118451  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[125]),
    .E(1'h1),
    .Q(tmp[157]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118452  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[126]),
    .E(1'h1),
    .Q(tmp[158]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118453  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[127]),
    .E(1'h1),
    .Q(tmp[159]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118454  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[128]),
    .E(1'h1),
    .Q(tmp[160]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118455  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[129]),
    .E(1'h1),
    .Q(tmp[161]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118456  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[130]),
    .E(1'h1),
    .Q(tmp[162]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118457  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[131]),
    .E(1'h1),
    .Q(tmp[163]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118458  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[132]),
    .E(1'h1),
    .Q(tmp[164]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118459  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[133]),
    .E(1'h1),
    .Q(tmp[165]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118460  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[134]),
    .E(1'h1),
    .Q(tmp[166]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118461  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[135]),
    .E(1'h1),
    .Q(tmp[167]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118462  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[136]),
    .E(1'h1),
    .Q(tmp[168]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118463  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[137]),
    .E(1'h1),
    .Q(tmp[169]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118464  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[138]),
    .E(1'h1),
    .Q(tmp[170]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118465  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[139]),
    .E(1'h1),
    .Q(tmp[171]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118466  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[140]),
    .E(1'h1),
    .Q(tmp[172]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118467  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[141]),
    .E(1'h1),
    .Q(tmp[173]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118468  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[142]),
    .E(1'h1),
    .Q(tmp[174]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118469  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[143]),
    .E(1'h1),
    .Q(tmp[175]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118470  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[144]),
    .E(1'h1),
    .Q(tmp[176]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118471  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[145]),
    .E(1'h1),
    .Q(tmp[177]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118472  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[146]),
    .E(1'h1),
    .Q(tmp[178]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118473  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[147]),
    .E(1'h1),
    .Q(tmp[179]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118474  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[148]),
    .E(1'h1),
    .Q(tmp[180]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118475  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[149]),
    .E(1'h1),
    .Q(tmp[181]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118476  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[150]),
    .E(1'h1),
    .Q(tmp[182]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118477  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[151]),
    .E(1'h1),
    .Q(tmp[183]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118478  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[152]),
    .E(1'h1),
    .Q(tmp[184]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118479  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[153]),
    .E(1'h1),
    .Q(tmp[185]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118480  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[154]),
    .E(1'h1),
    .Q(tmp[186]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118481  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[155]),
    .E(1'h1),
    .Q(tmp[187]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118482  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[156]),
    .E(1'h1),
    .Q(tmp[188]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118483  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[157]),
    .E(1'h1),
    .Q(tmp[189]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118484  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[158]),
    .E(1'h1),
    .Q(tmp[190]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118485  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[159]),
    .E(1'h1),
    .Q(tmp[191]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118486  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[160]),
    .E(1'h1),
    .Q(tmp[192]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118487  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[161]),
    .E(1'h1),
    .Q(tmp[193]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118488  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[162]),
    .E(1'h1),
    .Q(tmp[194]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118489  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[163]),
    .E(1'h1),
    .Q(tmp[195]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118490  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[164]),
    .E(1'h1),
    .Q(tmp[196]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118491  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[165]),
    .E(1'h1),
    .Q(tmp[197]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118492  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[166]),
    .E(1'h1),
    .Q(tmp[198]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118493  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[167]),
    .E(1'h1),
    .Q(tmp[199]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118494  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[168]),
    .E(1'h1),
    .Q(tmp[200]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118495  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[169]),
    .E(1'h1),
    .Q(tmp[201]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118496  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[170]),
    .E(1'h1),
    .Q(tmp[202]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118497  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[171]),
    .E(1'h1),
    .Q(tmp[203]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118498  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[172]),
    .E(1'h1),
    .Q(tmp[204]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118499  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[173]),
    .E(1'h1),
    .Q(tmp[205]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118500  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[174]),
    .E(1'h1),
    .Q(tmp[206]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118501  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[175]),
    .E(1'h1),
    .Q(tmp[207]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118502  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[176]),
    .E(1'h1),
    .Q(tmp[208]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118503  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[177]),
    .E(1'h1),
    .Q(tmp[209]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118504  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[178]),
    .E(1'h1),
    .Q(tmp[210]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118505  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[179]),
    .E(1'h1),
    .Q(tmp[211]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118506  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[180]),
    .E(1'h1),
    .Q(tmp[212]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118507  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[181]),
    .E(1'h1),
    .Q(tmp[213]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118508  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[182]),
    .E(1'h1),
    .Q(tmp[214]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118509  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[183]),
    .E(1'h1),
    .Q(tmp[215]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118510  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[184]),
    .E(1'h1),
    .Q(tmp[216]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118511  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[185]),
    .E(1'h1),
    .Q(tmp[217]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118512  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[186]),
    .E(1'h1),
    .Q(tmp[218]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118513  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[187]),
    .E(1'h1),
    .Q(tmp[219]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118514  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[188]),
    .E(1'h1),
    .Q(tmp[220]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118515  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[189]),
    .E(1'h1),
    .Q(tmp[221]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118516  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[190]),
    .E(1'h1),
    .Q(tmp[222]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118517  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[191]),
    .E(1'h1),
    .Q(tmp[223]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118518  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[192]),
    .E(1'h1),
    .Q(tmp[224]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118519  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[193]),
    .E(1'h1),
    .Q(tmp[225]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118520  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[194]),
    .E(1'h1),
    .Q(tmp[226]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118521  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[195]),
    .E(1'h1),
    .Q(tmp[227]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118522  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[196]),
    .E(1'h1),
    .Q(tmp[228]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118523  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[197]),
    .E(1'h1),
    .Q(tmp[229]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118524  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[198]),
    .E(1'h1),
    .Q(tmp[230]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118525  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[199]),
    .E(1'h1),
    .Q(tmp[231]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118526  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[200]),
    .E(1'h1),
    .Q(tmp[232]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118527  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[201]),
    .E(1'h1),
    .Q(tmp[233]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118528  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[202]),
    .E(1'h1),
    .Q(tmp[234]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118529  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[203]),
    .E(1'h1),
    .Q(tmp[235]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118530  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[204]),
    .E(1'h1),
    .Q(tmp[236]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118531  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[205]),
    .E(1'h1),
    .Q(tmp[237]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118532  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[206]),
    .E(1'h1),
    .Q(tmp[238]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118533  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[207]),
    .E(1'h1),
    .Q(tmp[239]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118534  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[208]),
    .E(1'h1),
    .Q(tmp[240]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118535  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[209]),
    .E(1'h1),
    .Q(tmp[241]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118536  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[210]),
    .E(1'h1),
    .Q(tmp[242]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118537  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[211]),
    .E(1'h1),
    .Q(tmp[243]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118538  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[212]),
    .E(1'h1),
    .Q(tmp[244]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118539  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[213]),
    .E(1'h1),
    .Q(tmp[245]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118540  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[214]),
    .E(1'h1),
    .Q(tmp[246]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118541  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[215]),
    .E(1'h1),
    .Q(tmp[247]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118542  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[216]),
    .E(1'h1),
    .Q(tmp[248]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118543  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[217]),
    .E(1'h1),
    .Q(tmp[249]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118544  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[218]),
    .E(1'h1),
    .Q(tmp[250]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118545  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[219]),
    .E(1'h1),
    .Q(tmp[251]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118546  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[220]),
    .E(1'h1),
    .Q(tmp[252]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118547  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[221]),
    .E(1'h1),
    .Q(tmp[253]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118548  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[222]),
    .E(1'h1),
    .Q(tmp[254]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118549  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[223]),
    .E(1'h1),
    .Q(tmp[255]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118550  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[224]),
    .E(1'h1),
    .Q(tmp[256]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118551  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[225]),
    .E(1'h1),
    .Q(tmp[257]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118552  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[226]),
    .E(1'h1),
    .Q(tmp[258]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118553  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[227]),
    .E(1'h1),
    .Q(tmp[259]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118554  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[228]),
    .E(1'h1),
    .Q(tmp[260]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118555  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[229]),
    .E(1'h1),
    .Q(tmp[261]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118556  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[230]),
    .E(1'h1),
    .Q(tmp[262]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118557  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[231]),
    .E(1'h1),
    .Q(tmp[263]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118558  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[232]),
    .E(1'h1),
    .Q(tmp[264]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118559  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[233]),
    .E(1'h1),
    .Q(tmp[265]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118560  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[234]),
    .E(1'h1),
    .Q(tmp[266]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118561  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[235]),
    .E(1'h1),
    .Q(tmp[267]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118562  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[236]),
    .E(1'h1),
    .Q(tmp[268]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118563  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[237]),
    .E(1'h1),
    .Q(tmp[269]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118564  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[238]),
    .E(1'h1),
    .Q(tmp[270]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118565  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[239]),
    .E(1'h1),
    .Q(tmp[271]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118566  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[240]),
    .E(1'h1),
    .Q(tmp[272]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118567  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[241]),
    .E(1'h1),
    .Q(tmp[273]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118568  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[242]),
    .E(1'h1),
    .Q(tmp[274]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118569  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[243]),
    .E(1'h1),
    .Q(tmp[275]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118570  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[244]),
    .E(1'h1),
    .Q(tmp[276]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118571  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[245]),
    .E(1'h1),
    .Q(tmp[277]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118572  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[246]),
    .E(1'h1),
    .Q(tmp[278]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118573  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[247]),
    .E(1'h1),
    .Q(tmp[279]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118574  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[248]),
    .E(1'h1),
    .Q(tmp[280]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118575  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[249]),
    .E(1'h1),
    .Q(tmp[281]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118576  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[250]),
    .E(1'h1),
    .Q(tmp[282]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118577  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[251]),
    .E(1'h1),
    .Q(tmp[283]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118578  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[252]),
    .E(1'h1),
    .Q(tmp[284]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118579  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[253]),
    .E(1'h1),
    .Q(tmp[285]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118580  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[254]),
    .E(1'h1),
    .Q(tmp[286]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118581  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[255]),
    .E(1'h1),
    .Q(tmp[287]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118582  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[256]),
    .E(1'h1),
    .Q(tmp[288]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118583  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[257]),
    .E(1'h1),
    .Q(tmp[289]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118584  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[258]),
    .E(1'h1),
    .Q(tmp[290]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118585  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[259]),
    .E(1'h1),
    .Q(tmp[291]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118586  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[260]),
    .E(1'h1),
    .Q(tmp[292]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118587  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[261]),
    .E(1'h1),
    .Q(tmp[293]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118588  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[262]),
    .E(1'h1),
    .Q(tmp[294]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118589  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[263]),
    .E(1'h1),
    .Q(tmp[295]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118590  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[264]),
    .E(1'h1),
    .Q(tmp[296]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118591  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[265]),
    .E(1'h1),
    .Q(tmp[297]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118592  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[266]),
    .E(1'h1),
    .Q(tmp[298]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118593  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[267]),
    .E(1'h1),
    .Q(tmp[299]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118594  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[268]),
    .E(1'h1),
    .Q(tmp[300]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118595  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[269]),
    .E(1'h1),
    .Q(tmp[301]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118596  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[270]),
    .E(1'h1),
    .Q(tmp[302]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118597  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[271]),
    .E(1'h1),
    .Q(tmp[303]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118598  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[272]),
    .E(1'h1),
    .Q(tmp[304]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118599  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[273]),
    .E(1'h1),
    .Q(tmp[305]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118600  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[274]),
    .E(1'h1),
    .Q(tmp[306]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118601  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[275]),
    .E(1'h1),
    .Q(tmp[307]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118602  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[276]),
    .E(1'h1),
    .Q(tmp[308]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118603  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[277]),
    .E(1'h1),
    .Q(tmp[309]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118604  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[278]),
    .E(1'h1),
    .Q(tmp[310]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118605  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[279]),
    .E(1'h1),
    .Q(tmp[311]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118606  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[280]),
    .E(1'h1),
    .Q(tmp[312]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118607  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[281]),
    .E(1'h1),
    .Q(tmp[313]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118608  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[282]),
    .E(1'h1),
    .Q(tmp[314]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118609  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[283]),
    .E(1'h1),
    .Q(tmp[315]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118610  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[284]),
    .E(1'h1),
    .Q(tmp[316]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118611  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[285]),
    .E(1'h1),
    .Q(tmp[317]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118612  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[286]),
    .E(1'h1),
    .Q(tmp[318]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118613  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[287]),
    .E(1'h1),
    .Q(tmp[319]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118614  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[288]),
    .E(1'h1),
    .Q(tmp[320]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118615  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[289]),
    .E(1'h1),
    .Q(tmp[321]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118616  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[290]),
    .E(1'h1),
    .Q(tmp[322]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118617  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[291]),
    .E(1'h1),
    .Q(tmp[323]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118618  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[292]),
    .E(1'h1),
    .Q(tmp[324]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118619  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[293]),
    .E(1'h1),
    .Q(tmp[325]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118620  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[294]),
    .E(1'h1),
    .Q(tmp[326]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118621  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[295]),
    .E(1'h1),
    .Q(tmp[327]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118622  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[296]),
    .E(1'h1),
    .Q(tmp[328]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118623  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[297]),
    .E(1'h1),
    .Q(tmp[329]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118624  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[298]),
    .E(1'h1),
    .Q(tmp[330]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118625  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[299]),
    .E(1'h1),
    .Q(tmp[331]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118626  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[300]),
    .E(1'h1),
    .Q(tmp[332]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118627  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[301]),
    .E(1'h1),
    .Q(tmp[333]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118628  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[302]),
    .E(1'h1),
    .Q(tmp[334]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118629  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[303]),
    .E(1'h1),
    .Q(tmp[335]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118630  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[304]),
    .E(1'h1),
    .Q(tmp[336]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118631  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[305]),
    .E(1'h1),
    .Q(tmp[337]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118632  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[306]),
    .E(1'h1),
    .Q(tmp[338]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118633  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[307]),
    .E(1'h1),
    .Q(tmp[339]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118634  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[308]),
    .E(1'h1),
    .Q(tmp[340]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118635  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[309]),
    .E(1'h1),
    .Q(tmp[341]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118636  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[310]),
    .E(1'h1),
    .Q(tmp[342]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118637  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[311]),
    .E(1'h1),
    .Q(tmp[343]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118638  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[312]),
    .E(1'h1),
    .Q(tmp[344]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118639  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[313]),
    .E(1'h1),
    .Q(tmp[345]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118640  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[314]),
    .E(1'h1),
    .Q(tmp[346]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118641  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[315]),
    .E(1'h1),
    .Q(tmp[347]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118642  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[316]),
    .E(1'h1),
    .Q(tmp[348]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118643  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[317]),
    .E(1'h1),
    .Q(tmp[349]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118644  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[318]),
    .E(1'h1),
    .Q(tmp[350]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118645  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[319]),
    .E(1'h1),
    .Q(tmp[351]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118646  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[320]),
    .E(1'h1),
    .Q(tmp[352]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118647  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[321]),
    .E(1'h1),
    .Q(tmp[353]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118648  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[322]),
    .E(1'h1),
    .Q(tmp[354]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118649  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[323]),
    .E(1'h1),
    .Q(tmp[355]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118650  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[324]),
    .E(1'h1),
    .Q(tmp[356]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118651  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[325]),
    .E(1'h1),
    .Q(tmp[357]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118652  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[326]),
    .E(1'h1),
    .Q(tmp[358]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118653  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[327]),
    .E(1'h1),
    .Q(tmp[359]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118654  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[328]),
    .E(1'h1),
    .Q(tmp[360]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118655  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[329]),
    .E(1'h1),
    .Q(tmp[361]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118656  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[330]),
    .E(1'h1),
    .Q(tmp[362]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118657  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[331]),
    .E(1'h1),
    .Q(tmp[363]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118658  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[332]),
    .E(1'h1),
    .Q(tmp[364]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118659  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[333]),
    .E(1'h1),
    .Q(tmp[365]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118660  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[334]),
    .E(1'h1),
    .Q(tmp[366]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118661  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[335]),
    .E(1'h1),
    .Q(tmp[367]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118662  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[336]),
    .E(1'h1),
    .Q(tmp[368]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118663  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[337]),
    .E(1'h1),
    .Q(tmp[369]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118664  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[338]),
    .E(1'h1),
    .Q(tmp[370]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118665  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[339]),
    .E(1'h1),
    .Q(tmp[371]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118666  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[340]),
    .E(1'h1),
    .Q(tmp[372]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118667  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[341]),
    .E(1'h1),
    .Q(tmp[373]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118668  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[342]),
    .E(1'h1),
    .Q(tmp[374]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118669  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[343]),
    .E(1'h1),
    .Q(tmp[375]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118670  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[344]),
    .E(1'h1),
    .Q(tmp[376]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118671  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[345]),
    .E(1'h1),
    .Q(tmp[377]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118672  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[346]),
    .E(1'h1),
    .Q(tmp[378]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118673  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[347]),
    .E(1'h1),
    .Q(tmp[379]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118674  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[348]),
    .E(1'h1),
    .Q(tmp[380]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118675  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[349]),
    .E(1'h1),
    .Q(tmp[381]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118676  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[350]),
    .E(1'h1),
    .Q(tmp[382]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19.11-19.68" *)
  DFFRE \$abc$118293$auto$blifparse.cc:377:parse_blif$118677  (
    .C(\$auto$clkbufmap.cc:298:execute$158936 ),
    .D(tmp[351]),
    .E(1'h1),
    .Q(tmp[383]),
    .R(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157567  (
    .A(\design122_12_5_inst.register_instance870.data_out [3:2]),
    .Y(\$abc$157566$new_new_n2637__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157568  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.register_instance870.data_out [2], \design122_12_5_inst.register_instance870.data_out [3], \design122_12_5_inst.register_instance870.data_out [1:0] }),
    .Y(\$abc$157566$new_new_n2638__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157569  (
    .A(\design122_12_5_inst.register_instance870.data_out [11:10]),
    .Y(\$abc$157566$new_new_n2639__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157570  (
    .A({ \design122_12_5_inst.register_instance870.data_out [11:10], \design122_12_5_inst.register_instance870.data_out [8], \design122_12_5_inst.register_instance870.data_out [9] }),
    .Y(\$abc$157566$new_new_n2640__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157571  (
    .A({ \design122_12_5_inst.register_instance870.data_out [12], \design122_12_5_inst.register_instance870.data_out [13], \design122_12_5_inst.register_instance870.data_out [15:14], \design122_12_5_inst.register_instance870.data_out [10], \design122_12_5_inst.register_instance870.data_out [11] }),
    .Y(\$abc$157566$new_new_n2641__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157572  (
    .A(\design122_12_5_inst.register_instance870.data_out [7:6]),
    .Y(\$abc$157566$new_new_n2642__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010001000100ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157573  (
    .A({ \design122_12_5_inst.register_instance870.data_out [3:2], \design122_12_5_inst.register_instance870.data_out [4], \design122_12_5_inst.register_instance870.data_out [6:5], \design122_12_5_inst.register_instance870.data_out [7] }),
    .Y(\$abc$157566$new_new_n2643__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fe000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157574  (
    .A({ \design122_12_5_inst.register_instance870.data_out [20], \$abc$157566$new_new_n2638__ , \$abc$157566$new_new_n2642__ , \$abc$157566$new_new_n2643__ , \$abc$157566$new_new_n2640__ , \$abc$157566$new_new_n2641__  }),
    .Y(\$abc$111924$li1090_li1090 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fe000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157575  (
    .A({ \design122_12_5_inst.register_instance870.data_out [21], \$abc$157566$new_new_n2638__ , \$abc$157566$new_new_n2642__ , \$abc$157566$new_new_n2643__ , \$abc$157566$new_new_n2640__ , \$abc$157566$new_new_n2641__  }),
    .Y(\$abc$111924$li1091_li1091 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fe000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157576  (
    .A({ \design122_12_5_inst.register_instance870.data_out [22], \$abc$157566$new_new_n2638__ , \$abc$157566$new_new_n2642__ , \$abc$157566$new_new_n2643__ , \$abc$157566$new_new_n2640__ , \$abc$157566$new_new_n2641__  }),
    .Y(\$abc$111924$li1092_li1092 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fe000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157577  (
    .A({ \design122_12_5_inst.register_instance870.data_out [23], \$abc$157566$new_new_n2638__ , \$abc$157566$new_new_n2642__ , \$abc$157566$new_new_n2643__ , \$abc$157566$new_new_n2640__ , \$abc$157566$new_new_n2641__  }),
    .Y(\$abc$111924$li1093_li1093 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157578  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1121_li1121 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157579  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [3], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1123_li1123 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157580  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.b [2], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1122_li1122 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157581  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1127_li1127 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157582  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1126_li1126 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157583  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1130_li1130 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157584  (
    .A({ d_in4[31], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0957_li0957 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157585  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [0], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [0], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0958_li0958 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157586  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [11], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0763_li0763 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157587  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [12], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0764_li0764 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157588  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [13], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0765_li0765 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157589  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [14], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0766_li0766 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157590  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0767_li0767 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157591  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [11], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [11] }),
    .Y(\$abc$111924$li0715_li0715 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157592  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [10], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [10] }),
    .Y(\$abc$111924$li0714_li0714 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157593  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [12], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [12] }),
    .Y(\$abc$111924$li0716_li0716 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157594  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [9], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [9] }),
    .Y(\$abc$111924$li0713_li0713 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157595  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [13], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [13] }),
    .Y(\$abc$111924$li0717_li0717 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157596  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [8], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [8] }),
    .Y(\$abc$111924$li0712_li0712 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157597  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [14], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [14] }),
    .Y(\$abc$111924$li0718_li0718 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157598  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [7], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [7] }),
    .Y(\$abc$111924$li0711_li0711 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157599  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [15], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [15] }),
    .Y(\$abc$111924$li0719_li0719 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157600  (
    .A({ emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n2670__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157601  (
    .A({ emulate_reset_emu_srst_new_data_1559[0], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0720_li0720 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157602  (
    .A({ emulate_reset_emu_srst_new_data_1559[1], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0721_li0721 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157603  (
    .A({ emulate_reset_emu_srst_new_data_1559[2], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0722_li0722 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157604  (
    .A({ emulate_reset_emu_srst_new_data_1559[3], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0723_li0723 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157605  (
    .A({ emulate_reset_emu_srst_new_data_1559[4], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0724_li0724 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157606  (
    .A({ emulate_reset_emu_srst_new_data_1559[5], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0725_li0725 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157607  (
    .A({ emulate_reset_emu_srst_new_data_1559[6], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0726_li0726 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157608  (
    .A({ emulate_reset_emu_srst_new_data_1559[7], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0727_li0727 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157609  (
    .A({ emulate_reset_emu_srst_new_data_1559[8], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0728_li0728 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157610  (
    .A({ emulate_reset_emu_srst_new_data_1559[9], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0729_li0729 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157611  (
    .A({ emulate_reset_emu_srst_new_data_1559[10], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0730_li0730 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157612  (
    .A({ emulate_reset_emu_srst_new_data_1559[11], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0731_li0731 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157613  (
    .A({ emulate_reset_emu_srst_new_data_1559[12], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0732_li0732 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157614  (
    .A({ emulate_reset_emu_srst_new_data_1559[13], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0733_li0733 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157615  (
    .A({ emulate_reset_emu_srst_new_data_1559[14], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0734_li0734 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157616  (
    .A({ emulate_reset_emu_srst_new_data_1559[15], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0735_li0735 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157617  (
    .A({ emulate_reset_emu_srst_new_data_1559[16], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0736_li0736 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157618  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [15], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [15] }),
    .Y(\$abc$111924$li0815_li0815 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157619  (
    .A({ \design122_12_5_inst.register_instance212.data_out [4], \design122_12_5_inst.register_instance212.data_out [11], \design122_12_5_inst.register_instance212.data_out [2], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0816_li0816 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157620  (
    .A({ \design122_12_5_inst.register_instance212.data_out [3], \design122_12_5_inst.register_instance212.data_out [4], \design122_12_5_inst.register_instance212.data_out [11], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0817_li0817 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157621  (
    .A({ \design122_12_5_inst.register_instance870.data_out [12], \design122_12_5_inst.register_instance870.data_out [15:14] }),
    .Y(\$abc$157566$new_new_n2691__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff0eeeeeee2)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157622  (
    .A({ \design122_12_5_inst.register_instance870.data_out [3], \design122_12_5_inst.register_instance870.data_out [7:5], \design122_12_5_inst.register_instance870.data_out [2:1] }),
    .Y(\$abc$157566$new_new_n2692__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbf00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157623  (
    .A({ \$abc$157566$new_new_n2692__ , \design122_12_5_inst.register_instance870.data_out [13], \$abc$157566$new_new_n2691__ , \$abc$157566$new_new_n2639__  }),
    .Y(\$abc$157566$new_new_n2693__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff33fffff0a0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157624  (
    .A({ \$abc$157566$new_new_n2637__ , \$iopadmap$rst , \$abc$157566$new_new_n2692__ , \$abc$157566$new_new_n2642__ , \design122_12_5_inst.register_instance870.data_out [0], \design122_12_5_inst.register_instance870.data_out [4] }),
    .Y(\$abc$157566$new_new_n2694__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h008f0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157625  (
    .A({ \design122_12_5_inst.register_instance870.data_out [8], \$abc$157566$new_new_n2694__ , \$abc$157566$new_new_n2693__ , \design122_12_5_inst.register_instance870.data_out [9], \$abc$157566$new_new_n2639__  }),
    .Y(\$abc$111924$li1078_li1078 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157626  (
    .A(d_in11[15:14]),
    .Y(\$abc$157566$new_new_n2696__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157627  (
    .A(d_in11[11:10]),
    .Y(\$abc$157566$new_new_n2697__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff00ffbfbfbfbf)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157628  (
    .A({ \$abc$157566$new_new_n2697__ , d_in11[8], d_in11[9], \$abc$157566$new_new_n2696__ , d_in11[12], d_in11[13] }),
    .Y(\$abc$157566$new_new_n2698__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157629  (
    .A(d_in11[3:2]),
    .Y(\$abc$157566$new_new_n2699__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157630  (
    .A(d_in11[7:6]),
    .Y(\$abc$157566$new_new_n2700__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157631  (
    .A({ \$iopadmap$rst , d_in11[2], d_in11[3], d_in11[1:0] }),
    .Y(\$abc$157566$new_new_n2701__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcf5000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157632  (
    .A({ \$abc$157566$new_new_n2701__ , d_in11[4], \$abc$157566$new_new_n2700__ , \$abc$157566$new_new_n2699__ , d_in11[5], \$abc$157566$new_new_n2698__  }),
    .Y(\$abc$111924$li0772_li0772 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f000f000f777f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157633  (
    .A({ d_in11[7:6], d_in11[2], d_in11[3], d_in11[5:4] }),
    .Y(\$abc$157566$new_new_n2703__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000b0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157634  (
    .A({ d_in11[0], \$abc$157566$new_new_n2703__ , \$iopadmap$rst , \$abc$157566$new_new_n2698__ , \$abc$157566$new_new_n2700__  }),
    .Y(\$abc$111924$li0768_li0768 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcf5000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157635  (
    .A({ \$abc$157566$new_new_n2701__ , d_in11[5], \$abc$157566$new_new_n2700__ , \$abc$157566$new_new_n2699__ , d_in11[4], \$abc$157566$new_new_n2698__  }),
    .Y(\$abc$111924$li0773_li0773 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157636  (
    .A({ \$abc$157566$new_new_n2701__ , d_in11[6], \$abc$157566$new_new_n2698__ , \$abc$157566$new_new_n2699__  }),
    .Y(\$abc$111924$li0774_li0774 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157637  (
    .A({ \$abc$157566$new_new_n2701__ , d_in11[7], \$abc$157566$new_new_n2698__ , \$abc$157566$new_new_n2699__  }),
    .Y(\$abc$111924$li0775_li0775 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157638  (
    .A({ emulate_reset_emu_srst_new_data_1525[18], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0641_li0641 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157639  (
    .A({ emulate_reset_emu_srst_new_data_1525[19], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0642_li0642 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157640  (
    .A({ emulate_reset_emu_srst_new_data_1525[20], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0643_li0643 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157641  (
    .A({ emulate_reset_emu_srst_new_data_1525[21], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0644_li0644 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157642  (
    .A({ emulate_reset_emu_srst_new_data_1525[22], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0645_li0645 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157643  (
    .A({ emulate_reset_emu_srst_new_data_1525[23], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0646_li0646 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157644  (
    .A({ emulate_reset_emu_srst_new_data_1525[24], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0647_li0647 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157645  (
    .A({ emulate_reset_emu_srst_new_data_1525[25], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0648_li0648 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157646  (
    .A({ emulate_reset_emu_srst_new_data_1525[26], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0649_li0649 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157647  (
    .A({ emulate_reset_emu_srst_new_data_1525[27], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0650_li0650 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157648  (
    .A({ emulate_reset_emu_srst_new_data_1525[28], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0651_li0651 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157649  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [0], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [0], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0656_li0656 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157650  (
    .A({ emulate_reset_emu_srst_new_data_1525[15], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0638_li0638 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157651  (
    .A({ emulate_reset_emu_srst_new_data_1525[16], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0639_li0639 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157652  (
    .A({ emulate_reset_emu_srst_new_data_1525[17], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0640_li0640 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157653  (
    .A({ \design122_12_5_inst.register_instance431.data_out [20], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0906_li0906 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157654  (
    .A({ d_in4[13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0939_li0939 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157655  (
    .A({ \design122_12_5_inst.register_instance431.data_out [21], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0907_li0907 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157656  (
    .A({ \design122_12_5_inst.register_instance431.data_out [22], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0908_li0908 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157657  (
    .A({ \design122_12_5_inst.register_instance431.data_out [23], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0909_li0909 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157658  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [0], \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [0], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \$iopadmap$rst  }),
    .Y(\$abc$111924$li0910_li0910 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157659  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [1], \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0911_li0911 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157660  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [2], \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0912_li0912 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157661  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [3], \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0913_li0913 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157662  (
    .A({ d_in6[10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1032_li1032 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157663  (
    .A({ d_in6[11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1033_li1033 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157664  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [0], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [0], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \$iopadmap$rst  }),
    .Y(\$abc$111924$li0752_li0752 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157665  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [1], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0753_li0753 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157666  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [2], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0754_li0754 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157667  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [3], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0755_li0755 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157668  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [4], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0756_li0756 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157669  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [5], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0757_li0757 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157670  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0758_li0758 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157671  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [7], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0759_li0759 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157672  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [8], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0760_li0760 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157673  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [9], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [9], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0761_li0761 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157674  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.b [10], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.a [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0762_li0762 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000fca8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157675  (
    .A({ emulate_reset_emu_srst_new_data_1542[15:14], emulate_reset_emu_srst_new_data_1542[7], emulate_reset_emu_srst_new_data_1542[10], emulate_reset_emu_srst_new_data_1542[11], emulate_reset_emu_srst_new_data_1542[6] }),
    .Y(\$abc$157566$new_new_n2745__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000000e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157676  (
    .A({ emulate_reset_emu_srst_new_data_1542[9], emulate_reset_emu_srst_new_data_1542[10], emulate_reset_emu_srst_new_data_1542[11], emulate_reset_emu_srst_new_data_1542[8], emulate_reset_emu_srst_new_data_1542[6], emulate_reset_emu_srst_new_data_1542[7] }),
    .Y(\$abc$157566$new_new_n2746__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010001000100ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157677  (
    .A({ emulate_reset_emu_srst_new_data_1542[3:2], emulate_reset_emu_srst_new_data_1542[4], emulate_reset_emu_srst_new_data_1542[6:5], emulate_reset_emu_srst_new_data_1542[7] }),
    .Y(\$abc$157566$new_new_n2747__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff400000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157678  (
    .A({ emulate_reset_emu_srst_sel_1523, \$iopadmap$rst , emulate_reset_emu_srst_new_data_1542[2], emulate_reset_emu_srst_new_data_1542[3], emulate_reset_emu_srst_new_data_1542[1:0] }),
    .Y(\$abc$157566$new_new_n2748__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff8000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157679  (
    .A({ \$abc$157566$new_new_n2748__ , \$abc$157566$new_new_n2746__ , \$abc$157566$new_new_n2747__ , emulate_reset_emu_srst_new_data_1542[13:12], \$abc$157566$new_new_n2745__  }),
    .Y(\$abc$157566$new_new_n2749__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157680  (
    .A({ \$abc$157566$new_new_n2749__ , emulate_reset_emu_srst_new_data_1542[18] }),
    .Y(\$abc$111924$li0690_li0690 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157681  (
    .A({ \$abc$157566$new_new_n2749__ , emulate_reset_emu_srst_new_data_1542[17] }),
    .Y(\$abc$111924$li0689_li0689 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010001000100ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157682  (
    .A({ emulate_reset_emu_srst_new_data_1542[3:2], emulate_reset_emu_srst_new_data_1542[5:4], emulate_reset_emu_srst_new_data_1542[6], emulate_reset_emu_srst_new_data_1542[7] }),
    .Y(\$abc$157566$new_new_n2752__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157683  (
    .A({ emulate_reset_emu_srst_new_data_1542[8], emulate_reset_emu_srst_new_data_1542[9], emulate_reset_emu_srst_new_data_1542[10], emulate_reset_emu_srst_new_data_1542[11], emulate_reset_emu_srst_new_data_1542[6], emulate_reset_emu_srst_new_data_1542[7] }),
    .Y(\$abc$157566$new_new_n2753__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff800000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157684  (
    .A({ emulate_reset_emu_srst_sel_1523, \$iopadmap$rst , emulate_reset_emu_srst_new_data_1542[2], emulate_reset_emu_srst_new_data_1542[3], emulate_reset_emu_srst_new_data_1542[1:0] }),
    .Y(\$abc$157566$new_new_n2754__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffff1000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157685  (
    .A({ \$abc$157566$new_new_n2754__ , \$abc$157566$new_new_n2752__ , \$abc$157566$new_new_n2753__ , \$abc$157566$new_new_n2745__ , emulate_reset_emu_srst_new_data_1542[13:12] }),
    .Y(\$abc$157566$new_new_n2755__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157686  (
    .A({ \$abc$157566$new_new_n2755__ , emulate_reset_emu_srst_new_data_1542[24] }),
    .Y(\$abc$111924$li0696_li0696 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157687  (
    .A({ \$abc$157566$new_new_n2755__ , emulate_reset_emu_srst_new_data_1542[25] }),
    .Y(\$abc$111924$li0697_li0697 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157688  (
    .A({ \$abc$157566$new_new_n2755__ , emulate_reset_emu_srst_new_data_1542[26] }),
    .Y(\$abc$111924$li0698_li0698 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157689  (
    .A({ \$abc$157566$new_new_n2755__ , emulate_reset_emu_srst_new_data_1542[27] }),
    .Y(\$abc$111924$li0699_li0699 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157690  (
    .A({ \$abc$157566$new_new_n2755__ , emulate_reset_emu_srst_new_data_1542[28] }),
    .Y(\$abc$111924$li0700_li0700 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157691  (
    .A({ \$abc$157566$new_new_n2755__ , emulate_reset_emu_srst_new_data_1542[29] }),
    .Y(\$abc$111924$li0701_li0701 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157692  (
    .A({ \$abc$157566$new_new_n2755__ , emulate_reset_emu_srst_new_data_1542[30] }),
    .Y(\$abc$111924$li0702_li0702 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157693  (
    .A({ \$abc$157566$new_new_n2755__ , emulate_reset_emu_srst_new_data_1542[31] }),
    .Y(\$abc$111924$li0703_li0703 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h010e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157694  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [0], \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [0] }),
    .Y(\$abc$111924$li0704_li0704 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157695  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [1], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [1] }),
    .Y(\$abc$111924$li0705_li0705 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157696  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [2], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [2] }),
    .Y(\$abc$111924$li0706_li0706 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157697  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [3], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [3] }),
    .Y(\$abc$111924$li0707_li0707 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157698  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [4], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [4] }),
    .Y(\$abc$111924$li0708_li0708 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157699  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [5], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [5] }),
    .Y(\$abc$111924$li0709_li0709 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157700  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance104.full_adder_inst.a [6], \design122_12_5_inst.full_adder_instance104.full_adder_inst.b [6] }),
    .Y(\$abc$111924$li0710_li0710 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157701  (
    .A({ d_in6[25], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1047_li1047 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157702  (
    .A({ d_in6[26], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1048_li1048 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157703  (
    .A({ d_in6[27], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1049_li1049 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157704  (
    .A({ d_in6[28], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1050_li1050 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157705  (
    .A({ d_in6[29], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1051_li1051 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157706  (
    .A({ d_in6[30], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1052_li1052 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157707  (
    .A({ d_in6[31], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1053_li1053 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157708  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [0], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [0], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \$iopadmap$rst  }),
    .Y(\$abc$111924$li1054_li1054 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157709  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [1], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1055_li1055 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157710  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [2], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1056_li1056 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157711  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [3], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1057_li1057 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157712  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [4], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1058_li1058 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157713  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [5], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1059_li1059 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157714  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1060_li1060 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157715  (
    .A({ emulate_reset_emu_srst_new_data_1559[20], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0740_li0740 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157716  (
    .A({ emulate_reset_emu_srst_new_data_1559[19], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0739_li0739 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157717  (
    .A({ emulate_reset_emu_srst_new_data_1559[21], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0741_li0741 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157718  (
    .A({ emulate_reset_emu_srst_new_data_1559[18], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0738_li0738 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000b0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157719  (
    .A({ d_in11[1], \$abc$157566$new_new_n2703__ , \$iopadmap$rst , \$abc$157566$new_new_n2698__ , \$abc$157566$new_new_n2700__  }),
    .Y(\$abc$111924$li0769_li0769 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0088000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157720  (
    .A({ d_in11[2], \$abc$157566$new_new_n2700__ , \$iopadmap$rst , \$abc$157566$new_new_n2698__ , d_in11[4], d_in11[5] }),
    .Y(\$abc$111924$li0770_li0770 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0088000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157721  (
    .A({ d_in11[3], \$abc$157566$new_new_n2700__ , \$iopadmap$rst , \$abc$157566$new_new_n2698__ , d_in11[4], d_in11[5] }),
    .Y(\$abc$111924$li0771_li0771 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157722  (
    .A({ \design122_12_5_inst.register_instance543.data_out [9], \design122_12_5_inst.register_instance543.data_out [10], \design122_12_5_inst.register_instance543.data_out [8], \design122_12_5_inst.register_instance543.data_out [11] }),
    .Y(\$abc$157566$new_new_n2792__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157723  (
    .A({ \design122_12_5_inst.register_instance543.data_out [12], \design122_12_5_inst.register_instance543.data_out [13], \design122_12_5_inst.register_instance543.data_out [15:14], \design122_12_5_inst.register_instance543.data_out [11:10] }),
    .Y(\$abc$157566$new_new_n2793__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0fff0fff08888)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157724  (
    .A({ \design122_12_5_inst.register_instance543.data_out [7:6], \$abc$157566$new_new_n2793__ , \$abc$157566$new_new_n2792__ , \design122_12_5_inst.register_instance543.data_out [4], \design122_12_5_inst.register_instance543.data_out [5] }),
    .Y(\$abc$157566$new_new_n2794__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9669699669969669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157725  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [3], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [3], \design122_12_5_inst.encoder_instance434.data_out [3], \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [3], \design122_12_5_inst.register_instance110104.data_out [3], \design122_12_5_inst.register_instance10094.data_out [3] }),
    .Y(\$abc$157566$new_new_n2795__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157726  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [5:4], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7] }),
    .Y(\$abc$157566$new_new_n2796__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h3f95953f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157727  (
    .A({ emulate_reset_emu_srst_new_data_1610[3], emulate_reset_emu_srst_new_data_1576[3], \$abc$157566$new_new_n2796__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n2797__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h78878778)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157728  (
    .A({ \$abc$157566$new_new_n2797__ , \$abc$157566$new_new_n2795__ , \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [3], \$abc$157566$new_new_n2794__ , \design122_12_5_inst.register_instance543.data_out [3] }),
    .Y(\$iopadmap$out [3])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157729  (
    .A(\design122_12_5_inst.register_instance543.data_out [3:2]),
    .Y(\$abc$157566$new_new_n2799__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff01111)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157730  (
    .A({ \$abc$157566$new_new_n2799__ , \design122_12_5_inst.register_instance543.data_out [0], \design122_12_5_inst.register_instance543.data_out [1], \$abc$157566$new_new_n2793__ , \$abc$157566$new_new_n2792__  }),
    .Y(\$abc$157566$new_new_n2800__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157731  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [22], \design122_12_5_inst.encoder_instance434.data_out [22] }),
    .Y(\$abc$157566$new_new_n2801__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hd72828d728d7d728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157732  (
    .A({ \$abc$157566$new_new_n2801__ , \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [6], \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [6], emulate_reset_emu_srst_new_data_1576[6], emulate_reset_emu_srst_new_data_1610[6], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n2802__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hb44b4bb44bb4b44b)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157733  (
    .A({ \$abc$157566$new_new_n2802__ , \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [6], \design122_12_5_inst.register_instance110104.data_out [6], \design122_12_5_inst.register_instance10094.data_out [6], \design122_12_5_inst.register_instance543.data_out [6], \$abc$157566$new_new_n2800__  }),
    .Y(\$iopadmap$out [6])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157734  (
    .A({ \design122_12_5_inst.register_instance543.data_out [13:12], \design122_12_5_inst.register_instance543.data_out [15:14], \design122_12_5_inst.register_instance543.data_out [11:10] }),
    .Y(\$abc$157566$new_new_n2804__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000100010001ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157735  (
    .A({ \design122_12_5_inst.register_instance543.data_out [7:6], \design122_12_5_inst.register_instance543.data_out [10], \design122_12_5_inst.register_instance543.data_out [8], \design122_12_5_inst.register_instance543.data_out [9], \design122_12_5_inst.register_instance543.data_out [11] }),
    .Y(\$abc$157566$new_new_n2805__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f000f000fbbbf)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157736  (
    .A({ \design122_12_5_inst.register_instance543.data_out [7:6], \design122_12_5_inst.register_instance543.data_out [2], \design122_12_5_inst.register_instance543.data_out [3], \design122_12_5_inst.register_instance543.data_out [4], \design122_12_5_inst.register_instance543.data_out [5] }),
    .Y(\$abc$157566$new_new_n2806__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h40404040ffffff40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157737  (
    .A({ \$abc$157566$new_new_n2806__ , \$abc$157566$new_new_n2804__ , \$abc$157566$new_new_n2805__ , \design122_12_5_inst.register_instance543.data_out [1], \$abc$157566$new_new_n2799__ , \design122_12_5_inst.register_instance543.data_out [0] }),
    .Y(\$abc$157566$new_new_n2807__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc06a6ac03f95953f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157738  (
    .A({ \$abc$157566$new_new_n2801__ , emulate_reset_emu_srst_new_data_1576[16], emulate_reset_emu_srst_new_data_1610[16], \$abc$157566$new_new_n2807__ , \design122_12_5_inst.register_instance543.data_out [16], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [16])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf0f0f0bb)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157739  (
    .A({ \design122_12_5_inst.register_instance543.data_out [3:2], \design122_12_5_inst.register_instance543.data_out [5], \design122_12_5_inst.register_instance543.data_out [0], \design122_12_5_inst.register_instance543.data_out [1] }),
    .Y(\$abc$157566$new_new_n2809__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157740  (
    .A({ \design122_12_5_inst.register_instance543.data_out [9:8], \design122_12_5_inst.register_instance543.data_out [10], \design122_12_5_inst.register_instance543.data_out [11], \design122_12_5_inst.register_instance543.data_out [6], \design122_12_5_inst.register_instance543.data_out [7] }),
    .Y(\$abc$157566$new_new_n2810__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hc5)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157741  (
    .A({ \$abc$157566$new_new_n2806__ , \$abc$157566$new_new_n2809__ , \$abc$157566$new_new_n2810__  }),
    .Y(\$abc$157566$new_new_n2811__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157742  (
    .A({ \design122_12_5_inst.register_instance543.data_out [13], \design122_12_5_inst.register_instance543.data_out [15], \design122_12_5_inst.register_instance543.data_out [11:10] }),
    .Y(\$abc$157566$new_new_n2812__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000fca8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157743  (
    .A({ \design122_12_5_inst.register_instance543.data_out [14], \design122_12_5_inst.register_instance543.data_out [12], \design122_12_5_inst.register_instance543.data_out [7], \design122_12_5_inst.register_instance543.data_out [3:2], \design122_12_5_inst.register_instance543.data_out [6] }),
    .Y(\$abc$157566$new_new_n2813__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h77000707)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157744  (
    .A({ \$abc$157566$new_new_n2806__ , \$abc$157566$new_new_n2809__ , \$abc$157566$new_new_n2810__ , \$abc$157566$new_new_n2813__ , \$abc$157566$new_new_n2812__  }),
    .Y(\$abc$157566$new_new_n2814__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e0000fff1ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157745  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [10], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [15:14], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3] }),
    .Y(\$abc$157566$new_new_n2815__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157746  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [0], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [2:1], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3] }),
    .Y(\$abc$157566$new_new_n2816__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000000e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157747  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [4:2] }),
    .Y(\$abc$157566$new_new_n2817__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h01fdfe02ff0000ff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157748  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [10], \design122_12_5_inst.encoder_instance434.data_out [10], \design122_12_5_inst.encoder_instance874.data_out [10], \$abc$157566$new_new_n2817__ , \$abc$157566$new_new_n2816__ , \$abc$157566$new_new_n2815__  }),
    .Y(\$abc$157566$new_new_n2818__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157749  (
    .A({ \design122_12_5_inst.register_instance110104.data_out [8], \design122_12_5_inst.register_instance10094.data_out [8], \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [8], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [8] }),
    .Y(\$abc$157566$new_new_n2819__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157750  (
    .A({ \$abc$157566$new_new_n2819__ , emulate_reset_emu_srst_new_data_1610[8], emulate_reset_emu_srst_new_data_1576[8], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n2820__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4bb4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157751  (
    .A({ \$abc$157566$new_new_n2820__ , \$abc$157566$new_new_n2818__ , \design122_12_5_inst.register_instance543.data_out [8], \$abc$157566$new_new_n2814__  }),
    .Y(\$iopadmap$out [8])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc06a6ac03f95953f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157752  (
    .A({ \$abc$157566$new_new_n2801__ , emulate_reset_emu_srst_new_data_1576[17], emulate_reset_emu_srst_new_data_1610[17], \$abc$157566$new_new_n2807__ , \design122_12_5_inst.register_instance543.data_out [17], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [17])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0e000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157753  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [5:4], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3:2] }),
    .Y(\$abc$157566$new_new_n2823__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157754  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [2:0], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3] }),
    .Y(\$abc$157566$new_new_n2824__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157755  (
    .A({ \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [4], \design122_12_5_inst.encoder_instance434.data_out [4], \design122_12_5_inst.register_instance110104.data_out [4], \design122_12_5_inst.register_instance10094.data_out [4] }),
    .Y(\$abc$157566$new_new_n2825__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h28d7d728d72828d7)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157756  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [4], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [4], \design122_12_5_inst.encoder_instance874.data_out [4], emulate_reset_emu_srst_new_data_1610[4], emulate_reset_emu_srst_new_data_1576[4], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n2826__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h1fe0e01f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157757  (
    .A({ \$abc$157566$new_new_n2826__ , \$abc$157566$new_new_n2825__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [4], \$abc$157566$new_new_n2824__ , \$abc$157566$new_new_n2823__  }),
    .Y(\$abc$157566$new_new_n2827__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0300aa00fcff55ff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157758  (
    .A({ \$abc$157566$new_new_n2827__ , \$abc$157566$new_new_n2799__ , \design122_12_5_inst.register_instance543.data_out [4], \design122_12_5_inst.register_instance543.data_out [1:0], \$abc$157566$new_new_n2794__  }),
    .Y(\$iopadmap$out [4])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157759  (
    .A({ \design122_12_5_inst.register_instance110104.data_out [14], \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [14], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [14], \design122_12_5_inst.register_instance10094.data_out [14] }),
    .Y(\$abc$157566$new_new_n2829__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157760  (
    .A({ \$abc$157566$new_new_n2829__ , emulate_reset_emu_srst_new_data_1610[14], emulate_reset_emu_srst_new_data_1576[14], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n2830__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157761  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31] }),
    .Y(\$abc$157566$new_new_n2831__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h553feac0eac0553f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157762  (
    .A({ \$abc$157566$new_new_n2831__ , \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [14], \$abc$157566$new_new_n2816__ , \$abc$157566$new_new_n2817__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [14] }),
    .Y(\$abc$157566$new_new_n2832__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb44b)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157763  (
    .A({ \$abc$157566$new_new_n2832__ , \$abc$157566$new_new_n2830__ , \design122_12_5_inst.register_instance543.data_out [14], \$abc$157566$new_new_n2811__  }),
    .Y(\$iopadmap$out [14])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157764  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [15:14], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [3:2] }),
    .Y(\$abc$157566$new_new_n2834__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157765  (
    .A({ \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15], \design122_12_5_inst.encoder_instance874.data_out [11], \design122_12_5_inst.encoder_instance434.data_out [11] }),
    .Y(\$abc$157566$new_new_n2835__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01fffe00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157766  (
    .A({ \$abc$157566$new_new_n2835__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [11], \$abc$157566$new_new_n2834__ , \$abc$157566$new_new_n2817__ , \$abc$157566$new_new_n2816__  }),
    .Y(\$abc$157566$new_new_n2836__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157767  (
    .A({ \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [9], \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [9], \design122_12_5_inst.register_instance110104.data_out [9], \design122_12_5_inst.register_instance10094.data_out [9] }),
    .Y(\$abc$157566$new_new_n2837__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157768  (
    .A({ \$abc$157566$new_new_n2837__ , emulate_reset_emu_srst_new_data_1610[9], emulate_reset_emu_srst_new_data_1576[9], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n2838__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4bb4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157769  (
    .A({ \$abc$157566$new_new_n2838__ , \$abc$157566$new_new_n2836__ , \design122_12_5_inst.register_instance543.data_out [9], \$abc$157566$new_new_n2814__  }),
    .Y(\$iopadmap$out [9])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157770  (
    .A({ \design122_12_5_inst.encoder_instance100.data_out [23], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1154_li1154 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157771  (
    .A({ \design122_12_5_inst.encoder_instance100.data_out [18], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1155_li1155 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157772  (
    .A({ \design122_12_5_inst.encoder_instance100.data_out [22], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1156_li1156 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157773  (
    .A(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3:2]),
    .Y(\$abc$157566$new_new_n2843__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157774  (
    .A(\design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7:6]),
    .Y(\$abc$157566$new_new_n2844__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157775  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [9:8], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11:10] }),
    .Y(\$abc$157566$new_new_n2845__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157776  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [12], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15:14], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11] }),
    .Y(\$abc$157566$new_new_n2846__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157777  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [6], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [5:4] }),
    .Y(\$abc$157566$new_new_n2847__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00fe000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157778  (
    .A({ \$abc$157566$new_new_n2847__ , \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [0], \$abc$157566$new_new_n2843__ , \$abc$157566$new_new_n2844__ , \$abc$157566$new_new_n2845__ , \$abc$157566$new_new_n2846__  }),
    .Y(\$abc$111924$li1157_li1157 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00fe000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157779  (
    .A({ \$abc$157566$new_new_n2847__ , \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [1], \$abc$157566$new_new_n2843__ , \$abc$157566$new_new_n2844__ , \$abc$157566$new_new_n2845__ , \$abc$157566$new_new_n2846__  }),
    .Y(\$abc$111924$li1158_li1158 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157780  (
    .A({ \design122_12_5_inst.encoder_instance120112.data_out [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1174_li1174 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157781  (
    .A({ \design122_12_5_inst.encoder_instance120112.data_out [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1175_li1175 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157782  (
    .A({ \design122_12_5_inst.encoder_instance120112.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1176_li1176 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157783  (
    .A({ \design122_12_5_inst.encoder_instance120112.data_out [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1177_li1177 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157784  (
    .A({ \design122_12_5_inst.encoder_instance120112.data_out [23], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1178_li1178 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157785  (
    .A({ \design122_12_5_inst.encoder_instance120112.data_out [18], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1179_li1179 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157786  (
    .A({ \design122_12_5_inst.encoder_instance120112.data_out [22], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1180_li1180 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157787  (
    .A({ \design122_12_5_inst.encoder_instance211.data_out [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1181_li1181 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157788  (
    .A({ \design122_12_5_inst.encoder_instance211.data_out [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1182_li1182 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157789  (
    .A({ \design122_12_5_inst.encoder_instance211.data_out [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1183_li1183 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157790  (
    .A({ \design122_12_5_inst.encoder_instance211.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1184_li1184 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157791  (
    .A({ \design122_12_5_inst.encoder_instance211.data_out [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1185_li1185 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157792  (
    .A({ \design122_12_5_inst.encoder_instance211.data_out [23], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1186_li1186 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157793  (
    .A({ \design122_12_5_inst.encoder_instance211.data_out [18], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1187_li1187 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157794  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [1], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0657_li0657 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157795  (
    .A({ emulate_reset_emu_srst_new_data_1525[31], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0654_li0654 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157796  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [2], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0658_li0658 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157797  (
    .A({ emulate_reset_emu_srst_new_data_1525[30], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0653_li0653 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157798  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [3], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0659_li0659 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157799  (
    .A({ emulate_reset_emu_srst_new_data_1525[29], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0652_li0652 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157800  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [4], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0660_li0660 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157801  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [5], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0661_li0661 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157802  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0662_li0662 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157803  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [7], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0663_li0663 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157804  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [8], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0664_li0664 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157805  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [9], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [9], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0665_li0665 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157806  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [10], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0666_li0666 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157807  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [11], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0667_li0667 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157808  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [12], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0668_li0668 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157809  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [13], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0669_li0669 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157810  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [14], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0670_li0670 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157811  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0671_li0671 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157812  (
    .A({ emulate_reset_emu_srst_new_data_1542[12], emulate_reset_emu_srst_new_data_1542[13], emulate_reset_emu_srst_new_data_1542[14], emulate_reset_emu_srst_new_data_1542[15], emulate_reset_emu_srst_new_data_1542[11:10] }),
    .Y(\$abc$157566$new_new_n2882__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157813  (
    .A({ emulate_reset_emu_srst_new_data_1542[9], emulate_reset_emu_srst_new_data_1542[10], emulate_reset_emu_srst_new_data_1542[11], emulate_reset_emu_srst_new_data_1542[8] }),
    .Y(\$abc$157566$new_new_n2883__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157814  (
    .A({ \$abc$157566$new_new_n2883__ , \$abc$157566$new_new_n2882__  }),
    .Y(\$abc$157566$new_new_n2884__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0fff0fff08888)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157815  (
    .A({ emulate_reset_emu_srst_new_data_1542[7:6], \$abc$157566$new_new_n2883__ , \$abc$157566$new_new_n2882__ , emulate_reset_emu_srst_new_data_1542[4], emulate_reset_emu_srst_new_data_1542[5] }),
    .Y(\$abc$157566$new_new_n2885__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157816  (
    .A({ \$abc$157566$new_new_n2885__ , \$abc$157566$new_new_n2670__ , emulate_reset_emu_srst_new_data_1542[2] }),
    .Y(\$abc$111924$li0674_li0674 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157817  (
    .A({ \$abc$157566$new_new_n2885__ , \$abc$157566$new_new_n2670__ , emulate_reset_emu_srst_new_data_1542[3] }),
    .Y(\$abc$111924$li0675_li0675 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157818  (
    .A(emulate_reset_emu_srst_new_data_1542[3:2]),
    .Y(\$abc$157566$new_new_n2888__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h11f0000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157819  (
    .A({ \$abc$157566$new_new_n2670__ , emulate_reset_emu_srst_new_data_1542[5], \$abc$157566$new_new_n2888__ , \$abc$157566$new_new_n2885__ , emulate_reset_emu_srst_new_data_1542[1:0] }),
    .Y(\$abc$111924$li0677_li0677 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h110f000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157820  (
    .A({ \$abc$157566$new_new_n2670__ , emulate_reset_emu_srst_new_data_1542[6], \$abc$157566$new_new_n2888__ , \$abc$157566$new_new_n2884__ , emulate_reset_emu_srst_new_data_1542[1:0] }),
    .Y(\$abc$111924$li0678_li0678 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h11f0000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157821  (
    .A({ \$abc$157566$new_new_n2670__ , emulate_reset_emu_srst_new_data_1542[4], \$abc$157566$new_new_n2888__ , \$abc$157566$new_new_n2885__ , emulate_reset_emu_srst_new_data_1542[1:0] }),
    .Y(\$abc$111924$li0676_li0676 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h110f000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157822  (
    .A({ \$abc$157566$new_new_n2670__ , emulate_reset_emu_srst_new_data_1542[7], \$abc$157566$new_new_n2888__ , \$abc$157566$new_new_n2884__ , emulate_reset_emu_srst_new_data_1542[1:0] }),
    .Y(\$abc$111924$li0679_li0679 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157823  (
    .A({ emulate_reset_emu_srst_new_data_1542[1], \$abc$157566$new_new_n2885__ , \$abc$157566$new_new_n2670__ , \$abc$157566$new_new_n2888__  }),
    .Y(\$abc$111924$li0673_li0673 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157824  (
    .A({ emulate_reset_emu_srst_new_data_1542[0], \$abc$157566$new_new_n2885__ , \$abc$157566$new_new_n2670__ , \$abc$157566$new_new_n2888__  }),
    .Y(\$abc$111924$li0672_li0672 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff400000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157825  (
    .A({ emulate_reset_emu_srst_sel_1523, \$iopadmap$rst , emulate_reset_emu_srst_new_data_1542[2], emulate_reset_emu_srst_new_data_1542[3], emulate_reset_emu_srst_new_data_1542[0], emulate_reset_emu_srst_new_data_1542[1] }),
    .Y(\$abc$157566$new_new_n2895__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157826  (
    .A({ emulate_reset_emu_srst_new_data_1542[13], emulate_reset_emu_srst_new_data_1542[14], emulate_reset_emu_srst_new_data_1542[15], emulate_reset_emu_srst_new_data_1542[12], emulate_reset_emu_srst_new_data_1542[6], emulate_reset_emu_srst_new_data_1542[7] }),
    .Y(\$abc$157566$new_new_n2896__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157827  (
    .A({ emulate_reset_emu_srst_new_data_1542[9:8], emulate_reset_emu_srst_new_data_1542[10], emulate_reset_emu_srst_new_data_1542[11], emulate_reset_emu_srst_new_data_1542[6], emulate_reset_emu_srst_new_data_1542[7] }),
    .Y(\$abc$157566$new_new_n2897__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000100010001ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157828  (
    .A({ emulate_reset_emu_srst_new_data_1542[3:2], emulate_reset_emu_srst_new_data_1542[4], emulate_reset_emu_srst_new_data_1542[6:5], emulate_reset_emu_srst_new_data_1542[7] }),
    .Y(\$abc$157566$new_new_n2898__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00ff00ff1fff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157829  (
    .A({ \$abc$157566$new_new_n2898__ , \$abc$157566$new_new_n2897__ , \$abc$157566$new_new_n2895__ , \$abc$157566$new_new_n2896__ , emulate_reset_emu_srst_new_data_1542[10], emulate_reset_emu_srst_new_data_1542[11] }),
    .Y(\$abc$157566$new_new_n2899__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157830  (
    .A({ emulate_reset_emu_srst_new_data_1542[8], \$abc$157566$new_new_n2899__  }),
    .Y(\$abc$111924$li0680_li0680 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157831  (
    .A({ emulate_reset_emu_srst_new_data_1542[9], \$abc$157566$new_new_n2899__  }),
    .Y(\$abc$111924$li0681_li0681 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157832  (
    .A({ \$abc$157566$new_new_n2895__ , emulate_reset_emu_srst_new_data_1542[10], \$abc$157566$new_new_n2896__ , \$abc$157566$new_new_n2898__  }),
    .Y(\$abc$111924$li0682_li0682 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157833  (
    .A({ \$abc$157566$new_new_n2895__ , emulate_reset_emu_srst_new_data_1542[11], \$abc$157566$new_new_n2896__ , \$abc$157566$new_new_n2898__  }),
    .Y(\$abc$111924$li0683_li0683 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157834  (
    .A({ \$abc$157566$new_new_n2895__ , emulate_reset_emu_srst_new_data_1542[12], \$abc$157566$new_new_n2897__ , \$abc$157566$new_new_n2898__  }),
    .Y(\$abc$111924$li0684_li0684 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157835  (
    .A({ emulate_reset_emu_srst_new_data_1542[13], \$abc$157566$new_new_n2899__  }),
    .Y(\$abc$111924$li0685_li0685 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157836  (
    .A({ \$abc$157566$new_new_n2895__ , emulate_reset_emu_srst_new_data_1542[14], \$abc$157566$new_new_n2897__ , \$abc$157566$new_new_n2898__  }),
    .Y(\$abc$111924$li0686_li0686 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157837  (
    .A({ \$abc$157566$new_new_n2895__ , emulate_reset_emu_srst_new_data_1542[15], \$abc$157566$new_new_n2897__ , \$abc$157566$new_new_n2898__  }),
    .Y(\$abc$111924$li0687_li0687 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157838  (
    .A({ \$abc$157566$new_new_n2749__ , emulate_reset_emu_srst_new_data_1542[16] }),
    .Y(\$abc$111924$li0688_li0688 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157839  (
    .A({ \$abc$157566$new_new_n2749__ , emulate_reset_emu_srst_new_data_1542[21] }),
    .Y(\$abc$111924$li0693_li0693 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157840  (
    .A({ \$abc$157566$new_new_n2749__ , emulate_reset_emu_srst_new_data_1542[20] }),
    .Y(\$abc$111924$li0692_li0692 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157841  (
    .A({ \$abc$157566$new_new_n2749__ , emulate_reset_emu_srst_new_data_1542[22] }),
    .Y(\$abc$111924$li0694_li0694 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157842  (
    .A({ \$abc$157566$new_new_n2749__ , emulate_reset_emu_srst_new_data_1542[19] }),
    .Y(\$abc$111924$li0691_li0691 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157843  (
    .A({ \$abc$157566$new_new_n2749__ , emulate_reset_emu_srst_new_data_1542[23] }),
    .Y(\$abc$111924$li0695_li0695 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157844  (
    .A({ emulate_reset_emu_srst_new_data_1559[22], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0742_li0742 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157845  (
    .A({ emulate_reset_emu_srst_new_data_1559[17], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0737_li0737 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157846  (
    .A({ emulate_reset_emu_srst_new_data_1559[23], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0743_li0743 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157847  (
    .A({ emulate_reset_emu_srst_new_data_1559[24], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0744_li0744 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157848  (
    .A({ emulate_reset_emu_srst_new_data_1559[25], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0745_li0745 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157849  (
    .A({ emulate_reset_emu_srst_new_data_1559[26], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0746_li0746 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157850  (
    .A({ emulate_reset_emu_srst_new_data_1559[27], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0747_li0747 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157851  (
    .A({ emulate_reset_emu_srst_new_data_1559[28], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0748_li0748 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157852  (
    .A({ emulate_reset_emu_srst_new_data_1559[29], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0749_li0749 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157853  (
    .A({ emulate_reset_emu_srst_new_data_1559[30], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0750_li0750 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157854  (
    .A({ emulate_reset_emu_srst_new_data_1559[31], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0751_li0751 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157855  (
    .A(d_in3[3:2]),
    .Y(\$abc$157566$new_new_n2925__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157856  (
    .A({ \$iopadmap$rst , d_in3[2], d_in3[3], d_in3[1:0] }),
    .Y(\$abc$157566$new_new_n2926__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157857  (
    .A(d_in3[11:8]),
    .Y(\$abc$157566$new_new_n2927__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157858  (
    .A({ d_in3[13:12], d_in3[15:14], d_in3[10], d_in3[11] }),
    .Y(\$abc$157566$new_new_n2928__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157859  (
    .A({ d_in3[4], d_in3[5] }),
    .Y(\$abc$157566$new_new_n2929__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157860  (
    .A(d_in3[7:6]),
    .Y(\$abc$157566$new_new_n2930__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00f000ff00ee00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157861  (
    .A({ \$abc$157566$new_new_n2930__ , \$abc$157566$new_new_n2925__ , \$abc$157566$new_new_n2926__ , \$abc$157566$new_new_n2929__ , \$abc$157566$new_new_n2928__ , \$abc$157566$new_new_n2927__  }),
    .Y(\$abc$157566$new_new_n2931__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157862  (
    .A({ \$abc$157566$new_new_n2931__ , d_in3[16] }),
    .Y(\$abc$111924$li1213_li1213 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157863  (
    .A({ \$abc$157566$new_new_n2931__ , d_in3[17] }),
    .Y(\$abc$111924$li1214_li1214 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fff0fff0ffbbbb)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157864  (
    .A({ d_in11[3:2], d_in11[4], d_in11[5], d_in11[1:0] }),
    .Y(\$abc$157566$new_new_n2934__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157865  (
    .A({ d_in11[8], d_in11[9], d_in11[11:10] }),
    .Y(\$abc$157566$new_new_n2935__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157866  (
    .A({ d_in11[12], d_in11[13], d_in11[15:14], d_in11[10], d_in11[11] }),
    .Y(\$abc$157566$new_new_n2936__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h111f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157867  (
    .A({ d_in11[3:2], d_in11[7:6] }),
    .Y(\$abc$157566$new_new_n2937__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f00ee00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157868  (
    .A({ d_in11[22], \$abc$157566$new_new_n2937__ , \$iopadmap$rst , \$abc$157566$new_new_n2934__ , \$abc$157566$new_new_n2935__ , \$abc$157566$new_new_n2936__  }),
    .Y(\$abc$111924$li0790_li0790 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f00ee00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157869  (
    .A({ d_in11[23], \$abc$157566$new_new_n2937__ , \$iopadmap$rst , \$abc$157566$new_new_n2934__ , \$abc$157566$new_new_n2935__ , \$abc$157566$new_new_n2936__  }),
    .Y(\$abc$111924$li0791_li0791 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157870  (
    .A({ \$iopadmap$rst , d_in11[2], d_in11[3], d_in11[1:0] }),
    .Y(\$abc$157566$new_new_n2940__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010001000100ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157871  (
    .A({ d_in11[3:2], d_in11[5], d_in11[7:6], d_in11[4] }),
    .Y(\$abc$157566$new_new_n2941__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157872  (
    .A({ d_in11[15:14], d_in11[12], d_in11[13] }),
    .Y(\$abc$157566$new_new_n2942__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157873  (
    .A({ d_in11[8], d_in11[9] }),
    .Y(\$abc$157566$new_new_n2943__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fcf0fa00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157874  (
    .A({ \$abc$157566$new_new_n2940__ , \$abc$157566$new_new_n2697__ , \$abc$157566$new_new_n2937__ , \$abc$157566$new_new_n2941__ , \$abc$157566$new_new_n2943__ , \$abc$157566$new_new_n2942__  }),
    .Y(\$abc$157566$new_new_n2944__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157875  (
    .A({ \$abc$157566$new_new_n2944__ , d_in11[24] }),
    .Y(\$abc$111924$li0792_li0792 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157876  (
    .A({ \$abc$157566$new_new_n2944__ , d_in11[25] }),
    .Y(\$abc$111924$li0793_li0793 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157877  (
    .A({ \$abc$157566$new_new_n2944__ , d_in11[26] }),
    .Y(\$abc$111924$li0794_li0794 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157878  (
    .A({ \$abc$157566$new_new_n2944__ , d_in11[27] }),
    .Y(\$abc$111924$li0795_li0795 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157879  (
    .A({ \$abc$157566$new_new_n2944__ , d_in11[28] }),
    .Y(\$abc$111924$li0796_li0796 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157880  (
    .A({ \$abc$157566$new_new_n2944__ , d_in11[29] }),
    .Y(\$abc$111924$li0797_li0797 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157881  (
    .A({ \$abc$157566$new_new_n2944__ , d_in11[30] }),
    .Y(\$abc$111924$li0798_li0798 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157882  (
    .A({ \$abc$157566$new_new_n2944__ , d_in11[31] }),
    .Y(\$abc$111924$li0799_li0799 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h010e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157883  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [0], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [0] }),
    .Y(\$abc$111924$li0800_li0800 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157884  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [1], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [1] }),
    .Y(\$abc$111924$li0801_li0801 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157885  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [2], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [2] }),
    .Y(\$abc$111924$li0802_li0802 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157886  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [3], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [3] }),
    .Y(\$abc$111924$li0803_li0803 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157887  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [4], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [4] }),
    .Y(\$abc$111924$li0804_li0804 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157888  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [5], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [5] }),
    .Y(\$abc$111924$li0805_li0805 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157889  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [6], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [6] }),
    .Y(\$abc$111924$li0806_li0806 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157890  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [7], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [7] }),
    .Y(\$abc$111924$li0807_li0807 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157891  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [8], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [8] }),
    .Y(\$abc$111924$li0808_li0808 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157892  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [9], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [9] }),
    .Y(\$abc$111924$li0809_li0809 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157893  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [10], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [10] }),
    .Y(\$abc$111924$li0810_li0810 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157894  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [11], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [11] }),
    .Y(\$abc$111924$li0811_li0811 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157895  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [12], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [12] }),
    .Y(\$abc$111924$li0812_li0812 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157896  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [13], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [13] }),
    .Y(\$abc$111924$li0813_li0813 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157897  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.a [14], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.b [14] }),
    .Y(\$abc$111924$li0814_li0814 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157898  (
    .A({ d_in4[14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0940_li0940 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157899  (
    .A({ d_in4[15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0941_li0941 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157900  (
    .A({ d_in4[16], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0942_li0942 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157901  (
    .A({ d_in4[17], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0943_li0943 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157902  (
    .A({ d_in4[18], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0944_li0944 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157903  (
    .A({ d_in4[19], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0945_li0945 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157904  (
    .A({ d_in4[20], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0946_li0946 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157905  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [7], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1013_li1013 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157906  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [8], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1014_li1014 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157907  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [9], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [9], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1015_li1015 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157908  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [10], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1016_li1016 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157909  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [11], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1017_li1017 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157910  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [12], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1018_li1018 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157911  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [13], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1019_li1019 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157912  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [14], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1020_li1020 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157913  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1021_li1021 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157914  (
    .A({ emulate_reset_emu_srst_new_data_1661[24], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0998_li0998 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157915  (
    .A({ emulate_reset_emu_srst_new_data_1661[25], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0999_li0999 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157916  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [7], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1061_li1061 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157917  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [8], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1062_li1062 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157918  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [9], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [9], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1063_li1063 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157919  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [10], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1064_li1064 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157920  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [11], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1065_li1065 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157921  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [12], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1066_li1066 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157922  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [13], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1067_li1067 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157923  (
    .A({ \design122_12_5_inst.register_instance870.data_out [12], \design122_12_5_inst.register_instance870.data_out [15:13], \design122_12_5_inst.register_instance870.data_out [10], \design122_12_5_inst.register_instance870.data_out [11] }),
    .Y(\$abc$157566$new_new_n2993__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157924  (
    .A({ \design122_12_5_inst.register_instance870.data_out [9], \design122_12_5_inst.register_instance870.data_out [11:10], \design122_12_5_inst.register_instance870.data_out [8] }),
    .Y(\$abc$157566$new_new_n2994__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157925  (
    .A({ \$abc$157566$new_new_n2994__ , \$abc$157566$new_new_n2993__  }),
    .Y(\$abc$157566$new_new_n2995__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff7777ffff000f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157926  (
    .A({ \$abc$157566$new_new_n2642__ , \$iopadmap$rst , \$abc$157566$new_new_n2993__ , \$abc$157566$new_new_n2994__ , \design122_12_5_inst.register_instance870.data_out [4], \design122_12_5_inst.register_instance870.data_out [5] }),
    .Y(\$abc$157566$new_new_n2996__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157927  (
    .A({ \design122_12_5_inst.register_instance870.data_out [0], \$abc$157566$new_new_n2996__ , \$abc$157566$new_new_n2637__  }),
    .Y(\$abc$111924$li1070_li1070 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157928  (
    .A({ \design122_12_5_inst.register_instance870.data_out [1], \$abc$157566$new_new_n2996__ , \$abc$157566$new_new_n2637__  }),
    .Y(\$abc$111924$li1071_li1071 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157929  (
    .A({ \design122_12_5_inst.register_instance870.data_out [2], \$abc$157566$new_new_n2996__  }),
    .Y(\$abc$111924$li1072_li1072 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157930  (
    .A({ \design122_12_5_inst.register_instance870.data_out [3], \$abc$157566$new_new_n2996__  }),
    .Y(\$abc$111924$li1073_li1073 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157931  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1069_li1069 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157932  (
    .A({ \design122_12_5_inst.full_adder_instance760.full_adder_inst.b [14], \design122_12_5_inst.full_adder_instance760.full_adder_inst.a [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1068_li1068 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fe000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157933  (
    .A({ \design122_12_5_inst.register_instance870.data_out [19], \$abc$157566$new_new_n2638__ , \$abc$157566$new_new_n2642__ , \$abc$157566$new_new_n2643__ , \$abc$157566$new_new_n2640__ , \$abc$157566$new_new_n2641__  }),
    .Y(\$abc$111924$li1089_li1089 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000feff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157934  (
    .A({ \$abc$157566$new_new_n2637__ , \$abc$157566$new_new_n2642__ , \$abc$157566$new_new_n2691__ , \design122_12_5_inst.full_adder_instance10093.cin , \$abc$157566$new_new_n2639__ , \design122_12_5_inst.register_instance870.data_out [13] }),
    .Y(\$abc$157566$new_new_n3004__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00f0007700000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157935  (
    .A({ \$abc$157566$new_new_n2692__ , \$abc$157566$new_new_n2637__ , \$iopadmap$rst , \design122_12_5_inst.register_instance870.data_out [0], \design122_12_5_inst.register_instance870.data_out [4], \$abc$157566$new_new_n2642__  }),
    .Y(\$abc$157566$new_new_n3005__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40ff0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157936  (
    .A({ \$abc$157566$new_new_n3005__ , \$abc$157566$new_new_n3004__ , \design122_12_5_inst.register_instance870.data_out [8], \$abc$157566$new_new_n2639__ , \design122_12_5_inst.register_instance870.data_out [9] }),
    .Y(\$abc$111924$li1094_li1094 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h010e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157937  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [0], \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [0] }),
    .Y(\$abc$111924$li1095_li1095 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157938  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [11], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1125_li1125 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157939  (
    .A({ \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [4], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1124_li1124 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157940  (
    .A({ \design122_12_5_inst.register_instance543.data_out [8], \design122_12_5_inst.register_instance543.data_out [10:9], \design122_12_5_inst.register_instance543.data_out [11], \design122_12_5_inst.register_instance543.data_out [6], \design122_12_5_inst.register_instance543.data_out [7] }),
    .Y(\$abc$157566$new_new_n3010__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010001000100ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157941  (
    .A({ \design122_12_5_inst.register_instance543.data_out [3:2], \design122_12_5_inst.register_instance543.data_out [5:4], \design122_12_5_inst.register_instance543.data_out [7:6] }),
    .Y(\$abc$157566$new_new_n3011__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1fff1111e000eeee)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157942  (
    .A({ \$abc$157566$new_new_n2831__ , \$abc$157566$new_new_n2799__ , \design122_12_5_inst.register_instance543.data_out [1:0], \$abc$157566$new_new_n3011__ , \$abc$157566$new_new_n3010__  }),
    .Y(\$abc$157566$new_new_n3012__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157943  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.full_adder_instance10093.cin  }),
    .Y(\$abc$157566$new_new_n3013__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000e0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157944  (
    .A({ \$abc$157566$new_new_n2813__ , \design122_12_5_inst.register_instance543.data_out [13], \design122_12_5_inst.register_instance543.data_out [15], \design122_12_5_inst.register_instance543.data_out [11:10] }),
    .Y(\$abc$157566$new_new_n3014__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcc3c3ccc55a5a555)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157945  (
    .A({ \$abc$157566$new_new_n3014__ , emulate_reset_emu_srst_new_data_1576[25], emulate_reset_emu_srst_new_data_1610[25], emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3013__ , \$abc$157566$new_new_n3012__  }),
    .Y(\$iopadmap$out [25])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcc3c3ccc55a5a555)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157946  (
    .A({ \$abc$157566$new_new_n3014__ , emulate_reset_emu_srst_new_data_1576[27], emulate_reset_emu_srst_new_data_1610[27], emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3013__ , \$abc$157566$new_new_n3012__  }),
    .Y(\$iopadmap$out [27])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hd72828d7)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157947  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [18], \design122_12_5_inst.encoder_instance434.data_out [18], emulate_reset_emu_srst_new_data_1576[18], emulate_reset_emu_srst_new_data_1610[18], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3017__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h87)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157948  (
    .A({ \$abc$157566$new_new_n3017__ , \$abc$157566$new_new_n2807__ , \design122_12_5_inst.register_instance543.data_out [18] }),
    .Y(\$iopadmap$out [18])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcc3c3ccc55a5a555)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157949  (
    .A({ \$abc$157566$new_new_n3014__ , emulate_reset_emu_srst_new_data_1576[29], emulate_reset_emu_srst_new_data_1610[29], emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3013__ , \$abc$157566$new_new_n3012__  }),
    .Y(\$iopadmap$out [29])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc06a6ac03f95953f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157950  (
    .A({ \$abc$157566$new_new_n2801__ , emulate_reset_emu_srst_new_data_1576[19], emulate_reset_emu_srst_new_data_1610[19], \$abc$157566$new_new_n2807__ , \design122_12_5_inst.register_instance543.data_out [19], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [19])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hcc3c3ccc55a5a555)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157951  (
    .A({ \$abc$157566$new_new_n3014__ , emulate_reset_emu_srst_new_data_1576[31], emulate_reset_emu_srst_new_data_1610[31], emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3013__ , \$abc$157566$new_new_n3012__  }),
    .Y(\$iopadmap$out [31])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc06a6ac03f95953f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157952  (
    .A({ \$abc$157566$new_new_n2801__ , emulate_reset_emu_srst_new_data_1576[20], emulate_reset_emu_srst_new_data_1610[20], \$abc$157566$new_new_n2807__ , \design122_12_5_inst.register_instance543.data_out [20], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [20])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc06a6ac03f95953f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157953  (
    .A({ \$abc$157566$new_new_n2801__ , emulate_reset_emu_srst_new_data_1576[21], emulate_reset_emu_srst_new_data_1610[21], \$abc$157566$new_new_n2807__ , \design122_12_5_inst.register_instance543.data_out [21], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [21])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc06a6ac03f95953f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157954  (
    .A({ \$abc$157566$new_new_n2801__ , emulate_reset_emu_srst_new_data_1576[22], emulate_reset_emu_srst_new_data_1610[22], \$abc$157566$new_new_n2807__ , \design122_12_5_inst.register_instance543.data_out [22], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [22])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hc06a6ac03f95953f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157955  (
    .A({ \$abc$157566$new_new_n2831__ , emulate_reset_emu_srst_new_data_1576[23], emulate_reset_emu_srst_new_data_1610[23], \$abc$157566$new_new_n2807__ , \design122_12_5_inst.register_instance543.data_out [23], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [23])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157956  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [11], \design122_12_5_inst.encoder_instance434.data_out [11], \design122_12_5_inst.register_instance10094.data_out [5], \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [5] }),
    .Y(\$abc$157566$new_new_n3026__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h28d7d728d72828d7)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157957  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [5], \design122_12_5_inst.register_instance110104.data_out [5], emulate_reset_emu_srst_new_data_1576[5], emulate_reset_emu_srst_new_data_1610[5], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3027__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hec5353ec)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157958  (
    .A({ \$abc$157566$new_new_n3027__ , \$abc$157566$new_new_n3026__ , \$abc$157566$new_new_n2824__ , \$abc$157566$new_new_n2823__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [5] }),
    .Y(\$abc$157566$new_new_n3028__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfcff55ff0300aa00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157959  (
    .A({ \$abc$157566$new_new_n3028__ , \$abc$157566$new_new_n2799__ , \design122_12_5_inst.register_instance543.data_out [5], \design122_12_5_inst.register_instance543.data_out [1:0], \$abc$157566$new_new_n2794__  }),
    .Y(\$iopadmap$out [5])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157960  (
    .A({ \$abc$157566$new_new_n2931__ , d_in3[18] }),
    .Y(\$abc$111924$li1215_li1215 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157961  (
    .A({ \$abc$157566$new_new_n2931__ , d_in3[19] }),
    .Y(\$abc$111924$li1216_li1216 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157962  (
    .A({ \$abc$157566$new_new_n2931__ , d_in3[20] }),
    .Y(\$abc$111924$li1217_li1217 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157963  (
    .A({ \$abc$157566$new_new_n2931__ , d_in3[21] }),
    .Y(\$abc$111924$li1218_li1218 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157964  (
    .A({ \$abc$157566$new_new_n2931__ , d_in3[22] }),
    .Y(\$abc$111924$li1219_li1219 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157965  (
    .A({ d_in3[9:8], d_in3[11:10], d_in3[6], d_in3[7] }),
    .Y(\$abc$157566$new_new_n3035__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h000d)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157966  (
    .A({ \$abc$157566$new_new_n3035__ , \$abc$157566$new_new_n2925__ , d_in3[4], \$abc$157566$new_new_n2930__  }),
    .Y(\$abc$157566$new_new_n3036__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157967  (
    .A({ d_in3[13], d_in3[15:14], d_in3[12], d_in3[6], d_in3[7] }),
    .Y(\$abc$157566$new_new_n3037__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffbbbbfffff000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157968  (
    .A({ \$abc$157566$new_new_n2925__ , \$iopadmap$rst , d_in3[5], \$abc$157566$new_new_n2930__ , d_in3[0], d_in3[1] }),
    .Y(\$abc$157566$new_new_n3038__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ef0f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157969  (
    .A({ d_in3[8], \$abc$157566$new_new_n3038__ , \$abc$157566$new_new_n3037__ , \$abc$157566$new_new_n3036__ , d_in3[10], d_in3[11] }),
    .Y(\$abc$111924$li1205_li1205 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ef0f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157970  (
    .A({ d_in3[9], \$abc$157566$new_new_n3038__ , \$abc$157566$new_new_n3037__ , \$abc$157566$new_new_n3036__ , d_in3[10], d_in3[11] }),
    .Y(\$abc$111924$li1206_li1206 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff400000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157971  (
    .A({ d_in3[10], \$abc$157566$new_new_n3038__ , \$abc$157566$new_new_n2925__ , \$abc$157566$new_new_n3037__ , \$abc$157566$new_new_n2930__ , d_in3[4] }),
    .Y(\$abc$111924$li1207_li1207 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff400000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157972  (
    .A({ d_in3[11], \$abc$157566$new_new_n3038__ , \$abc$157566$new_new_n2925__ , \$abc$157566$new_new_n3037__ , \$abc$157566$new_new_n2930__ , d_in3[4] }),
    .Y(\$abc$111924$li1208_li1208 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157973  (
    .A({ d_in3[12], \$abc$157566$new_new_n3038__ , \$abc$157566$new_new_n3036__  }),
    .Y(\$abc$111924$li1209_li1209 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ef0f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157974  (
    .A({ d_in3[13], \$abc$157566$new_new_n3038__ , \$abc$157566$new_new_n3037__ , \$abc$157566$new_new_n3036__ , d_in3[10], d_in3[11] }),
    .Y(\$abc$111924$li1210_li1210 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157975  (
    .A({ d_in3[14], \$abc$157566$new_new_n3038__ , \$abc$157566$new_new_n3036__  }),
    .Y(\$abc$111924$li1211_li1211 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157976  (
    .A({ d_in3[15], \$abc$157566$new_new_n3038__ , \$abc$157566$new_new_n3036__  }),
    .Y(\$abc$111924$li1212_li1212 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157977  (
    .A({ emulate_reset_emu_srst_new_data_1644[15], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1236_li1236 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157978  (
    .A({ emulate_reset_emu_srst_new_data_1644[16], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1237_li1237 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157979  (
    .A({ emulate_reset_emu_srst_new_data_1644[17], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1238_li1238 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157980  (
    .A({ emulate_reset_emu_srst_new_data_1644[18], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1239_li1239 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157981  (
    .A({ emulate_reset_emu_srst_new_data_1644[19], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1240_li1240 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157982  (
    .A({ emulate_reset_emu_srst_new_data_1644[20], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1241_li1241 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157983  (
    .A({ emulate_reset_emu_srst_new_data_1644[21], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1242_li1242 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157984  (
    .A({ emulate_reset_emu_srst_new_data_1644[22], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1243_li1243 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157985  (
    .A({ emulate_reset_emu_srst_new_data_1644[23], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1244_li1244 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h010101ff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157986  (
    .A({ d_in5[2], d_in5[3], d_in5[4], d_in5[7:6] }),
    .Y(\$abc$157566$new_new_n3056__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157987  (
    .A({ d_in5[9], d_in5[11:10], d_in5[8] }),
    .Y(\$abc$157566$new_new_n3057__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157988  (
    .A({ d_in5[12], d_in5[15:13], d_in5[10], d_in5[11] }),
    .Y(\$abc$157566$new_new_n3058__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157989  (
    .A({ \$abc$157566$new_new_n3058__ , \$abc$157566$new_new_n3057__  }),
    .Y(\$abc$157566$new_new_n3059__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157990  (
    .A({ d_in5[6], d_in5[7] }),
    .Y(\$abc$157566$new_new_n3060__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf0ee)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157991  (
    .A({ \$abc$157566$new_new_n3060__ , d_in5[5], \$abc$157566$new_new_n3058__ , \$abc$157566$new_new_n3057__  }),
    .Y(\$abc$157566$new_new_n3061__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157992  (
    .A({ \$abc$157566$new_new_n3061__ , d_in5[0], \$abc$157566$new_new_n3056__ , \$iopadmap$rst  }),
    .Y(\$abc$111924$li1245_li1245 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157993  (
    .A({ \$abc$157566$new_new_n3061__ , d_in5[1], \$abc$157566$new_new_n3056__ , \$iopadmap$rst  }),
    .Y(\$abc$111924$li1246_li1246 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0d000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157994  (
    .A({ \$abc$157566$new_new_n3061__ , d_in5[2], \$iopadmap$rst , d_in5[4], \$abc$157566$new_new_n3060__  }),
    .Y(\$abc$111924$li1247_li1247 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0d000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157995  (
    .A({ \$abc$157566$new_new_n3061__ , d_in5[3], \$iopadmap$rst , d_in5[4], \$abc$157566$new_new_n3060__  }),
    .Y(\$abc$111924$li1248_li1248 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157996  (
    .A(d_in5[3:2]),
    .Y(\$abc$157566$new_new_n3066__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h001100f000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157997  (
    .A({ d_in5[4], \$abc$157566$new_new_n3066__ , \$iopadmap$rst , \$abc$157566$new_new_n3061__ , d_in5[1:0] }),
    .Y(\$abc$111924$li1249_li1249 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff100000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157998  (
    .A({ d_in5[5], \$iopadmap$rst , d_in5[2], d_in5[3], d_in5[1:0] }),
    .Y(\$abc$157566$new_new_n3068__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf400)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$157999  (
    .A({ \$abc$157566$new_new_n3068__ , \$abc$157566$new_new_n3066__ , \$abc$157566$new_new_n3061__ , \$abc$157566$new_new_n3056__  }),
    .Y(\$abc$111924$li1250_li1250 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0011000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158000  (
    .A({ d_in5[6], \$abc$157566$new_new_n3066__ , \$iopadmap$rst , \$abc$157566$new_new_n3059__ , d_in5[1:0] }),
    .Y(\$abc$111924$li1251_li1251 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0011000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158001  (
    .A({ d_in5[7], \$abc$157566$new_new_n3066__ , \$iopadmap$rst , \$abc$157566$new_new_n3059__ , d_in5[1:0] }),
    .Y(\$abc$111924$li1252_li1252 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158002  (
    .A({ \$abc$157566$new_new_n2931__ , d_in3[23] }),
    .Y(\$abc$111924$li1220_li1220 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158003  (
    .A({ emulate_reset_emu_srst_new_data_1644[0], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1221_li1221 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158004  (
    .A({ emulate_reset_emu_srst_new_data_1644[1], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1222_li1222 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158005  (
    .A({ emulate_reset_emu_srst_new_data_1644[2], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1223_li1223 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158006  (
    .A({ emulate_reset_emu_srst_new_data_1644[3], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1224_li1224 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158007  (
    .A({ emulate_reset_emu_srst_new_data_1644[4], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1225_li1225 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158008  (
    .A({ emulate_reset_emu_srst_new_data_1644[5], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1226_li1226 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158009  (
    .A({ emulate_reset_emu_srst_new_data_1644[6], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1227_li1227 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158010  (
    .A({ emulate_reset_emu_srst_new_data_1644[7], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1228_li1228 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158011  (
    .A({ emulate_reset_emu_srst_new_data_1644[8], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1229_li1229 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158012  (
    .A({ emulate_reset_emu_srst_new_data_1644[9], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1230_li1230 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158013  (
    .A({ emulate_reset_emu_srst_new_data_1644[10], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1231_li1231 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158014  (
    .A({ emulate_reset_emu_srst_new_data_1644[11], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1232_li1232 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158015  (
    .A({ emulate_reset_emu_srst_new_data_1644[12], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1233_li1233 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158016  (
    .A({ emulate_reset_emu_srst_new_data_1644[13], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1234_li1234 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158017  (
    .A({ emulate_reset_emu_srst_new_data_1644[14], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1235_li1235 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158018  (
    .A({ d_in5[12], d_in5[13], d_in5[15:14], d_in5[10], d_in5[11] }),
    .Y(\$abc$157566$new_new_n3088__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158019  (
    .A({ \$iopadmap$rst , d_in5[2], d_in5[3], d_in5[1:0] }),
    .Y(\$abc$157566$new_new_n3089__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000000e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158020  (
    .A({ d_in5[9], d_in5[11:10], d_in5[8:6] }),
    .Y(\$abc$157566$new_new_n3090__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158021  (
    .A({ d_in5[4], d_in5[5] }),
    .Y(\$abc$157566$new_new_n3091__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0f0f0f3f0f0f0f5f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158022  (
    .A({ \$abc$157566$new_new_n3060__ , \$abc$157566$new_new_n3066__ , \$abc$157566$new_new_n3090__ , \$abc$157566$new_new_n3089__ , \$abc$157566$new_new_n3091__ , \$abc$157566$new_new_n3088__  }),
    .Y(\$abc$157566$new_new_n3092__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158023  (
    .A({ d_in5[16], \$abc$157566$new_new_n3092__  }),
    .Y(\$abc$111924$li1261_li1261 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158024  (
    .A({ d_in5[17], \$abc$157566$new_new_n3092__  }),
    .Y(\$abc$111924$li1262_li1262 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158025  (
    .A({ d_in5[18], \$abc$157566$new_new_n3092__  }),
    .Y(\$abc$111924$li1263_li1263 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158026  (
    .A({ d_in5[19], \$abc$157566$new_new_n3092__  }),
    .Y(\$abc$111924$li1264_li1264 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158027  (
    .A({ d_in5[20], \$abc$157566$new_new_n3092__  }),
    .Y(\$abc$111924$li1265_li1265 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158028  (
    .A({ d_in5[21], \$abc$157566$new_new_n3092__  }),
    .Y(\$abc$111924$li1266_li1266 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158029  (
    .A({ d_in5[22], \$abc$157566$new_new_n3092__  }),
    .Y(\$abc$111924$li1267_li1267 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158030  (
    .A({ d_in5[23], \$abc$157566$new_new_n3092__  }),
    .Y(\$abc$111924$li1268_li1268 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158031  (
    .A({ emulate_reset_emu_srst_new_data_1678[0], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1269_li1269 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158032  (
    .A({ emulate_reset_emu_srst_new_data_1678[1], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1270_li1270 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158033  (
    .A({ emulate_reset_emu_srst_new_data_1678[2], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1271_li1271 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158034  (
    .A({ emulate_reset_emu_srst_new_data_1678[3], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1272_li1272 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158035  (
    .A({ emulate_reset_emu_srst_new_data_1678[4], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1273_li1273 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158036  (
    .A({ emulate_reset_emu_srst_new_data_1678[5], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1274_li1274 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158037  (
    .A({ emulate_reset_emu_srst_new_data_1678[6], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1275_li1275 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158038  (
    .A({ emulate_reset_emu_srst_new_data_1678[7], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1276_li1276 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158039  (
    .A({ emulate_reset_emu_srst_new_data_1678[8], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1277_li1277 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158040  (
    .A({ emulate_reset_emu_srst_new_data_1678[9], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1278_li1278 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158041  (
    .A({ emulate_reset_emu_srst_new_data_1678[10], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1279_li1279 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158042  (
    .A({ emulate_reset_emu_srst_new_data_1678[11], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1280_li1280 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158043  (
    .A({ emulate_reset_emu_srst_new_data_1678[12], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1281_li1281 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158044  (
    .A({ emulate_reset_emu_srst_new_data_1678[13], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1282_li1282 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158045  (
    .A({ emulate_reset_emu_srst_new_data_1678[14], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1283_li1283 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158046  (
    .A({ emulate_reset_emu_srst_new_data_1678[15], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1284_li1284 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158047  (
    .A({ emulate_reset_emu_srst_new_data_1678[16], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1285_li1285 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158048  (
    .A({ emulate_reset_emu_srst_new_data_1678[17], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1286_li1286 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158049  (
    .A({ emulate_reset_emu_srst_new_data_1678[18], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1287_li1287 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158050  (
    .A({ emulate_reset_emu_srst_new_data_1678[19], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1288_li1288 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158051  (
    .A({ emulate_reset_emu_srst_new_data_1678[20], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1289_li1289 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158052  (
    .A({ emulate_reset_emu_srst_new_data_1678[21], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1290_li1290 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158053  (
    .A({ emulate_reset_emu_srst_new_data_1678[22], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1291_li1291 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158054  (
    .A({ emulate_reset_emu_srst_new_data_1678[23], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1292_li1292 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000feffffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158055  (
    .A({ \$abc$157566$new_new_n3056__ , d_in5[9:8], \$abc$157566$new_new_n3060__ , d_in5[11:10] }),
    .Y(\$abc$157566$new_new_n3125__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158056  (
    .A({ d_in5[13], d_in5[15:14], d_in5[12], d_in5[7:6] }),
    .Y(\$abc$157566$new_new_n3126__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffbbbbfffff000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158057  (
    .A({ \$abc$157566$new_new_n3066__ , \$iopadmap$rst , d_in5[5], \$abc$157566$new_new_n3060__ , d_in5[0], d_in5[1] }),
    .Y(\$abc$157566$new_new_n3127__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ef0f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158058  (
    .A({ d_in5[8], \$abc$157566$new_new_n3127__ , \$abc$157566$new_new_n3126__ , \$abc$157566$new_new_n3125__ , d_in5[10], d_in5[11] }),
    .Y(\$abc$111924$li1253_li1253 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ef0f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158059  (
    .A({ d_in5[9], \$abc$157566$new_new_n3127__ , \$abc$157566$new_new_n3126__ , \$abc$157566$new_new_n3125__ , d_in5[10], d_in5[11] }),
    .Y(\$abc$111924$li1254_li1254 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158060  (
    .A({ d_in5[10], \$abc$157566$new_new_n3127__ , \$abc$157566$new_new_n3056__ , \$abc$157566$new_new_n3126__  }),
    .Y(\$abc$111924$li1255_li1255 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158061  (
    .A({ d_in5[11], \$abc$157566$new_new_n3127__ , \$abc$157566$new_new_n3056__ , \$abc$157566$new_new_n3126__  }),
    .Y(\$abc$111924$li1256_li1256 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158062  (
    .A({ d_in5[12], \$abc$157566$new_new_n3127__ , \$abc$157566$new_new_n3125__  }),
    .Y(\$abc$111924$li1257_li1257 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ef0f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158063  (
    .A({ d_in5[13], \$abc$157566$new_new_n3127__ , \$abc$157566$new_new_n3126__ , \$abc$157566$new_new_n3125__ , d_in5[10], d_in5[11] }),
    .Y(\$abc$111924$li1258_li1258 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158064  (
    .A({ d_in5[14], \$abc$157566$new_new_n3127__ , \$abc$157566$new_new_n3125__  }),
    .Y(\$abc$111924$li1259_li1259 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158065  (
    .A({ d_in5[15], \$abc$157566$new_new_n3127__ , \$abc$157566$new_new_n3125__  }),
    .Y(\$abc$111924$li1260_li1260 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158066  (
    .A({ d_in7[16], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1309_li1309 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158067  (
    .A({ d_in7[17], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1310_li1310 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158068  (
    .A({ d_in7[18], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1311_li1311 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158069  (
    .A({ d_in7[19], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1312_li1312 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158070  (
    .A({ d_in7[20], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1313_li1313 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158071  (
    .A({ d_in7[21], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1314_li1314 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158072  (
    .A({ d_in7[22], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1315_li1315 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158073  (
    .A({ d_in7[23], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1316_li1316 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158074  (
    .A({ \design122_12_5_inst.encoder_instance981.data_out [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1317_li1317 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158075  (
    .A({ \design122_12_5_inst.encoder_instance981.data_out [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1318_li1318 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158076  (
    .A({ \design122_12_5_inst.encoder_instance981.data_out [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1319_li1319 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158077  (
    .A({ \design122_12_5_inst.encoder_instance981.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1320_li1320 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158078  (
    .A({ \design122_12_5_inst.encoder_instance981.data_out [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1321_li1321 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158079  (
    .A({ \design122_12_5_inst.encoder_instance981.data_out [23], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1322_li1322 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158080  (
    .A({ \design122_12_5_inst.encoder_instance981.data_out [18], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1323_li1323 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158081  (
    .A({ \design122_12_5_inst.encoder_instance981.data_out [22], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1324_li1324 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158082  (
    .A({ d_in7[0], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1293_li1293 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158083  (
    .A({ d_in7[1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1294_li1294 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158084  (
    .A({ d_in7[2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1295_li1295 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158085  (
    .A({ d_in7[3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1296_li1296 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158086  (
    .A({ d_in7[4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1297_li1297 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158087  (
    .A({ d_in7[5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1298_li1298 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158088  (
    .A({ d_in7[6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1299_li1299 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158089  (
    .A({ d_in7[7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1300_li1300 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158090  (
    .A({ d_in7[8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1301_li1301 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158091  (
    .A({ d_in7[9], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1302_li1302 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158092  (
    .A({ d_in7[10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1303_li1303 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158093  (
    .A({ d_in7[11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1304_li1304 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158094  (
    .A({ d_in7[12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1305_li1305 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158095  (
    .A({ d_in7[13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1306_li1306 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158096  (
    .A({ d_in7[14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1307_li1307 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158097  (
    .A({ d_in7[15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1308_li1308 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158098  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [11] }),
    .Y(\$abc$111924$li1106_li1106 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158099  (
    .A({ \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1107_li1107 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158100  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0924_li0924 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158101  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0925_li0925 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158102  (
    .A({ \design122_12_5_inst.register_instance431.data_out [5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0891_li0891 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158103  (
    .A({ \design122_12_5_inst.register_instance431.data_out [6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0892_li0892 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff0eee2ffffeeee)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158104  (
    .A({ d_in2[12:11], d_in2[15:14], d_in2[10], d_in2[8] }),
    .Y(\$abc$157566$new_new_n3174__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158105  (
    .A({ d_in2[9:8], d_in2[11:10] }),
    .Y(\$abc$157566$new_new_n3175__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158106  (
    .A({ d_in2[12], d_in2[13], d_in2[15:14], d_in2[10], d_in2[11] }),
    .Y(\$abc$157566$new_new_n3176__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158107  (
    .A(d_in2[3:2]),
    .Y(\$abc$157566$new_new_n3177__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158108  (
    .A(d_in2[7:6]),
    .Y(\$abc$157566$new_new_n3178__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff00ffffff0101)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158109  (
    .A({ \$abc$157566$new_new_n3178__ , \$abc$157566$new_new_n3177__ , d_in2[5], \$abc$157566$new_new_n3174__ , \$abc$157566$new_new_n3176__ , \$abc$157566$new_new_n3175__  }),
    .Y(\$abc$157566$new_new_n3179__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffbbbbffff00f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158110  (
    .A({ \$abc$157566$new_new_n3177__ , \$iopadmap$rst , d_in2[4], \$abc$157566$new_new_n3178__ , d_in2[1:0] }),
    .Y(\$abc$157566$new_new_n3180__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158111  (
    .A({ d_in2[16], \$abc$157566$new_new_n3179__ , \$abc$157566$new_new_n3180__  }),
    .Y(\$abc$111924$li0854_li0854 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158112  (
    .A({ emulate_reset_emu_srst_new_data_1525[6], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0629_li0629 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158113  (
    .A(\design122_12_5_inst.register_instance212.data_out [3:2]),
    .Y(\$abc$157566$new_new_n3183__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffffff0ffffffbb)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158114  (
    .A({ \design122_12_5_inst.register_instance212.data_out [10], \$iopadmap$rst , \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [23], \design122_12_5_inst.register_instance212.data_out [11], \design122_12_5_inst.register_instance212.data_out [4] }),
    .Y(\$abc$157566$new_new_n3184__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158115  (
    .A({ \$abc$157566$new_new_n3184__ , \$abc$157566$new_new_n3183__  }),
    .Y(\$abc$111924$li0826_li0826 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158116  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2], \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] }),
    .Y(\$abc$111924$li0828_li0828 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h010e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158117  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \$iopadmap$rst , \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2] }),
    .Y(\$abc$111924$li0827_li0827 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158118  (
    .A({ emulate_reset_emu_srst_new_data_1525[7], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0630_li0630 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158119  (
    .A({ emulate_reset_emu_srst_new_data_1525[8], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0631_li0631 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158120  (
    .A({ emulate_reset_emu_srst_new_data_1525[9], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0632_li0632 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158121  (
    .A({ emulate_reset_emu_srst_new_data_1525[10], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0633_li0633 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158122  (
    .A({ emulate_reset_emu_srst_new_data_1525[11], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0634_li0634 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158123  (
    .A({ emulate_reset_emu_srst_new_data_1525[12], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0635_li0635 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158124  (
    .A({ emulate_reset_emu_srst_new_data_1525[13], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0636_li0636 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158125  (
    .A({ emulate_reset_emu_srst_new_data_1525[14], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0637_li0637 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000efff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158126  (
    .A({ \$abc$157566$new_new_n2937__ , d_in11[13], \$abc$157566$new_new_n2696__ , \$abc$157566$new_new_n2697__ , d_in11[12] }),
    .Y(\$abc$157566$new_new_n3196__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158127  (
    .A({ \$iopadmap$rst , d_in11[6], d_in11[7], d_in11[5:4] }),
    .Y(\$abc$157566$new_new_n3197__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hefef00ff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158128  (
    .A({ \$abc$157566$new_new_n2699__ , \$abc$157566$new_new_n3197__ , d_in11[0], \$iopadmap$rst , d_in11[1] }),
    .Y(\$abc$157566$new_new_n3198__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h008f0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158129  (
    .A({ d_in11[8], \$abc$157566$new_new_n3198__ , \$abc$157566$new_new_n3196__ , d_in11[9], \$abc$157566$new_new_n2697__  }),
    .Y(\$abc$111924$li0776_li0776 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h008f0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158130  (
    .A({ d_in11[9], \$abc$157566$new_new_n3198__ , \$abc$157566$new_new_n3196__ , \$abc$157566$new_new_n2697__ , d_in11[8] }),
    .Y(\$abc$111924$li0777_li0777 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ff4000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158131  (
    .A({ d_in11[10], \$abc$157566$new_new_n3198__ , \$abc$157566$new_new_n2937__ , \$abc$157566$new_new_n2696__ , d_in11[13:12] }),
    .Y(\$abc$111924$li0778_li0778 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ff4000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158132  (
    .A({ d_in11[11], \$abc$157566$new_new_n3198__ , \$abc$157566$new_new_n2937__ , \$abc$157566$new_new_n2696__ , d_in11[13:12] }),
    .Y(\$abc$111924$li0779_li0779 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ff8000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158133  (
    .A({ d_in11[12], \$abc$157566$new_new_n3198__ , \$abc$157566$new_new_n2937__ , \$abc$157566$new_new_n2697__ , d_in11[8], d_in11[9] }),
    .Y(\$abc$111924$li0780_li0780 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000080ff00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158134  (
    .A({ d_in11[13], \$abc$157566$new_new_n3198__ , \$abc$157566$new_new_n3196__ , \$abc$157566$new_new_n2697__ , d_in11[8], d_in11[9] }),
    .Y(\$abc$111924$li0781_li0781 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ff8000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158135  (
    .A({ d_in11[14], \$abc$157566$new_new_n3198__ , \$abc$157566$new_new_n2937__ , d_in11[9], \$abc$157566$new_new_n2697__ , d_in11[8] }),
    .Y(\$abc$111924$li0782_li0782 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ff8000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158136  (
    .A({ d_in11[15], \$abc$157566$new_new_n3198__ , \$abc$157566$new_new_n2937__ , d_in11[9], \$abc$157566$new_new_n2697__ , d_in11[8] }),
    .Y(\$abc$111924$li0783_li0783 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f00ee00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158137  (
    .A({ d_in11[16], \$abc$157566$new_new_n2937__ , \$iopadmap$rst , \$abc$157566$new_new_n2934__ , \$abc$157566$new_new_n2935__ , \$abc$157566$new_new_n2936__  }),
    .Y(\$abc$111924$li0784_li0784 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f00ee00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158138  (
    .A({ d_in11[17], \$abc$157566$new_new_n2937__ , \$iopadmap$rst , \$abc$157566$new_new_n2934__ , \$abc$157566$new_new_n2935__ , \$abc$157566$new_new_n2936__  }),
    .Y(\$abc$111924$li0785_li0785 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f00ee00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158139  (
    .A({ d_in11[18], \$abc$157566$new_new_n2937__ , \$iopadmap$rst , \$abc$157566$new_new_n2934__ , \$abc$157566$new_new_n2935__ , \$abc$157566$new_new_n2936__  }),
    .Y(\$abc$111924$li0786_li0786 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f00ee00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158140  (
    .A({ d_in11[19], \$abc$157566$new_new_n2937__ , \$iopadmap$rst , \$abc$157566$new_new_n2934__ , \$abc$157566$new_new_n2935__ , \$abc$157566$new_new_n2936__  }),
    .Y(\$abc$111924$li0787_li0787 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f00ee00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158141  (
    .A({ d_in11[20], \$abc$157566$new_new_n2937__ , \$iopadmap$rst , \$abc$157566$new_new_n2934__ , \$abc$157566$new_new_n2935__ , \$abc$157566$new_new_n2936__  }),
    .Y(\$abc$111924$li0788_li0788 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158142  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1139_li1139 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158143  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1140_li1140 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158144  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [5:3], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] }),
    .Y(\$abc$157566$new_new_n3214__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158145  (
    .A({ \$abc$157566$new_new_n3214__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [9:8] }),
    .Y(\$abc$157566$new_new_n3215__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158146  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.reset_mem , \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3216__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158147  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [10], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [10], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0046_li0046 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158148  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [0], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [0], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0047_li0047 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158149  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [9], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [9], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0048_li0048 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158150  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [8], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [8], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0049_li0049 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158151  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [7], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [7], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0050_li0050 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158152  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [6], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [6], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0051_li0051 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158153  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [5], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [5], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0052_li0052 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158154  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [4], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [4], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0053_li0053 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158155  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [3], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [3], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0054_li0054 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158156  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [2], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [2], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0055_li0055 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158157  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [1], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [1], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0056_li0056 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158158  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [15], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [15], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0057_li0057 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158159  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [14], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [14], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0058_li0058 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158160  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [13], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [13], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0059_li0059 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158161  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [12], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [12], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0060_li0060 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158162  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [11], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [11], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0061_li0061 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158163  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [10], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [10], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0062_li0062 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158164  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [0], \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [0], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0063_li0063 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158165  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0064_li0064 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158166  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [4], \design122_12_5_inst.encoder_instance541.data_out [4], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0065_li0065 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158167  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [3], \design122_12_5_inst.encoder_instance541.data_out [3], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0066_li0066 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158168  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.encoder_instance541.data_out [31], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0067_li0067 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158169  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2], \design122_12_5_inst.encoder_instance541.data_out [2], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0068_li0068 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158170  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.encoder_instance541.data_out [22], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0069_li0069 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158171  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [18], \design122_12_5_inst.encoder_instance541.data_out [18], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0070_li0070 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158172  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11], \design122_12_5_inst.encoder_instance541.data_out [11], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0071_li0071 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158173  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [10], \design122_12_5_inst.encoder_instance541.data_out [10], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0072_li0072 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158174  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [9], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [9], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0073_li0073 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158175  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [8], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [8], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0074_li0074 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158176  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [7], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [7], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0075_li0075 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158177  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [6], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [6], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0076_li0076 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158178  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [5], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [5], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0077_li0077 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158179  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [4], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [4], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0078_li0078 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158180  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [3], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [3], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0079_li0079 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158181  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [2], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [2], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0080_li0080 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158182  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [1], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [1], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0081_li0081 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158183  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [15], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [15], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0082_li0082 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158184  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [14], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [14], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0083_li0083 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158185  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [13], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [13], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0084_li0084 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158186  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [12], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [12], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0085_li0085 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158187  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [11], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [11], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0086_li0086 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158188  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [10], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [10], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0087_li0087 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158189  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [0], \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [0], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0088_li0088 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158190  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [4], \design122_12_5_inst.register_instance323.data_out [4], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0089_li0089 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158191  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [3], \design122_12_5_inst.register_instance323.data_out [3], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0090_li0090 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158192  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2], \design122_12_5_inst.register_instance323.data_out [2], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0091_li0091 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158193  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23], \design122_12_5_inst.register_instance323.data_out [23], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0092_li0092 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158194  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.register_instance323.data_out [22], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0093_li0093 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158195  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [18], \design122_12_5_inst.register_instance323.data_out [18], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0094_li0094 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158196  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11], \design122_12_5_inst.register_instance323.data_out [11], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0095_li0095 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158197  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [10], \design122_12_5_inst.register_instance323.data_out [10], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0096_li0096 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158198  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [9], d_in1[9], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0097_li0097 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158199  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [8], d_in1[8], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0098_li0098 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158200  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [7], d_in1[7], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0099_li0099 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158201  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [6], d_in1[6], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0100_li0100 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158202  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [5], d_in1[5], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0101_li0101 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158203  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [4], d_in1[4], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0102_li0102 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158204  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [3], d_in1[3], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0103_li0103 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158205  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [31], d_in1[31], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0104_li0104 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158206  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [30], d_in1[30], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0105_li0105 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158207  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [2], d_in1[2], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0106_li0106 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158208  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [29], d_in1[29], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0107_li0107 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158209  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [28], d_in1[28], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0108_li0108 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158210  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [27], d_in1[27], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0109_li0109 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158211  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [26], d_in1[26], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0110_li0110 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158212  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [25], d_in1[25], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0111_li0111 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158213  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [24], d_in1[24], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0112_li0112 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158214  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [23], d_in1[23], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0113_li0113 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158215  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [22], d_in1[22], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0114_li0114 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158216  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [21], d_in1[21], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0115_li0115 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158217  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [20], d_in1[20], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0116_li0116 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158218  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [1], d_in1[1], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0117_li0117 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158219  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [19], d_in1[19], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0118_li0118 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158220  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [18], d_in1[18], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0119_li0119 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158221  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [17], d_in1[17], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0120_li0120 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158222  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [16], d_in1[16], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0121_li0121 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158223  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [15], d_in1[15], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0122_li0122 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158224  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [14], d_in1[14], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0123_li0123 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158225  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [13], d_in1[13], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0124_li0124 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158226  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [12], d_in1[12], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0125_li0125 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158227  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [11], d_in1[11], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0126_li0126 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158228  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [10], d_in1[10], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0127_li0127 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158229  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance210.wr_data_mem [0], d_in1[0], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0128_li0128 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158230  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [4], \design122_12_5_inst.register_instance120113.data_out [4], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0129_li0129 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158231  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [3], \design122_12_5_inst.register_instance120113.data_out [3], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0130_li0130 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158232  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2], \design122_12_5_inst.register_instance120113.data_out [2], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0131_li0131 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158233  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23], \design122_12_5_inst.register_instance120113.data_out [23], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0132_li0132 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158234  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.register_instance120113.data_out [22], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0133_li0133 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158235  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [18], \design122_12_5_inst.register_instance120113.data_out [18], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0134_li0134 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158236  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11], \design122_12_5_inst.register_instance120113.data_out [11], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0135_li0135 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158237  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [10], \design122_12_5_inst.register_instance120113.data_out [10], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0136_li0136 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158238  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [4], \design122_12_5_inst.encoder_instance110100.data_out [4], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0137_li0137 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158239  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [3], \design122_12_5_inst.encoder_instance110100.data_out [3], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0138_li0138 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158240  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.encoder_instance110100.data_out [31], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0139_li0139 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158241  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2], \design122_12_5_inst.encoder_instance110100.data_out [2], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0140_li0140 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158242  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.encoder_instance110100.data_out [22], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0141_li0141 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158243  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [18], \design122_12_5_inst.encoder_instance110100.data_out [18], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0142_li0142 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158244  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11], \design122_12_5_inst.encoder_instance110100.data_out [11], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0143_li0143 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158245  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [10], \design122_12_5_inst.encoder_instance110100.data_out [10], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0144_li0144 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158246  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [4], \design122_12_5_inst.register_instance101.data_out [4], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0145_li0145 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158247  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [3], \design122_12_5_inst.register_instance101.data_out [3], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0146_li0146 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158248  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2], \design122_12_5_inst.register_instance101.data_out [2], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0147_li0147 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h11f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158249  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], \$abc$157566$new_new_n3215__ , \design122_12_5_inst.full_adder_instance10093.cin  }),
    .Y(\$abc$111924$li0148_li0148 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158250  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23], \design122_12_5_inst.register_instance101.data_out [23], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0149_li0149 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158251  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.register_instance101.data_out [22], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0150_li0150 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158252  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [18], \design122_12_5_inst.register_instance101.data_out [18], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0151_li0151 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158253  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11], \design122_12_5_inst.register_instance101.data_out [11], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0152_li0152 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158254  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [10], \design122_12_5_inst.register_instance101.data_out [10], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0153_li0153 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h1010ff00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158255  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6], \design122_12_5_inst.encoder_instance10090.data_out [22], \$abc$157566$new_new_n3215__ , \design122_12_5_inst.encoder_instance10090.data_out [2] }),
    .Y(\$abc$111924$li0154_li0154 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h1010ff00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158256  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [23], \design122_12_5_inst.encoder_instance10090.data_out [4], \$abc$157566$new_new_n3215__ , \design122_12_5_inst.encoder_instance10090.data_out [11] }),
    .Y(\$abc$111924$li0155_li0155 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h01000100ffff0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158257  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.encoder_instance10090.data_out [22], \$abc$157566$new_new_n3215__ , \design122_12_5_inst.encoder_instance10090.data_out [10], \design122_12_5_inst.encoder_instance10090.data_out [11] }),
    .Y(\$abc$111924$li0156_li0156 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158258  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.state [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0157_li0157 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158259  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.memory_cntrl_instance10092.reset_mem , \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0159_li0159 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158260  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [4:2], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [5], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] }),
    .Y(\$abc$157566$new_new_n3330__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158261  (
    .A({ \$abc$111924$li0157_li0157 , \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [9], \$abc$157566$new_new_n3330__ , \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [6], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [8:7] }),
    .Y(\$abc$111924$li0160_li0160 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158262  (
    .A({ \$abc$111924$li0157_li0157 , \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [8], \$abc$157566$new_new_n3330__ , \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [6], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [7] }),
    .Y(\$abc$111924$li0161_li0161 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158263  (
    .A({ \$abc$111924$li0157_li0157 , \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [7], \$abc$157566$new_new_n3330__ , \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [6] }),
    .Y(\$abc$111924$li0162_li0162 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158264  (
    .A({ \$abc$111924$li0157_li0157 , \$abc$157566$new_new_n3330__ , \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [6] }),
    .Y(\$abc$111924$li0163_li0163 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h800000007fffffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158265  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [5:2], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] }),
    .Y(\$abc$157566$new_new_n3335__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158266  (
    .A({ \$abc$111924$li0157_li0157 , \$abc$157566$new_new_n3335__  }),
    .Y(\$abc$111924$li0164_li0164 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158267  (
    .A({ \$abc$111924$li0157_li0157 , \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [4:2], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] }),
    .Y(\$abc$111924$li0165_li0165 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158268  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [3], \$iopadmap$rst , \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [2], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] }),
    .Y(\$abc$111924$li0166_li0166 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158269  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [2], \$iopadmap$rst , \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1] }),
    .Y(\$abc$111924$li0167_li0167 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158270  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0168_li0168 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158271  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.rd_addr [0], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0169_li0169 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158272  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [9], \$abc$157566$new_new_n3214__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [8] }),
    .Y(\$abc$111924$li0171_li0171 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7f800000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158273  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [8], \$abc$157566$new_new_n3214__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7] }),
    .Y(\$abc$111924$li0172_li0172 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7800)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158274  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7], \$abc$157566$new_new_n3214__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6] }),
    .Y(\$abc$111924$li0173_li0173 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h60)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158275  (
    .A({ \$abc$157566$new_new_n3216__ , \$abc$157566$new_new_n3214__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6] }),
    .Y(\$abc$111924$li0174_li0174 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h800000007fffffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158276  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [5], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [4:3], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] }),
    .Y(\$abc$157566$new_new_n3346__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158277  (
    .A({ \$abc$157566$new_new_n3216__ , \$abc$157566$new_new_n3346__  }),
    .Y(\$abc$111924$li0175_li0175 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fff800000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158278  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [4], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [3], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] }),
    .Y(\$abc$111924$li0176_li0176 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h007f008000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158279  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.reset_mem , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [3], \$iopadmap$rst , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] }),
    .Y(\$abc$111924$li0177_li0177 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0708)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158280  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [2], \$iopadmap$rst , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1] }),
    .Y(\$abc$111924$li0178_li0178 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1400)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158281  (
    .A({ \design122_12_5_inst.memory_cntrl_instance10092.reset_mem , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0179_li0179 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hffb0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158282  (
    .A({ \$abc$111924$li0157_li0157 , \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [0], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0180_li0180 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158283  (
    .A({ d_in0[21:20], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3353__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158284  (
    .A({ d_in0[19:16], d_in0[23:22] }),
    .Y(\$abc$157566$new_new_n3354__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158285  (
    .A(d_in0[31:28]),
    .Y(\$abc$157566$new_new_n3355__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158286  (
    .A({ d_in0[27], d_in0[24], d_in0[26:25] }),
    .Y(\$abc$157566$new_new_n3356__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158287  (
    .A({ d_in0[14], d_in0[15], d_in0[10], d_in0[13] }),
    .Y(\$abc$157566$new_new_n3357__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158288  (
    .A({ d_in0[11], d_in0[12], d_in0[9:8] }),
    .Y(\$abc$157566$new_new_n3358__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158289  (
    .A({ \$abc$157566$new_new_n3358__ , \$abc$157566$new_new_n3357__ , \$abc$157566$new_new_n3356__ , \$abc$157566$new_new_n3355__ , \$abc$157566$new_new_n3354__ , \$abc$157566$new_new_n3353__  }),
    .Y(\$abc$157566$new_new_n3359__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158290  (
    .A({ d_in0[5], d_in0[1:0], d_in0[2] }),
    .Y(\$abc$157566$new_new_n3360__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158291  (
    .A({ \$abc$157566$new_new_n3360__ , d_in0[6], d_in0[4:3], d_in0[7] }),
    .Y(\$abc$157566$new_new_n3361__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158292  (
    .A({ \$abc$157566$new_new_n3356__ , \$abc$157566$new_new_n3355__ , \$abc$157566$new_new_n3354__ , \$abc$157566$new_new_n3353__ , d_in0[9:8] }),
    .Y(\$abc$157566$new_new_n3362__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158293  (
    .A({ d_in0[13], d_in0[6], d_in0[4:3], d_in0[7] }),
    .Y(\$abc$157566$new_new_n3363__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158294  (
    .A({ d_in0[2], d_in0[14], d_in0[11], d_in0[12], d_in0[15] }),
    .Y(\$abc$157566$new_new_n3364__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158295  (
    .A({ \$abc$157566$new_new_n3364__ , \$abc$157566$new_new_n3363__ , d_in0[5], d_in0[1:0], d_in0[10] }),
    .Y(\$abc$157566$new_new_n3365__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158296  (
    .A({ \$abc$157566$new_new_n3361__ , \$abc$157566$new_new_n3359__ , \$abc$157566$new_new_n3365__ , \$abc$157566$new_new_n3362__  }),
    .Y(\$abc$111924$li0543_li0543 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffeffffffff7fff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158297  (
    .A({ d_in0[13], d_in0[10], d_in0[6], d_in0[4:3], d_in0[7] }),
    .Y(\$abc$157566$new_new_n3367__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158298  (
    .A({ d_in0[0], \$abc$157566$new_new_n3364__ , d_in0[5], d_in0[1], \$abc$157566$new_new_n3367__  }),
    .Y(\$abc$157566$new_new_n3368__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158299  (
    .A({ d_in0[6], d_in0[4:3], d_in0[7] }),
    .Y(\$abc$157566$new_new_n3369__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158300  (
    .A({ \$abc$157566$new_new_n3369__ , \$abc$157566$new_new_n3360__ , \$abc$157566$new_new_n3357__ , d_in0[11], d_in0[12] }),
    .Y(\$abc$157566$new_new_n3370__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeeef000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158301  (
    .A({ \$abc$157566$new_new_n3362__ , \$abc$157566$new_new_n3359__ , \$abc$157566$new_new_n3361__ , \$abc$157566$new_new_n3368__ , \$abc$157566$new_new_n3370__  }),
    .Y(\$abc$111924$li0541_li0541 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158302  (
    .A({ \$abc$157566$new_new_n3361__ , \$abc$157566$new_new_n3359__ , \$abc$157566$new_new_n3370__ , \$abc$157566$new_new_n3362__  }),
    .Y(\$abc$111924$li0542_li0542 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158303  (
    .A({ \$abc$157566$new_new_n3369__ , d_in0[5], d_in0[1:0], d_in0[2] }),
    .Y(\$abc$157566$new_new_n3373__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff4f4f4ff000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158304  (
    .A({ \$abc$157566$new_new_n3362__ , \$abc$157566$new_new_n3373__ , \$abc$157566$new_new_n3359__ , \$abc$157566$new_new_n3370__ , \$abc$157566$new_new_n3368__ , d_in0[13] }),
    .Y(\$abc$111924$li0546_li0546 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeeef000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158305  (
    .A({ \$abc$157566$new_new_n3362__ , \$abc$157566$new_new_n3359__ , \$abc$157566$new_new_n3373__ , \$abc$157566$new_new_n3368__ , \$abc$157566$new_new_n3370__  }),
    .Y(\$abc$111924$li0544_li0544 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158306  (
    .A({ \$abc$157566$new_new_n3373__ , \$abc$157566$new_new_n3359__ , \$abc$157566$new_new_n3362__ , \$abc$157566$new_new_n3365__  }),
    .Y(\$abc$111924$li0545_li0545 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158307  (
    .A({ \$abc$157566$new_new_n3373__ , \$abc$157566$new_new_n3359__ , \$abc$157566$new_new_n3362__ , \$abc$157566$new_new_n3370__  }),
    .Y(\$abc$111924$li0547_li0547 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfeeef000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158308  (
    .A({ \$abc$157566$new_new_n3362__ , \$abc$157566$new_new_n3359__ , \$abc$157566$new_new_n3373__ , \$abc$157566$new_new_n3365__ , \$abc$157566$new_new_n3370__  }),
    .Y(\$abc$111924$li0548_li0548 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158309  (
    .A({ d_in9[14], d_in9[10], d_in9[13], d_in9[5], d_in9[1:0] }),
    .Y(\$abc$157566$new_new_n3379__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158310  (
    .A({ d_in9[9:8], d_in9[12:11] }),
    .Y(\$abc$157566$new_new_n3380__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158311  (
    .A({ d_in9[15], d_in9[7], d_in9[2] }),
    .Y(\$abc$157566$new_new_n3381__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158312  (
    .A({ d_in9[0], d_in9[5], d_in9[1], d_in9[14] }),
    .Y(\$abc$157566$new_new_n3382__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158313  (
    .A({ d_in9[2], d_in9[15], d_in9[12:11] }),
    .Y(\$abc$157566$new_new_n3383__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158314  (
    .A({ d_in9[10:8], d_in9[13], d_in9[7] }),
    .Y(\$abc$157566$new_new_n3384__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff80808080808080)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158315  (
    .A({ \$abc$157566$new_new_n3381__ , \$abc$157566$new_new_n3380__ , \$abc$157566$new_new_n3379__ , \$abc$157566$new_new_n3384__ , \$abc$157566$new_new_n3383__ , \$abc$157566$new_new_n3382__  }),
    .Y(\$abc$157566$new_new_n3385__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158316  (
    .A({ d_in9[18], d_in9[23], d_in9[20], d_in9[22:21], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3386__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158317  (
    .A({ d_in9[27], d_in9[25], d_in9[31:30], d_in9[28] }),
    .Y(\$abc$157566$new_new_n3387__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158318  (
    .A({ d_in9[26], d_in9[24], d_in9[29], d_in9[19], d_in9[17:16] }),
    .Y(\$abc$157566$new_new_n3388__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158319  (
    .A({ \$abc$157566$new_new_n3388__ , \$abc$157566$new_new_n3387__ , \$abc$157566$new_new_n3386__  }),
    .Y(\$abc$157566$new_new_n3389__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158320  (
    .A({ \$abc$157566$new_new_n3389__ , \$abc$157566$new_new_n3385__ , d_in9[3], d_in9[4], d_in9[6] }),
    .Y(\$abc$111924$li0551_li0551 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158321  (
    .A({ d_in9[3], d_in9[6] }),
    .Y(\$abc$157566$new_new_n3391__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h3e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158322  (
    .A({ d_in9[3], d_in9[6], d_in9[4] }),
    .Y(\$abc$157566$new_new_n3392__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158323  (
    .A({ d_in9[4], d_in9[9:8], d_in9[12] }),
    .Y(\$abc$157566$new_new_n3393__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158324  (
    .A({ \$abc$157566$new_new_n3393__ , \$abc$157566$new_new_n3381__ , \$abc$157566$new_new_n3379__ , d_in9[11] }),
    .Y(\$abc$157566$new_new_n3394__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158325  (
    .A({ d_in9[4], d_in9[10], d_in9[13] }),
    .Y(\$abc$157566$new_new_n3395__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158326  (
    .A({ \$abc$157566$new_new_n3395__ , \$abc$157566$new_new_n3383__ , \$abc$157566$new_new_n3382__ , d_in9[9:7] }),
    .Y(\$abc$157566$new_new_n3396__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00fc00aa00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158327  (
    .A({ \$abc$157566$new_new_n3389__ , d_in9[3], \$abc$157566$new_new_n3392__ , \$abc$157566$new_new_n3394__ , \$abc$157566$new_new_n3396__ , \$abc$157566$new_new_n3385__  }),
    .Y(\$abc$111924$li0549_li0549 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158328  (
    .A({ \$abc$157566$new_new_n3379__ , \$abc$157566$new_new_n3381__ , \$abc$157566$new_new_n3380__ , \$abc$157566$new_new_n3392__  }),
    .Y(\$abc$157566$new_new_n3398__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h44f00000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158329  (
    .A({ \$abc$157566$new_new_n3389__ , d_in9[3], \$abc$157566$new_new_n3398__ , \$abc$157566$new_new_n3394__ , \$abc$157566$new_new_n3392__  }),
    .Y(\$abc$111924$li0550_li0550 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158330  (
    .A({ \$abc$157566$new_new_n3395__ , \$abc$157566$new_new_n3382__ , \$abc$157566$new_new_n3381__ , \$abc$157566$new_new_n3380__  }),
    .Y(\$abc$157566$new_new_n3400__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1fff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158331  (
    .A({ \$abc$157566$new_new_n3391__ , \$abc$157566$new_new_n3389__ , \$abc$157566$new_new_n3394__ , \$abc$157566$new_new_n3400__  }),
    .Y(\$abc$111924$new_n7195_ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158332  (
    .A({ \$abc$157566$new_new_n3384__ , \$abc$157566$new_new_n3383__ , \$abc$157566$new_new_n3382__ , d_in9[3], d_in9[4], d_in9[6] }),
    .Y(\$abc$157566$new_new_n3402__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfef00000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158333  (
    .A({ \$abc$157566$new_new_n3389__ , \$abc$157566$new_new_n3391__ , \$abc$157566$new_new_n3402__ , \$abc$157566$new_new_n3394__ , \$abc$157566$new_new_n3400__  }),
    .Y(\$abc$111924$li0555_li0555 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffff0000fe000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158334  (
    .A({ \$abc$157566$new_new_n3402__ , \$abc$157566$new_new_n3389__ , \$abc$157566$new_new_n3391__ , \$abc$157566$new_new_n3400__ , \$abc$157566$new_new_n3396__ , \$abc$157566$new_new_n3394__  }),
    .Y(\$abc$111924$li0552_li0552 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf800)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158335  (
    .A({ \$abc$157566$new_new_n3389__ , \$abc$157566$new_new_n3402__ , \$abc$157566$new_new_n3400__ , \$abc$157566$new_new_n3391__  }),
    .Y(\$abc$111924$li0553_li0553 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158336  (
    .A({ \$abc$157566$new_new_n3389__ , \$abc$157566$new_new_n3391__ , \$abc$157566$new_new_n3394__ , \$abc$157566$new_new_n3396__ , \$abc$157566$new_new_n3400__  }),
    .Y(\$abc$111924$li0556_li0556 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158337  (
    .A({ d_in10[2], d_in10[9:8], d_in10[11], d_in10[12], d_in10[10] }),
    .Y(\$abc$157566$new_new_n3407__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158338  (
    .A({ d_in10[5], d_in10[1:0], d_in10[15:13] }),
    .Y(\$abc$157566$new_new_n3408__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158339  (
    .A({ d_in10[7:6], d_in10[4:3] }),
    .Y(\$abc$157566$new_new_n3409__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158340  (
    .A({ d_in10[10], d_in10[13], d_in10[7:6], d_in10[4:3] }),
    .Y(\$abc$157566$new_new_n3410__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158341  (
    .A({ d_in10[5], d_in10[1:0], d_in10[12], d_in10[15:14] }),
    .Y(\$abc$157566$new_new_n3411__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158342  (
    .A({ \$abc$157566$new_new_n3411__ , d_in10[2], d_in10[9:8], d_in10[11] }),
    .Y(\$abc$157566$new_new_n3412__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158343  (
    .A({ d_in10[16], d_in10[23:20], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3413__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158344  (
    .A({ d_in10[27:26], d_in10[24], d_in10[19:17] }),
    .Y(\$abc$157566$new_new_n3414__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158345  (
    .A({ d_in10[25], d_in10[31:28] }),
    .Y(\$abc$157566$new_new_n3415__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158346  (
    .A({ \$abc$157566$new_new_n3415__ , \$abc$157566$new_new_n3414__ , \$abc$157566$new_new_n3413__  }),
    .Y(\$abc$157566$new_new_n3416__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158347  (
    .A({ \$abc$157566$new_new_n3416__ , \$abc$157566$new_new_n3409__ , \$abc$157566$new_new_n3408__ , \$abc$157566$new_new_n3407__ , \$abc$157566$new_new_n3412__ , \$abc$157566$new_new_n3410__  }),
    .Y(\$abc$111924$li0559_li0559 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158348  (
    .A({ d_in10[2], d_in10[10], d_in10[13], d_in10[7] }),
    .Y(\$abc$157566$new_new_n3418__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158349  (
    .A({ d_in10[9:8], d_in10[11], d_in10[12] }),
    .Y(\$abc$157566$new_new_n3419__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158350  (
    .A({ d_in10[6], d_in10[4:3] }),
    .Y(\$abc$157566$new_new_n3420__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff80808000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158351  (
    .A({ \$abc$157566$new_new_n3408__ , \$abc$157566$new_new_n3407__ , \$abc$157566$new_new_n3409__ , \$abc$157566$new_new_n3420__ , \$abc$157566$new_new_n3419__ , \$abc$157566$new_new_n3418__  }),
    .Y(\$abc$157566$new_new_n3421__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158352  (
    .A({ d_in10[3], d_in10[7:6], d_in10[4], d_in10[10] }),
    .Y(\$abc$157566$new_new_n3422__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fec0cc00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158353  (
    .A({ \$abc$157566$new_new_n3416__ , \$abc$157566$new_new_n3412__ , d_in10[13], \$abc$157566$new_new_n3410__ , \$abc$157566$new_new_n3421__ , \$abc$157566$new_new_n3422__  }),
    .Y(\$abc$111924$li0557_li0557 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158354  (
    .A({ \$abc$157566$new_new_n3421__ , \$abc$157566$new_new_n3416__  }),
    .Y(\$abc$111924$li0558_li0558 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158355  (
    .A({ \$abc$157566$new_new_n3420__ , \$abc$157566$new_new_n3418__ , \$abc$157566$new_new_n3411__ , \$abc$157566$new_new_n3407__ , \$abc$157566$new_new_n3419__ , \$abc$157566$new_new_n3408__  }),
    .Y(\$abc$157566$new_new_n3425__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00f80000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158356  (
    .A({ \$abc$157566$new_new_n3416__ , d_in10[13], \$abc$157566$new_new_n3425__ , \$abc$157566$new_new_n3422__ , \$abc$157566$new_new_n3412__  }),
    .Y(\$abc$111924$li0564_li0564 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fec0cc00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158357  (
    .A({ \$abc$157566$new_new_n3416__ , \$abc$157566$new_new_n3412__ , d_in10[13], \$abc$157566$new_new_n3410__ , \$abc$157566$new_new_n3425__ , \$abc$157566$new_new_n3422__  }),
    .Y(\$abc$111924$li0560_li0560 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf800)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158358  (
    .A({ \$abc$157566$new_new_n3416__ , \$abc$157566$new_new_n3425__ , \$abc$157566$new_new_n3410__ , \$abc$157566$new_new_n3412__  }),
    .Y(\$abc$111924$li0563_li0563 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158359  (
    .A({ \$abc$157566$new_new_n3411__ , \$abc$157566$new_new_n3416__ , \$abc$157566$new_new_n3425__ , \$abc$157566$new_new_n3410__ , \$abc$157566$new_new_n3412__  }),
    .Y(\$abc$111924$li0561_li0561 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158360  (
    .A({ \$abc$157566$new_new_n3425__ , \$abc$157566$new_new_n3416__  }),
    .Y(\$abc$111924$li0562_li0562 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158361  (
    .A({ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [9:8], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [11], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [12] }),
    .Y(\$abc$157566$new_new_n3431__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158362  (
    .A({ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [1:0] }),
    .Y(\$abc$157566$new_new_n3432__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h008f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158363  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7], \$abc$157566$new_new_n3432__ , \$abc$157566$new_new_n3431__  }),
    .Y(\$abc$157566$new_new_n3433__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158364  (
    .A({ \$abc$157566$new_new_n3431__ , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [1:0] }),
    .Y(\$abc$157566$new_new_n3434__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158365  (
    .A({ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [1:0] }),
    .Y(\$abc$157566$new_new_n3435__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158366  (
    .A({ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [9:8], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [11], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [12] }),
    .Y(\$abc$157566$new_new_n3436__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158367  (
    .A({ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [15], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [6], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [4:3], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [14], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7] }),
    .Y(\$abc$157566$new_new_n3437__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158368  (
    .A({ \$abc$157566$new_new_n3433__ , \$abc$157566$new_new_n3437__ , \$abc$157566$new_new_n3434__ , \$abc$157566$new_new_n3436__ , \$abc$157566$new_new_n3435__  }),
    .Y(\$abc$111924$li0567_li0567 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00007fff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158369  (
    .A({ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [12], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [9:8], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [11] }),
    .Y(\$abc$157566$new_new_n3439__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158370  (
    .A({ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [15:14], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13] }),
    .Y(\$abc$157566$new_new_n3440__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158371  (
    .A({ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [6], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [4:3] }),
    .Y(\$abc$157566$new_new_n3441__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0e000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158372  (
    .A({ \$abc$157566$new_new_n3441__ , \$abc$157566$new_new_n3440__ , \$abc$157566$new_new_n3439__ , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7], \$abc$157566$new_new_n3435__  }),
    .Y(\$abc$157566$new_new_n3442__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfff8ff0000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158373  (
    .A({ \$abc$157566$new_new_n3433__ , \$abc$157566$new_new_n3437__ , \$abc$157566$new_new_n3442__ , \$abc$157566$new_new_n3434__ , \$abc$157566$new_new_n3436__ , \$abc$157566$new_new_n3435__  }),
    .Y(\$abc$111924$li0565_li0565 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158374  (
    .A({ \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [3], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [6], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [4], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [15:14], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7] }),
    .Y(\$abc$157566$new_new_n3444__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00010000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158375  (
    .A({ \$abc$157566$new_new_n3444__ , \$abc$157566$new_new_n3439__ , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3445__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158376  (
    .A({ \$abc$157566$new_new_n3433__ , \$abc$157566$new_new_n3435__ , \$abc$157566$new_new_n3445__ , \$abc$157566$new_new_n3437__ , \$abc$157566$new_new_n3436__  }),
    .Y(\$abc$111924$li0566_li0566 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h40404040ffffff40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158377  (
    .A({ \$abc$157566$new_new_n3439__ , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [7], \$abc$157566$new_new_n3435__ , \$abc$157566$new_new_n3436__ , \$abc$157566$new_new_n3432__ , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [2] }),
    .Y(\$abc$157566$new_new_n3447__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158378  (
    .A({ \$abc$157566$new_new_n3447__ , \$abc$157566$new_new_n3441__ , \$abc$157566$new_new_n3440__ , \$abc$157566$new_new_n3433__  }),
    .Y(\$abc$111924$li0570_li0570 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158379  (
    .A({ \$abc$157566$new_new_n3444__ , \$abc$157566$new_new_n3436__ , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [0], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [1], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [2] }),
    .Y(\$abc$157566$new_new_n3449__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff80000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158380  (
    .A({ \$abc$157566$new_new_n3433__ , \$abc$157566$new_new_n3442__ , \$abc$157566$new_new_n3449__ , \$abc$157566$new_new_n3437__ , \$abc$157566$new_new_n3434__  }),
    .Y(\$abc$111924$li0568_li0568 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h00f8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158381  (
    .A({ \$iopadmap$rst , \$abc$157566$new_new_n3449__ , \$abc$157566$new_new_n3434__ , \$abc$157566$new_new_n3437__  }),
    .Y(\$abc$111924$li0569_li0569 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158382  (
    .A({ \$abc$157566$new_new_n3447__ , \$abc$157566$new_new_n3444__ , \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0571_li0571 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf000f000fffff888)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158383  (
    .A({ \$iopadmap$rst , \$abc$157566$new_new_n3449__ , \$abc$157566$new_new_n3445__ , \$abc$157566$new_new_n3435__ , \$abc$157566$new_new_n3437__ , \$abc$157566$new_new_n3434__  }),
    .Y(\$abc$111924$li0572_li0572 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158384  (
    .A({ emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3454__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158385  (
    .A({ emulate_reset_emu_srst_new_data_1593[15], emulate_reset_emu_srst_new_data_1593[24], emulate_reset_emu_srst_new_data_1593[31:28] }),
    .Y(\$abc$157566$new_new_n3455__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158386  (
    .A({ emulate_reset_emu_srst_new_data_1593[19:16], emulate_reset_emu_srst_new_data_1593[22], emulate_reset_emu_srst_new_data_1593[20] }),
    .Y(\$abc$157566$new_new_n3456__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158387  (
    .A({ emulate_reset_emu_srst_new_data_1593[14], emulate_reset_emu_srst_new_data_1593[27:25], emulate_reset_emu_srst_new_data_1593[21], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3457__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158388  (
    .A({ \$abc$157566$new_new_n3457__ , \$abc$157566$new_new_n3456__ , \$abc$157566$new_new_n3455__ , emulate_reset_emu_srst_new_data_1593[23] }),
    .Y(\$abc$157566$new_new_n3458__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158389  (
    .A({ emulate_reset_emu_srst_new_data_1593[9:8], emulate_reset_emu_srst_new_data_1593[11], emulate_reset_emu_srst_new_data_1593[12], emulate_reset_emu_srst_new_data_1593[10] }),
    .Y(\$abc$157566$new_new_n3459__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158390  (
    .A({ emulate_reset_emu_srst_new_data_1593[6], emulate_reset_emu_srst_new_data_1593[4:2], emulate_reset_emu_srst_new_data_1593[7] }),
    .Y(\$abc$157566$new_new_n3460__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158391  (
    .A({ emulate_reset_emu_srst_new_data_1593[6], emulate_reset_emu_srst_new_data_1593[4:2], emulate_reset_emu_srst_new_data_1593[7], emulate_reset_emu_srst_new_data_1593[13] }),
    .Y(\$abc$157566$new_new_n3461__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158392  (
    .A({ emulate_reset_emu_srst_new_data_1593[9:8], emulate_reset_emu_srst_new_data_1593[11], emulate_reset_emu_srst_new_data_1593[12], emulate_reset_emu_srst_new_data_1593[10] }),
    .Y(\$abc$157566$new_new_n3462__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158393  (
    .A({ emulate_reset_emu_srst_new_data_1593[5], emulate_reset_emu_srst_new_data_1593[1:0], emulate_reset_emu_srst_new_data_1593[13] }),
    .Y(\$abc$157566$new_new_n3463__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888ffff0000ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158394  (
    .A({ \$abc$157566$new_new_n3463__ , emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3459__ , \$abc$157566$new_new_n3460__ , \$abc$157566$new_new_n3462__ , \$abc$157566$new_new_n3461__  }),
    .Y(\$abc$157566$new_new_n3464__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158395  (
    .A({ \$abc$157566$new_new_n3464__ , \$abc$157566$new_new_n3454__ , \$abc$157566$new_new_n3458__  }),
    .Y(\$abc$111924$li0574_li0574 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158396  (
    .A({ emulate_reset_emu_srst_new_data_1593[9:8], emulate_reset_emu_srst_new_data_1593[2], emulate_reset_emu_srst_new_data_1593[11], emulate_reset_emu_srst_new_data_1593[12] }),
    .Y(\$abc$157566$new_new_n3466__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158397  (
    .A({ emulate_reset_emu_srst_new_data_1593[10], emulate_reset_emu_srst_new_data_1593[13], emulate_reset_emu_srst_new_data_1593[6], emulate_reset_emu_srst_new_data_1593[4:3], emulate_reset_emu_srst_new_data_1593[7] }),
    .Y(\$abc$157566$new_new_n3467__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158398  (
    .A({ emulate_reset_emu_srst_new_data_1593[5], emulate_reset_emu_srst_new_data_1593[1:0], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3468__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8880000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158399  (
    .A({ \$abc$157566$new_new_n3468__ , \$abc$157566$new_new_n3461__ , \$abc$157566$new_new_n3459__ , \$abc$157566$new_new_n3467__ , \$abc$157566$new_new_n3466__  }),
    .Y(\$abc$157566$new_new_n3469__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfccccccecccccccc)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158400  (
    .A({ \$abc$157566$new_new_n3458__ , \$abc$157566$new_new_n3463__ , \$abc$157566$new_new_n3460__ , \$abc$157566$new_new_n3459__ , \$abc$157566$new_new_n3454__ , \$abc$157566$new_new_n3469__  }),
    .Y(\$abc$111924$li0575_li0575 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'heffffffffffffff7)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158401  (
    .A({ emulate_reset_emu_srst_new_data_1593[7:6], emulate_reset_emu_srst_new_data_1593[4:3], emulate_reset_emu_srst_new_data_1593[10], emulate_reset_emu_srst_new_data_1593[13] }),
    .Y(\$abc$157566$new_new_n3471__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158402  (
    .A({ \$abc$157566$new_new_n3466__ , \$abc$157566$new_new_n3468__ , \$abc$157566$new_new_n3471__  }),
    .Y(\$abc$157566$new_new_n3472__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'heee0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158403  (
    .A({ \$abc$157566$new_new_n3458__ , \$abc$157566$new_new_n3454__ , \$abc$157566$new_new_n3472__ , \$abc$157566$new_new_n3464__  }),
    .Y(\$abc$111924$li0573_li0573 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff80808000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158404  (
    .A({ \$abc$157566$new_new_n3461__ , \$abc$157566$new_new_n3459__ , \$abc$157566$new_new_n3468__ , emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3463__ , \$abc$157566$new_new_n3462__  }),
    .Y(\$abc$157566$new_new_n3474__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158405  (
    .A({ \$abc$157566$new_new_n3458__ , emulate_reset_emu_srst_new_data_1593[13], \$abc$157566$new_new_n3472__ , \$abc$157566$new_new_n3474__  }),
    .Y(\$abc$111924$li0578_li0578 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158406  (
    .A({ \$abc$157566$new_new_n3458__ , \$abc$157566$new_new_n3472__ , \$abc$157566$new_new_n3474__  }),
    .Y(\$abc$111924$li0576_li0576 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158407  (
    .A({ \$abc$157566$new_new_n3469__ , \$abc$157566$new_new_n3458__  }),
    .Y(\$abc$111924$li0577_li0577 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158408  (
    .A({ \$abc$157566$new_new_n3474__ , \$abc$157566$new_new_n3458__  }),
    .Y(\$abc$111924$li0579_li0579 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158409  (
    .A({ \$abc$157566$new_new_n3458__ , \$abc$157566$new_new_n3469__ , \$abc$157566$new_new_n3474__  }),
    .Y(\$abc$111924$li0580_li0580 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158410  (
    .A({ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [1:0], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3480__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158411  (
    .A({ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [12:11] }),
    .Y(\$abc$157566$new_new_n3481__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158412  (
    .A({ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [8], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [9], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [14], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [15] }),
    .Y(\$abc$157566$new_new_n3482__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158413  (
    .A({ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [7:6], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [4:3] }),
    .Y(\$abc$157566$new_new_n3483__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158414  (
    .A({ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [1:0], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3484__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158415  (
    .A({ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [14], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [15], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [12:11] }),
    .Y(\$abc$157566$new_new_n3485__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158416  (
    .A({ \$abc$157566$new_new_n3485__ , \$abc$157566$new_new_n3484__ , \$abc$157566$new_new_n3483__ , \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [9:8] }),
    .Y(\$abc$157566$new_new_n3486__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158417  (
    .A({ \$abc$157566$new_new_n3486__ , \$abc$157566$new_new_n3480__ , \$abc$157566$new_new_n3483__ , \$abc$157566$new_new_n3482__ , \$abc$157566$new_new_n3481__  }),
    .Y(\$abc$111924$li0583_li0583 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158418  (
    .A({ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [3], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [6], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [4], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [7] }),
    .Y(\$abc$157566$new_new_n3488__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158419  (
    .A({ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [12:11], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [10] }),
    .Y(\$abc$157566$new_new_n3489__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158420  (
    .A({ \$abc$157566$new_new_n3489__ , \$abc$157566$new_new_n3488__ , \$abc$157566$new_new_n3484__ , \$abc$157566$new_new_n3482__  }),
    .Y(\$abc$157566$new_new_n3490__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158421  (
    .A({ \$abc$157566$new_new_n3490__ , \$abc$157566$new_new_n3486__  }),
    .Y(\$abc$111924$li0582_li0582 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158422  (
    .A({ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [9:6], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [4:3] }),
    .Y(\$abc$157566$new_new_n3492__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff80808000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158423  (
    .A({ \$abc$157566$new_new_n3480__ , \$abc$157566$new_new_n3485__ , \$abc$157566$new_new_n3492__ , \$abc$157566$new_new_n3481__ , \$abc$157566$new_new_n3483__ , \$abc$157566$new_new_n3482__  }),
    .Y(\$abc$157566$new_new_n3493__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hfe)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158424  (
    .A({ \$abc$157566$new_new_n3493__ , \$abc$157566$new_new_n3490__ , \$abc$157566$new_new_n3486__  }),
    .Y(\$abc$111924$li0581_li0581 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158425  (
    .A({ \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [0], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [1], \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [2], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3495__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158426  (
    .A({ \$abc$157566$new_new_n3495__ , \$abc$157566$new_new_n3488__ , \$abc$157566$new_new_n3485__ , \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [9:8] }),
    .Y(\$abc$157566$new_new_n3496__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffff8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158427  (
    .A({ \$abc$157566$new_new_n3496__ , \$abc$157566$new_new_n3480__ , \$abc$157566$new_new_n3483__ , \$abc$157566$new_new_n3482__ , \$abc$157566$new_new_n3481__  }),
    .Y(\$abc$111924$li0585_li0585 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hfe)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158428  (
    .A({ \$abc$157566$new_new_n3496__ , \$abc$157566$new_new_n3493__ , \$abc$157566$new_new_n3490__  }),
    .Y(\$abc$111924$li0584_li0584 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffffff80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158429  (
    .A({ \$abc$157566$new_new_n3490__ , \$abc$157566$new_new_n3496__ , \$abc$157566$new_new_n3485__ , \$abc$157566$new_new_n3492__ , \$abc$157566$new_new_n3480__  }),
    .Y(\$abc$111924$li0586_li0586 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'he)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158430  (
    .A({ \$abc$157566$new_new_n3496__ , \$abc$157566$new_new_n3490__  }),
    .Y(\$abc$111924$li0587_li0587 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hffffffffffff8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158431  (
    .A({ \$abc$157566$new_new_n3490__ , \$abc$157566$new_new_n3496__ , \$abc$157566$new_new_n3481__ , \$abc$157566$new_new_n3480__ , \$abc$157566$new_new_n3483__ , \$abc$157566$new_new_n3482__  }),
    .Y(\$abc$111924$li0588_li0588 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158432  (
    .A({ emulate_reset_emu_srst_new_data_1627[16], emulate_reset_emu_srst_new_data_1627[23:20], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3502__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158433  (
    .A({ emulate_reset_emu_srst_new_data_1627[27], emulate_reset_emu_srst_new_data_1627[25:24], emulate_reset_emu_srst_new_data_1627[31:29] }),
    .Y(\$abc$157566$new_new_n3503__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158434  (
    .A({ emulate_reset_emu_srst_new_data_1627[26], emulate_reset_emu_srst_new_data_1627[28], emulate_reset_emu_srst_new_data_1627[19:17] }),
    .Y(\$abc$157566$new_new_n3504__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158435  (
    .A({ \$abc$157566$new_new_n3504__ , \$abc$157566$new_new_n3503__ , \$abc$157566$new_new_n3502__  }),
    .Y(\$abc$157566$new_new_n3505__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158436  (
    .A({ emulate_reset_emu_srst_new_data_1627[13], emulate_reset_emu_srst_new_data_1627[5], emulate_reset_emu_srst_new_data_1627[1:0], emulate_reset_emu_srst_new_data_1627[10] }),
    .Y(\$abc$157566$new_new_n3506__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158437  (
    .A({ emulate_reset_emu_srst_new_data_1627[11], emulate_reset_emu_srst_new_data_1627[12], emulate_reset_emu_srst_new_data_1627[7], emulate_reset_emu_srst_new_data_1627[2] }),
    .Y(\$abc$157566$new_new_n3507__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158438  (
    .A({ emulate_reset_emu_srst_new_data_1627[6], emulate_reset_emu_srst_new_data_1627[4:3], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3508__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158439  (
    .A({ emulate_reset_emu_srst_new_data_1627[8], emulate_reset_emu_srst_new_data_1627[9], emulate_reset_emu_srst_new_data_1627[15:14] }),
    .Y(\$abc$157566$new_new_n3509__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158440  (
    .A({ \$abc$157566$new_new_n3509__ , \$abc$157566$new_new_n3508__ , \$abc$157566$new_new_n3507__ , \$abc$157566$new_new_n3506__  }),
    .Y(\$abc$157566$new_new_n3510__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158441  (
    .A({ emulate_reset_emu_srst_new_data_1627[15], emulate_reset_emu_srst_new_data_1627[9:8], emulate_reset_emu_srst_new_data_1627[14], emulate_reset_emu_srst_new_data_1627[11], emulate_reset_emu_srst_new_data_1627[12] }),
    .Y(\$abc$157566$new_new_n3511__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158442  (
    .A({ emulate_reset_emu_srst_new_data_1627[6], emulate_reset_emu_srst_new_data_1627[4:3], emulate_reset_emu_srst_new_data_1627[7], emulate_reset_emu_srst_new_data_1627[2] }),
    .Y(\$abc$157566$new_new_n3512__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158443  (
    .A({ emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3512__ , \$abc$157566$new_new_n3511__ , \$abc$157566$new_new_n3506__  }),
    .Y(\$abc$157566$new_new_n3513__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbbb0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158444  (
    .A({ \$abc$157566$new_new_n3505__ , \$abc$157566$new_new_n3454__ , \$abc$157566$new_new_n3513__ , \$abc$157566$new_new_n3510__  }),
    .Y(\$abc$111924$li0590_li0590 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158445  (
    .A({ emulate_reset_emu_srst_new_data_1627[13], emulate_reset_emu_srst_new_data_1627[10], emulate_reset_emu_srst_new_data_1627[6], emulate_reset_emu_srst_new_data_1627[4:3], emulate_reset_emu_srst_new_data_1627[7] }),
    .Y(\$abc$157566$new_new_n3515__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158446  (
    .A({ emulate_reset_emu_srst_new_data_1627[2], emulate_reset_emu_srst_new_data_1627[11], emulate_reset_emu_srst_new_data_1627[12] }),
    .Y(\$abc$157566$new_new_n3516__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158447  (
    .A({ emulate_reset_emu_srst_new_data_1627[5], emulate_reset_emu_srst_new_data_1627[1:0] }),
    .Y(\$abc$157566$new_new_n3517__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158448  (
    .A({ \$abc$157566$new_new_n3517__ , \$abc$157566$new_new_n3516__ , \$abc$157566$new_new_n3515__ , \$abc$157566$new_new_n3509__  }),
    .Y(\$abc$157566$new_new_n3518__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hbbb0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158449  (
    .A({ \$abc$157566$new_new_n3505__ , \$abc$157566$new_new_n3454__ , \$abc$157566$new_new_n3513__ , \$abc$157566$new_new_n3518__  }),
    .Y(\$abc$111924$li0591_li0591 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfffe00ff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158450  (
    .A({ emulate_reset_emu_srst_new_data_1627[13], emulate_reset_emu_srst_new_data_1627[7:6], emulate_reset_emu_srst_new_data_1627[4:3] }),
    .Y(\$abc$157566$new_new_n3520__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ffffffff7fff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158451  (
    .A({ emulate_reset_emu_srst_new_data_1627[13], emulate_reset_emu_srst_new_data_1627[10], emulate_reset_emu_srst_new_data_1627[6], emulate_reset_emu_srst_new_data_1627[4:3], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3521__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158452  (
    .A({ \$abc$157566$new_new_n3516__ , \$abc$157566$new_new_n3509__ , \$abc$157566$new_new_n3517__ , \$abc$157566$new_new_n3521__ , \$abc$157566$new_new_n3520__  }),
    .Y(\$abc$157566$new_new_n3522__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hefefef00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158453  (
    .A({ \$abc$157566$new_new_n3454__ , \$abc$157566$new_new_n3505__ , \$abc$157566$new_new_n3513__ , \$abc$157566$new_new_n3522__ , \$abc$157566$new_new_n3510__  }),
    .Y(\$abc$111924$li0589_li0589 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158454  (
    .A({ \$abc$157566$new_new_n3511__ , \$abc$157566$new_new_n3517__ , \$abc$157566$new_new_n3521__ , emulate_reset_emu_srst_new_data_1627[13], emulate_reset_emu_srst_new_data_1627[7], emulate_reset_emu_srst_new_data_1627[2] }),
    .Y(\$abc$157566$new_new_n3524__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff80000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158455  (
    .A({ \$abc$157566$new_new_n3505__ , \$abc$157566$new_new_n3510__ , \$abc$157566$new_new_n3524__ , \$abc$157566$new_new_n3522__ , emulate_reset_emu_srst_new_data_1627[7] }),
    .Y(\$abc$111924$li0596_li0596 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158456  (
    .A({ emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3505__ , \$abc$157566$new_new_n3510__ , \$abc$157566$new_new_n3522__ , \$abc$157566$new_new_n3524__  }),
    .Y(\$abc$111924$li0592_li0592 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158457  (
    .A({ \$abc$157566$new_new_n3505__ , emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3518__ , \$abc$157566$new_new_n3524__  }),
    .Y(\$abc$111924$li0593_li0593 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158458  (
    .A({ \$abc$157566$new_new_n3505__ , \$abc$157566$new_new_n3510__ , \$abc$157566$new_new_n3524__  }),
    .Y(\$abc$111924$li0594_li0594 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158459  (
    .A({ emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3505__ , \$abc$157566$new_new_n3510__ , \$abc$157566$new_new_n3518__ , \$abc$157566$new_new_n3524__  }),
    .Y(\$abc$111924$li0595_li0595 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158460  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [11], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [9:7] }),
    .Y(\$abc$157566$new_new_n3530__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158461  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [12], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [10] }),
    .Y(\$abc$157566$new_new_n3531__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158462  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [6], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [4:3], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3532__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158463  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [11], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [12], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [9:8], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7] }),
    .Y(\$abc$157566$new_new_n3533__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158464  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [4:3], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [6], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3534__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158465  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [15:14], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [1:0] }),
    .Y(\$abc$157566$new_new_n3535__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff80808000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158466  (
    .A({ \$abc$157566$new_new_n3535__ , \$abc$157566$new_new_n3533__ , \$abc$157566$new_new_n3534__ , \$abc$157566$new_new_n3531__ , \$abc$157566$new_new_n3530__ , \$abc$157566$new_new_n3532__  }),
    .Y(\$abc$111924$li0598_li0598 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158467  (
    .A({ \$abc$157566$new_new_n3532__ , \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7] }),
    .Y(\$abc$157566$new_new_n3537__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0100000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158468  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [1:0], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [5], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [15:14], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [12] }),
    .Y(\$abc$157566$new_new_n3538__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h40000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158469  (
    .A({ \$abc$157566$new_new_n3538__ , \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [8], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [9], \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [11] }),
    .Y(\$abc$157566$new_new_n3539__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hf888)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158470  (
    .A({ \$abc$111924$li0598_li0598 , \$abc$157566$new_new_n3530__ , \$abc$157566$new_new_n3539__ , \$abc$157566$new_new_n3537__  }),
    .Y(\$abc$111924$li0599_li0599 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff8ff00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158471  (
    .A({ \$abc$157566$new_new_n3539__ , \$abc$111924$li0598_li0598 , \$abc$157566$new_new_n3537__ , \$abc$157566$new_new_n3534__ , \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7] }),
    .Y(\$abc$111924$li0597_li0597 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8880000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158472  (
    .A({ \$abc$157566$new_new_n3538__ , \$abc$157566$new_new_n3534__ , \$abc$157566$new_new_n3530__ , \$abc$157566$new_new_n3539__ , \$abc$157566$new_new_n3537__  }),
    .Y(\$abc$111924$li0601_li0601 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8880000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158473  (
    .A({ \$abc$157566$new_new_n3534__ , \$abc$157566$new_new_n3538__ , \$abc$157566$new_new_n3530__ , \$abc$157566$new_new_n3533__ , \$abc$157566$new_new_n3535__  }),
    .Y(\$abc$111924$li0602_li0602 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfff8ff00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158474  (
    .A({ \$abc$157566$new_new_n3539__ , \$abc$111924$li0602_li0602 , \$abc$157566$new_new_n3537__ , \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7], \$abc$157566$new_new_n3534__  }),
    .Y(\$abc$111924$li0600_li0600 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hf8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158475  (
    .A({ \$abc$111924$li0602_li0602 , \$abc$157566$new_new_n3537__ , \$abc$157566$new_new_n3539__  }),
    .Y(\$abc$111924$li0603_li0603 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hff80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158476  (
    .A({ \$abc$111924$li0602_li0602 , \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [7], \$abc$157566$new_new_n3539__ , \$abc$157566$new_new_n3534__  }),
    .Y(\$abc$111924$li0604_li0604 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158477  (
    .A({ \design122_12_5_inst.full_adder_instance10093.cin , \$iopadmap$rst  }),
    .Y(\$abc$111924$li0605_li0605 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158478  (
    .A({ emulate_reset_emu_srst_new_data_1695[2], emulate_reset_emu_srst_new_data_1695[10], emulate_reset_emu_srst_new_data_1695[13], emulate_reset_emu_srst_new_data_1695[15:14] }),
    .Y(\$abc$157566$new_new_n3548__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158479  (
    .A({ emulate_reset_emu_srst_new_data_1695[3], emulate_reset_emu_srst_new_data_1695[4], emulate_reset_emu_srst_new_data_1695[6], emulate_reset_emu_srst_new_data_1695[7] }),
    .Y(\$abc$157566$new_new_n3549__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158480  (
    .A({ \$abc$157566$new_new_n3549__ , \$abc$157566$new_new_n3548__  }),
    .Y(\$abc$157566$new_new_n3550__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158481  (
    .A({ emulate_reset_emu_srst_new_data_1695[9:8], emulate_reset_emu_srst_new_data_1695[11], emulate_reset_emu_srst_new_data_1695[12] }),
    .Y(\$abc$157566$new_new_n3551__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158482  (
    .A({ emulate_reset_emu_srst_new_data_1695[1:0], emulate_reset_emu_srst_new_data_1695[5] }),
    .Y(\$abc$157566$new_new_n3552__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158483  (
    .A({ emulate_reset_emu_srst_new_data_1695[3], emulate_reset_emu_srst_new_data_1695[4], emulate_reset_emu_srst_new_data_1695[6], emulate_reset_emu_srst_new_data_1695[7] }),
    .Y(\$abc$157566$new_new_n3553__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158484  (
    .A({ emulate_reset_emu_srst_new_data_1695[9:8], emulate_reset_emu_srst_new_data_1695[11], emulate_reset_emu_srst_new_data_1695[12] }),
    .Y(\$abc$157566$new_new_n3554__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158485  (
    .A({ emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3554__ , \$abc$157566$new_new_n3553__ , \$abc$157566$new_new_n3552__ , \$abc$157566$new_new_n3548__  }),
    .Y(\$abc$157566$new_new_n3555__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158486  (
    .A(emulate_reset_emu_srst_new_data_1695[31:28]),
    .Y(\$abc$157566$new_new_n3556__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158487  (
    .A({ emulate_reset_emu_srst_new_data_1695[27], emulate_reset_emu_srst_new_data_1695[19], emulate_reset_emu_srst_new_data_1695[17:16] }),
    .Y(\$abc$157566$new_new_n3557__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h01)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158488  (
    .A(emulate_reset_emu_srst_new_data_1695[26:24]),
    .Y(\$abc$157566$new_new_n3558__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158489  (
    .A({ emulate_reset_emu_srst_new_data_1695[18], emulate_reset_emu_srst_new_data_1695[23:20], \$iopadmap$rst  }),
    .Y(\$abc$157566$new_new_n3559__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00007fff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158490  (
    .A({ \$abc$157566$new_new_n3454__ , \$abc$157566$new_new_n3559__ , \$abc$157566$new_new_n3558__ , \$abc$157566$new_new_n3557__ , \$abc$157566$new_new_n3556__  }),
    .Y(\$abc$157566$new_new_n3560__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h000080ff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158491  (
    .A({ \$abc$157566$new_new_n3560__ , \$abc$157566$new_new_n3555__ , \$abc$157566$new_new_n3550__ , \$abc$157566$new_new_n3552__ , \$abc$157566$new_new_n3551__  }),
    .Y(\$abc$111924$li0607_li0607 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h10)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158492  (
    .A({ emulate_reset_emu_srst_new_data_1695[2], emulate_reset_emu_srst_new_data_1695[15:14] }),
    .Y(\$abc$157566$new_new_n3562__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158493  (
    .A({ emulate_reset_emu_srst_new_data_1695[9:8], emulate_reset_emu_srst_new_data_1695[11], emulate_reset_emu_srst_new_data_1695[12] }),
    .Y(\$abc$157566$new_new_n3563__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158494  (
    .A({ emulate_reset_emu_srst_new_data_1695[1:0], emulate_reset_emu_srst_new_data_1695[5] }),
    .Y(\$abc$157566$new_new_n3564__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158495  (
    .A({ \$abc$157566$new_new_n3564__ , \$abc$157566$new_new_n3563__ , \$abc$157566$new_new_n3562__ , \$abc$157566$new_new_n3553__ , emulate_reset_emu_srst_new_data_1695[10], emulate_reset_emu_srst_new_data_1695[13] }),
    .Y(\$abc$157566$new_new_n3565__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0b)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158496  (
    .A({ \$abc$157566$new_new_n3560__ , \$abc$157566$new_new_n3555__ , \$abc$157566$new_new_n3565__  }),
    .Y(\$abc$111924$li0608_li0608 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'heffffffffffffff7)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158497  (
    .A({ emulate_reset_emu_srst_new_data_1695[3], emulate_reset_emu_srst_new_data_1695[4], emulate_reset_emu_srst_new_data_1695[6], emulate_reset_emu_srst_new_data_1695[7], emulate_reset_emu_srst_new_data_1695[10], emulate_reset_emu_srst_new_data_1695[13] }),
    .Y(\$abc$157566$new_new_n3567__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158498  (
    .A({ \$abc$157566$new_new_n3562__ , \$abc$157566$new_new_n3564__ , \$abc$157566$new_new_n3563__ , \$abc$157566$new_new_n3567__  }),
    .Y(\$abc$157566$new_new_n3568__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000ff80ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158499  (
    .A({ \$abc$157566$new_new_n3560__ , \$abc$157566$new_new_n3555__ , \$abc$157566$new_new_n3568__ , \$abc$157566$new_new_n3551__ , \$abc$157566$new_new_n3550__ , \$abc$157566$new_new_n3552__  }),
    .Y(\$abc$111924$li0606_li0606 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158500  (
    .A({ \$abc$157566$new_new_n3549__ , \$abc$157566$new_new_n3548__ , \$abc$157566$new_new_n3552__ , \$abc$157566$new_new_n3551__ , \$abc$157566$new_new_n3564__ , \$abc$157566$new_new_n3554__  }),
    .Y(\$abc$157566$new_new_n3570__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158501  (
    .A({ \$abc$157566$new_new_n3559__ , \$abc$157566$new_new_n3558__ , \$abc$157566$new_new_n3557__ , \$abc$157566$new_new_n3556__ , emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3571__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158502  (
    .A({ \$abc$157566$new_new_n3571__ , \$abc$157566$new_new_n3565__ , \$abc$157566$new_new_n3570__  }),
    .Y(\$abc$111924$li0612_li0612 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'he0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158503  (
    .A({ \$abc$157566$new_new_n3571__ , \$abc$157566$new_new_n3568__ , \$abc$157566$new_new_n3570__  }),
    .Y(\$abc$111924$li0609_li0609 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hf8000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158504  (
    .A({ \$abc$157566$new_new_n3571__ , \$abc$157566$new_new_n3564__ , \$abc$157566$new_new_n3565__ , \$abc$157566$new_new_n3550__ , \$abc$157566$new_new_n3554__  }),
    .Y(\$abc$111924$li0610_li0610 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158505  (
    .A({ \$abc$157566$new_new_n3571__ , \$abc$157566$new_new_n3570__  }),
    .Y(\$abc$111924$li0611_li0611 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158506  (
    .A({ \$abc$157566$new_new_n3571__ , emulate_reset_emu_srst_new_data_1695[13], \$abc$157566$new_new_n3568__ , \$abc$157566$new_new_n3570__  }),
    .Y(\$abc$111924$li0613_li0613 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158507  (
    .A({ emulate_reset_emu_srst_new_data_1712[19:16], emulate_reset_emu_srst_new_data_1712[23], emulate_reset_emu_srst_new_data_1712[21] }),
    .Y(\$abc$157566$new_new_n3577__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000000000001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158508  (
    .A({ emulate_reset_emu_srst_new_data_1712[26:24], emulate_reset_emu_srst_new_data_1712[31], emulate_reset_emu_srst_new_data_1712[22], emulate_reset_emu_srst_new_data_1712[20] }),
    .Y(\$abc$157566$new_new_n3578__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158509  (
    .A({ \$abc$157566$new_new_n3578__ , \$abc$157566$new_new_n3577__ , emulate_reset_emu_srst_new_data_1712[27], emulate_reset_emu_srst_new_data_1712[30:28] }),
    .Y(\$abc$157566$new_new_n3579__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158510  (
    .A({ emulate_reset_emu_srst_new_data_1712[9:8], emulate_reset_emu_srst_new_data_1712[12:11] }),
    .Y(\$abc$157566$new_new_n3580__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158511  (
    .A({ emulate_reset_emu_srst_new_data_1712[4:3], emulate_reset_emu_srst_new_data_1712[6], emulate_reset_emu_srst_new_data_1712[7] }),
    .Y(\$abc$157566$new_new_n3581__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158512  (
    .A({ emulate_reset_emu_srst_new_data_1712[2:0], emulate_reset_emu_srst_new_data_1712[5] }),
    .Y(\$abc$157566$new_new_n3582__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158513  (
    .A({ emulate_reset_emu_srst_new_data_1712[13], emulate_reset_emu_srst_new_data_1712[10], emulate_reset_emu_srst_new_data_1712[15:14] }),
    .Y(\$abc$157566$new_new_n3583__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158514  (
    .A({ emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3583__ , \$abc$157566$new_new_n3582__ , \$abc$157566$new_new_n3581__ , \$abc$157566$new_new_n3580__  }),
    .Y(\$abc$157566$new_new_n3584__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h1000000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158515  (
    .A({ emulate_reset_emu_srst_new_data_1712[2:0], emulate_reset_emu_srst_new_data_1712[5], emulate_reset_emu_srst_new_data_1712[12:11] }),
    .Y(\$abc$157566$new_new_n3585__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158516  (
    .A({ emulate_reset_emu_srst_new_data_1712[9:8], emulate_reset_emu_srst_new_data_1712[15:14] }),
    .Y(\$abc$157566$new_new_n3586__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158517  (
    .A({ \$abc$157566$new_new_n3586__ , \$abc$157566$new_new_n3585__ , \$abc$157566$new_new_n3581__ , emulate_reset_emu_srst_new_data_1712[13], emulate_reset_emu_srst_new_data_1712[10] }),
    .Y(\$abc$157566$new_new_n3587__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000bb0b)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158518  (
    .A({ \$iopadmap$rst , \$abc$157566$new_new_n3579__ , emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3584__ , \$abc$157566$new_new_n3587__  }),
    .Y(\$abc$111924$li0616_li0616 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158519  (
    .A({ emulate_reset_emu_srst_new_data_1712[4:3], emulate_reset_emu_srst_new_data_1712[6], emulate_reset_emu_srst_new_data_1712[7] }),
    .Y(\$abc$157566$new_new_n3589__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h01000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158520  (
    .A({ emulate_reset_emu_srst_new_data_1712[11], emulate_reset_emu_srst_new_data_1712[12], emulate_reset_emu_srst_new_data_1712[1:0], emulate_reset_emu_srst_new_data_1712[5] }),
    .Y(\$abc$157566$new_new_n3590__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h10000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158521  (
    .A({ emulate_reset_emu_srst_new_data_1712[6], emulate_reset_emu_srst_new_data_1712[4:2], emulate_reset_emu_srst_new_data_1712[7] }),
    .Y(\$abc$157566$new_new_n3591__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0001000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158522  (
    .A({ emulate_reset_emu_srst_new_data_1712[9:8], emulate_reset_emu_srst_new_data_1712[13], emulate_reset_emu_srst_new_data_1712[10], emulate_reset_emu_srst_new_data_1712[15:14] }),
    .Y(\$abc$157566$new_new_n3592__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf888000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158523  (
    .A({ \$abc$157566$new_new_n3592__ , \$abc$157566$new_new_n2670__ , \$abc$157566$new_new_n3589__ , \$abc$157566$new_new_n3585__ , \$abc$157566$new_new_n3591__ , \$abc$157566$new_new_n3590__  }),
    .Y(\$abc$157566$new_new_n3593__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00000000ef00efef)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158524  (
    .A({ \$iopadmap$rst , emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3579__ , \$abc$157566$new_new_n3584__ , \$abc$157566$new_new_n3593__ , \$abc$157566$new_new_n3587__  }),
    .Y(\$abc$111924$li0614_li0614 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158525  (
    .A({ \$abc$157566$new_new_n3592__ , \$abc$157566$new_new_n3591__ , \$abc$157566$new_new_n3590__ , \$abc$157566$new_new_n2670__  }),
    .Y(\$abc$157566$new_new_n3595__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000bb0b)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158526  (
    .A({ \$iopadmap$rst , \$abc$157566$new_new_n3579__ , emulate_reset_emu_srst_sel_1523, \$abc$157566$new_new_n3584__ , \$abc$157566$new_new_n3595__  }),
    .Y(\$abc$111924$li0615_li0615 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158527  (
    .A({ d_in4[12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0938_li0938 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158528  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [1], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0959_li0959 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158529  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [2], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0960_li0960 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158530  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [13], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0971_li0971 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158531  (
    .A({ emulate_reset_emu_srst_new_data_1661[26], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1000_li1000 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158532  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1012_li1012 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158533  (
    .A({ d_in6[12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1034_li1034 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158534  (
    .A({ d_in6[13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1035_li1035 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158535  (
    .A({ d_in6[24], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1046_li1046 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h008f0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158536  (
    .A({ \design122_12_5_inst.register_instance870.data_out [9], \$abc$157566$new_new_n2694__ , \$abc$157566$new_new_n2693__ , \$abc$157566$new_new_n2639__ , \design122_12_5_inst.register_instance870.data_out [8] }),
    .Y(\$abc$111924$li1079_li1079 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h008f0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158537  (
    .A({ \design122_12_5_inst.register_instance870.data_out [10], \$abc$157566$new_new_n2694__ , \$abc$157566$new_new_n2692__ , \design122_12_5_inst.register_instance870.data_out [13], \$abc$157566$new_new_n2691__  }),
    .Y(\$abc$111924$li1080_li1080 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fe000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158538  (
    .A({ \design122_12_5_inst.register_instance870.data_out [18], \$abc$157566$new_new_n2638__ , \$abc$157566$new_new_n2642__ , \$abc$157566$new_new_n2643__ , \$abc$157566$new_new_n2640__ , \$abc$157566$new_new_n2641__  }),
    .Y(\$abc$111924$li1088_li1088 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158539  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [13] }),
    .Y(\$abc$111924$li1108_li1108 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158540  (
    .A({ \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1109_li1109 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158541  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1120_li1120 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158542  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1141_li1141 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158543  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [9], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1142_li1142 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158544  (
    .A({ \design122_12_5_inst.encoder_instance100.data_out [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1153_li1153 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158545  (
    .A({ \design122_12_5_inst.encoder_instance120112.data_out [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1173_li1173 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0001)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158546  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [1], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3:2], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [0] }),
    .Y(\$abc$157566$new_new_n3616__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000f0fe00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158547  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7], \$iopadmap$rst , \$abc$157566$new_new_n2843__ , \$abc$157566$new_new_n3616__ , \$abc$157566$new_new_n2845__ , \$abc$157566$new_new_n2846__  }),
    .Y(\$abc$111924$li1164_li1164 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h100010001000ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158548  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7:6], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [9:8], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11:10] }),
    .Y(\$abc$157566$new_new_n3618__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f000f000feeef)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158549  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7:6], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [4], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [5] }),
    .Y(\$abc$157566$new_new_n3619__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158550  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [0], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [1], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3:2] }),
    .Y(\$abc$157566$new_new_n3620__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00f40000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158551  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15], \$iopadmap$rst , \$abc$157566$new_new_n3620__ , \$abc$157566$new_new_n3618__ , \$abc$157566$new_new_n3619__  }),
    .Y(\$abc$111924$li1172_li1172 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158552  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1138_li1138 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158553  (
    .A({ \design122_12_5_inst.encoder_instance100.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1152_li1152 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158554  (
    .A({ \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1105_li1105 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158555  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance10093.cin  }),
    .Y(\$abc$111924$li1119_li1119 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fe000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158556  (
    .A({ \design122_12_5_inst.register_instance870.data_out [17], \$abc$157566$new_new_n2638__ , \$abc$157566$new_new_n2642__ , \$abc$157566$new_new_n2643__ , \$abc$157566$new_new_n2640__ , \$abc$157566$new_new_n2641__  }),
    .Y(\$abc$111924$li1087_li1087 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158557  (
    .A({ d_in6[9], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1031_li1031 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158558  (
    .A({ d_in6[23], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1045_li1045 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158559  (
    .A({ emulate_reset_emu_srst_new_data_1661[23], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0997_li0997 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158560  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [5], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1011_li1011 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158561  (
    .A({ d_in4[30], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0956_li0956 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158562  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [12], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0970_li0970 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158563  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0923_li0923 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158564  (
    .A({ d_in4[7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0933_li0933 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158565  (
    .A({ \design122_12_5_inst.register_instance431.data_out [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0890_li0890 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158566  (
    .A({ \design122_12_5_inst.register_instance431.data_out [18], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0904_li0904 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158567  (
    .A({ \$iopadmap$rst , d_in2[2], d_in2[3], d_in2[0], d_in2[1] }),
    .Y(\$abc$157566$new_new_n3637__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000000000000000e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158568  (
    .A({ d_in2[12], d_in2[13], d_in2[15:14], d_in2[10], d_in2[11] }),
    .Y(\$abc$157566$new_new_n3638__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158569  (
    .A({ d_in2[8], d_in2[11:9], d_in2[6], d_in2[7] }),
    .Y(\$abc$157566$new_new_n3639__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158570  (
    .A(d_in2[5:4]),
    .Y(\$abc$157566$new_new_n3640__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0f0f0c0f0f0f0a0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158571  (
    .A({ \$abc$157566$new_new_n3178__ , \$abc$157566$new_new_n3639__ , \$abc$157566$new_new_n3177__ , \$abc$157566$new_new_n3637__ , \$abc$157566$new_new_n3640__ , \$abc$157566$new_new_n3638__  }),
    .Y(\$abc$157566$new_new_n3641__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158572  (
    .A({ \$abc$157566$new_new_n3641__ , d_in2[25] }),
    .Y(\$abc$111924$li0863_li0863 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158573  (
    .A({ \$abc$157566$new_new_n3641__ , d_in2[26] }),
    .Y(\$abc$111924$li0864_li0864 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158574  (
    .A({ \design122_12_5_inst.register_instance431.data_out [7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0893_li0893 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158575  (
    .A({ \design122_12_5_inst.register_instance431.data_out [8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0894_li0894 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158576  (
    .A({ \design122_12_5_inst.register_instance431.data_out [19], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0905_li0905 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158577  (
    .A({ d_in4[0], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0926_li0926 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158578  (
    .A({ d_in4[1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0927_li0927 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h28d7d728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158579  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], emulate_reset_emu_srst_new_data_1576[30], emulate_reset_emu_srst_new_data_1610[30], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [30])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f00ee00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158580  (
    .A({ d_in11[21], \$abc$157566$new_new_n2937__ , \$iopadmap$rst , \$abc$157566$new_new_n2934__ , \$abc$157566$new_new_n2935__ , \$abc$157566$new_new_n2936__  }),
    .Y(\$abc$111924$li0789_li0789 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h28d7d728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158581  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], emulate_reset_emu_srst_new_data_1576[28], emulate_reset_emu_srst_new_data_1610[28], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [28])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h28d7d728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158582  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], emulate_reset_emu_srst_new_data_1576[26], emulate_reset_emu_srst_new_data_1610[26], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [26])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158583  (
    .A({ emulate_reset_emu_srst_new_data_1525[5], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0628_li0628 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158584  (
    .A({ emulate_reset_emu_srst_new_data_1525[4], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0627_li0627 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h28d7d728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158585  (
    .A({ \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], emulate_reset_emu_srst_new_data_1576[24], emulate_reset_emu_srst_new_data_1610[24], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [24])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158586  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2], \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [2] }),
    .Y(\$abc$111924$li0829_li0829 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158587  (
    .A({ emulate_reset_emu_srst_new_data_1525[3], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0626_li0626 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158588  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [1], \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [1], \design122_12_5_inst.encoder_instance874.data_out [2], \design122_12_5_inst.encoder_instance434.data_out [2] }),
    .Y(\$abc$157566$new_new_n3658__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158589  (
    .A({ \design122_12_5_inst.register_instance10094.data_out [1], \design122_12_5_inst.register_instance110104.data_out [1], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [1] }),
    .Y(\$abc$157566$new_new_n3659__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hd72828d7)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158590  (
    .A({ \$abc$157566$new_new_n3659__ , \$abc$157566$new_new_n3658__ , emulate_reset_emu_srst_new_data_1576[1], emulate_reset_emu_srst_new_data_1610[1], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3660__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbf40404040bfbfbf)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158591  (
    .A({ \$abc$157566$new_new_n3660__ , \$abc$157566$new_new_n2823__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [1], \$abc$157566$new_new_n2794__ , \design122_12_5_inst.register_instance543.data_out [1], \$abc$157566$new_new_n2799__  }),
    .Y(\$iopadmap$out [1])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158592  (
    .A({ emulate_reset_emu_srst_new_data_1525[2], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0625_li0625 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158593  (
    .A({ emulate_reset_emu_srst_new_data_1525[1], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0624_li0624 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158594  (
    .A({ emulate_reset_emu_srst_new_data_1525[0], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0623_li0623 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158595  (
    .A({ emulate_reset_emu_srst_new_data_1712[1:0], emulate_reset_emu_srst_new_data_1712[5], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3665__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158596  (
    .A({ \$abc$157566$new_new_n3665__ , \$abc$157566$new_new_n3591__ , \$abc$157566$new_new_n3583__ , \$abc$157566$new_new_n3580__  }),
    .Y(\$abc$157566$new_new_n3666__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfef00000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158597  (
    .A({ \$abc$157566$new_new_n3579__ , \$abc$157566$new_new_n2670__ , \$abc$157566$new_new_n3595__ , \$abc$157566$new_new_n3587__ , \$abc$157566$new_new_n3666__  }),
    .Y(\$abc$111924$li0621_li0621 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h28d7d728d72828d7)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158598  (
    .A({ \design122_12_5_inst.register_instance110104.data_out [0], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [0], \design122_12_5_inst.register_instance10094.data_out [0], emulate_reset_emu_srst_new_data_1576[0], emulate_reset_emu_srst_new_data_1610[0], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3668__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h96696996)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158599  (
    .A({ \$abc$157566$new_new_n3668__ , \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [0], \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [0], \design122_12_5_inst.encoder_instance874.data_out [2], \design122_12_5_inst.encoder_instance434.data_out [2] }),
    .Y(\$abc$157566$new_new_n3669__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hbf40404040bfbfbf)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158600  (
    .A({ \$abc$157566$new_new_n3669__ , \$abc$157566$new_new_n2823__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [0], \$abc$157566$new_new_n2794__ , \design122_12_5_inst.register_instance543.data_out [0], \$abc$157566$new_new_n2799__  }),
    .Y(\$iopadmap$out [0])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158601  (
    .A({ \$abc$157566$new_new_n3579__ , \$iopadmap$rst , \$abc$157566$new_new_n3595__ , \$abc$157566$new_new_n3666__  }),
    .Y(\$abc$111924$li0620_li0620 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158602  (
    .A({ d_in2[17], \$abc$157566$new_new_n3179__ , \$abc$157566$new_new_n3180__  }),
    .Y(\$abc$111924$li0855_li0855 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0e00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158603  (
    .A({ \$abc$157566$new_new_n3579__ , \$iopadmap$rst , \$abc$157566$new_new_n3593__ , \$abc$157566$new_new_n3666__  }),
    .Y(\$abc$111924$li0619_li0619 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfef00000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158604  (
    .A({ \$abc$157566$new_new_n3579__ , \$abc$157566$new_new_n2670__ , \$abc$157566$new_new_n3593__ , \$abc$157566$new_new_n3587__ , \$abc$157566$new_new_n3666__  }),
    .Y(\$abc$111924$li0617_li0617 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158605  (
    .A({ d_in2[18], \$abc$157566$new_new_n3179__ , \$abc$157566$new_new_n3180__  }),
    .Y(\$abc$111924$li0856_li0856 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158606  (
    .A({ emulate_reset_emu_srst_new_data_1661[13], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0987_li0987 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158607  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [10], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [10] }),
    .Y(\$abc$111924$li0880_li0880 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hfffefffefffe0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158608  (
    .A({ d_in2[3:2], d_in2[7:4] }),
    .Y(\$abc$157566$new_new_n3678__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000e000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158609  (
    .A({ d_in2[9:8], d_in2[11:10], d_in2[6], d_in2[7] }),
    .Y(\$abc$157566$new_new_n3679__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158610  (
    .A({ d_in2[13], d_in2[15:14], d_in2[12], d_in2[6], d_in2[7] }),
    .Y(\$abc$157566$new_new_n3680__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hffe0ffff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158611  (
    .A({ \$abc$157566$new_new_n3678__ , \$abc$157566$new_new_n3679__ , \$abc$157566$new_new_n3680__ , d_in2[10], d_in2[11] }),
    .Y(\$abc$157566$new_new_n3681__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000fff4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158612  (
    .A({ \$iopadmap$rst , d_in2[2], d_in2[3], d_in2[0], d_in2[1] }),
    .Y(\$abc$157566$new_new_n3682__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158613  (
    .A({ \$abc$157566$new_new_n3682__ , \$abc$157566$new_new_n3681__ , d_in2[8] }),
    .Y(\$abc$111924$li0846_li0846 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158614  (
    .A({ emulate_reset_emu_srst_new_data_1661[27], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1001_li1001 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158615  (
    .A({ \design122_12_5_inst.encoder_instance322.data_out [22], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1196_li1196 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158616  (
    .A({ \design122_12_5_inst.encoder_instance322.data_out [18], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1195_li1195 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158617  (
    .A({ \design122_12_5_inst.encoder_instance322.data_out [23], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1194_li1194 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158618  (
    .A({ \design122_12_5_inst.encoder_instance322.data_out [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1193_li1193 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158619  (
    .A({ \design122_12_5_inst.encoder_instance322.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1192_li1192 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158620  (
    .A({ \design122_12_5_inst.encoder_instance322.data_out [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1191_li1191 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158621  (
    .A({ \design122_12_5_inst.encoder_instance322.data_out [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1190_li1190 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158622  (
    .A({ \design122_12_5_inst.encoder_instance322.data_out [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1189_li1189 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158623  (
    .A({ \design122_12_5_inst.encoder_instance211.data_out [22], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1188_li1188 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158624  (
    .A({ d_in3[9], d_in3[11:10], d_in3[8] }),
    .Y(\$abc$157566$new_new_n3694__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158625  (
    .A({ d_in3[12], d_in3[15:13], d_in3[10], d_in3[11] }),
    .Y(\$abc$157566$new_new_n3695__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000011110000fff0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158626  (
    .A({ \$abc$157566$new_new_n2925__ , \$iopadmap$rst , \$abc$157566$new_new_n3694__ , \$abc$157566$new_new_n3695__ , d_in3[0], d_in3[1] }),
    .Y(\$abc$157566$new_new_n3696__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158627  (
    .A({ \$abc$157566$new_new_n3696__ , d_in3[7] }),
    .Y(\$abc$111924$li1204_li1204 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158628  (
    .A({ \$abc$157566$new_new_n3696__ , d_in3[6] }),
    .Y(\$abc$111924$li1203_li1203 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0fff1111)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158629  (
    .A({ \$abc$157566$new_new_n2930__ , d_in3[5:4], \$abc$157566$new_new_n3695__ , \$abc$157566$new_new_n3694__  }),
    .Y(\$abc$157566$new_new_n3699__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000088880000fff0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158630  (
    .A({ \$abc$157566$new_new_n2930__ , \$iopadmap$rst , \$abc$157566$new_new_n3694__ , \$abc$157566$new_new_n3695__ , d_in3[5:4] }),
    .Y(\$abc$157566$new_new_n3700__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0011000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158631  (
    .A({ d_in3[5], \$abc$157566$new_new_n2925__ , \$iopadmap$rst , \$abc$157566$new_new_n3699__ , d_in3[1:0] }),
    .Y(\$abc$111924$li1202_li1202 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0011000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158632  (
    .A({ d_in3[4], \$abc$157566$new_new_n2925__ , \$iopadmap$rst , \$abc$157566$new_new_n3699__ , d_in3[1:0] }),
    .Y(\$abc$111924$li1201_li1201 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158633  (
    .A({ \$abc$157566$new_new_n3700__ , d_in3[3] }),
    .Y(\$abc$111924$li1200_li1200 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158634  (
    .A({ \$abc$157566$new_new_n3700__ , d_in3[2] }),
    .Y(\$abc$111924$li1199_li1199 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158635  (
    .A({ d_in3[1], \$abc$157566$new_new_n3699__ , \$abc$157566$new_new_n2925__ , \$iopadmap$rst  }),
    .Y(\$abc$111924$li1198_li1198 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158636  (
    .A({ d_in3[0], \$abc$157566$new_new_n3699__ , \$abc$157566$new_new_n2925__ , \$iopadmap$rst  }),
    .Y(\$abc$111924$li1197_li1197 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000f0fe00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158637  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [6], \$iopadmap$rst , \$abc$157566$new_new_n2843__ , \$abc$157566$new_new_n3616__ , \$abc$157566$new_new_n2845__ , \$abc$157566$new_new_n2846__  }),
    .Y(\$abc$111924$li1163_li1163 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000f000f000f777f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158638  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [7:6], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [4], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [5] }),
    .Y(\$abc$157566$new_new_n3708__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ffff000000fe)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158639  (
    .A({ \$abc$157566$new_new_n3616__ , \$iopadmap$rst , \$abc$157566$new_new_n3708__ , \$abc$157566$new_new_n2844__ , \$abc$157566$new_new_n2846__ , \$abc$157566$new_new_n2845__  }),
    .Y(\$abc$157566$new_new_n3709__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158640  (
    .A({ \$abc$157566$new_new_n3709__ , \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [5] }),
    .Y(\$abc$111924$li1162_li1162 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158641  (
    .A({ \$abc$157566$new_new_n3709__ , \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [4] }),
    .Y(\$abc$111924$li1161_li1161 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158642  (
    .A({ \$abc$157566$new_new_n2847__ , \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [3], \$abc$157566$new_new_n2844__ , \$abc$157566$new_new_n2845__ , \$abc$157566$new_new_n2846__  }),
    .Y(\$abc$111924$li1160_li1160 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hfe000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158643  (
    .A({ \$abc$157566$new_new_n2847__ , \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [2], \$abc$157566$new_new_n2844__ , \$abc$157566$new_new_n2845__ , \$abc$157566$new_new_n2846__  }),
    .Y(\$abc$111924$li1159_li1159 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00f40000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158644  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [14], \$iopadmap$rst , \$abc$157566$new_new_n3620__ , \$abc$157566$new_new_n3618__ , \$abc$157566$new_new_n3619__  }),
    .Y(\$abc$111924$li1171_li1171 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158645  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [13:12], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15:14] }),
    .Y(\$abc$157566$new_new_n3715__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158646  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [13:12], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [15:14], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11] }),
    .Y(\$abc$157566$new_new_n3716__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000f0fe00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158647  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [13], \$iopadmap$rst , \$abc$157566$new_new_n3619__ , \$abc$157566$new_new_n3620__ , \$abc$157566$new_new_n3618__ , \$abc$157566$new_new_n3716__  }),
    .Y(\$abc$111924$li1170_li1170 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h00f40000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158648  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [12], \$iopadmap$rst , \$abc$157566$new_new_n3620__ , \$abc$157566$new_new_n3618__ , \$abc$157566$new_new_n3619__  }),
    .Y(\$abc$111924$li1169_li1169 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000f0fe00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158649  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [11], \$iopadmap$rst , \$abc$157566$new_new_n3619__ , \$abc$157566$new_new_n3620__ , \$abc$157566$new_new_n2844__ , \$abc$157566$new_new_n3715__  }),
    .Y(\$abc$111924$li1168_li1168 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000f0fe00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158650  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [10], \$iopadmap$rst , \$abc$157566$new_new_n3619__ , \$abc$157566$new_new_n3620__ , \$abc$157566$new_new_n2844__ , \$abc$157566$new_new_n3715__  }),
    .Y(\$abc$111924$li1167_li1167 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000f0fe00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158651  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [9], \$iopadmap$rst , \$abc$157566$new_new_n3619__ , \$abc$157566$new_new_n3620__ , \$abc$157566$new_new_n3618__ , \$abc$157566$new_new_n3716__  }),
    .Y(\$abc$111924$li1166_li1166 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000f0fe00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158652  (
    .A({ \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [8], \$iopadmap$rst , \$abc$157566$new_new_n3619__ , \$abc$157566$new_new_n3620__ , \$abc$157566$new_new_n3618__ , \$abc$157566$new_new_n3716__  }),
    .Y(\$abc$111924$li1165_li1165 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158653  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1137_li1137 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158654  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1136_li1136 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158655  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1135_li1135 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158656  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1134_li1134 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158657  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [0], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1133_li1133 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158658  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.memory_cntrl_instance10092.state [1], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li1132_li1132 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158659  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1131_li1131 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158660  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1129_li1129 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158661  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1128_li1128 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158662  (
    .A({ \design122_12_5_inst.encoder_instance100.data_out [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1151_li1151 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158663  (
    .A({ \design122_12_5_inst.encoder_instance100.data_out [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1150_li1150 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158664  (
    .A({ \design122_12_5_inst.encoder_instance100.data_out [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1149_li1149 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158665  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1148_li1148 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158666  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1147_li1147 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158667  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1146_li1146 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158668  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1145_li1145 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158669  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1144_li1144 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158670  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1143_li1143 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158671  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [9] }),
    .Y(\$abc$111924$li1104_li1104 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158672  (
    .A({ \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1103_li1103 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158673  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [7], \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [7] }),
    .Y(\$abc$111924$li1102_li1102 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158674  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [6], \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [6] }),
    .Y(\$abc$111924$li1101_li1101 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158675  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [5], \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [5] }),
    .Y(\$abc$111924$li1100_li1100 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158676  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [4], \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [4] }),
    .Y(\$abc$111924$li1099_li1099 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158677  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [3], \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [3] }),
    .Y(\$abc$111924$li1098_li1098 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158678  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [2], \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [2] }),
    .Y(\$abc$111924$li1097_li1097 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158679  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [1], \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [1] }),
    .Y(\$abc$111924$li1096_li1096 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158680  (
    .A({ \design122_12_5_inst.register_instance982.data_out [23], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1118_li1118 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158681  (
    .A({ \design122_12_5_inst.register_instance982.data_out [22], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1117_li1117 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158682  (
    .A({ \design122_12_5_inst.register_instance982.data_out [18], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1116_li1116 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158683  (
    .A({ \design122_12_5_inst.register_instance982.data_out [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1115_li1115 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158684  (
    .A({ \design122_12_5_inst.register_instance982.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1114_li1114 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158685  (
    .A({ \design122_12_5_inst.register_instance982.data_out [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1113_li1113 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158686  (
    .A({ \design122_12_5_inst.register_instance982.data_out [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1112_li1112 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158687  (
    .A({ \design122_12_5_inst.register_instance982.data_out [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1111_li1111 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158688  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance872.full_adder_inst.a [15] }),
    .Y(\$abc$111924$li1110_li1110 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0011000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158689  (
    .A({ \design122_12_5_inst.register_instance870.data_out [7], \$abc$157566$new_new_n2637__ , \$iopadmap$rst , \$abc$157566$new_new_n2995__ , \design122_12_5_inst.register_instance870.data_out [1:0] }),
    .Y(\$abc$111924$li1077_li1077 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0011000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158690  (
    .A({ \design122_12_5_inst.register_instance870.data_out [6], \$abc$157566$new_new_n2637__ , \$iopadmap$rst , \$abc$157566$new_new_n2995__ , \design122_12_5_inst.register_instance870.data_out [1:0] }),
    .Y(\$abc$111924$li1076_li1076 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h010100ff00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158691  (
    .A({ \design122_12_5_inst.register_instance870.data_out [5], \$abc$157566$new_new_n2637__ , \$abc$157566$new_new_n2996__ , \$iopadmap$rst , \$abc$157566$new_new_n2692__ , \design122_12_5_inst.register_instance870.data_out [0] }),
    .Y(\$abc$111924$li1075_li1075 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000fff100000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158692  (
    .A({ \design122_12_5_inst.register_instance870.data_out [4], \$iopadmap$rst , \design122_12_5_inst.register_instance870.data_out [2], \design122_12_5_inst.register_instance870.data_out [3], \design122_12_5_inst.register_instance870.data_out [0], \design122_12_5_inst.register_instance870.data_out [1] }),
    .Y(\$abc$157566$new_new_n3762__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hff00f000ff00ee00)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158693  (
    .A({ \$abc$157566$new_new_n2642__ , \$abc$157566$new_new_n2637__ , \$abc$157566$new_new_n3762__ , \design122_12_5_inst.register_instance870.data_out [5], \$abc$157566$new_new_n2994__ , \$abc$157566$new_new_n2993__  }),
    .Y(\$abc$111924$li1074_li1074 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hf0fe000000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158694  (
    .A({ \design122_12_5_inst.register_instance870.data_out [16], \$abc$157566$new_new_n2638__ , \$abc$157566$new_new_n2642__ , \$abc$157566$new_new_n2643__ , \$abc$157566$new_new_n2640__ , \$abc$157566$new_new_n2641__  }),
    .Y(\$abc$111924$li1086_li1086 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000080ff00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158695  (
    .A({ \design122_12_5_inst.register_instance870.data_out [15], \$abc$157566$new_new_n2694__ , \$abc$157566$new_new_n2692__ , \design122_12_5_inst.register_instance870.data_out [9], \$abc$157566$new_new_n2639__ , \design122_12_5_inst.register_instance870.data_out [8] }),
    .Y(\$abc$111924$li1085_li1085 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000080ff00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158696  (
    .A({ \design122_12_5_inst.register_instance870.data_out [14], \$abc$157566$new_new_n2694__ , \$abc$157566$new_new_n2692__ , \design122_12_5_inst.register_instance870.data_out [9], \$abc$157566$new_new_n2639__ , \design122_12_5_inst.register_instance870.data_out [8] }),
    .Y(\$abc$111924$li1084_li1084 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000080ff00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158697  (
    .A({ \design122_12_5_inst.register_instance870.data_out [13], \$abc$157566$new_new_n2694__ , \$abc$157566$new_new_n2693__ , \$abc$157566$new_new_n2639__ , \design122_12_5_inst.register_instance870.data_out [8], \design122_12_5_inst.register_instance870.data_out [9] }),
    .Y(\$abc$111924$li1083_li1083 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000080ff00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158698  (
    .A({ \design122_12_5_inst.register_instance870.data_out [12], \$abc$157566$new_new_n2694__ , \$abc$157566$new_new_n2692__ , \design122_12_5_inst.register_instance870.data_out [9], \$abc$157566$new_new_n2639__ , \design122_12_5_inst.register_instance870.data_out [8] }),
    .Y(\$abc$111924$li1082_li1082 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h008f0000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158699  (
    .A({ \design122_12_5_inst.register_instance870.data_out [11], \$abc$157566$new_new_n2694__ , \$abc$157566$new_new_n2692__ , \design122_12_5_inst.register_instance870.data_out [13], \$abc$157566$new_new_n2691__  }),
    .Y(\$abc$111924$li1081_li1081 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158700  (
    .A({ d_in6[8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1030_li1030 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158701  (
    .A({ d_in6[7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1029_li1029 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158702  (
    .A({ d_in6[6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1028_li1028 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158703  (
    .A({ d_in6[5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1027_li1027 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158704  (
    .A({ d_in6[4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1026_li1026 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158705  (
    .A({ d_in6[3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1025_li1025 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158706  (
    .A({ d_in6[2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1024_li1024 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158707  (
    .A({ d_in6[1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1023_li1023 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158708  (
    .A({ d_in6[0], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1022_li1022 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158709  (
    .A({ d_in6[22], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1044_li1044 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158710  (
    .A({ d_in6[21], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1043_li1043 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158711  (
    .A({ d_in6[20], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1042_li1042 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158712  (
    .A({ d_in6[19], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1041_li1041 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158713  (
    .A({ d_in6[18], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1040_li1040 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158714  (
    .A({ d_in6[17], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1039_li1039 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158715  (
    .A({ d_in6[16], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1038_li1038 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158716  (
    .A({ d_in6[15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1037_li1037 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158717  (
    .A({ d_in6[14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1036_li1036 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158718  (
    .A({ emulate_reset_emu_srst_new_data_1661[22], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0996_li0996 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158719  (
    .A({ emulate_reset_emu_srst_new_data_1661[21], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0995_li0995 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158720  (
    .A({ emulate_reset_emu_srst_new_data_1661[20], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0994_li0994 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158721  (
    .A({ emulate_reset_emu_srst_new_data_1661[19], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0993_li0993 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158722  (
    .A({ emulate_reset_emu_srst_new_data_1661[18], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0992_li0992 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158723  (
    .A({ emulate_reset_emu_srst_new_data_1661[17], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0991_li0991 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158724  (
    .A({ emulate_reset_emu_srst_new_data_1661[16], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0990_li0990 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158725  (
    .A({ emulate_reset_emu_srst_new_data_1661[15], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0989_li0989 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158726  (
    .A({ emulate_reset_emu_srst_new_data_1661[14], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0988_li0988 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158727  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [4], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1010_li1010 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158728  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [3], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1009_li1009 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158729  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [2], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1008_li1008 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158730  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [1], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li1007_li1007 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4114)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158731  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.b [0], \design122_12_5_inst.full_adder_instance654.full_adder_inst.a [0], \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \$iopadmap$rst  }),
    .Y(\$abc$111924$li1006_li1006 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158732  (
    .A({ emulate_reset_emu_srst_new_data_1661[31], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1005_li1005 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158733  (
    .A({ emulate_reset_emu_srst_new_data_1661[30], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1004_li1004 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158734  (
    .A({ emulate_reset_emu_srst_new_data_1661[29], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1003_li1003 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158735  (
    .A({ emulate_reset_emu_srst_new_data_1661[28], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li1002_li1002 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158736  (
    .A({ d_in4[29], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0955_li0955 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158737  (
    .A({ d_in4[28], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0954_li0954 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158738  (
    .A({ d_in4[27], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0953_li0953 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158739  (
    .A({ d_in4[26], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0952_li0952 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158740  (
    .A({ d_in4[25], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0951_li0951 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158741  (
    .A({ d_in4[24], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0950_li0950 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158742  (
    .A({ d_in4[23], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0949_li0949 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158743  (
    .A({ d_in4[22], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0948_li0948 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158744  (
    .A({ d_in4[21], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0947_li0947 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158745  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [11], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0969_li0969 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158746  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [10], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0968_li0968 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158747  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [9], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [9], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0967_li0967 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158748  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [8], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0966_li0966 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158749  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [7], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0965_li0965 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158750  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0964_li0964 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158751  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [5], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0963_li0963 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158752  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [4], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0962_li0962 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158753  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [3], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0961_li0961 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158754  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0922_li0922 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158755  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [11], \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0921_li0921 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158756  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0920_li0920 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158757  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [9], \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0919_li0919 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158758  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0918_li0918 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158759  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [7], \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [7], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0917_li0917 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158760  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0916_li0916 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158761  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [5], \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0915_li0915 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158762  (
    .A({ \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [4], \design122_12_5_inst.full_adder_instance432.full_adder_inst.a [4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0914_li0914 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158763  (
    .A({ d_in4[8], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0934_li0934 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158764  (
    .A({ d_in4[9], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0935_li0935 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158765  (
    .A({ d_in4[10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0936_li0936 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158766  (
    .A({ d_in4[11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0937_li0937 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158767  (
    .A({ d_in4[6], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0932_li0932 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158768  (
    .A({ d_in4[5], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0931_li0931 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158769  (
    .A({ d_in4[4], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0930_li0930 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158770  (
    .A({ d_in4[3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0929_li0929 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158771  (
    .A({ d_in4[2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0928_li0928 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158772  (
    .A({ \design122_12_5_inst.register_instance431.data_out [3], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0889_li0889 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158773  (
    .A({ \design122_12_5_inst.register_instance431.data_out [2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0888_li0888 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158774  (
    .A({ \design122_12_5_inst.register_instance431.data_out [1], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0887_li0887 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158775  (
    .A({ \design122_12_5_inst.register_instance431.data_out [0], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0886_li0886 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158776  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [15], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [15] }),
    .Y(\$abc$111924$li0885_li0885 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158777  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [14], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [14] }),
    .Y(\$abc$111924$li0884_li0884 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158778  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [13], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [13] }),
    .Y(\$abc$111924$li0883_li0883 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158779  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [12], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [12] }),
    .Y(\$abc$111924$li0882_li0882 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158780  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [11], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [11] }),
    .Y(\$abc$111924$li0881_li0881 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158781  (
    .A({ \design122_12_5_inst.register_instance431.data_out [17], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0903_li0903 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158782  (
    .A({ \design122_12_5_inst.register_instance431.data_out [16], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0902_li0902 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158783  (
    .A({ \design122_12_5_inst.register_instance431.data_out [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0901_li0901 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158784  (
    .A({ \design122_12_5_inst.register_instance431.data_out [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0900_li0900 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158785  (
    .A({ \design122_12_5_inst.register_instance431.data_out [13], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0899_li0899 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158786  (
    .A({ \design122_12_5_inst.register_instance431.data_out [12], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0898_li0898 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158787  (
    .A({ \design122_12_5_inst.register_instance431.data_out [11], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0897_li0897 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158788  (
    .A({ \design122_12_5_inst.register_instance431.data_out [10], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0896_li0896 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158789  (
    .A({ \design122_12_5_inst.register_instance431.data_out [9], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0895_li0895 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158790  (
    .A({ \$abc$157566$new_new_n3682__ , d_in2[15], \$abc$157566$new_new_n3678__ , \$abc$157566$new_new_n3679__  }),
    .Y(\$abc$111924$li0853_li0853 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158791  (
    .A({ \$abc$157566$new_new_n3682__ , d_in2[14], \$abc$157566$new_new_n3678__ , \$abc$157566$new_new_n3679__  }),
    .Y(\$abc$111924$li0852_li0852 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158792  (
    .A({ \$abc$157566$new_new_n3682__ , \$abc$157566$new_new_n3681__ , d_in2[13] }),
    .Y(\$abc$111924$li0851_li0851 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158793  (
    .A({ \$abc$157566$new_new_n3682__ , d_in2[12], \$abc$157566$new_new_n3678__ , \$abc$157566$new_new_n3679__  }),
    .Y(\$abc$111924$li0850_li0850 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158794  (
    .A({ \$abc$157566$new_new_n3682__ , d_in2[11], \$abc$157566$new_new_n3678__ , \$abc$157566$new_new_n3680__  }),
    .Y(\$abc$111924$li0849_li0849 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158795  (
    .A({ \$abc$157566$new_new_n3682__ , d_in2[10], \$abc$157566$new_new_n3678__ , \$abc$157566$new_new_n3680__  }),
    .Y(\$abc$111924$li0848_li0848 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h80)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158796  (
    .A({ \$abc$157566$new_new_n3682__ , \$abc$157566$new_new_n3681__ , d_in2[9] }),
    .Y(\$abc$111924$li0847_li0847 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158797  (
    .A({ \$abc$157566$new_new_n3641__ , d_in2[24] }),
    .Y(\$abc$111924$li0862_li0862 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158798  (
    .A({ d_in2[23], \$abc$157566$new_new_n3179__ , \$abc$157566$new_new_n3180__  }),
    .Y(\$abc$111924$li0861_li0861 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158799  (
    .A({ d_in2[22], \$abc$157566$new_new_n3179__ , \$abc$157566$new_new_n3180__  }),
    .Y(\$abc$111924$li0860_li0860 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158800  (
    .A({ d_in2[21], \$abc$157566$new_new_n3179__ , \$abc$157566$new_new_n3180__  }),
    .Y(\$abc$111924$li0859_li0859 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158801  (
    .A({ d_in2[20], \$abc$157566$new_new_n3179__ , \$abc$157566$new_new_n3180__  }),
    .Y(\$abc$111924$li0858_li0858 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158802  (
    .A({ d_in2[19], \$abc$157566$new_new_n3179__ , \$abc$157566$new_new_n3180__  }),
    .Y(\$abc$111924$li0857_li0857 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0000000e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158803  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.register_instance212.data_out [11:10], \design122_12_5_inst.register_instance212.data_out [2], \design122_12_5_inst.register_instance212.data_out [3] }),
    .Y(\$abc$157566$new_new_n3873__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158804  (
    .A({ \$abc$157566$new_new_n3873__ , \design122_12_5_inst.register_instance212.data_out [23:22], \design122_12_5_inst.register_instance212.data_out [4] }),
    .Y(\$abc$111924$li0825_li0825 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000000e00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158805  (
    .A({ \design122_12_5_inst.register_instance212.data_out [22], \$iopadmap$rst , \design122_12_5_inst.register_instance212.data_out [11:10], \design122_12_5_inst.register_instance212.data_out [2], \design122_12_5_inst.register_instance212.data_out [3] }),
    .Y(\$abc$111924$li0824_li0824 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158806  (
    .A({ \$abc$157566$new_new_n3873__ , \design122_12_5_inst.register_instance212.data_out [18], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [4] }),
    .Y(\$abc$111924$li0823_li0823 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h1000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158807  (
    .A({ \$abc$157566$new_new_n3873__ , \design122_12_5_inst.register_instance212.data_out [23], \design122_12_5_inst.register_instance212.data_out [4], \design122_12_5_inst.register_instance212.data_out [22] }),
    .Y(\$abc$111924$li0822_li0822 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158808  (
    .A({ \design122_12_5_inst.register_instance212.data_out [10], \design122_12_5_inst.register_instance212.data_out [3:2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0821_li0821 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158809  (
    .A({ \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [3:2], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0820_li0820 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ff1000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158810  (
    .A({ \design122_12_5_inst.register_instance212.data_out [11], \$iopadmap$rst , \$abc$157566$new_new_n3183__ , \design122_12_5_inst.register_instance212.data_out [4], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [10] }),
    .Y(\$abc$111924$li0819_li0819 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0000ff1000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158811  (
    .A({ \design122_12_5_inst.register_instance212.data_out [4], \$iopadmap$rst , \$abc$157566$new_new_n3183__ , \design122_12_5_inst.register_instance212.data_out [11], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [10] }),
    .Y(\$abc$111924$li0818_li0818 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158812  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [14] }),
    .Y(\$abc$111924$li0836_li0836 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158813  (
    .A({ \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0837_li0837 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158814  (
    .A({ \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0835_li0835 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158815  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [7], \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [7] }),
    .Y(\$abc$111924$li0834_li0834 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158816  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [6] }),
    .Y(\$abc$111924$li0833_li0833 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158817  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [5] }),
    .Y(\$abc$111924$li0832_li0832 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158818  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [4] }),
    .Y(\$abc$111924$li0831_li0831 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158819  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [3] }),
    .Y(\$abc$111924$li0830_li0830 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'he000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158820  (
    .A({ \$abc$157566$new_new_n3579__ , \$abc$157566$new_new_n2670__ , \$abc$157566$new_new_n3587__ , \$abc$157566$new_new_n3666__  }),
    .Y(\$abc$111924$li0618_li0618 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158821  (
    .A({ emulate_reset_emu_srst_new_data_1661[12], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0986_li0986 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158822  (
    .A({ emulate_reset_emu_srst_new_data_1661[11], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0985_li0985 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158823  (
    .A({ emulate_reset_emu_srst_new_data_1661[10], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0984_li0984 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158824  (
    .A({ emulate_reset_emu_srst_new_data_1661[9], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0983_li0983 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158825  (
    .A({ emulate_reset_emu_srst_new_data_1661[8], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0982_li0982 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158826  (
    .A({ emulate_reset_emu_srst_new_data_1661[7], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0981_li0981 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158827  (
    .A({ emulate_reset_emu_srst_new_data_1661[6], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0980_li0980 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158828  (
    .A({ emulate_reset_emu_srst_new_data_1661[5], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0979_li0979 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158829  (
    .A({ emulate_reset_emu_srst_new_data_1661[4], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0978_li0978 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158830  (
    .A({ emulate_reset_emu_srst_new_data_1661[3], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0977_li0977 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158831  (
    .A({ emulate_reset_emu_srst_new_data_1661[2], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0976_li0976 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158832  (
    .A({ emulate_reset_emu_srst_new_data_1661[1], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0975_li0975 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h40)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158833  (
    .A({ emulate_reset_emu_srst_new_data_1661[0], emulate_reset_emu_srst_sel_1523, \$iopadmap$rst  }),
    .Y(\$abc$111924$li0974_li0974 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158834  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [15], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [15], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0973_li0973 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h14)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158835  (
    .A({ \design122_12_5_inst.full_adder_instance540.full_adder_inst.b [14], \design122_12_5_inst.full_adder_instance540.full_adder_inst.a [14], \$iopadmap$rst  }),
    .Y(\$abc$111924$li0972_li0972 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158836  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [9], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [9] }),
    .Y(\$abc$111924$li0879_li0879 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158837  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [8], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [8] }),
    .Y(\$abc$111924$li0878_li0878 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158838  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [7], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [7] }),
    .Y(\$abc$111924$li0877_li0877 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158839  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [6], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [6] }),
    .Y(\$abc$111924$li0876_li0876 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158840  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [5], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [5] }),
    .Y(\$abc$111924$li0875_li0875 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158841  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [4], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [4] }),
    .Y(\$abc$111924$li0874_li0874 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158842  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [3], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [3] }),
    .Y(\$abc$111924$li0873_li0873 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158843  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [2], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [2] }),
    .Y(\$abc$111924$li0872_li0872 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h0e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158844  (
    .A({ \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [1], \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [1] }),
    .Y(\$abc$111924$li0871_li0871 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h010e)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158845  (
    .A({ \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \$iopadmap$rst , \design122_12_5_inst.full_adder_instance321.full_adder_inst.b [0], \design122_12_5_inst.full_adder_instance321.full_adder_inst.a [0] }),
    .Y(\$abc$111924$li0870_li0870 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158846  (
    .A({ \$abc$157566$new_new_n3641__ , d_in2[31] }),
    .Y(\$abc$111924$li0869_li0869 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158847  (
    .A({ \$abc$157566$new_new_n3641__ , d_in2[30] }),
    .Y(\$abc$111924$li0868_li0868 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158848  (
    .A({ \$abc$157566$new_new_n3641__ , d_in2[29] }),
    .Y(\$abc$111924$li0867_li0867 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158849  (
    .A({ \$abc$157566$new_new_n3641__ , d_in2[28] }),
    .Y(\$abc$111924$li0866_li0866 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158850  (
    .A({ \$abc$157566$new_new_n3641__ , d_in2[27] }),
    .Y(\$abc$111924$li0865_li0865 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158851  (
    .A({ \$abc$157566$new_new_n3176__ , \$abc$157566$new_new_n3175__  }),
    .Y(\$abc$157566$new_new_n3921__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0011000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158852  (
    .A({ d_in2[7], \$abc$157566$new_new_n3177__ , \$iopadmap$rst , \$abc$157566$new_new_n3921__ , d_in2[1:0] }),
    .Y(\$abc$111924$li0845_li0845 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0011000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158853  (
    .A({ d_in2[6], \$abc$157566$new_new_n3177__ , \$iopadmap$rst , \$abc$157566$new_new_n3921__ , d_in2[1:0] }),
    .Y(\$abc$111924$li0844_li0844 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h0fff1111)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158854  (
    .A({ \$abc$157566$new_new_n3178__ , d_in2[4], d_in2[5], \$abc$157566$new_new_n3176__ , \$abc$157566$new_new_n3175__  }),
    .Y(\$abc$157566$new_new_n3924__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h000088880000fff0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158855  (
    .A({ \$abc$157566$new_new_n3178__ , \$iopadmap$rst , \$abc$157566$new_new_n3175__ , \$abc$157566$new_new_n3176__ , d_in2[4], d_in2[5] }),
    .Y(\$abc$157566$new_new_n3925__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0011000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158856  (
    .A({ d_in2[5], \$abc$157566$new_new_n3177__ , \$iopadmap$rst , \$abc$157566$new_new_n3924__ , d_in2[1:0] }),
    .Y(\$abc$111924$li0843_li0843 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h0011000f00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158857  (
    .A({ d_in2[4], \$abc$157566$new_new_n3177__ , \$iopadmap$rst , \$abc$157566$new_new_n3924__ , d_in2[1:0] }),
    .Y(\$abc$111924$li0842_li0842 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158858  (
    .A({ \$abc$157566$new_new_n3925__ , d_in2[3] }),
    .Y(\$abc$111924$li0841_li0841 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h8)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158859  (
    .A({ \$abc$157566$new_new_n3925__ , d_in2[2] }),
    .Y(\$abc$111924$li0840_li0840 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158860  (
    .A({ d_in2[1], \$abc$157566$new_new_n3924__ , \$abc$157566$new_new_n3177__ , \$iopadmap$rst  }),
    .Y(\$abc$111924$li0839_li0839 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h0100)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158861  (
    .A({ d_in2[0], \$abc$157566$new_new_n3924__ , \$abc$157566$new_new_n3177__ , \$iopadmap$rst  }),
    .Y(\$abc$111924$li0838_li0838 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158862  (
    .A({ \design122_12_5_inst.register_instance10094.data_out [12], \design122_12_5_inst.register_instance110104.data_out [12], \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [12], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [12] }),
    .Y(\$abc$157566$new_new_n3932__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hd728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158863  (
    .A({ \$abc$157566$new_new_n3932__ , emulate_reset_emu_srst_new_data_1576[12], emulate_reset_emu_srst_new_data_1610[12], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3933__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'hb44b)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158864  (
    .A({ \$abc$157566$new_new_n3933__ , \$abc$157566$new_new_n2832__ , \design122_12_5_inst.register_instance543.data_out [12], \$abc$157566$new_new_n2811__  }),
    .Y(\$iopadmap$out [12])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h69969669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158865  (
    .A({ \design122_12_5_inst.register_instance10094.data_out [2], \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [2], \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [2], \design122_12_5_inst.register_instance110104.data_out [2], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [2] }),
    .Y(\$abc$157566$new_new_n3935__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h3f95953fc06a6ac0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158866  (
    .A({ \$abc$157566$new_new_n3935__ , emulate_reset_emu_srst_new_data_1610[2], emulate_reset_emu_srst_new_data_1576[2], \$abc$157566$new_new_n2796__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [2], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3936__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h87787887)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158867  (
    .A({ \$abc$157566$new_new_n3936__ , \design122_12_5_inst.encoder_instance874.data_out [2], \design122_12_5_inst.encoder_instance434.data_out [2], \$abc$157566$new_new_n2794__ , \design122_12_5_inst.register_instance543.data_out [2] }),
    .Y(\$iopadmap$out [2])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4040ff4000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158868  (
    .A({ \design122_12_5_inst.register_instance543.data_out [10], \$abc$157566$new_new_n2809__ , \$abc$157566$new_new_n2806__ , \$abc$157566$new_new_n2813__ , \design122_12_5_inst.register_instance543.data_out [13], \design122_12_5_inst.register_instance543.data_out [15] }),
    .Y(\$abc$157566$new_new_n3938__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158869  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [10], \design122_12_5_inst.register_instance110104.data_out [10], \design122_12_5_inst.register_instance10094.data_out [10], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [10] }),
    .Y(\$abc$157566$new_new_n3939__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hd72828d728d7d728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158870  (
    .A({ \$abc$157566$new_new_n3939__ , \$abc$157566$new_new_n3938__ , \$abc$157566$new_new_n2818__ , emulate_reset_emu_srst_new_data_1610[10], emulate_reset_emu_srst_new_data_1576[10], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [10])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h9f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158871  (
    .A({ emulate_reset_emu_srst_sel_1523, emulate_reset_emu_srst_new_data_1576[7], emulate_reset_emu_srst_new_data_1610[7] }),
    .Y(\$abc$157566$new_new_n3941__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158872  (
    .A({ \design122_12_5_inst.register_instance110104.data_out [7], \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [7], \design122_12_5_inst.encoder_instance434.data_out [10], \design122_12_5_inst.encoder_instance874.data_out [10] }),
    .Y(\$abc$157566$new_new_n3942__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h87787887)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158873  (
    .A({ \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [7], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [7], \design122_12_5_inst.register_instance10094.data_out [7], \$abc$157566$new_new_n2824__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [7] }),
    .Y(\$abc$157566$new_new_n3943__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h4bb4b44b)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158874  (
    .A({ \$abc$157566$new_new_n3943__ , \$abc$157566$new_new_n3942__ , \$abc$157566$new_new_n3941__ , \design122_12_5_inst.register_instance543.data_out [7], \$abc$157566$new_new_n2800__  }),
    .Y(\$iopadmap$out [7])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h4040ff4000000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158875  (
    .A({ \design122_12_5_inst.register_instance543.data_out [11], \$abc$157566$new_new_n2809__ , \$abc$157566$new_new_n2806__ , \$abc$157566$new_new_n2813__ , \design122_12_5_inst.register_instance543.data_out [13], \design122_12_5_inst.register_instance543.data_out [15] }),
    .Y(\$abc$157566$new_new_n3945__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h9669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158876  (
    .A({ \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [11], \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [11], \design122_12_5_inst.register_instance110104.data_out [11], \design122_12_5_inst.register_instance10094.data_out [11] }),
    .Y(\$abc$157566$new_new_n3946__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'hd72828d728d7d728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158877  (
    .A({ \$abc$157566$new_new_n3946__ , \$abc$157566$new_new_n3945__ , \$abc$157566$new_new_n2836__ , emulate_reset_emu_srst_new_data_1610[11], emulate_reset_emu_srst_new_data_1576[11], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$iopadmap$out [11])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h9669699669969669)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158878  (
    .A({ \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [13], \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [13], \design122_12_5_inst.register_instance110104.data_out [13], \design122_12_5_inst.register_instance10094.data_out [13], \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [13], \design122_12_5_inst.encoder_instance874.data_out [31] }),
    .Y(\$abc$157566$new_new_n3948__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h28d7d728)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158879  (
    .A({ \$abc$157566$new_new_n3948__ , \design122_12_5_inst.encoder_instance434.data_out [31], emulate_reset_emu_srst_new_data_1610[13], emulate_reset_emu_srst_new_data_1576[13], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3949__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h00ff00ff00ff1fff)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158880  (
    .A({ \$abc$157566$new_new_n2816__ , \$abc$157566$new_new_n2817__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [13], \$abc$157566$new_new_n2834__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [10], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [11] }),
    .Y(\$abc$157566$new_new_n3950__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h4bb4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158881  (
    .A({ \$abc$157566$new_new_n3950__ , \$abc$157566$new_new_n3949__ , \design122_12_5_inst.register_instance543.data_out [13], \$abc$157566$new_new_n2814__  }),
    .Y(\$iopadmap$out [13])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hd72828d7)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158882  (
    .A({ \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [15], \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15], emulate_reset_emu_srst_new_data_1610[15], emulate_reset_emu_srst_new_data_1576[15], emulate_reset_emu_srst_sel_1523 }),
    .Y(\$abc$157566$new_new_n3952__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h69)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158883  (
    .A({ \design122_12_5_inst.register_instance110104.data_out [15], \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [15], \design122_12_5_inst.register_instance10094.data_out [15] }),
    .Y(\$abc$157566$new_new_n3953__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'heac0153f)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158884  (
    .A({ \$abc$157566$new_new_n3953__ , \$abc$157566$new_new_n2816__ , \$abc$157566$new_new_n2817__ , \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [11], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [15] }),
    .Y(\$abc$157566$new_new_n3954__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'hb44b4bb4)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158885  (
    .A({ \$abc$157566$new_new_n3954__ , \$abc$157566$new_new_n3952__ , \$abc$157566$new_new_n2801__ , \design122_12_5_inst.register_instance543.data_out [15], \$abc$157566$new_new_n2811__  }),
    .Y(\$iopadmap$out [15])
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158886  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [9], d_in8[9], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0000_li0000 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff00000000)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158887  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [8], \$abc$157566$new_new_n3214__ , \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [6], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [7], \design122_12_5_inst.memory_cntrl_instance10092.wr_addr [9] }),
    .Y(\$abc$111924$li0170_li0170 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158888  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [6], d_in8[6], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0003_li0003 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158889  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [8], d_in8[8], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0001_li0001 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158890  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [7], d_in8[7], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0002_li0002 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158891  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [3], d_in8[3], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0006_li0006 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158892  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [5], d_in8[5], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0004_li0004 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158893  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [4], d_in8[4], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0005_li0005 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158894  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [2], d_in8[2], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0009_li0009 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158895  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [31], d_in8[31], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0007_li0007 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158896  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [30], d_in8[30], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0008_li0008 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158897  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [27], d_in8[27], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0012_li0012 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158898  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [29], d_in8[29], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0010_li0010 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158899  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [28], d_in8[28], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0011_li0011 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158900  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [24], d_in8[24], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0015_li0015 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158901  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [26], d_in8[26], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0013_li0013 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158902  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [25], d_in8[25], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0014_li0014 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158903  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [21], d_in8[21], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0018_li0018 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158904  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [23], d_in8[23], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0016_li0016 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158905  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [22], d_in8[22], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0017_li0017 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158906  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [19], d_in8[19], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0021_li0021 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158907  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [20], d_in8[20], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0019_li0019 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158908  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [1], d_in8[1], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0020_li0020 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158909  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [11], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [11], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0045_li0045 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158910  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [13], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [13], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0043_li0043 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158911  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [12], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [12], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0044_li0044 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158912  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [14], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [14], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0042_li0042 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158913  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [1], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [1], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0040_li0040 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158914  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [15], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [15], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0041_li0041 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158915  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [16], d_in8[16], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0024_li0024 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158916  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [18], d_in8[18], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0022_li0022 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158917  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [17], d_in8[17], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0023_li0023 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158918  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [10], d_in8[10], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0030_li0030 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158919  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [12], d_in8[12], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0028_li0028 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158920  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [11], d_in8[11], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0029_li0029 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158921  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [5], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [5], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0036_li0036 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158922  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [7], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [7], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0034_li0034 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158923  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [6], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [6], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0035_li0035 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158924  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [2], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [2], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0039_li0039 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158925  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [4], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [4], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0037_li0037 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158926  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [3], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [3], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0038_li0038 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158927  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [13], d_in8[13], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0027_li0027 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158928  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [15], d_in8[15], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0025_li0025 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158929  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [14], d_in8[14], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0026_li0026 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158930  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [8], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [8], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0033_li0033 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158931  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance980.wr_data_mem [0], d_in8[0], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0031_li0031 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h44f0)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158932  (
    .A({ \$abc$157566$new_new_n3216__ , \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [9], \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [9], \$abc$157566$new_new_n3215__  }),
    .Y(\$abc$111924$li0032_li0032 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$157566$auto$blifparse.cc:535:parse_blif$158933  (
    .A(\$iopadmap$rst ),
    .Y(\$abc$157566$auto$simplemap.cc:339:simplemap_lut$121420[2] )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$auto$clkbufmap.cc:265:execute$158934  (
    .I(\$iopadmap$clk ),
    .O(\$auto$clkbufmap.cc:298:execute$158936 )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.clk  (
    .EN(1'h1),
    .I(clk),
    .O(\$iopadmap$clk )
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in  (
    .EN(1'h1),
    .I(in[0]),
    .O(\$iopadmap$in [0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_1  (
    .EN(1'h1),
    .I(in[1]),
    .O(\$iopadmap$in [1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_10  (
    .EN(1'h1),
    .I(in[10]),
    .O(\$iopadmap$in [10])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_11  (
    .EN(1'h1),
    .I(in[11]),
    .O(\$iopadmap$in [11])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_12  (
    .EN(1'h1),
    .I(in[12]),
    .O(\$iopadmap$in [12])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_13  (
    .EN(1'h1),
    .I(in[13]),
    .O(\$iopadmap$in [13])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_14  (
    .EN(1'h1),
    .I(in[14]),
    .O(\$iopadmap$in [14])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_15  (
    .EN(1'h1),
    .I(in[15]),
    .O(\$iopadmap$in [15])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_16  (
    .EN(1'h1),
    .I(in[16]),
    .O(\$iopadmap$in [16])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_17  (
    .EN(1'h1),
    .I(in[17]),
    .O(\$iopadmap$in [17])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_18  (
    .EN(1'h1),
    .I(in[18]),
    .O(\$iopadmap$in [18])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_19  (
    .EN(1'h1),
    .I(in[19]),
    .O(\$iopadmap$in [19])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_2  (
    .EN(1'h1),
    .I(in[2]),
    .O(\$iopadmap$in [2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_20  (
    .EN(1'h1),
    .I(in[20]),
    .O(\$iopadmap$in [20])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_21  (
    .EN(1'h1),
    .I(in[21]),
    .O(\$iopadmap$in [21])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_22  (
    .EN(1'h1),
    .I(in[22]),
    .O(\$iopadmap$in [22])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_23  (
    .EN(1'h1),
    .I(in[23]),
    .O(\$iopadmap$in [23])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_24  (
    .EN(1'h1),
    .I(in[24]),
    .O(\$iopadmap$in [24])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_25  (
    .EN(1'h1),
    .I(in[25]),
    .O(\$iopadmap$in [25])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_26  (
    .EN(1'h1),
    .I(in[26]),
    .O(\$iopadmap$in [26])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_27  (
    .EN(1'h1),
    .I(in[27]),
    .O(\$iopadmap$in [27])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_28  (
    .EN(1'h1),
    .I(in[28]),
    .O(\$iopadmap$in [28])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_29  (
    .EN(1'h1),
    .I(in[29]),
    .O(\$iopadmap$in [29])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_3  (
    .EN(1'h1),
    .I(in[3]),
    .O(\$iopadmap$in [3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_30  (
    .EN(1'h1),
    .I(in[30]),
    .O(\$iopadmap$in [30])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_31  (
    .EN(1'h1),
    .I(in[31]),
    .O(\$iopadmap$in [31])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_4  (
    .EN(1'h1),
    .I(in[4]),
    .O(\$iopadmap$in [4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_5  (
    .EN(1'h1),
    .I(in[5]),
    .O(\$iopadmap$in [5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_6  (
    .EN(1'h1),
    .I(in[6]),
    .O(\$iopadmap$in [6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_7  (
    .EN(1'h1),
    .I(in[7]),
    .O(\$iopadmap$in [7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_8  (
    .EN(1'h1),
    .I(in[8]),
    .O(\$iopadmap$in [8])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.in_9  (
    .EN(1'h1),
    .I(in[9]),
    .O(\$iopadmap$in [9])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out  (
    .I(\$iopadmap$out [0]),
    .O(out[0])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_1  (
    .I(\$iopadmap$out [1]),
    .O(out[1])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_10  (
    .I(\$iopadmap$out [10]),
    .O(out[10])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_11  (
    .I(\$iopadmap$out [11]),
    .O(out[11])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_12  (
    .I(\$iopadmap$out [12]),
    .O(out[12])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_13  (
    .I(\$iopadmap$out [13]),
    .O(out[13])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_14  (
    .I(\$iopadmap$out [14]),
    .O(out[14])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_15  (
    .I(\$iopadmap$out [15]),
    .O(out[15])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_16  (
    .I(\$iopadmap$out [16]),
    .O(out[16])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_17  (
    .I(\$iopadmap$out [17]),
    .O(out[17])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_18  (
    .I(\$iopadmap$out [18]),
    .O(out[18])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_19  (
    .I(\$iopadmap$out [19]),
    .O(out[19])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_2  (
    .I(\$iopadmap$out [2]),
    .O(out[2])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_20  (
    .I(\$iopadmap$out [20]),
    .O(out[20])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_21  (
    .I(\$iopadmap$out [21]),
    .O(out[21])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_22  (
    .I(\$iopadmap$out [22]),
    .O(out[22])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_23  (
    .I(\$iopadmap$out [23]),
    .O(out[23])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_24  (
    .I(\$iopadmap$out [24]),
    .O(out[24])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_25  (
    .I(\$iopadmap$out [25]),
    .O(out[25])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_26  (
    .I(\$iopadmap$out [26]),
    .O(out[26])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_27  (
    .I(\$iopadmap$out [27]),
    .O(out[27])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_28  (
    .I(\$iopadmap$out [28]),
    .O(out[28])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_29  (
    .I(\$iopadmap$out [29]),
    .O(out[29])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_3  (
    .I(\$iopadmap$out [3]),
    .O(out[3])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_30  (
    .I(\$iopadmap$out [30]),
    .O(out[30])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_31  (
    .I(\$iopadmap$out [31]),
    .O(out[31])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_4  (
    .I(\$iopadmap$out [4]),
    .O(out[4])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_5  (
    .I(\$iopadmap$out [5]),
    .O(out[5])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_6  (
    .I(\$iopadmap$out [6]),
    .O(out[6])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_7  (
    .I(\$iopadmap$out [7]),
    .O(out[7])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_8  (
    .I(\$iopadmap$out [8]),
    .O(out[8])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$iopadmap$design122_12_5_top.out_9  (
    .I(\$iopadmap$out [9]),
    .O(out[9])
  );
  (* keep = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$iopadmap$design122_12_5_top.rst  (
    .EN(1'h1),
    .I(rst),
    .O(\$iopadmap$rst )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance10092.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1525),
    .RDATA_B(\$techmap1725\design122_12_5_inst.memory_cntrl_instance10092.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1527 [35:32]),
    .RPARITY_B(\$techmap1725\design122_12_5_inst.memory_cntrl_instance10092.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ 8'h00, \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [23:22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], 9'h000, \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6], 4'h0 }),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance102.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1542),
    .RDATA_B(\$techmap1726\design122_12_5_inst.memory_cntrl_instance102.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1544 [35:32]),
    .RPARITY_B(\$techmap1726\design122_12_5_inst.memory_cntrl_instance102.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23:22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [18], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [4:2], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2] }),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance110101.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1559),
    .RDATA_B(\$techmap1727\design122_12_5_inst.memory_cntrl_instance110101.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1561 [35:32]),
    .RPARITY_B(\$techmap1727\design122_12_5_inst.memory_cntrl_instance110101.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [18], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [4:2], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2] }),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance120114.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1576),
    .RDATA_B(\$techmap1728\design122_12_5_inst.memory_cntrl_instance120114.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1578 [35:32]),
    .RPARITY_B(\$techmap1728\design122_12_5_inst.memory_cntrl_instance120114.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23:22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [18], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [4:2], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2] }),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance210.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1593),
    .RDATA_B(\$techmap1729\design122_12_5_inst.memory_cntrl_instance210.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1595 [35:32]),
    .RPARITY_B(\$techmap1729\design122_12_5_inst.memory_cntrl_instance210.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B(\design122_12_5_inst.memory_cntrl_instance210.wr_data_mem ),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance324.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1610),
    .RDATA_B(\$techmap1730\design122_12_5_inst.memory_cntrl_instance324.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1612 [35:32]),
    .RPARITY_B(\$techmap1730\design122_12_5_inst.memory_cntrl_instance324.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23:22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [18], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [4:2], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2] }),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance433.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1627),
    .RDATA_B(\$techmap1731\design122_12_5_inst.memory_cntrl_instance433.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1629 [35:32]),
    .RPARITY_B(\$techmap1731\design122_12_5_inst.memory_cntrl_instance433.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ 16'h0000, \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [15:0] }),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance542.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1644),
    .RDATA_B(\$techmap1732\design122_12_5_inst.memory_cntrl_instance542.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1646 [35:32]),
    .RPARITY_B(\$techmap1732\design122_12_5_inst.memory_cntrl_instance542.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [18], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [4:2], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2] }),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance653.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1661),
    .RDATA_B(\$techmap1733\design122_12_5_inst.memory_cntrl_instance653.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1663 [35:32]),
    .RPARITY_B(\$techmap1733\design122_12_5_inst.memory_cntrl_instance653.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ 21'h000000, \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], 1'h0, \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], 3'h0, \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] }),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance761.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1678),
    .RDATA_B(\$techmap1734\design122_12_5_inst.memory_cntrl_instance761.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1680 [35:32]),
    .RPARITY_B(\$techmap1734\design122_12_5_inst.memory_cntrl_instance761.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ 16'h0000, \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [15:0] }),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance873.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1695),
    .RDATA_B(\$techmap1735\design122_12_5_inst.memory_cntrl_instance873.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1697 [35:32]),
    .RPARITY_B(\$techmap1735\design122_12_5_inst.memory_cntrl_instance873.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B({ 16'h0000, \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [15:0] }),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_02_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:678.6-697.5" *)
  TDP_RAM36K #(
    .INIT(32768'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT_PARITY(4096'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A(32'h00000024),
    .READ_WIDTH_B(32'h00000024),
    .WRITE_WIDTH_A(32'h00000024),
    .WRITE_WIDTH_B(32'h00000024)
  ) \design122_12_5_inst.memory_cntrl_instance980.mem.mem.0.0  (
    .ADDR_A({ \design122_12_5_inst.memory_cntrl_instance10092.rd_addr , 5'h00 }),
    .ADDR_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_addr , 5'h00 }),
    .BE_A(4'h0),
    .BE_B({ \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en , \design122_12_5_inst.memory_cntrl_instance10092.wr_en  }),
    .CLK_A(\$auto$clkbufmap.cc:298:execute$158936 ),
    .CLK_B(\$auto$clkbufmap.cc:298:execute$158936 ),
    .RDATA_A(emulate_reset_emu_srst_new_data_1712),
    .RDATA_B(\$techmap1736\design122_12_5_inst.memory_cntrl_instance980.mem.mem.0.0.DOBDO [31:0]),
    .REN_A(\design122_12_5_inst.memory_cntrl_instance10092.rd_en ),
    .REN_B(1'h0),
    .RPARITY_A(\$auto$memory_libmap.cc:2027:emit_port$1714 [35:32]),
    .RPARITY_B(\$techmap1736\design122_12_5_inst.memory_cntrl_instance980.mem.mem.0.0.DOBDO [35:32]),
    .WDATA_A(32'hffffffff),
    .WDATA_B(\design122_12_5_inst.memory_cntrl_instance980.wr_data_mem ),
    .WEN_A(1'h0),
    .WEN_B(\design122_12_5_inst.memory_cntrl_instance10092.wr_en ),
    .WPARITY_A(4'hf),
    .WPARITY_B(4'hx)
  );
  assign \$auto$memory_libmap.cc:2027:emit_port$1527 [31:0] = emulate_reset_emu_srst_new_data_1525;
  assign \$auto$memory_libmap.cc:2027:emit_port$1544 [31:0] = emulate_reset_emu_srst_new_data_1542;
  assign \$auto$memory_libmap.cc:2027:emit_port$1561 [31:0] = emulate_reset_emu_srst_new_data_1559;
  assign \$auto$memory_libmap.cc:2027:emit_port$1578 [31:0] = emulate_reset_emu_srst_new_data_1576;
  assign \$auto$memory_libmap.cc:2027:emit_port$1595 [31:0] = emulate_reset_emu_srst_new_data_1593;
  assign \$auto$memory_libmap.cc:2027:emit_port$1612 [31:0] = emulate_reset_emu_srst_new_data_1610;
  assign \$auto$memory_libmap.cc:2027:emit_port$1629 [31:0] = emulate_reset_emu_srst_new_data_1627;
  assign \$auto$memory_libmap.cc:2027:emit_port$1646 [31:0] = emulate_reset_emu_srst_new_data_1644;
  assign \$auto$memory_libmap.cc:2027:emit_port$1663 [31:0] = emulate_reset_emu_srst_new_data_1661;
  assign \$auto$memory_libmap.cc:2027:emit_port$1680 [31:0] = emulate_reset_emu_srst_new_data_1678;
  assign \$auto$memory_libmap.cc:2027:emit_port$1697 [31:0] = emulate_reset_emu_srst_new_data_1695;
  assign \$auto$memory_libmap.cc:2027:emit_port$1714 [31:0] = emulate_reset_emu_srst_new_data_1712;
  assign \$auto$memory_libmap.cc:2436:execute$1515  = 32'h00000000;
  assign \$auto$memory_libmap.cc:2436:execute$1532  = 32'h00000000;
  assign \$auto$memory_libmap.cc:2436:execute$1549  = 32'h00000000;
  assign \$auto$memory_libmap.cc:2436:execute$1566  = 32'h00000000;
  assign \$auto$memory_libmap.cc:2436:execute$1583  = 32'h00000000;
  assign \$auto$memory_libmap.cc:2436:execute$1600  = 32'h00000000;
  assign \$auto$memory_libmap.cc:2436:execute$1617  = 32'h00000000;
  assign \$auto$memory_libmap.cc:2436:execute$1634 [23:0] = 24'h000000;
  assign \$auto$memory_libmap.cc:2436:execute$1651  = 32'h00000000;
  assign \$auto$memory_libmap.cc:2436:execute$1668 [23:0] = 24'h000000;
  assign \$auto$memory_libmap.cc:2436:execute$1685  = 32'h00000000;
  assign \$auto$memory_libmap.cc:2436:execute$1702  = 32'h00000000;
  assign \$auto$memory_libmap.cc:2437:execute$1516  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1533  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1550  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1567  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1584  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1601  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1618  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1635  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1652  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1669  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1686  = emulate_reset_emu_srst_sel_1523;
  assign \$auto$memory_libmap.cc:2437:execute$1703  = emulate_reset_emu_srst_sel_1523;
  assign { \design122_12_5_inst.encoder_instance100.data_out [31:24], \design122_12_5_inst.encoder_instance100.data_out [21:19], \design122_12_5_inst.encoder_instance100.data_out [17:12], \design122_12_5_inst.encoder_instance100.data_out [9:5], \design122_12_5_inst.encoder_instance100.data_out [1:0] } = { 8'hxx, \design122_12_5_inst.encoder_instance100.data_out [22], \design122_12_5_inst.encoder_instance100.data_out [22], \design122_12_5_inst.encoder_instance100.data_out [22], \design122_12_5_inst.encoder_instance100.data_out [22], \design122_12_5_inst.encoder_instance100.data_out [22], \design122_12_5_inst.encoder_instance100.data_out [22], \design122_12_5_inst.encoder_instance100.data_out [23], \design122_12_5_inst.encoder_instance100.data_out [23], \design122_12_5_inst.encoder_instance100.data_out [23], \design122_12_5_inst.encoder_instance100.data_out [11:10], \design122_12_5_inst.encoder_instance100.data_out [10], \design122_12_5_inst.encoder_instance100.data_out [22], \design122_12_5_inst.encoder_instance100.data_out [11], \design122_12_5_inst.encoder_instance100.data_out [2], \design122_12_5_inst.encoder_instance100.data_out [2] };
  assign { \design122_12_5_inst.encoder_instance10090.data_out [30:23], \design122_12_5_inst.encoder_instance10090.data_out [21:19], \design122_12_5_inst.encoder_instance10090.data_out [17:12], \design122_12_5_inst.encoder_instance10090.data_out [9:5], \design122_12_5_inst.encoder_instance10090.data_out [1:0] } = { \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [22], \design122_12_5_inst.encoder_instance10090.data_out [22], \design122_12_5_inst.encoder_instance10090.data_out [22], \design122_12_5_inst.encoder_instance10090.data_out [22], \design122_12_5_inst.encoder_instance10090.data_out [22], \design122_12_5_inst.encoder_instance10090.data_out [22], \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [31], \design122_12_5_inst.encoder_instance10090.data_out [11:10], \design122_12_5_inst.encoder_instance10090.data_out [10], \design122_12_5_inst.encoder_instance10090.data_out [22], \design122_12_5_inst.encoder_instance10090.data_out [11], \design122_12_5_inst.encoder_instance10090.data_out [2], \design122_12_5_inst.encoder_instance10090.data_out [2] };
  assign { \design122_12_5_inst.encoder_instance110100.data_out [30:23], \design122_12_5_inst.encoder_instance110100.data_out [21:19], \design122_12_5_inst.encoder_instance110100.data_out [17:12], \design122_12_5_inst.encoder_instance110100.data_out [9:5], \design122_12_5_inst.encoder_instance110100.data_out [1:0] } = { \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [22], \design122_12_5_inst.encoder_instance110100.data_out [22], \design122_12_5_inst.encoder_instance110100.data_out [22], \design122_12_5_inst.encoder_instance110100.data_out [22], \design122_12_5_inst.encoder_instance110100.data_out [22], \design122_12_5_inst.encoder_instance110100.data_out [22], \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [31], \design122_12_5_inst.encoder_instance110100.data_out [11:10], \design122_12_5_inst.encoder_instance110100.data_out [10], \design122_12_5_inst.encoder_instance110100.data_out [22], \design122_12_5_inst.encoder_instance110100.data_out [11], \design122_12_5_inst.encoder_instance110100.data_out [2], \design122_12_5_inst.encoder_instance110100.data_out [2] };
  assign { \design122_12_5_inst.encoder_instance120112.data_out [31:24], \design122_12_5_inst.encoder_instance120112.data_out [21:19], \design122_12_5_inst.encoder_instance120112.data_out [17:12], \design122_12_5_inst.encoder_instance120112.data_out [9:5], \design122_12_5_inst.encoder_instance120112.data_out [1:0] } = { 8'hxx, \design122_12_5_inst.encoder_instance120112.data_out [22], \design122_12_5_inst.encoder_instance120112.data_out [22], \design122_12_5_inst.encoder_instance120112.data_out [22], \design122_12_5_inst.encoder_instance120112.data_out [22], \design122_12_5_inst.encoder_instance120112.data_out [22], \design122_12_5_inst.encoder_instance120112.data_out [22], \design122_12_5_inst.encoder_instance120112.data_out [23], \design122_12_5_inst.encoder_instance120112.data_out [23], \design122_12_5_inst.encoder_instance120112.data_out [23], \design122_12_5_inst.encoder_instance120112.data_out [11:10], \design122_12_5_inst.encoder_instance120112.data_out [10], \design122_12_5_inst.encoder_instance120112.data_out [22], \design122_12_5_inst.encoder_instance120112.data_out [11], \design122_12_5_inst.encoder_instance120112.data_out [2], \design122_12_5_inst.encoder_instance120112.data_out [2] };
  assign { \design122_12_5_inst.encoder_instance211.data_out [31:24], \design122_12_5_inst.encoder_instance211.data_out [21:19], \design122_12_5_inst.encoder_instance211.data_out [17:12], \design122_12_5_inst.encoder_instance211.data_out [9:5], \design122_12_5_inst.encoder_instance211.data_out [1:0] } = { 8'hxx, \design122_12_5_inst.encoder_instance211.data_out [22], \design122_12_5_inst.encoder_instance211.data_out [22], \design122_12_5_inst.encoder_instance211.data_out [22], \design122_12_5_inst.encoder_instance211.data_out [22], \design122_12_5_inst.encoder_instance211.data_out [22], \design122_12_5_inst.encoder_instance211.data_out [22], \design122_12_5_inst.encoder_instance211.data_out [23], \design122_12_5_inst.encoder_instance211.data_out [23], \design122_12_5_inst.encoder_instance211.data_out [23], \design122_12_5_inst.encoder_instance211.data_out [11:10], \design122_12_5_inst.encoder_instance211.data_out [10], \design122_12_5_inst.encoder_instance211.data_out [22], \design122_12_5_inst.encoder_instance211.data_out [11], \design122_12_5_inst.encoder_instance211.data_out [2], \design122_12_5_inst.encoder_instance211.data_out [2] };
  assign { \design122_12_5_inst.encoder_instance322.data_out [31:24], \design122_12_5_inst.encoder_instance322.data_out [21:19], \design122_12_5_inst.encoder_instance322.data_out [17:12], \design122_12_5_inst.encoder_instance322.data_out [9:5], \design122_12_5_inst.encoder_instance322.data_out [1:0] } = { 8'hxx, \design122_12_5_inst.encoder_instance322.data_out [22], \design122_12_5_inst.encoder_instance322.data_out [22], \design122_12_5_inst.encoder_instance322.data_out [22], \design122_12_5_inst.encoder_instance322.data_out [22], \design122_12_5_inst.encoder_instance322.data_out [22], \design122_12_5_inst.encoder_instance322.data_out [22], \design122_12_5_inst.encoder_instance322.data_out [23], \design122_12_5_inst.encoder_instance322.data_out [23], \design122_12_5_inst.encoder_instance322.data_out [23], \design122_12_5_inst.encoder_instance322.data_out [11:10], \design122_12_5_inst.encoder_instance322.data_out [10], \design122_12_5_inst.encoder_instance322.data_out [22], \design122_12_5_inst.encoder_instance322.data_out [11], \design122_12_5_inst.encoder_instance322.data_out [2], \design122_12_5_inst.encoder_instance322.data_out [2] };
  assign { \design122_12_5_inst.encoder_instance434.data_out [30:23], \design122_12_5_inst.encoder_instance434.data_out [21:19], \design122_12_5_inst.encoder_instance434.data_out [17:12], \design122_12_5_inst.encoder_instance434.data_out [9:5], \design122_12_5_inst.encoder_instance434.data_out [1:0] } = { \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [22], \design122_12_5_inst.encoder_instance434.data_out [22], \design122_12_5_inst.encoder_instance434.data_out [22], \design122_12_5_inst.encoder_instance434.data_out [22], \design122_12_5_inst.encoder_instance434.data_out [22], \design122_12_5_inst.encoder_instance434.data_out [22], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [31], \design122_12_5_inst.encoder_instance434.data_out [11:10], \design122_12_5_inst.encoder_instance434.data_out [10], \design122_12_5_inst.encoder_instance434.data_out [22], \design122_12_5_inst.encoder_instance434.data_out [11], \design122_12_5_inst.encoder_instance434.data_out [2], \design122_12_5_inst.encoder_instance434.data_out [2] };
  assign { \design122_12_5_inst.encoder_instance541.data_out [30:23], \design122_12_5_inst.encoder_instance541.data_out [21:19], \design122_12_5_inst.encoder_instance541.data_out [17:12], \design122_12_5_inst.encoder_instance541.data_out [9:5], \design122_12_5_inst.encoder_instance541.data_out [1:0] } = { \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [22], \design122_12_5_inst.encoder_instance541.data_out [22], \design122_12_5_inst.encoder_instance541.data_out [22], \design122_12_5_inst.encoder_instance541.data_out [22], \design122_12_5_inst.encoder_instance541.data_out [22], \design122_12_5_inst.encoder_instance541.data_out [22], \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [31], \design122_12_5_inst.encoder_instance541.data_out [11:10], \design122_12_5_inst.encoder_instance541.data_out [10], \design122_12_5_inst.encoder_instance541.data_out [22], \design122_12_5_inst.encoder_instance541.data_out [11], \design122_12_5_inst.encoder_instance541.data_out [2], \design122_12_5_inst.encoder_instance541.data_out [2] };
  assign \design122_12_5_inst.encoder_instance652.data_out  = { 21'h000000, \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , 1'h0, \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , 3'h0, \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c  };
  assign \design122_12_5_inst.encoder_instance763.data_out  = { 21'h000000, \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , 1'h0, \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , 3'h0, \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c , \design122_12_5_inst.full_adder_instance10093.full_adder_inst.c  };
  assign { \design122_12_5_inst.encoder_instance874.data_out [30:23], \design122_12_5_inst.encoder_instance874.data_out [21:19], \design122_12_5_inst.encoder_instance874.data_out [17:12], \design122_12_5_inst.encoder_instance874.data_out [9:5], \design122_12_5_inst.encoder_instance874.data_out [1:0] } = { \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [22], \design122_12_5_inst.encoder_instance874.data_out [22], \design122_12_5_inst.encoder_instance874.data_out [22], \design122_12_5_inst.encoder_instance874.data_out [22], \design122_12_5_inst.encoder_instance874.data_out [22], \design122_12_5_inst.encoder_instance874.data_out [22], \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [31], \design122_12_5_inst.encoder_instance874.data_out [11:10], \design122_12_5_inst.encoder_instance874.data_out [10], \design122_12_5_inst.encoder_instance874.data_out [22], \design122_12_5_inst.encoder_instance874.data_out [11], \design122_12_5_inst.encoder_instance874.data_out [2], \design122_12_5_inst.encoder_instance874.data_out [2] };
  assign { \design122_12_5_inst.encoder_instance981.data_out [31:24], \design122_12_5_inst.encoder_instance981.data_out [21:19], \design122_12_5_inst.encoder_instance981.data_out [17:12], \design122_12_5_inst.encoder_instance981.data_out [9:5], \design122_12_5_inst.encoder_instance981.data_out [1:0] } = { 8'hxx, \design122_12_5_inst.encoder_instance981.data_out [22], \design122_12_5_inst.encoder_instance981.data_out [22], \design122_12_5_inst.encoder_instance981.data_out [22], \design122_12_5_inst.encoder_instance981.data_out [22], \design122_12_5_inst.encoder_instance981.data_out [22], \design122_12_5_inst.encoder_instance981.data_out [22], \design122_12_5_inst.encoder_instance981.data_out [23], \design122_12_5_inst.encoder_instance981.data_out [23], \design122_12_5_inst.encoder_instance981.data_out [23], \design122_12_5_inst.encoder_instance981.data_out [11:10], \design122_12_5_inst.encoder_instance981.data_out [10], \design122_12_5_inst.encoder_instance981.data_out [22], \design122_12_5_inst.encoder_instance981.data_out [11], \design122_12_5_inst.encoder_instance981.data_out [2], \design122_12_5_inst.encoder_instance981.data_out [2] };
  assign \design122_12_5_inst.full_adder_instance10093.full_adder_inst.data_out [31:16] = 16'hxx00;
  assign \design122_12_5_inst.full_adder_instance104.full_adder_inst.data_out [31:16] = 16'h0000;
  assign \design122_12_5_inst.full_adder_instance110102.full_adder_inst.data_out [31:16] = 16'hxx00;
  assign \design122_12_5_inst.full_adder_instance120111.full_adder_inst.data_out [31:16] = 16'h0000;
  assign { \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [15], \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [13:8], \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [1:0] } = { 1'h0, \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [14], \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [14], 4'h0, \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2], \design122_12_5_inst.full_adder_instance214.full_adder_inst.a [2] };
  assign { \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [14:8], \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [5:3], \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [1:0] } = { 1'h0, \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6], \design122_12_5_inst.full_adder_instance214.full_adder_inst.b [6] };
  assign { \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [31:16], \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [12:8] } = { 16'h0000, \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [14], \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15], 1'h0, \design122_12_5_inst.full_adder_instance214.full_adder_inst.data_out [15], 1'h0 };
  assign \design122_12_5_inst.full_adder_instance321.full_adder_inst.data_out [31:16] = 16'h0000;
  assign \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [14:8] = { 1'h0, \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], 1'h0 };
  assign \design122_12_5_inst.full_adder_instance432.full_adder_inst.data_out [31:16] = 16'h0000;
  assign \design122_12_5_inst.full_adder_instance540.full_adder_inst.data_out [31:16] = 16'h0000;
  assign \design122_12_5_inst.full_adder_instance654.full_adder_inst.data_out [31:16] = 16'h0000;
  assign \design122_12_5_inst.full_adder_instance760.full_adder_inst.data_out [31:16] = 16'h0000;
  assign \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [14:8] = { 1'h0, \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance872.full_adder_inst.b [15], 1'h0 };
  assign \design122_12_5_inst.full_adder_instance872.full_adder_inst.data_out [31:16] = 16'h0000;
  assign { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [13:12], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [9:5], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [1:0] } = { \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [11:10], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [10], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [11], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [2] };
  assign { \design122_12_5_inst.full_adder_instance983.full_adder_inst.b [15:3], \design122_12_5_inst.full_adder_instance983.full_adder_inst.b [1:0] } = { \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance432.full_adder_inst.b [15], 1'h0, \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [14], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15], \design122_12_5_inst.full_adder_instance983.full_adder_inst.a [15] };
  assign { \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [31:16], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [12], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [9:8], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [6] } = { 16'h0000, \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [14], \design122_12_5_inst.full_adder_instance983.full_adder_inst.data_out [11:10], 1'h0 };
  assign \design122_12_5_inst.memory_cntrl_instance10092.state [0] = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign { \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [31:24], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [21:7], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [5:0] } = { 8'h00, \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [22], 9'h000, \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6], \design122_12_5_inst.memory_cntrl_instance10092.wr_data_mem [6], 4'h0 };
  assign \design122_12_5_inst.memory_cntrl_instance102.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance102.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance102.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance102.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance102.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign { \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [30:24], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [21:19], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [17:12], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [9:5], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [1:0] } = { 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [11], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2], \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [2] };
  assign \design122_12_5_inst.memory_cntrl_instance102.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.memory_cntrl_instance110101.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance110101.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance110101.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance110101.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance110101.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign { \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [30:23], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [21:19], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [17:12], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [9:5], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [1:0] } = { \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [11], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2], \design122_12_5_inst.memory_cntrl_instance110101.wr_data_mem [2] };
  assign \design122_12_5_inst.memory_cntrl_instance110101.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.memory_cntrl_instance120114.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance120114.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance120114.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance120114.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance120114.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign { \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [31:24], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [21:19], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [17:12], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [9:5], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [1:0] } = { \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [11], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2], \design122_12_5_inst.memory_cntrl_instance120114.wr_data_mem [2] };
  assign \design122_12_5_inst.memory_cntrl_instance120114.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.memory_cntrl_instance210.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance210.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance210.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance210.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance210.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance210.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.memory_cntrl_instance324.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance324.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance324.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance324.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance324.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign { \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [31:24], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [21:19], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [17:12], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [9:5], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [1:0] } = { \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance102.wr_data_mem [31], 1'h0, \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [23], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [11], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2], \design122_12_5_inst.memory_cntrl_instance324.wr_data_mem [2] };
  assign \design122_12_5_inst.memory_cntrl_instance324.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.memory_cntrl_instance433.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance433.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance433.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance433.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance433.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance433.wr_data_mem [31:16] = 16'h0000;
  assign \design122_12_5_inst.memory_cntrl_instance433.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.memory_cntrl_instance542.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance542.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance542.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance542.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance542.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign { \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [30:23], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [21:19], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [17:12], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [9:5], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [1:0] } = { \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [31], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11:10], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [22], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [11], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2], \design122_12_5_inst.memory_cntrl_instance542.wr_data_mem [2] };
  assign \design122_12_5_inst.memory_cntrl_instance542.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.memory_cntrl_instance653.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance653.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance653.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance653.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance653.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign { \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [31:11], \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [9:0] } = { 22'h000000, \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], 3'h0, \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10], \design122_12_5_inst.memory_cntrl_instance653.wr_data_mem [10] };
  assign \design122_12_5_inst.memory_cntrl_instance653.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.memory_cntrl_instance761.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance761.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance761.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance761.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance761.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance761.wr_data_mem [31:16] = 16'h0000;
  assign \design122_12_5_inst.memory_cntrl_instance761.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.memory_cntrl_instance873.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance873.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance873.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance873.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance873.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance873.wr_data_mem [31:16] = 16'h0000;
  assign \design122_12_5_inst.memory_cntrl_instance873.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.memory_cntrl_instance980.rd_addr  = \design122_12_5_inst.memory_cntrl_instance10092.rd_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance980.rd_en  = \design122_12_5_inst.memory_cntrl_instance10092.rd_en ;
  assign \design122_12_5_inst.memory_cntrl_instance980.reset_mem  = \design122_12_5_inst.memory_cntrl_instance10092.reset_mem ;
  assign \design122_12_5_inst.memory_cntrl_instance980.state  = { \design122_12_5_inst.memory_cntrl_instance10092.state [1], \design122_12_5_inst.memory_cntrl_instance10092.reset_mem  };
  assign \design122_12_5_inst.memory_cntrl_instance980.wr_addr  = \design122_12_5_inst.memory_cntrl_instance10092.wr_addr ;
  assign \design122_12_5_inst.memory_cntrl_instance980.wr_en  = \design122_12_5_inst.memory_cntrl_instance10092.wr_en ;
  assign \design122_12_5_inst.register_instance10094.data_out [31:16] = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 9'h000 };
  assign { \design122_12_5_inst.register_instance101.data_out [31:24], \design122_12_5_inst.register_instance101.data_out [21:19], \design122_12_5_inst.register_instance101.data_out [17:12], \design122_12_5_inst.register_instance101.data_out [9:5], \design122_12_5_inst.register_instance101.data_out [1:0] } = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.register_instance101.data_out [22], \design122_12_5_inst.register_instance101.data_out [22], \design122_12_5_inst.register_instance101.data_out [22], \design122_12_5_inst.register_instance101.data_out [22], \design122_12_5_inst.register_instance101.data_out [22], \design122_12_5_inst.register_instance101.data_out [22], \design122_12_5_inst.register_instance101.data_out [23], \design122_12_5_inst.register_instance101.data_out [23], \design122_12_5_inst.register_instance101.data_out [23], \design122_12_5_inst.register_instance101.data_out [11:10], \design122_12_5_inst.register_instance101.data_out [10], \design122_12_5_inst.register_instance101.data_out [22], \design122_12_5_inst.register_instance101.data_out [11], \design122_12_5_inst.register_instance101.data_out [2], \design122_12_5_inst.register_instance101.data_out [2] };
  assign \design122_12_5_inst.register_instance110104.data_out [31:16] = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 9'h000 };
  assign { \design122_12_5_inst.register_instance120113.data_out [31:24], \design122_12_5_inst.register_instance120113.data_out [21:19], \design122_12_5_inst.register_instance120113.data_out [17:12], \design122_12_5_inst.register_instance120113.data_out [9:5], \design122_12_5_inst.register_instance120113.data_out [1:0] } = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.register_instance120113.data_out [22], \design122_12_5_inst.register_instance120113.data_out [22], \design122_12_5_inst.register_instance120113.data_out [22], \design122_12_5_inst.register_instance120113.data_out [22], \design122_12_5_inst.register_instance120113.data_out [22], \design122_12_5_inst.register_instance120113.data_out [22], \design122_12_5_inst.register_instance120113.data_out [23], \design122_12_5_inst.register_instance120113.data_out [23], \design122_12_5_inst.register_instance120113.data_out [23], \design122_12_5_inst.register_instance120113.data_out [11:10], \design122_12_5_inst.register_instance120113.data_out [10], \design122_12_5_inst.register_instance120113.data_out [22], \design122_12_5_inst.register_instance120113.data_out [11], \design122_12_5_inst.register_instance120113.data_out [2], \design122_12_5_inst.register_instance120113.data_out [2] };
  assign { \design122_12_5_inst.register_instance212.data_out [31:24], \design122_12_5_inst.register_instance212.data_out [21:19], \design122_12_5_inst.register_instance212.data_out [17:12], \design122_12_5_inst.register_instance212.data_out [9:5], \design122_12_5_inst.register_instance212.data_out [1:0] } = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [23], \design122_12_5_inst.register_instance212.data_out [23], \design122_12_5_inst.register_instance212.data_out [23], \design122_12_5_inst.register_instance212.data_out [11:10], \design122_12_5_inst.register_instance212.data_out [10], \design122_12_5_inst.register_instance212.data_out [22], \design122_12_5_inst.register_instance212.data_out [11], \design122_12_5_inst.register_instance212.data_out [2], \design122_12_5_inst.register_instance212.data_out [2] };
  assign { \design122_12_5_inst.register_instance323.data_out [31:24], \design122_12_5_inst.register_instance323.data_out [21:19], \design122_12_5_inst.register_instance323.data_out [17:12], \design122_12_5_inst.register_instance323.data_out [9:5], \design122_12_5_inst.register_instance323.data_out [1:0] } = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.register_instance323.data_out [22], \design122_12_5_inst.register_instance323.data_out [22], \design122_12_5_inst.register_instance323.data_out [22], \design122_12_5_inst.register_instance323.data_out [22], \design122_12_5_inst.register_instance323.data_out [22], \design122_12_5_inst.register_instance323.data_out [22], \design122_12_5_inst.register_instance323.data_out [23], \design122_12_5_inst.register_instance323.data_out [23], \design122_12_5_inst.register_instance323.data_out [23], \design122_12_5_inst.register_instance323.data_out [11:10], \design122_12_5_inst.register_instance323.data_out [10], \design122_12_5_inst.register_instance323.data_out [22], \design122_12_5_inst.register_instance323.data_out [11], \design122_12_5_inst.register_instance323.data_out [2], \design122_12_5_inst.register_instance323.data_out [2] };
  assign \design122_12_5_inst.register_instance431.data_out [31:24] = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0 };
  assign \design122_12_5_inst.register_instance543.data_out [31:24] = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0 };
  assign \design122_12_5_inst.register_instance651.data_out [31:24] = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0 };
  assign \design122_12_5_inst.register_instance762.data_out [31:24] = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0 };
  assign \design122_12_5_inst.register_instance870.data_out [31:24] = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0 };
  assign { \design122_12_5_inst.register_instance982.data_out [31:24], \design122_12_5_inst.register_instance982.data_out [21:19], \design122_12_5_inst.register_instance982.data_out [17:12], \design122_12_5_inst.register_instance982.data_out [9:5], \design122_12_5_inst.register_instance982.data_out [1:0] } = { \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.full_adder_instance10093.cin , 1'h0, \design122_12_5_inst.register_instance982.data_out [22], \design122_12_5_inst.register_instance982.data_out [22], \design122_12_5_inst.register_instance982.data_out [22], \design122_12_5_inst.register_instance982.data_out [22], \design122_12_5_inst.register_instance982.data_out [22], \design122_12_5_inst.register_instance982.data_out [22], \design122_12_5_inst.register_instance982.data_out [23], \design122_12_5_inst.register_instance982.data_out [23], \design122_12_5_inst.register_instance982.data_out [23], \design122_12_5_inst.register_instance982.data_out [11:10], \design122_12_5_inst.register_instance982.data_out [10], \design122_12_5_inst.register_instance982.data_out [22], \design122_12_5_inst.register_instance982.data_out [11], \design122_12_5_inst.register_instance982.data_out [2], \design122_12_5_inst.register_instance982.data_out [2] };
  assign emulate_reset_emu_srst_sel_1540 = emulate_reset_emu_srst_sel_1523;
  assign emulate_reset_emu_srst_sel_1557 = emulate_reset_emu_srst_sel_1523;
  assign emulate_reset_emu_srst_sel_1574 = emulate_reset_emu_srst_sel_1523;
  assign emulate_reset_emu_srst_sel_1591 = emulate_reset_emu_srst_sel_1523;
  assign emulate_reset_emu_srst_sel_1608 = emulate_reset_emu_srst_sel_1523;
  assign emulate_reset_emu_srst_sel_1625 = emulate_reset_emu_srst_sel_1523;
  assign emulate_reset_emu_srst_sel_1642 = emulate_reset_emu_srst_sel_1523;
  assign emulate_reset_emu_srst_sel_1659 = emulate_reset_emu_srst_sel_1523;
  assign emulate_reset_emu_srst_sel_1676 = emulate_reset_emu_srst_sel_1523;
  assign emulate_reset_emu_srst_sel_1693 = emulate_reset_emu_srst_sel_1523;
  assign emulate_reset_emu_srst_sel_1710 = emulate_reset_emu_srst_sel_1523;
endmodule

