

================================================================
== Vivado HLS Report for 'conv_read'
================================================================
* Date:           Wed Jan 20 17:36:45 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalpool_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      115| 10.000 ns | 1.150 us |    1|  115|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      112|      112|         3|          2|          1|    56|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 6 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %cofm, [5 x i8]* @p_str8, i32 0, i32 0, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%enable_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %enable)" [finalpool.cpp:217]   --->   Operation 8 'read' 'enable_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cofm_counter_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cofm_counter_read)" [finalpool.cpp:217]   --->   Operation 9 'read' 'cofm_counter_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.76ns)   --->   "br i1 %enable_read, label %.preheader.preheader, label %.loopexit" [finalpool.cpp:219]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (2.55ns)   --->   "%add_ln221 = add i32 %cofm_counter_read_1, 56" [finalpool.cpp:221]   --->   Operation 11 'add' 'add_ln221' <Predicate = (enable_read)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %.preheader" [finalpool.cpp:221]   --->   Operation 12 'br' <Predicate = (enable_read)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ %j, %hls_label_6 ], [ 0, %.preheader.preheader ]"   --->   Operation 13 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%icmp_ln221 = icmp eq i6 %j_0, -8" [finalpool.cpp:221]   --->   Operation 14 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [finalpool.cpp:221]   --->   Operation 16 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln221, label %.loopexit.loopexit, label %hls_label_6" [finalpool.cpp:221]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln224 = zext i6 %j_0 to i64" [finalpool.cpp:224]   --->   Operation 18 'zext' 'zext_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ofm_buff0_0_addr = getelementptr [56 x float]* %ofm_buff0_0, i64 0, i64 %zext_ln224" [finalpool.cpp:224]   --->   Operation 19 'getelementptr' 'ofm_buff0_0_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%ofm_buff0_0_load = load float* %ofm_buff0_0_addr, align 4" [finalpool.cpp:224]   --->   Operation 20 'load' 'ofm_buff0_0_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ofm_buff0_1_addr = getelementptr [56 x float]* %ofm_buff0_1, i64 0, i64 %zext_ln224" [finalpool.cpp:225]   --->   Operation 21 'getelementptr' 'ofm_buff0_1_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%ofm_buff0_1_load = load float* %ofm_buff0_1_addr, align 4" [finalpool.cpp:225]   --->   Operation 22 'load' 'ofm_buff0_1_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ofm_buff0_2_addr = getelementptr [56 x float]* %ofm_buff0_2, i64 0, i64 %zext_ln224" [finalpool.cpp:226]   --->   Operation 23 'getelementptr' 'ofm_buff0_2_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%ofm_buff0_2_load = load float* %ofm_buff0_2_addr, align 4" [finalpool.cpp:226]   --->   Operation 24 'load' 'ofm_buff0_2_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ofm_buff0_3_addr = getelementptr [56 x float]* %ofm_buff0_3, i64 0, i64 %zext_ln224" [finalpool.cpp:227]   --->   Operation 25 'getelementptr' 'ofm_buff0_3_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%ofm_buff0_3_load = load float* %ofm_buff0_3_addr, align 4" [finalpool.cpp:227]   --->   Operation 26 'load' 'ofm_buff0_3_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ofm_buff0_4_addr = getelementptr [56 x float]* %ofm_buff0_4, i64 0, i64 %zext_ln224" [finalpool.cpp:228]   --->   Operation 27 'getelementptr' 'ofm_buff0_4_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%ofm_buff0_4_load = load float* %ofm_buff0_4_addr, align 4" [finalpool.cpp:228]   --->   Operation 28 'load' 'ofm_buff0_4_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ofm_buff0_5_addr = getelementptr [56 x float]* %ofm_buff0_5, i64 0, i64 %zext_ln224" [finalpool.cpp:229]   --->   Operation 29 'getelementptr' 'ofm_buff0_5_addr' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%ofm_buff0_5_load = load float* %ofm_buff0_5_addr, align 4" [finalpool.cpp:229]   --->   Operation 30 'load' 'ofm_buff0_5_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%ofm_buff0_0_load = load float* %ofm_buff0_0_addr, align 4" [finalpool.cpp:224]   --->   Operation 31 'load' 'ofm_buff0_0_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%bitcast_ln224 = bitcast float %ofm_buff0_0_load to i32" [finalpool.cpp:224]   --->   Operation 32 'bitcast' 'bitcast_ln224' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%cofm_read = call i512 @_ssdm_op_Read.axis.i512P(i512* %cofm)" [finalpool.cpp:224]   --->   Operation 33 'read' 'cofm_read' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 34 [1/2] (3.25ns)   --->   "%ofm_buff0_1_load = load float* %ofm_buff0_1_addr, align 4" [finalpool.cpp:225]   --->   Operation 34 'load' 'ofm_buff0_1_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln225 = bitcast float %ofm_buff0_1_load to i32" [finalpool.cpp:225]   --->   Operation 35 'bitcast' 'bitcast_ln225' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%ofm_buff0_2_load = load float* %ofm_buff0_2_addr, align 4" [finalpool.cpp:226]   --->   Operation 36 'load' 'ofm_buff0_2_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln226 = bitcast float %ofm_buff0_2_load to i32" [finalpool.cpp:226]   --->   Operation 37 'bitcast' 'bitcast_ln226' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%ofm_buff0_3_load = load float* %ofm_buff0_3_addr, align 4" [finalpool.cpp:227]   --->   Operation 38 'load' 'ofm_buff0_3_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln227 = bitcast float %ofm_buff0_3_load to i32" [finalpool.cpp:227]   --->   Operation 39 'bitcast' 'bitcast_ln227' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%ofm_buff0_4_load = load float* %ofm_buff0_4_addr, align 4" [finalpool.cpp:228]   --->   Operation 40 'load' 'ofm_buff0_4_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln228 = bitcast float %ofm_buff0_4_load to i32" [finalpool.cpp:228]   --->   Operation 41 'bitcast' 'bitcast_ln228' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%ofm_buff0_5_load = load float* %ofm_buff0_5_addr, align 4" [finalpool.cpp:229]   --->   Operation 42 'load' 'ofm_buff0_5_load' <Predicate = (!icmp_ln221)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 56> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln229 = bitcast float %ofm_buff0_5_load to i32" [finalpool.cpp:229]   --->   Operation 43 'bitcast' 'bitcast_ln229' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = call i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i32.i32.i32(i32 %bitcast_ln229, i32 %bitcast_ln228, i32 %bitcast_ln227, i32 %bitcast_ln226, i32 %bitcast_ln225, i32 %bitcast_ln224)" [finalpool.cpp:229]   --->   Operation 44 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%cofm_b5_addr1516_par = call i512 @_ssdm_op_PartSet.i512.i512.i192.i32.i32(i512 %cofm_read, i192 %tmp_s, i32 0, i32 191)" [finalpool.cpp:229]   --->   Operation 45 'partset' 'cofm_b5_addr1516_par' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [finalpool.cpp:222]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [finalpool.cpp:223]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.i512P(i512* %cofm, i512 %cofm_b5_addr1516_par)" [finalpool.cpp:229]   --->   Operation 48 'write' <Predicate = (!icmp_ln221)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)" [finalpool.cpp:241]   --->   Operation 49 'specregionend' 'empty' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %.preheader" [finalpool.cpp:221]   --->   Operation 50 'br' <Predicate = (!icmp_ln221)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.76>
ST_5 : Operation 51 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%cofm_counter_1 = phi i32 [ %cofm_counter_read_1, %0 ], [ %add_ln221, %.loopexit.loopexit ]" [finalpool.cpp:217]   --->   Operation 52 'phi' 'cofm_counter_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "ret i32 %cofm_counter_1" [finalpool.cpp:244]   --->   Operation 53 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.55ns
The critical path consists of the following:
	wire read on port 'cofm_counter_read' (finalpool.cpp:217) [12]  (0 ns)
	'add' operation ('add_ln221', finalpool.cpp:221) [15]  (2.55 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', finalpool.cpp:221) [18]  (0 ns)
	'getelementptr' operation ('ofm_buff0_0_addr', finalpool.cpp:224) [27]  (0 ns)
	'load' operation ('ofm_buff0_0_load', finalpool.cpp:224) on array 'ofm_buff0_0' [28]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('ofm_buff0_0_load', finalpool.cpp:224) on array 'ofm_buff0_0' [28]  (3.25 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('cofm_counter_1', finalpool.cpp:217) with incoming values : ('cofm_counter', finalpool.cpp:217) ('add_ln221', finalpool.cpp:221) [54]  (1.77 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
