

================================================================
== Vitis HLS Report for 'runLayer'
================================================================
* Date:           Thu Mar  3 10:55:22 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.884 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      147|        ?|  1.470 us|         ?|  148|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |       15|        ?|     5 ~ ?|          -|          -|     3|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outNeurons = alloca i32 1"   --->   Operation 10 'alloca' 'outNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%conv205_loc = alloca i64 1"   --->   Operation 11 'alloca' 'conv205_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_weights = alloca i64 1" [Neuron_1/neural_layer.cpp:19]   --->   Operation 12 'alloca' 'tmp_weights' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_bias = alloca i64 1" [Neuron_1/neural_layer.cpp:20]   --->   Operation 13 'alloca' 'tmp_bias' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @runLayer_Pipeline_1, i16 %bias, i16 %tmp_bias"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln25 = store i2 0, i2 %outNeurons" [Neuron_1/neural_layer.cpp:25]   --->   Operation 15 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.42>
ST_2 : Operation 16 [1/1] (1.00ns)   --->   "%numOfInNeurons_read = read i16 @_ssdm_op_Read.s_axilite.i16, i16 %numOfInNeurons"   --->   Operation 16 'read' 'numOfInNeurons_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 17 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %input_r, i64 666, i64 207, i64 1"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_r"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_r, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_r, i64 666, i64 207, i64 1"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %output_r"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %weights, i64 666, i64 207, i64 1"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %weights"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bias, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bias, i64 666, i64 207, i64 1"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bias"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %numOfInNeurons"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %numOfInNeurons, void @empty_8, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln0 = call void @runLayer_Pipeline_1, i16 %bias, i16 %tmp_bias"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:27]   --->   Operation 39 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (2.42ns)   --->   "%empty = icmp_eq  i16 %numOfInNeurons_read, i16 0"   --->   Operation 40 'icmp' 'empty' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln25 = br void" [Neuron_1/neural_layer.cpp:25]   --->   Operation 41 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.35>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%outNeurons_1 = load i2 %outNeurons" [Neuron_1/neural_layer.cpp:25]   --->   Operation 42 'load' 'outNeurons_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.95ns)   --->   "%icmp_ln25 = icmp_eq  i2 %outNeurons_1, i2 3" [Neuron_1/neural_layer.cpp:25]   --->   Operation 43 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_18 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 44 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.56ns)   --->   "%add_ln25 = add i2 %outNeurons_1, i2 1" [Neuron_1/neural_layer.cpp:25]   --->   Operation 45 'add' 'add_ln25' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split4, void" [Neuron_1/neural_layer.cpp:25]   --->   Operation 46 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i2 %outNeurons_1" [Neuron_1/neural_layer.cpp:25]   --->   Operation 47 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Neuron_1/neural_layer.cpp:16]   --->   Operation 48 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i2 %outNeurons_1" [Neuron_1/neural_layer.cpp:27]   --->   Operation 49 'zext' 'zext_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (4.35ns)   --->   "%mul_ln27 = mul i9 %zext_ln27, i9 %trunc_ln27" [Neuron_1/neural_layer.cpp:27]   --->   Operation 50 'mul' 'mul_ln27' <Predicate = (!icmp_ln25)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %empty, void %loop-memcpy-expansion.preheader, void %loop-memcpy-residual-header" [Neuron_1/neural_layer.cpp:27]   --->   Operation 51 'br' 'br_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln27 = call void @runLayer_Pipeline_2, i9 %mul_ln27, i16 %weights, i16 %tmp_weights, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:27]   --->   Operation 52 'call' 'call_ln27' <Predicate = (!icmp_ln25 & !empty)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [Neuron_1/neural_layer.cpp:35]   --->   Operation 53 'ret' 'ret_ln35' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln27 = call void @runLayer_Pipeline_2, i9 %mul_ln27, i16 %weights, i16 %tmp_weights, i16 %numOfInNeurons_read" [Neuron_1/neural_layer.cpp:27]   --->   Operation 54 'call' 'call_ln27' <Predicate = (!empty)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!empty)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%output_r_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln25" [Neuron_1/neural_layer.cpp:33]   --->   Operation 56 'getelementptr' 'output_r_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %empty, void %.lr.ph, void %._crit_edge" [Neuron_1/neural_layer.cpp:29]   --->   Operation 57 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (2.32ns)   --->   "%output_r_load = load i2 %output_r_addr" [Neuron_1/neural_layer.cpp:31]   --->   Operation 58 'load' 'output_r_load' <Predicate = (!empty)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>

State 5 <SV = 4> <Delay = 6.33>
ST_5 : Operation 59 [1/2] (2.32ns)   --->   "%output_r_load = load i2 %output_r_addr" [Neuron_1/neural_layer.cpp:31]   --->   Operation 59 'load' 'output_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_5 : Operation 60 [2/2] (4.01ns)   --->   "%call_ln31 = call void @runLayer_Pipeline_VITIS_LOOP_29_2, i16 %output_r_load, i16 %numOfInNeurons_read, i16 %tmp_weights, i16 %input_r, i16 %conv205_loc" [Neuron_1/neural_layer.cpp:31]   --->   Operation 60 'call' 'call_ln31' <Predicate = true> <Delay = 4.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln31 = call void @runLayer_Pipeline_VITIS_LOOP_29_2, i16 %output_r_load, i16 %numOfInNeurons_read, i16 %tmp_weights, i16 %input_r, i16 %conv205_loc" [Neuron_1/neural_layer.cpp:31]   --->   Operation 61 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%conv205_loc_load = load i16 %conv205_loc"   --->   Operation 62 'load' 'conv205_loc_load' <Predicate = (!empty)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (2.32ns)   --->   "%store_ln31 = store i16 %conv205_loc_load, i2 %output_r_addr" [Neuron_1/neural_layer.cpp:31]   --->   Operation 63 'store' 'store_ln31' <Predicate = (!empty)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln33 = br void %._crit_edge" [Neuron_1/neural_layer.cpp:33]   --->   Operation 64 'br' 'br_ln33' <Predicate = (!empty)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_bias_addr = getelementptr i16 %tmp_bias, i64 0, i64 %zext_ln25" [Neuron_1/neural_layer.cpp:33]   --->   Operation 65 'getelementptr' 'tmp_bias_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (3.25ns)   --->   "%tmp_bias_load = load i7 %tmp_bias_addr" [Neuron_1/neural_layer.cpp:33]   --->   Operation 66 'load' 'tmp_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_7 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln25 = store i2 %add_ln25, i2 %outNeurons" [Neuron_1/neural_layer.cpp:25]   --->   Operation 67 'store' 'store_ln25' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 68 [1/2] (3.25ns)   --->   "%tmp_bias_load = load i7 %tmp_bias_addr" [Neuron_1/neural_layer.cpp:33]   --->   Operation 68 'load' 'tmp_bias_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 128> <RAM>
ST_8 : Operation 69 [2/2] (2.32ns)   --->   "%output_r_load_1 = load i2 %output_r_addr" [Neuron_1/neural_layer.cpp:33]   --->   Operation 69 'load' 'output_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>

State 9 <SV = 8> <Delay = 6.72>
ST_9 : Operation 70 [1/2] (2.32ns)   --->   "%output_r_load_1 = load i2 %output_r_addr" [Neuron_1/neural_layer.cpp:33]   --->   Operation 70 'load' 'output_r_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_9 : Operation 71 [1/1] (2.07ns)   --->   "%add_ln33 = add i16 %output_r_load_1, i16 %tmp_bias_load" [Neuron_1/neural_layer.cpp:33]   --->   Operation 71 'add' 'add_ln33' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln33 = store i16 %add_ln33, i2 %output_r_addr" [Neuron_1/neural_layer.cpp:33]   --->   Operation 72 'store' 'store_ln33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 3> <RAM>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('outNeurons') [6]  (0 ns)
	'store' operation ('store_ln25', Neuron_1/neural_layer.cpp:25) of constant 0 on local variable 'outNeurons' [35]  (1.59 ns)

 <State 2>: 3.43ns
The critical path consists of the following:
	s_axi read operation ('numOfInNeurons') on port 'numOfInNeurons' [7]  (1 ns)
	'icmp' operation ('empty') [34]  (2.43 ns)

 <State 3>: 4.35ns
The critical path consists of the following:
	'load' operation ('outNeurons', Neuron_1/neural_layer.cpp:25) on local variable 'outNeurons' [38]  (0 ns)
	'mul' operation ('mul_ln27', Neuron_1/neural_layer.cpp:27) [47]  (4.35 ns)
	'call' operation ('call_ln27', Neuron_1/neural_layer.cpp:27) to 'runLayer_Pipeline_2' [50]  (0 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('output_r_addr', Neuron_1/neural_layer.cpp:33) [53]  (0 ns)
	'load' operation ('output_r_load', Neuron_1/neural_layer.cpp:31) on array 'output_r' [56]  (2.32 ns)

 <State 5>: 6.34ns
The critical path consists of the following:
	'load' operation ('output_r_load', Neuron_1/neural_layer.cpp:31) on array 'output_r' [56]  (2.32 ns)
	'call' operation ('call_ln31', Neuron_1/neural_layer.cpp:31) to 'runLayer_Pipeline_VITIS_LOOP_29_2' [57]  (4.02 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('tmp_bias_addr', Neuron_1/neural_layer.cpp:33) [62]  (0 ns)
	'load' operation ('tmp_bias_load', Neuron_1/neural_layer.cpp:33) on array 'tmp_bias', Neuron_1/neural_layer.cpp:20 [63]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('tmp_bias_load', Neuron_1/neural_layer.cpp:33) on array 'tmp_bias', Neuron_1/neural_layer.cpp:20 [63]  (3.25 ns)

 <State 9>: 6.72ns
The critical path consists of the following:
	'load' operation ('output_r_load_1', Neuron_1/neural_layer.cpp:33) on array 'output_r' [64]  (2.32 ns)
	'add' operation ('add_ln33', Neuron_1/neural_layer.cpp:33) [65]  (2.08 ns)
	'store' operation ('store_ln33', Neuron_1/neural_layer.cpp:33) of variable 'add_ln33', Neuron_1/neural_layer.cpp:33 on array 'output_r' [66]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
