Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4.1 (lin64) Build 1149489 Thu Feb 19 16:01:47 MST 2015
| Date         : Fri Dec  4 17:05:37 2015
| Host         : eecs-digital-23 running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    36 |
| Minimum Number of register sites lost to control set restrictions |   103 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             179 |           86 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              82 |           26 |
| Yes          | No                    | No                     |             123 |           45 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             153 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------+-----------------------------------------+------------------+----------------+
|       Clock Signal       |                   Enable Signal                   |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------------+-----------------------------------------+------------------+----------------+
|  CLK100MHZ_BUFG          |                                                   |                                         |                1 |              2 |
|  pixelclk/inst/clk_65mhz | calc/divider/E[0]                                 | calc/n_2_vel[3]_i_1                     |                3 |              4 |
|  pixelclk/inst/clk_65mhz | o/E[0]                                            |                                         |                3 |              4 |
|  JB_IBUF_BUFG[6]         |                                                   | display/p_0_in[2]                       |                3 |              4 |
|  JB_IBUF_BUFG[6]         | configure/SCCB1/n_2_FSM_state[3]_i_1              |                                         |                1 |              4 |
|  JB_IBUF_BUFG[6]         | configure/SCCB1/n_2_FSM_return_state[3]_i_1       |                                         |                2 |              4 |
|  JB_IBUF_BUFG[6]         |                                                   | display/n_2_strobe[3]_i_1               |                2 |              4 |
|  JB_IBUF_BUFG[6]         | configure/SCCB1/n_2_byte_index[3]_i_1             |                                         |                1 |              4 |
|  vsync_BUFG              | calc/O2                                           | g/SS[0]                                 |                2 |              4 |
|  vsync_BUFG              | calc/E[0]                                         | calc/SR[0]                              |                3 |              6 |
|  JB_IBUF_BUFG[6]         | configure/rom1/O5                                 | configure/config_1/n_2_timer[17]_i_1    |                2 |              7 |
|  n_0_1421_BUFG           |                                                   |                                         |                3 |              7 |
|  JB_IBUF_BUFG[6]         | configure/SCCB1/n_2_tx_byte[7]_i_1                |                                         |                3 |              8 |
|  n_0_1421_BUFG           | camera_read_1/n_2_pixel_data[15]_i_1              |                                         |                3 |              8 |
|  n_0_1421_BUFG           | camera_read_1/out0[7]                             |                                         |                4 |              8 |
|  JB_IBUF_BUFG[6]         | configure/SCCB1/n_2_timer[8]_i_1                  |                                         |                4 |              9 |
|  JB_IBUF_BUFG[6]         |                                                   | vga1/n_2_hcount[9]_i_1__0               |                5 |             10 |
|  JB_IBUF_BUFG[6]         | vga1/n_2_vcount[9]_i_2                            | vga1/n_2_vcount[9]_i_1__0               |                5 |             10 |
|  n_0_1421_BUFG           | camera_read_1/camera_memory_we                    | camera_read_1/SR[0]                     |                3 |             10 |
|  pixelclk/inst/clk_65mhz | vga2/n_2_vcount[9]_i_1                            |                                         |                3 |             10 |
|  pixelclk/inst/clk_65mhz | control/obstacle_hit                              | vga2/SR[0]                              |                3 |             11 |
|  JB_IBUF_BUFG[6]         | configure/rom1/E[0]                               |                                         |                5 |             16 |
|  vsync_BUFG              |                                                   |                                         |                9 |             16 |
|  JB_IBUF_BUFG[6]         | configure/SCCB1/n_2_latched_data[7]_i_1           |                                         |                5 |             16 |
|  JB_IBUF_BUFG[6]         | configure/config_1/n_2_SCCB_interface_data[7]_i_1 |                                         |                4 |             16 |
|  n_0_1421_BUFG           | camera_read_1/camera_memory_we                    |                                         |                7 |             16 |
|  n_0_1421_BUFG           | camera_read_1/O1                                  | camera_read_1/O5                        |                5 |             17 |
|  JB_IBUF_BUFG[6]         | vga1/E[0]                                         | vga1/O5[0]                              |                6 |             17 |
|  JB_IBUF_BUFG[6]         | vga1/O2                                           | vga1/SR[0]                              |                5 |             20 |
|  JB_IBUF_BUFG[6]         | configure/SCCB1/n_2_timer[8]_i_1                  | configure/SCCB1/n_2_timer[31]_i_1       |                4 |             23 |
|  pixelclk/inst/clk_65mhz |                                                   |                                         |               13 |             24 |
|  JB_IBUF_BUFG[6]         | configure/rom1/O5                                 | configure/config_1/n_2_timer[31]_i_1__0 |                8 |             24 |
|  pixelclk/inst/clk_65mhz |                                                   | motion_type/O1                          |                8 |             32 |
|  pixelclk/inst/clk_65mhz |                                                   | calc/divider/timer_enable               |                8 |             32 |
| ~vsync_BUFG              |                                                   |                                         |               17 |             42 |
|  JB_IBUF_BUFG[6]         |                                                   |                                         |               46 |             96 |
+--------------------------+---------------------------------------------------+-----------------------------------------+------------------+----------------+


