// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module colStreamToColSumSca_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        colStream1_V_V_dout,
        colStream1_V_V_empty_n,
        colStream1_V_V_read,
        colStream0_V_V_dout,
        colStream0_V_V_empty_n,
        colStream0_V_V_read,
        refZeroCntStream_V_V_din,
        refZeroCntStream_V_V_full_n,
        refZeroCntStream_V_V_write,
        outStream_V_V_din,
        outStream_V_V_full_n,
        outStream_V_V_write,
        tagColValidCntStream_V_V_din,
        tagColValidCntStream_V_V_full_n,
        tagColValidCntStream_V_V_write,
        refTagValidCntStream_V_V_din,
        refTagValidCntStream_V_V_full_n,
        refTagValidCntStream_V_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [51:0] colStream1_V_V_dout;
input   colStream1_V_V_empty_n;
output   colStream1_V_V_read;
input  [51:0] colStream0_V_V_dout;
input   colStream0_V_V_empty_n;
output   colStream0_V_V_read;
output  [5:0] refZeroCntStream_V_V_din;
input   refZeroCntStream_V_V_full_n;
output   refZeroCntStream_V_V_write;
output  [111:0] outStream_V_V_din;
input   outStream_V_V_full_n;
output   outStream_V_V_write;
output  [41:0] tagColValidCntStream_V_V_din;
input   tagColValidCntStream_V_V_full_n;
output   tagColValidCntStream_V_V_write;
output  [41:0] refTagValidCntStream_V_V_din;
input   refTagValidCntStream_V_V_full_n;
output   refTagValidCntStream_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg colStream1_V_V_read;
reg colStream0_V_V_read;
reg refZeroCntStream_V_V_write;
reg outStream_V_V_write;
reg tagColValidCntStream_V_V_write;
reg refTagValidCntStream_V_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] exitcond_flatten_fu_441_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg   [0:0] tmp_reg_857;
reg   [0:0] or_cond_reg_866;
reg    ap_predicate_op65_read_state4;
reg    ap_block_state4_pp0_stage0_iter1;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
reg    ap_block_state3_pp0_stage0_iter5;
reg    ap_enable_reg_pp0_iter5;
reg    ap_block_pp0_stage0_11001;
reg    colStream0_V_V_blk_n;
wire    ap_block_pp0_stage0;
reg    colStream1_V_V_blk_n;
reg    outStream_V_V_blk_n;
reg    refZeroCntStream_V_V_blk_n;
reg    tagColValidCntStream_V_V_blk_n;
reg    refTagValidCntStream_V_V_blk_n;
reg   [0:0] exitcond_reg_255;
reg   [2:0] k_reg_269;
reg   [2:0] i_reg_283;
reg   [5:0] indvar_flatten_reg_297;
wire   [2:0] k_mid2_fu_383_p3;
reg   [2:0] k_mid2_reg_844;
wire   [2:0] i_cast_mid2_v_fu_391_p3;
reg   [2:0] i_cast_mid2_v_reg_851;
wire   [0:0] tmp_fu_399_p2;
reg   [0:0] tmp_reg_857_pp0_iter1_reg;
wire   [5:0] indvar_flatten_next_fu_405_p2;
reg   [5:0] indvar_flatten_next_reg_861;
wire   [0:0] or_cond_fu_423_p2;
wire   [2:0] k_1_fu_429_p2;
reg   [2:0] k_1_reg_870;
wire   [0:0] exitcond1_fu_435_p2;
reg   [0:0] exitcond1_reg_875;
reg   [0:0] exitcond_flatten_reg_880;
reg   [0:0] exitcond_flatten_reg_880_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_880_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_880_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_880_pp0_iter4_reg;
wire   [51:0] colData0_V_q0;
reg    ap_enable_reg_pp0_iter2;
wire   [51:0] colData1_V_q0;
reg   [15:0] out_reg_914;
reg   [15:0] out_1_reg_919;
reg   [15:0] out_2_reg_924;
reg   [15:0] out_3_reg_929;
reg   [15:0] out_4_reg_934;
reg   [15:0] out_5_reg_939;
reg   [15:0] out_6_reg_944;
reg   [5:0] refColZeroCnt_V_reg_949;
reg   [5:0] tagColValidCnt_reg_954;
reg   [5:0] tagColValidCnt_1_reg_959;
reg   [5:0] tagColValidCnt_2_reg_964;
reg   [5:0] tagColValidCnt_3_reg_969;
reg   [5:0] tagColValidCnt_4_reg_974;
reg   [5:0] tagColValidCnt_5_reg_979;
reg   [5:0] tagColValidCnt_6_reg_984;
reg   [5:0] refTagValidPixCnt_reg_989;
reg   [5:0] refTagValidPixCnt_1_reg_994;
reg   [5:0] refTagValidPixCnt_2_reg_999;
reg   [5:0] refTagValidPixCnt_3_reg_1004;
reg   [5:0] refTagValidPixCnt_4_reg_1009;
reg   [5:0] refTagValidPixCnt_5_reg_1014;
reg   [5:0] refTagValidPixCnt_6_reg_1019;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
wire   [2:0] colData0_V_address0;
reg    colData0_V_ce0;
wire   [2:0] colData0_V_address1;
reg    colData0_V_ce1;
reg    colData0_V_we1;
wire   [3:0] colData1_V_address0;
reg    colData1_V_ce0;
reg   [3:0] colData1_V_address1;
reg    colData1_V_ce1;
reg    colData1_V_we1;
wire   [3:0] grp_colSADSumScale2_fu_329_t1Col_3_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t1Col_4_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t1Col_5_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t1Col_6_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t1Col_7_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t1Col_8_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t1Col_9_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_1_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_2_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_3_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_4_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_5_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_6_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_7_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_8_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_9_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_10_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_11_V_read;
wire   [3:0] grp_colSADSumScale2_fu_329_t2Col_12_V_read;
wire   [15:0] grp_colSADSumScale2_fu_329_ap_return_0;
wire   [15:0] grp_colSADSumScale2_fu_329_ap_return_1;
wire   [15:0] grp_colSADSumScale2_fu_329_ap_return_2;
wire   [15:0] grp_colSADSumScale2_fu_329_ap_return_3;
wire   [15:0] grp_colSADSumScale2_fu_329_ap_return_4;
wire   [15:0] grp_colSADSumScale2_fu_329_ap_return_5;
wire   [15:0] grp_colSADSumScale2_fu_329_ap_return_6;
reg    grp_colSADSumScale2_fu_329_ap_ce;
wire   [3:0] grp_colZeroCntScale2_fu_353_t1Col_3_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t1Col_4_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t1Col_5_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t1Col_6_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t1Col_7_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t1Col_8_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t1Col_9_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_1_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_2_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_3_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_4_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_5_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_6_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_7_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_8_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_9_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_10_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_11_V_read;
wire   [3:0] grp_colZeroCntScale2_fu_353_t2Col_12_V_read;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_0;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_1;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_2;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_3;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_4;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_5;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_6;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_7;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_8;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_9;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_10;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_11;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_12;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_13;
wire   [5:0] grp_colZeroCntScale2_fu_353_ap_return_14;
reg    grp_colZeroCntScale2_fu_353_ap_ce;
reg   [0:0] ap_phi_mux_exitcond_phi_fu_259_p6;
reg   [2:0] ap_phi_mux_k_phi_fu_273_p6;
reg   [2:0] ap_phi_mux_i_phi_fu_287_p6;
reg   [5:0] ap_phi_mux_indvar_flatten_phi_fu_301_p6;
wire   [51:0] ap_phi_reg_pp0_iter0_p_Val2_74_reg_311;
reg   [51:0] ap_phi_reg_pp0_iter1_p_Val2_74_reg_311;
reg   [51:0] ap_phi_reg_pp0_iter2_p_Val2_74_reg_311;
reg   [51:0] ap_phi_reg_pp0_iter3_p_Val2_74_reg_311;
wire   [51:0] ap_phi_reg_pp0_iter0_p_Val2_s_reg_320;
reg   [51:0] ap_phi_reg_pp0_iter1_p_Val2_s_reg_320;
reg   [51:0] ap_phi_reg_pp0_iter2_p_Val2_s_reg_320;
reg   [51:0] ap_phi_reg_pp0_iter3_p_Val2_s_reg_320;
wire   [3:0] in2_0_V_fu_522_p1;
wire   [63:0] tmp_53_fu_497_p1;
wire   [63:0] tmp_54_fu_502_p1;
wire   [63:0] tmp_56_fu_512_p1;
wire   [63:0] tmp_s_fu_517_p1;
reg    ap_block_pp0_stage0_01001;
wire   [2:0] i_1_fu_377_p2;
wire   [0:0] tmp_50_fu_411_p2;
wire   [0:0] tmp_51_fu_417_p2;
wire   [3:0] k_cast_fu_488_p1;
wire   [3:0] tmp_52_fu_491_p2;
wire   [3:0] i_cast_mid2_fu_485_p1;
wire   [3:0] tmp_55_fu_506_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_104;
reg    ap_condition_167;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

colStreamToColSumNgs #(
    .DataWidth( 52 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
colData0_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(colData0_V_address0),
    .ce0(colData0_V_ce0),
    .q0(colData0_V_q0),
    .address1(colData0_V_address1),
    .ce1(colData0_V_ce1),
    .we1(colData0_V_we1),
    .d1(colStream0_V_V_dout)
);

colStreamToColSumOgC #(
    .DataWidth( 52 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
colData1_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(colData1_V_address0),
    .ce0(colData1_V_ce0),
    .q0(colData1_V_q0),
    .address1(colData1_V_address1),
    .ce1(colData1_V_ce1),
    .we1(colData1_V_we1),
    .d1(colStream1_V_V_dout)
);

colSADSumScale2 grp_colSADSumScale2_fu_329(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t1Col_3_V_read(grp_colSADSumScale2_fu_329_t1Col_3_V_read),
    .t1Col_4_V_read(grp_colSADSumScale2_fu_329_t1Col_4_V_read),
    .t1Col_5_V_read(grp_colSADSumScale2_fu_329_t1Col_5_V_read),
    .t1Col_6_V_read(grp_colSADSumScale2_fu_329_t1Col_6_V_read),
    .t1Col_7_V_read(grp_colSADSumScale2_fu_329_t1Col_7_V_read),
    .t1Col_8_V_read(grp_colSADSumScale2_fu_329_t1Col_8_V_read),
    .t1Col_9_V_read(grp_colSADSumScale2_fu_329_t1Col_9_V_read),
    .t2Col_0_V_read(in2_0_V_fu_522_p1),
    .t2Col_1_V_read(grp_colSADSumScale2_fu_329_t2Col_1_V_read),
    .t2Col_2_V_read(grp_colSADSumScale2_fu_329_t2Col_2_V_read),
    .t2Col_3_V_read(grp_colSADSumScale2_fu_329_t2Col_3_V_read),
    .t2Col_4_V_read(grp_colSADSumScale2_fu_329_t2Col_4_V_read),
    .t2Col_5_V_read(grp_colSADSumScale2_fu_329_t2Col_5_V_read),
    .t2Col_6_V_read(grp_colSADSumScale2_fu_329_t2Col_6_V_read),
    .t2Col_7_V_read(grp_colSADSumScale2_fu_329_t2Col_7_V_read),
    .t2Col_8_V_read(grp_colSADSumScale2_fu_329_t2Col_8_V_read),
    .t2Col_9_V_read(grp_colSADSumScale2_fu_329_t2Col_9_V_read),
    .t2Col_10_V_read(grp_colSADSumScale2_fu_329_t2Col_10_V_read),
    .t2Col_11_V_read(grp_colSADSumScale2_fu_329_t2Col_11_V_read),
    .t2Col_12_V_read(grp_colSADSumScale2_fu_329_t2Col_12_V_read),
    .ap_return_0(grp_colSADSumScale2_fu_329_ap_return_0),
    .ap_return_1(grp_colSADSumScale2_fu_329_ap_return_1),
    .ap_return_2(grp_colSADSumScale2_fu_329_ap_return_2),
    .ap_return_3(grp_colSADSumScale2_fu_329_ap_return_3),
    .ap_return_4(grp_colSADSumScale2_fu_329_ap_return_4),
    .ap_return_5(grp_colSADSumScale2_fu_329_ap_return_5),
    .ap_return_6(grp_colSADSumScale2_fu_329_ap_return_6),
    .ap_ce(grp_colSADSumScale2_fu_329_ap_ce)
);

colZeroCntScale2 grp_colZeroCntScale2_fu_353(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .t1Col_3_V_read(grp_colZeroCntScale2_fu_353_t1Col_3_V_read),
    .t1Col_4_V_read(grp_colZeroCntScale2_fu_353_t1Col_4_V_read),
    .t1Col_5_V_read(grp_colZeroCntScale2_fu_353_t1Col_5_V_read),
    .t1Col_6_V_read(grp_colZeroCntScale2_fu_353_t1Col_6_V_read),
    .t1Col_7_V_read(grp_colZeroCntScale2_fu_353_t1Col_7_V_read),
    .t1Col_8_V_read(grp_colZeroCntScale2_fu_353_t1Col_8_V_read),
    .t1Col_9_V_read(grp_colZeroCntScale2_fu_353_t1Col_9_V_read),
    .t2Col_0_V_read(in2_0_V_fu_522_p1),
    .t2Col_1_V_read(grp_colZeroCntScale2_fu_353_t2Col_1_V_read),
    .t2Col_2_V_read(grp_colZeroCntScale2_fu_353_t2Col_2_V_read),
    .t2Col_3_V_read(grp_colZeroCntScale2_fu_353_t2Col_3_V_read),
    .t2Col_4_V_read(grp_colZeroCntScale2_fu_353_t2Col_4_V_read),
    .t2Col_5_V_read(grp_colZeroCntScale2_fu_353_t2Col_5_V_read),
    .t2Col_6_V_read(grp_colZeroCntScale2_fu_353_t2Col_6_V_read),
    .t2Col_7_V_read(grp_colZeroCntScale2_fu_353_t2Col_7_V_read),
    .t2Col_8_V_read(grp_colZeroCntScale2_fu_353_t2Col_8_V_read),
    .t2Col_9_V_read(grp_colZeroCntScale2_fu_353_t2Col_9_V_read),
    .t2Col_10_V_read(grp_colZeroCntScale2_fu_353_t2Col_10_V_read),
    .t2Col_11_V_read(grp_colZeroCntScale2_fu_353_t2Col_11_V_read),
    .t2Col_12_V_read(grp_colZeroCntScale2_fu_353_t2Col_12_V_read),
    .ap_return_0(grp_colZeroCntScale2_fu_353_ap_return_0),
    .ap_return_1(grp_colZeroCntScale2_fu_353_ap_return_1),
    .ap_return_2(grp_colZeroCntScale2_fu_353_ap_return_2),
    .ap_return_3(grp_colZeroCntScale2_fu_353_ap_return_3),
    .ap_return_4(grp_colZeroCntScale2_fu_353_ap_return_4),
    .ap_return_5(grp_colZeroCntScale2_fu_353_ap_return_5),
    .ap_return_6(grp_colZeroCntScale2_fu_353_ap_return_6),
    .ap_return_7(grp_colZeroCntScale2_fu_353_ap_return_7),
    .ap_return_8(grp_colZeroCntScale2_fu_353_ap_return_8),
    .ap_return_9(grp_colZeroCntScale2_fu_353_ap_return_9),
    .ap_return_10(grp_colZeroCntScale2_fu_353_ap_return_10),
    .ap_return_11(grp_colZeroCntScale2_fu_353_ap_return_11),
    .ap_return_12(grp_colZeroCntScale2_fu_353_ap_return_12),
    .ap_return_13(grp_colZeroCntScale2_fu_353_ap_return_13),
    .ap_return_14(grp_colZeroCntScale2_fu_353_ap_return_14),
    .ap_ce(grp_colZeroCntScale2_fu_353_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_167)) begin
        if ((tmp_reg_857 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_74_reg_311 <= colStream1_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_74_reg_311 <= ap_phi_reg_pp0_iter1_p_Val2_74_reg_311;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_167)) begin
        if ((tmp_reg_857 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_320 <= colStream0_V_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_Val2_s_reg_320 <= ap_phi_reg_pp0_iter1_p_Val2_s_reg_320;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_reg_857_pp0_iter1_reg == 1'd0)) begin
            ap_phi_reg_pp0_iter3_p_Val2_74_reg_311 <= colData1_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_Val2_74_reg_311 <= ap_phi_reg_pp0_iter2_p_Val2_74_reg_311;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if ((tmp_reg_857_pp0_iter1_reg == 1'd0)) begin
            ap_phi_reg_pp0_iter3_p_Val2_s_reg_320 <= colData0_V_q0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_p_Val2_s_reg_320 <= ap_phi_reg_pp0_iter2_p_Val2_s_reg_320;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_880 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_reg_255 <= exitcond1_reg_875;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_880 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        exitcond_reg_255 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_880 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_283 <= i_cast_mid2_v_reg_851;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_880 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        i_reg_283 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_880 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_297 <= indvar_flatten_next_reg_861;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_880 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        indvar_flatten_reg_297 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_880 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_reg_269 <= k_1_reg_870;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_880 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        k_reg_269 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_p_Val2_74_reg_311 <= ap_phi_reg_pp0_iter0_p_Val2_74_reg_311;
        ap_phi_reg_pp0_iter1_p_Val2_s_reg_320 <= ap_phi_reg_pp0_iter0_p_Val2_s_reg_320;
        exitcond1_reg_875 <= exitcond1_fu_435_p2;
        i_cast_mid2_v_reg_851 <= i_cast_mid2_v_fu_391_p3;
        indvar_flatten_next_reg_861 <= indvar_flatten_next_fu_405_p2;
        k_1_reg_870 <= k_1_fu_429_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        exitcond_flatten_reg_880 <= exitcond_flatten_fu_441_p2;
        exitcond_flatten_reg_880_pp0_iter1_reg <= exitcond_flatten_reg_880;
        k_mid2_reg_844 <= k_mid2_fu_383_p3;
        tmp_reg_857 <= tmp_fu_399_p2;
        tmp_reg_857_pp0_iter1_reg <= tmp_reg_857;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        exitcond_flatten_reg_880_pp0_iter2_reg <= exitcond_flatten_reg_880_pp0_iter1_reg;
        exitcond_flatten_reg_880_pp0_iter3_reg <= exitcond_flatten_reg_880_pp0_iter2_reg;
        exitcond_flatten_reg_880_pp0_iter4_reg <= exitcond_flatten_reg_880_pp0_iter3_reg;
        out_1_reg_919 <= grp_colSADSumScale2_fu_329_ap_return_1;
        out_2_reg_924 <= grp_colSADSumScale2_fu_329_ap_return_2;
        out_3_reg_929 <= grp_colSADSumScale2_fu_329_ap_return_3;
        out_4_reg_934 <= grp_colSADSumScale2_fu_329_ap_return_4;
        out_5_reg_939 <= grp_colSADSumScale2_fu_329_ap_return_5;
        out_6_reg_944 <= grp_colSADSumScale2_fu_329_ap_return_6;
        out_reg_914 <= grp_colSADSumScale2_fu_329_ap_return_0;
        refColZeroCnt_V_reg_949 <= grp_colZeroCntScale2_fu_353_ap_return_0;
        refTagValidPixCnt_1_reg_994 <= grp_colZeroCntScale2_fu_353_ap_return_9;
        refTagValidPixCnt_2_reg_999 <= grp_colZeroCntScale2_fu_353_ap_return_10;
        refTagValidPixCnt_3_reg_1004 <= grp_colZeroCntScale2_fu_353_ap_return_11;
        refTagValidPixCnt_4_reg_1009 <= grp_colZeroCntScale2_fu_353_ap_return_12;
        refTagValidPixCnt_5_reg_1014 <= grp_colZeroCntScale2_fu_353_ap_return_13;
        refTagValidPixCnt_6_reg_1019 <= grp_colZeroCntScale2_fu_353_ap_return_14;
        refTagValidPixCnt_reg_989 <= grp_colZeroCntScale2_fu_353_ap_return_8;
        tagColValidCnt_1_reg_959 <= grp_colZeroCntScale2_fu_353_ap_return_2;
        tagColValidCnt_2_reg_964 <= grp_colZeroCntScale2_fu_353_ap_return_3;
        tagColValidCnt_3_reg_969 <= grp_colZeroCntScale2_fu_353_ap_return_4;
        tagColValidCnt_4_reg_974 <= grp_colZeroCntScale2_fu_353_ap_return_5;
        tagColValidCnt_5_reg_979 <= grp_colZeroCntScale2_fu_353_ap_return_6;
        tagColValidCnt_6_reg_984 <= grp_colZeroCntScale2_fu_353_ap_return_7;
        tagColValidCnt_reg_954 <= grp_colZeroCntScale2_fu_353_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_fu_399_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_cond_reg_866 <= or_cond_fu_423_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_reg_880_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_104)) begin
        if ((exitcond_flatten_reg_880 == 1'd1)) begin
            ap_phi_mux_exitcond_phi_fu_259_p6 = 1'd0;
        end else if ((exitcond_flatten_reg_880 == 1'd0)) begin
            ap_phi_mux_exitcond_phi_fu_259_p6 = exitcond1_reg_875;
        end else begin
            ap_phi_mux_exitcond_phi_fu_259_p6 = exitcond_reg_255;
        end
    end else begin
        ap_phi_mux_exitcond_phi_fu_259_p6 = exitcond_reg_255;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_104)) begin
        if ((exitcond_flatten_reg_880 == 1'd1)) begin
            ap_phi_mux_i_phi_fu_287_p6 = 3'd0;
        end else if ((exitcond_flatten_reg_880 == 1'd0)) begin
            ap_phi_mux_i_phi_fu_287_p6 = i_cast_mid2_v_reg_851;
        end else begin
            ap_phi_mux_i_phi_fu_287_p6 = i_reg_283;
        end
    end else begin
        ap_phi_mux_i_phi_fu_287_p6 = i_reg_283;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_104)) begin
        if ((exitcond_flatten_reg_880 == 1'd1)) begin
            ap_phi_mux_indvar_flatten_phi_fu_301_p6 = 6'd0;
        end else if ((exitcond_flatten_reg_880 == 1'd0)) begin
            ap_phi_mux_indvar_flatten_phi_fu_301_p6 = indvar_flatten_next_reg_861;
        end else begin
            ap_phi_mux_indvar_flatten_phi_fu_301_p6 = indvar_flatten_reg_297;
        end
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_301_p6 = indvar_flatten_reg_297;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_104)) begin
        if ((exitcond_flatten_reg_880 == 1'd1)) begin
            ap_phi_mux_k_phi_fu_273_p6 = 3'd0;
        end else if ((exitcond_flatten_reg_880 == 1'd0)) begin
            ap_phi_mux_k_phi_fu_273_p6 = k_1_reg_870;
        end else begin
            ap_phi_mux_k_phi_fu_273_p6 = k_reg_269;
        end
    end else begin
        ap_phi_mux_k_phi_fu_273_p6 = k_reg_269;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (exitcond_flatten_fu_441_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        colData0_V_ce0 = 1'b1;
    end else begin
        colData0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        colData0_V_ce1 = 1'b1;
    end else begin
        colData0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_857 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        colData0_V_we1 = 1'b1;
    end else begin
        colData0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_104)) begin
        if ((tmp_reg_857 == 1'd1)) begin
            colData1_V_address1 = tmp_s_fu_517_p1;
        end else if ((ap_predicate_op65_read_state4 == 1'b1)) begin
            colData1_V_address1 = tmp_53_fu_497_p1;
        end else begin
            colData1_V_address1 = 'bx;
        end
    end else begin
        colData1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        colData1_V_ce0 = 1'b1;
    end else begin
        colData1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_857 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op65_read_state4 == 1'b1)))) begin
        colData1_V_ce1 = 1'b1;
    end else begin
        colData1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_857 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op65_read_state4 == 1'b1)))) begin
        colData1_V_we1 = 1'b1;
    end else begin
        colData1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_857 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        colStream0_V_V_blk_n = colStream0_V_V_empty_n;
    end else begin
        colStream0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_857 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        colStream0_V_V_read = 1'b1;
    end else begin
        colStream0_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_reg_857 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op65_read_state4 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        colStream1_V_V_blk_n = colStream1_V_V_empty_n;
    end else begin
        colStream1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_857 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op65_read_state4 == 1'b1)))) begin
        colStream1_V_V_read = 1'b1;
    end else begin
        colStream1_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_colSADSumScale2_fu_329_ap_ce = 1'b1;
    end else begin
        grp_colSADSumScale2_fu_329_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_colZeroCntScale2_fu_353_ap_ce = 1'b1;
    end else begin
        grp_colZeroCntScale2_fu_353_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outStream_V_V_blk_n = outStream_V_V_full_n;
    end else begin
        outStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        outStream_V_V_write = 1'b1;
    end else begin
        outStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        refTagValidCntStream_V_V_blk_n = refTagValidCntStream_V_V_full_n;
    end else begin
        refTagValidCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        refTagValidCntStream_V_V_write = 1'b1;
    end else begin
        refTagValidCntStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        refZeroCntStream_V_V_blk_n = refZeroCntStream_V_V_full_n;
    end else begin
        refZeroCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        refZeroCntStream_V_V_write = 1'b1;
    end else begin
        refZeroCntStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        tagColValidCntStream_V_V_blk_n = tagColValidCntStream_V_V_full_n;
    end else begin
        tagColValidCntStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        tagColValidCntStream_V_V_write = 1'b1;
    end else begin
        tagColValidCntStream_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & ((refTagValidCntStream_V_V_full_n == 1'b0) | (tagColValidCntStream_V_V_full_n == 1'b0) | (outStream_V_V_full_n == 1'b0) | (refZeroCntStream_V_V_full_n == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((colStream0_V_V_empty_n == 1'b0) & (tmp_reg_857 == 1'd1)) | ((colStream1_V_V_empty_n == 1'b0) & (tmp_reg_857 == 1'd1)) | ((colStream1_V_V_empty_n == 1'b0) & (ap_predicate_op65_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter5 == 1'b1) & ((refTagValidCntStream_V_V_full_n == 1'b0) | (tagColValidCntStream_V_V_full_n == 1'b0) | (outStream_V_V_full_n == 1'b0) | (refZeroCntStream_V_V_full_n == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((colStream0_V_V_empty_n == 1'b0) & (tmp_reg_857 == 1'd1)) | ((colStream1_V_V_empty_n == 1'b0) & (tmp_reg_857 == 1'd1)) | ((colStream1_V_V_empty_n == 1'b0) & (ap_predicate_op65_read_state4 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter5 == 1'b1) & ((refTagValidCntStream_V_V_full_n == 1'b0) | (tagColValidCntStream_V_V_full_n == 1'b0) | (outStream_V_V_full_n == 1'b0) | (refZeroCntStream_V_V_full_n == 1'b0))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((colStream0_V_V_empty_n == 1'b0) & (tmp_reg_857 == 1'd1)) | ((colStream1_V_V_empty_n == 1'b0) & (tmp_reg_857 == 1'd1)) | ((colStream1_V_V_empty_n == 1'b0) & (ap_predicate_op65_read_state4 == 1'b1)))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter5 = ((refTagValidCntStream_V_V_full_n == 1'b0) | (tagColValidCntStream_V_V_full_n == 1'b0) | (outStream_V_V_full_n == 1'b0) | (refZeroCntStream_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = (((colStream0_V_V_empty_n == 1'b0) & (tmp_reg_857 == 1'd1)) | ((colStream1_V_V_empty_n == 1'b0) & (tmp_reg_857 == 1'd1)) | ((colStream1_V_V_empty_n == 1'b0) & (ap_predicate_op65_read_state4 == 1'b1)));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_104 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_167 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_Val2_74_reg_311 = 'bx;

assign ap_phi_reg_pp0_iter0_p_Val2_s_reg_320 = 'bx;

always @ (*) begin
    ap_predicate_op65_read_state4 = ((tmp_reg_857 == 1'd0) & (or_cond_reg_866 == 1'd1));
end

assign colData0_V_address0 = tmp_54_fu_502_p1;

assign colData0_V_address1 = tmp_s_fu_517_p1;

assign colData1_V_address0 = tmp_56_fu_512_p1;

assign exitcond1_fu_435_p2 = ((k_1_fu_429_p2 == 3'd7) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_441_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_301_p6 == 6'd48) ? 1'b1 : 1'b0);

assign grp_colSADSumScale2_fu_329_t1Col_3_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[15:12]}};

assign grp_colSADSumScale2_fu_329_t1Col_4_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[19:16]}};

assign grp_colSADSumScale2_fu_329_t1Col_5_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[23:20]}};

assign grp_colSADSumScale2_fu_329_t1Col_6_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[27:24]}};

assign grp_colSADSumScale2_fu_329_t1Col_7_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[31:28]}};

assign grp_colSADSumScale2_fu_329_t1Col_8_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[35:32]}};

assign grp_colSADSumScale2_fu_329_t1Col_9_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[39:36]}};

assign grp_colSADSumScale2_fu_329_t2Col_10_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[43:40]}};

assign grp_colSADSumScale2_fu_329_t2Col_11_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[47:44]}};

assign grp_colSADSumScale2_fu_329_t2Col_12_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[51:48]}};

assign grp_colSADSumScale2_fu_329_t2Col_1_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[7:4]}};

assign grp_colSADSumScale2_fu_329_t2Col_2_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[11:8]}};

assign grp_colSADSumScale2_fu_329_t2Col_3_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[15:12]}};

assign grp_colSADSumScale2_fu_329_t2Col_4_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[19:16]}};

assign grp_colSADSumScale2_fu_329_t2Col_5_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[23:20]}};

assign grp_colSADSumScale2_fu_329_t2Col_6_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[27:24]}};

assign grp_colSADSumScale2_fu_329_t2Col_7_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[31:28]}};

assign grp_colSADSumScale2_fu_329_t2Col_8_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[35:32]}};

assign grp_colSADSumScale2_fu_329_t2Col_9_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[39:36]}};

assign grp_colZeroCntScale2_fu_353_t1Col_3_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[15:12]}};

assign grp_colZeroCntScale2_fu_353_t1Col_4_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[19:16]}};

assign grp_colZeroCntScale2_fu_353_t1Col_5_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[23:20]}};

assign grp_colZeroCntScale2_fu_353_t1Col_6_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[27:24]}};

assign grp_colZeroCntScale2_fu_353_t1Col_7_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[31:28]}};

assign grp_colZeroCntScale2_fu_353_t1Col_8_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[35:32]}};

assign grp_colZeroCntScale2_fu_353_t1Col_9_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_s_reg_320[39:36]}};

assign grp_colZeroCntScale2_fu_353_t2Col_10_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[43:40]}};

assign grp_colZeroCntScale2_fu_353_t2Col_11_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[47:44]}};

assign grp_colZeroCntScale2_fu_353_t2Col_12_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[51:48]}};

assign grp_colZeroCntScale2_fu_353_t2Col_1_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[7:4]}};

assign grp_colZeroCntScale2_fu_353_t2Col_2_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[11:8]}};

assign grp_colZeroCntScale2_fu_353_t2Col_3_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[15:12]}};

assign grp_colZeroCntScale2_fu_353_t2Col_4_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[19:16]}};

assign grp_colZeroCntScale2_fu_353_t2Col_5_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[23:20]}};

assign grp_colZeroCntScale2_fu_353_t2Col_6_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[27:24]}};

assign grp_colZeroCntScale2_fu_353_t2Col_7_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[31:28]}};

assign grp_colZeroCntScale2_fu_353_t2Col_8_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[35:32]}};

assign grp_colZeroCntScale2_fu_353_t2Col_9_V_read = {{ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[39:36]}};

assign i_1_fu_377_p2 = (ap_phi_mux_i_phi_fu_287_p6 + 3'd1);

assign i_cast_mid2_fu_485_p1 = i_cast_mid2_v_reg_851;

assign i_cast_mid2_v_fu_391_p3 = ((ap_phi_mux_exitcond_phi_fu_259_p6[0:0] === 1'b1) ? i_1_fu_377_p2 : ap_phi_mux_i_phi_fu_287_p6);

assign in2_0_V_fu_522_p1 = ap_phi_reg_pp0_iter3_p_Val2_74_reg_311[3:0];

assign indvar_flatten_next_fu_405_p2 = (ap_phi_mux_indvar_flatten_phi_fu_301_p6 + 6'd1);

assign k_1_fu_429_p2 = (3'd1 + k_mid2_fu_383_p3);

assign k_cast_fu_488_p1 = k_mid2_reg_844;

assign k_mid2_fu_383_p3 = ((ap_phi_mux_exitcond_phi_fu_259_p6[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_k_phi_fu_273_p6);

assign or_cond_fu_423_p2 = (tmp_51_fu_417_p2 & tmp_50_fu_411_p2);

assign outStream_V_V_din = {{{{{{{out_6_reg_944}, {out_5_reg_939}}, {out_4_reg_934}}, {out_3_reg_929}}, {out_2_reg_924}}, {out_1_reg_919}}, {out_reg_914}};

assign refTagValidCntStream_V_V_din = {{{{{{{refTagValidPixCnt_6_reg_1019}, {refTagValidPixCnt_5_reg_1014}}, {refTagValidPixCnt_4_reg_1009}}, {refTagValidPixCnt_3_reg_1004}}, {refTagValidPixCnt_2_reg_999}}, {refTagValidPixCnt_1_reg_994}}, {refTagValidPixCnt_reg_989}};

assign refZeroCntStream_V_V_din = refColZeroCnt_V_reg_949;

assign tagColValidCntStream_V_V_din = {{{{{{{tagColValidCnt_6_reg_984}, {tagColValidCnt_5_reg_979}}, {tagColValidCnt_4_reg_974}}, {tagColValidCnt_3_reg_969}}, {tagColValidCnt_2_reg_964}}, {tagColValidCnt_1_reg_959}}, {tagColValidCnt_reg_954}};

assign tmp_50_fu_411_p2 = ((i_cast_mid2_v_fu_391_p3 == 3'd1) ? 1'b1 : 1'b0);

assign tmp_51_fu_417_p2 = ((k_mid2_fu_383_p3 < 3'd6) ? 1'b1 : 1'b0);

assign tmp_52_fu_491_p2 = (k_cast_fu_488_p1 + 4'd7);

assign tmp_53_fu_497_p1 = tmp_52_fu_491_p2;

assign tmp_54_fu_502_p1 = k_mid2_reg_844;

assign tmp_55_fu_506_p2 = (i_cast_mid2_fu_485_p1 + k_cast_fu_488_p1);

assign tmp_56_fu_512_p1 = tmp_55_fu_506_p2;

assign tmp_fu_399_p2 = ((i_cast_mid2_v_fu_391_p3 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_517_p1 = k_mid2_reg_844;

endmodule //colStreamToColSumSca_1
