
OAGP_ANKU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010d10  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b14  08010ea0  08010ea0  00011ea0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080119b4  080119b4  000131dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080119b4  080119b4  000129b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080119bc  080119bc  000131dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  080119bc  080119bc  000129bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080119c8  080119c8  000129c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  080119cc  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000131dc  2**0
                  CONTENTS
 10 .bss          00006b68  200001e0  200001e0  000131e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20006d48  20006d48  000131e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000131dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   000231b0  00000000  00000000  0001320c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000525e  00000000  00000000  000363bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a48  00000000  00000000  0003b620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000146a  00000000  00000000  0003d068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029ac7  00000000  00000000  0003e4d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023aea  00000000  00000000  00067f99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e0425  00000000  00000000  0008ba83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016bea8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008410  00000000  00000000  0016beec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  001742fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010e88 	.word	0x08010e88

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	08010e88 	.word	0x08010e88

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2uiz>:
 8000b6c:	004a      	lsls	r2, r1, #1
 8000b6e:	d211      	bcs.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b74:	d211      	bcs.n	8000b9a <__aeabi_d2uiz+0x2e>
 8000b76:	d50d      	bpl.n	8000b94 <__aeabi_d2uiz+0x28>
 8000b78:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d40e      	bmi.n	8000ba0 <__aeabi_d2uiz+0x34>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	4770      	bx	lr
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9e:	d102      	bne.n	8000ba6 <__aeabi_d2uiz+0x3a>
 8000ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba4:	4770      	bx	lr
 8000ba6:	f04f 0000 	mov.w	r0, #0
 8000baa:	4770      	bx	lr

08000bac <__aeabi_d2f>:
 8000bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb4:	bf24      	itt	cs
 8000bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bbe:	d90d      	bls.n	8000bdc <__aeabi_d2f+0x30>
 8000bc0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd4:	bf08      	it	eq
 8000bd6:	f020 0001 	biceq.w	r0, r0, #1
 8000bda:	4770      	bx	lr
 8000bdc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000be0:	d121      	bne.n	8000c26 <__aeabi_d2f+0x7a>
 8000be2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be6:	bfbc      	itt	lt
 8000be8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bec:	4770      	bxlt	lr
 8000bee:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf6:	f1c2 0218 	rsb	r2, r2, #24
 8000bfa:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c02:	fa20 f002 	lsr.w	r0, r0, r2
 8000c06:	bf18      	it	ne
 8000c08:	f040 0001 	orrne.w	r0, r0, #1
 8000c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c18:	ea40 000c 	orr.w	r0, r0, ip
 8000c1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c24:	e7cc      	b.n	8000bc0 <__aeabi_d2f+0x14>
 8000c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2a:	d107      	bne.n	8000c3c <__aeabi_d2f+0x90>
 8000c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c30:	bf1e      	ittt	ne
 8000c32:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c36:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c3a:	4770      	bxne	lr
 8000c3c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c40:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c44:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop

08000c4c <__aeabi_uldivmod>:
 8000c4c:	b953      	cbnz	r3, 8000c64 <__aeabi_uldivmod+0x18>
 8000c4e:	b94a      	cbnz	r2, 8000c64 <__aeabi_uldivmod+0x18>
 8000c50:	2900      	cmp	r1, #0
 8000c52:	bf08      	it	eq
 8000c54:	2800      	cmpeq	r0, #0
 8000c56:	bf1c      	itt	ne
 8000c58:	f04f 31ff 	movne.w	r1, #4294967295
 8000c5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000c60:	f000 b9be 	b.w	8000fe0 <__aeabi_idiv0>
 8000c64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c6c:	f000 f83c 	bl	8000ce8 <__udivmoddi4>
 8000c70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c78:	b004      	add	sp, #16
 8000c7a:	4770      	bx	lr

08000c7c <__aeabi_d2lz>:
 8000c7c:	b538      	push	{r3, r4, r5, lr}
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2300      	movs	r3, #0
 8000c82:	4604      	mov	r4, r0
 8000c84:	460d      	mov	r5, r1
 8000c86:	f7ff ff21 	bl	8000acc <__aeabi_dcmplt>
 8000c8a:	b928      	cbnz	r0, 8000c98 <__aeabi_d2lz+0x1c>
 8000c8c:	4620      	mov	r0, r4
 8000c8e:	4629      	mov	r1, r5
 8000c90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c94:	f000 b80a 	b.w	8000cac <__aeabi_d2ulz>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c9e:	f000 f805 	bl	8000cac <__aeabi_d2ulz>
 8000ca2:	4240      	negs	r0, r0
 8000ca4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ca8:	bd38      	pop	{r3, r4, r5, pc}
 8000caa:	bf00      	nop

08000cac <__aeabi_d2ulz>:
 8000cac:	b5d0      	push	{r4, r6, r7, lr}
 8000cae:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce0 <__aeabi_d2ulz+0x34>)
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	4606      	mov	r6, r0
 8000cb4:	460f      	mov	r7, r1
 8000cb6:	f7ff fc97 	bl	80005e8 <__aeabi_dmul>
 8000cba:	f7ff ff57 	bl	8000b6c <__aeabi_d2uiz>
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	f7ff fc18 	bl	80004f4 <__aeabi_ui2d>
 8000cc4:	4b07      	ldr	r3, [pc, #28]	@ (8000ce4 <__aeabi_d2ulz+0x38>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f7ff fc8e 	bl	80005e8 <__aeabi_dmul>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	460b      	mov	r3, r1
 8000cd0:	4630      	mov	r0, r6
 8000cd2:	4639      	mov	r1, r7
 8000cd4:	f7ff fad0 	bl	8000278 <__aeabi_dsub>
 8000cd8:	f7ff ff48 	bl	8000b6c <__aeabi_d2uiz>
 8000cdc:	4621      	mov	r1, r4
 8000cde:	bdd0      	pop	{r4, r6, r7, pc}
 8000ce0:	3df00000 	.word	0x3df00000
 8000ce4:	41f00000 	.word	0x41f00000

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9d08      	ldr	r5, [sp, #32]
 8000cee:	468e      	mov	lr, r1
 8000cf0:	4604      	mov	r4, r0
 8000cf2:	4688      	mov	r8, r1
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d14a      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf8:	428a      	cmp	r2, r1
 8000cfa:	4617      	mov	r7, r2
 8000cfc:	d962      	bls.n	8000dc4 <__udivmoddi4+0xdc>
 8000cfe:	fab2 f682 	clz	r6, r2
 8000d02:	b14e      	cbz	r6, 8000d18 <__udivmoddi4+0x30>
 8000d04:	f1c6 0320 	rsb	r3, r6, #32
 8000d08:	fa01 f806 	lsl.w	r8, r1, r6
 8000d0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000d10:	40b7      	lsls	r7, r6
 8000d12:	ea43 0808 	orr.w	r8, r3, r8
 8000d16:	40b4      	lsls	r4, r6
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	fa1f fc87 	uxth.w	ip, r7
 8000d20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d24:	0c23      	lsrs	r3, r4, #16
 8000d26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0x62>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d3c:	f080 80ea 	bcs.w	8000f14 <__udivmoddi4+0x22c>
 8000d40:	429a      	cmp	r2, r3
 8000d42:	f240 80e7 	bls.w	8000f14 <__udivmoddi4+0x22c>
 8000d46:	3902      	subs	r1, #2
 8000d48:	443b      	add	r3, r7
 8000d4a:	1a9a      	subs	r2, r3, r2
 8000d4c:	b2a3      	uxth	r3, r4
 8000d4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5e:	459c      	cmp	ip, r3
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0x8e>
 8000d62:	18fb      	adds	r3, r7, r3
 8000d64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d68:	f080 80d6 	bcs.w	8000f18 <__udivmoddi4+0x230>
 8000d6c:	459c      	cmp	ip, r3
 8000d6e:	f240 80d3 	bls.w	8000f18 <__udivmoddi4+0x230>
 8000d72:	443b      	add	r3, r7
 8000d74:	3802      	subs	r0, #2
 8000d76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d7a:	eba3 030c 	sub.w	r3, r3, ip
 8000d7e:	2100      	movs	r1, #0
 8000d80:	b11d      	cbz	r5, 8000d8a <__udivmoddi4+0xa2>
 8000d82:	40f3      	lsrs	r3, r6
 8000d84:	2200      	movs	r2, #0
 8000d86:	e9c5 3200 	strd	r3, r2, [r5]
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d905      	bls.n	8000d9e <__udivmoddi4+0xb6>
 8000d92:	b10d      	cbz	r5, 8000d98 <__udivmoddi4+0xb0>
 8000d94:	e9c5 0100 	strd	r0, r1, [r5]
 8000d98:	2100      	movs	r1, #0
 8000d9a:	4608      	mov	r0, r1
 8000d9c:	e7f5      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000d9e:	fab3 f183 	clz	r1, r3
 8000da2:	2900      	cmp	r1, #0
 8000da4:	d146      	bne.n	8000e34 <__udivmoddi4+0x14c>
 8000da6:	4573      	cmp	r3, lr
 8000da8:	d302      	bcc.n	8000db0 <__udivmoddi4+0xc8>
 8000daa:	4282      	cmp	r2, r0
 8000dac:	f200 8105 	bhi.w	8000fba <__udivmoddi4+0x2d2>
 8000db0:	1a84      	subs	r4, r0, r2
 8000db2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000db6:	2001      	movs	r0, #1
 8000db8:	4690      	mov	r8, r2
 8000dba:	2d00      	cmp	r5, #0
 8000dbc:	d0e5      	beq.n	8000d8a <__udivmoddi4+0xa2>
 8000dbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000dc2:	e7e2      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f000 8090 	beq.w	8000eea <__udivmoddi4+0x202>
 8000dca:	fab2 f682 	clz	r6, r2
 8000dce:	2e00      	cmp	r6, #0
 8000dd0:	f040 80a4 	bne.w	8000f1c <__udivmoddi4+0x234>
 8000dd4:	1a8a      	subs	r2, r1, r2
 8000dd6:	0c03      	lsrs	r3, r0, #16
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	b280      	uxth	r0, r0
 8000dde:	b2bc      	uxth	r4, r7
 8000de0:	2101      	movs	r1, #1
 8000de2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000de6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dee:	fb04 f20c 	mul.w	r2, r4, ip
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d907      	bls.n	8000e06 <__udivmoddi4+0x11e>
 8000df6:	18fb      	adds	r3, r7, r3
 8000df8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x11c>
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	f200 80e0 	bhi.w	8000fc4 <__udivmoddi4+0x2dc>
 8000e04:	46c4      	mov	ip, r8
 8000e06:	1a9b      	subs	r3, r3, r2
 8000e08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e14:	fb02 f404 	mul.w	r4, r2, r4
 8000e18:	429c      	cmp	r4, r3
 8000e1a:	d907      	bls.n	8000e2c <__udivmoddi4+0x144>
 8000e1c:	18fb      	adds	r3, r7, r3
 8000e1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e22:	d202      	bcs.n	8000e2a <__udivmoddi4+0x142>
 8000e24:	429c      	cmp	r4, r3
 8000e26:	f200 80ca 	bhi.w	8000fbe <__udivmoddi4+0x2d6>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	1b1b      	subs	r3, r3, r4
 8000e2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e32:	e7a5      	b.n	8000d80 <__udivmoddi4+0x98>
 8000e34:	f1c1 0620 	rsb	r6, r1, #32
 8000e38:	408b      	lsls	r3, r1
 8000e3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e3e:	431f      	orrs	r7, r3
 8000e40:	fa0e f401 	lsl.w	r4, lr, r1
 8000e44:	fa20 f306 	lsr.w	r3, r0, r6
 8000e48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e50:	4323      	orrs	r3, r4
 8000e52:	fa00 f801 	lsl.w	r8, r0, r1
 8000e56:	fa1f fc87 	uxth.w	ip, r7
 8000e5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e5e:	0c1c      	lsrs	r4, r3, #16
 8000e60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e6c:	45a6      	cmp	lr, r4
 8000e6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e72:	d909      	bls.n	8000e88 <__udivmoddi4+0x1a0>
 8000e74:	193c      	adds	r4, r7, r4
 8000e76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e7a:	f080 809c 	bcs.w	8000fb6 <__udivmoddi4+0x2ce>
 8000e7e:	45a6      	cmp	lr, r4
 8000e80:	f240 8099 	bls.w	8000fb6 <__udivmoddi4+0x2ce>
 8000e84:	3802      	subs	r0, #2
 8000e86:	443c      	add	r4, r7
 8000e88:	eba4 040e 	sub.w	r4, r4, lr
 8000e8c:	fa1f fe83 	uxth.w	lr, r3
 8000e90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e94:	fb09 4413 	mls	r4, r9, r3, r4
 8000e98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ea0:	45a4      	cmp	ip, r4
 8000ea2:	d908      	bls.n	8000eb6 <__udivmoddi4+0x1ce>
 8000ea4:	193c      	adds	r4, r7, r4
 8000ea6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000eaa:	f080 8082 	bcs.w	8000fb2 <__udivmoddi4+0x2ca>
 8000eae:	45a4      	cmp	ip, r4
 8000eb0:	d97f      	bls.n	8000fb2 <__udivmoddi4+0x2ca>
 8000eb2:	3b02      	subs	r3, #2
 8000eb4:	443c      	add	r4, r7
 8000eb6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000eba:	eba4 040c 	sub.w	r4, r4, ip
 8000ebe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ec2:	4564      	cmp	r4, ip
 8000ec4:	4673      	mov	r3, lr
 8000ec6:	46e1      	mov	r9, ip
 8000ec8:	d362      	bcc.n	8000f90 <__udivmoddi4+0x2a8>
 8000eca:	d05f      	beq.n	8000f8c <__udivmoddi4+0x2a4>
 8000ecc:	b15d      	cbz	r5, 8000ee6 <__udivmoddi4+0x1fe>
 8000ece:	ebb8 0203 	subs.w	r2, r8, r3
 8000ed2:	eb64 0409 	sbc.w	r4, r4, r9
 8000ed6:	fa04 f606 	lsl.w	r6, r4, r6
 8000eda:	fa22 f301 	lsr.w	r3, r2, r1
 8000ede:	431e      	orrs	r6, r3
 8000ee0:	40cc      	lsrs	r4, r1
 8000ee2:	e9c5 6400 	strd	r6, r4, [r5]
 8000ee6:	2100      	movs	r1, #0
 8000ee8:	e74f      	b.n	8000d8a <__udivmoddi4+0xa2>
 8000eea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eee:	0c01      	lsrs	r1, r0, #16
 8000ef0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ef4:	b280      	uxth	r0, r0
 8000ef6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000efa:	463b      	mov	r3, r7
 8000efc:	4638      	mov	r0, r7
 8000efe:	463c      	mov	r4, r7
 8000f00:	46b8      	mov	r8, r7
 8000f02:	46be      	mov	lr, r7
 8000f04:	2620      	movs	r6, #32
 8000f06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f0a:	eba2 0208 	sub.w	r2, r2, r8
 8000f0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f12:	e766      	b.n	8000de2 <__udivmoddi4+0xfa>
 8000f14:	4601      	mov	r1, r0
 8000f16:	e718      	b.n	8000d4a <__udivmoddi4+0x62>
 8000f18:	4610      	mov	r0, r2
 8000f1a:	e72c      	b.n	8000d76 <__udivmoddi4+0x8e>
 8000f1c:	f1c6 0220 	rsb	r2, r6, #32
 8000f20:	fa2e f302 	lsr.w	r3, lr, r2
 8000f24:	40b7      	lsls	r7, r6
 8000f26:	40b1      	lsls	r1, r6
 8000f28:	fa20 f202 	lsr.w	r2, r0, r2
 8000f2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f30:	430a      	orrs	r2, r1
 8000f32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f36:	b2bc      	uxth	r4, r7
 8000f38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f3c:	0c11      	lsrs	r1, r2, #16
 8000f3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f42:	fb08 f904 	mul.w	r9, r8, r4
 8000f46:	40b0      	lsls	r0, r6
 8000f48:	4589      	cmp	r9, r1
 8000f4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f4e:	b280      	uxth	r0, r0
 8000f50:	d93e      	bls.n	8000fd0 <__udivmoddi4+0x2e8>
 8000f52:	1879      	adds	r1, r7, r1
 8000f54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f58:	d201      	bcs.n	8000f5e <__udivmoddi4+0x276>
 8000f5a:	4589      	cmp	r9, r1
 8000f5c:	d81f      	bhi.n	8000f9e <__udivmoddi4+0x2b6>
 8000f5e:	eba1 0109 	sub.w	r1, r1, r9
 8000f62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f66:	fb09 f804 	mul.w	r8, r9, r4
 8000f6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f6e:	b292      	uxth	r2, r2
 8000f70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f74:	4542      	cmp	r2, r8
 8000f76:	d229      	bcs.n	8000fcc <__udivmoddi4+0x2e4>
 8000f78:	18ba      	adds	r2, r7, r2
 8000f7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f7e:	d2c4      	bcs.n	8000f0a <__udivmoddi4+0x222>
 8000f80:	4542      	cmp	r2, r8
 8000f82:	d2c2      	bcs.n	8000f0a <__udivmoddi4+0x222>
 8000f84:	f1a9 0102 	sub.w	r1, r9, #2
 8000f88:	443a      	add	r2, r7
 8000f8a:	e7be      	b.n	8000f0a <__udivmoddi4+0x222>
 8000f8c:	45f0      	cmp	r8, lr
 8000f8e:	d29d      	bcs.n	8000ecc <__udivmoddi4+0x1e4>
 8000f90:	ebbe 0302 	subs.w	r3, lr, r2
 8000f94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f98:	3801      	subs	r0, #1
 8000f9a:	46e1      	mov	r9, ip
 8000f9c:	e796      	b.n	8000ecc <__udivmoddi4+0x1e4>
 8000f9e:	eba7 0909 	sub.w	r9, r7, r9
 8000fa2:	4449      	add	r1, r9
 8000fa4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fa8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fac:	fb09 f804 	mul.w	r8, r9, r4
 8000fb0:	e7db      	b.n	8000f6a <__udivmoddi4+0x282>
 8000fb2:	4673      	mov	r3, lr
 8000fb4:	e77f      	b.n	8000eb6 <__udivmoddi4+0x1ce>
 8000fb6:	4650      	mov	r0, sl
 8000fb8:	e766      	b.n	8000e88 <__udivmoddi4+0x1a0>
 8000fba:	4608      	mov	r0, r1
 8000fbc:	e6fd      	b.n	8000dba <__udivmoddi4+0xd2>
 8000fbe:	443b      	add	r3, r7
 8000fc0:	3a02      	subs	r2, #2
 8000fc2:	e733      	b.n	8000e2c <__udivmoddi4+0x144>
 8000fc4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fc8:	443b      	add	r3, r7
 8000fca:	e71c      	b.n	8000e06 <__udivmoddi4+0x11e>
 8000fcc:	4649      	mov	r1, r9
 8000fce:	e79c      	b.n	8000f0a <__udivmoddi4+0x222>
 8000fd0:	eba1 0109 	sub.w	r1, r1, r9
 8000fd4:	46c4      	mov	ip, r8
 8000fd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fda:	fb09 f804 	mul.w	r8, r9, r4
 8000fde:	e7c4      	b.n	8000f6a <__udivmoddi4+0x282>

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000fea:	2300      	movs	r3, #0
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	4b28      	ldr	r3, [pc, #160]	@ (8001090 <MX_DMA_Init+0xac>)
 8000ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff2:	4a27      	ldr	r2, [pc, #156]	@ (8001090 <MX_DMA_Init+0xac>)
 8000ff4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ff8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffa:	4b25      	ldr	r3, [pc, #148]	@ (8001090 <MX_DMA_Init+0xac>)
 8000ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ffe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001002:	607b      	str	r3, [r7, #4]
 8001004:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 8001006:	2200      	movs	r2, #0
 8001008:	2105      	movs	r1, #5
 800100a:	200b      	movs	r0, #11
 800100c:	f002 fbc4 	bl	8003798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001010:	200b      	movs	r0, #11
 8001012:	f002 fbdd 	bl	80037d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001016:	2200      	movs	r2, #0
 8001018:	2105      	movs	r1, #5
 800101a:	200c      	movs	r0, #12
 800101c:	f002 fbbc 	bl	8003798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001020:	200c      	movs	r0, #12
 8001022:	f002 fbd5 	bl	80037d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 8001026:	2200      	movs	r2, #0
 8001028:	2105      	movs	r1, #5
 800102a:	200d      	movs	r0, #13
 800102c:	f002 fbb4 	bl	8003798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001030:	200d      	movs	r0, #13
 8001032:	f002 fbcd 	bl	80037d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001036:	2200      	movs	r2, #0
 8001038:	2105      	movs	r1, #5
 800103a:	200e      	movs	r0, #14
 800103c:	f002 fbac 	bl	8003798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001040:	200e      	movs	r0, #14
 8001042:	f002 fbc5 	bl	80037d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8001046:	2200      	movs	r2, #0
 8001048:	2105      	movs	r1, #5
 800104a:	200f      	movs	r0, #15
 800104c:	f002 fba4 	bl	8003798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001050:	200f      	movs	r0, #15
 8001052:	f002 fbbd 	bl	80037d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001056:	2200      	movs	r2, #0
 8001058:	2105      	movs	r1, #5
 800105a:	2010      	movs	r0, #16
 800105c:	f002 fb9c 	bl	8003798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001060:	2010      	movs	r0, #16
 8001062:	f002 fbb5 	bl	80037d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001066:	2200      	movs	r2, #0
 8001068:	2105      	movs	r1, #5
 800106a:	2011      	movs	r0, #17
 800106c:	f002 fb94 	bl	8003798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001070:	2011      	movs	r0, #17
 8001072:	f002 fbad 	bl	80037d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	2105      	movs	r1, #5
 800107a:	202f      	movs	r0, #47	@ 0x2f
 800107c:	f002 fb8c 	bl	8003798 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8001080:	202f      	movs	r0, #47	@ 0x2f
 8001082:	f002 fba5 	bl	80037d0 <HAL_NVIC_EnableIRQ>

}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40023800 	.word	0x40023800

08001094 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4a07      	ldr	r2, [pc, #28]	@ (80010c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80010a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	4a06      	ldr	r2, [pc, #24]	@ (80010c4 <vApplicationGetIdleTaskMemory+0x30>)
 80010aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2280      	movs	r2, #128	@ 0x80
 80010b0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80010b2:	bf00      	nop
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000c48 	.word	0x20000c48
 80010c4:	20000ce8 	.word	0x20000ce8

080010c8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80010c8:	b5b0      	push	{r4, r5, r7, lr}
 80010ca:	b09c      	sub	sp, #112	@ 0x70
 80010cc:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80010ce:	4b27      	ldr	r3, [pc, #156]	@ (800116c <MX_FREERTOS_Init+0xa4>)
 80010d0:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80010d4:	461d      	mov	r5, r3
 80010d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80010da:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80010de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80010e2:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80010e6:	2100      	movs	r1, #0
 80010e8:	4618      	mov	r0, r3
 80010ea:	f008 fcb8 	bl	8009a5e <osThreadCreate>
 80010ee:	4603      	mov	r3, r0
 80010f0:	4a1f      	ldr	r2, [pc, #124]	@ (8001170 <MX_FREERTOS_Init+0xa8>)
 80010f2:	6013      	str	r3, [r2, #0]

  /* definition and creation of myPaketTask */
  osThreadDef(myPaketTask, StartPaketTask, osPriorityIdle, 0, 1024);
 80010f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001174 <MX_FREERTOS_Init+0xac>)
 80010f6:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80010fa:	461d      	mov	r5, r3
 80010fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80010fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001100:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001104:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPaketTaskHandle = osThreadCreate(osThread(myPaketTask), NULL);
 8001108:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800110c:	2100      	movs	r1, #0
 800110e:	4618      	mov	r0, r3
 8001110:	f008 fca5 	bl	8009a5e <osThreadCreate>
 8001114:	4603      	mov	r3, r0
 8001116:	4a18      	ldr	r2, [pc, #96]	@ (8001178 <MX_FREERTOS_Init+0xb0>)
 8001118:	6013      	str	r3, [r2, #0]

  /* definition and creation of myImuTask */
  osThreadDef(myImuTask, StartImuTask, osPriorityIdle, 0, 2048);
 800111a:	4b18      	ldr	r3, [pc, #96]	@ (800117c <MX_FREERTOS_Init+0xb4>)
 800111c:	f107 041c 	add.w	r4, r7, #28
 8001120:	461d      	mov	r5, r3
 8001122:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001124:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001126:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800112a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myImuTaskHandle = osThreadCreate(osThread(myImuTask), NULL);
 800112e:	f107 031c 	add.w	r3, r7, #28
 8001132:	2100      	movs	r1, #0
 8001134:	4618      	mov	r0, r3
 8001136:	f008 fc92 	bl	8009a5e <osThreadCreate>
 800113a:	4603      	mov	r3, r0
 800113c:	4a10      	ldr	r2, [pc, #64]	@ (8001180 <MX_FREERTOS_Init+0xb8>)
 800113e:	6013      	str	r3, [r2, #0]

  /* definition and creation of myKonumTask */
   osThreadDef(myKonumTask, StartKonumTask, osPriorityIdle, 0, 1024);
 8001140:	4b10      	ldr	r3, [pc, #64]	@ (8001184 <MX_FREERTOS_Init+0xbc>)
 8001142:	463c      	mov	r4, r7
 8001144:	461d      	mov	r5, r3
 8001146:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001148:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800114a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800114e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   myKonumTaskHandle = osThreadCreate(osThread(myKonumTask), NULL);
 8001152:	463b      	mov	r3, r7
 8001154:	2100      	movs	r1, #0
 8001156:	4618      	mov	r0, r3
 8001158:	f008 fc81 	bl	8009a5e <osThreadCreate>
 800115c:	4603      	mov	r3, r0
 800115e:	4a0a      	ldr	r2, [pc, #40]	@ (8001188 <MX_FREERTOS_Init+0xc0>)
 8001160:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001162:	bf00      	nop
 8001164:	3770      	adds	r7, #112	@ 0x70
 8001166:	46bd      	mov	sp, r7
 8001168:	bdb0      	pop	{r4, r5, r7, pc}
 800116a:	bf00      	nop
 800116c:	08010eac 	.word	0x08010eac
 8001170:	20000c38 	.word	0x20000c38
 8001174:	08010ed4 	.word	0x08010ed4
 8001178:	20000c3c 	.word	0x20000c3c
 800117c:	08010efc 	.word	0x08010efc
 8001180:	20000c40 	.word	0x20000c40
 8001184:	08010f24 	.word	0x08010f24
 8001188:	20000c44 	.word	0x20000c44

0800118c <_Z16StartDefaultTaskPKv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	uint32_t prevTime = xTaskGetTickCount();
 8001194:	f009 f8be 	bl	800a314 <xTaskGetTickCount>
 8001198:	4603      	mov	r3, r0
 800119a:	60bb      	str	r3, [r7, #8]
	uint16_t counter=0;
 800119c:	2300      	movs	r3, #0
 800119e:	81fb      	strh	r3, [r7, #14]
  for(;;)
  {
	  // IMU paketi gnderimi
	  if(ArayuzPaket.YoklamaFlag)
 80011a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001250 <_Z16StartDefaultTaskPKv+0xc4>)
 80011a2:	789b      	ldrb	r3, [r3, #2]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d04b      	beq.n	8001240 <_Z16StartDefaultTaskPKv+0xb4>
	  {
		  ImuPaket.ImuPaketOlustur(pitch, roll, heading, imucipsicaklik);
 80011a8:	4b2a      	ldr	r3, [pc, #168]	@ (8001254 <_Z16StartDefaultTaskPKv+0xc8>)
 80011aa:	edd3 7a00 	vldr	s15, [r3]
 80011ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001258 <_Z16StartDefaultTaskPKv+0xcc>)
 80011b0:	ed93 7a00 	vldr	s14, [r3]
 80011b4:	4b29      	ldr	r3, [pc, #164]	@ (800125c <_Z16StartDefaultTaskPKv+0xd0>)
 80011b6:	edd3 6a00 	vldr	s13, [r3]
 80011ba:	4b29      	ldr	r3, [pc, #164]	@ (8001260 <_Z16StartDefaultTaskPKv+0xd4>)
 80011bc:	ed93 6a00 	vldr	s12, [r3]
 80011c0:	eef0 1a46 	vmov.f32	s3, s12
 80011c4:	eeb0 1a66 	vmov.f32	s2, s13
 80011c8:	eef0 0a47 	vmov.f32	s1, s14
 80011cc:	eeb0 0a67 	vmov.f32	s0, s15
 80011d0:	4824      	ldr	r0, [pc, #144]	@ (8001264 <_Z16StartDefaultTaskPKv+0xd8>)
 80011d2:	f00a f866 	bl	800b2a2 <_ZN5Paket15ImuPaketOlusturEffff>
		  ImuPaket.imuPaketCagir(ImuVeriPaket);
 80011d6:	4924      	ldr	r1, [pc, #144]	@ (8001268 <_Z16StartDefaultTaskPKv+0xdc>)
 80011d8:	4822      	ldr	r0, [pc, #136]	@ (8001264 <_Z16StartDefaultTaskPKv+0xd8>)
 80011da:	f00a fa05 	bl	800b5e8 <_ZN5Paket13imuPaketCagirEPh>
		  HAL_UART_Transmit(&huart3, ImuVeriPaket, sizeof(ImuVeriPaket), 10);
 80011de:	230a      	movs	r3, #10
 80011e0:	2215      	movs	r2, #21
 80011e2:	4921      	ldr	r1, [pc, #132]	@ (8001268 <_Z16StartDefaultTaskPKv+0xdc>)
 80011e4:	4821      	ldr	r0, [pc, #132]	@ (800126c <_Z16StartDefaultTaskPKv+0xe0>)
 80011e6:	f005 fd9b 	bl	8006d20 <HAL_UART_Transmit>

		  if(counter%10==0)
 80011ea:	89fa      	ldrh	r2, [r7, #14]
 80011ec:	4b20      	ldr	r3, [pc, #128]	@ (8001270 <_Z16StartDefaultTaskPKv+0xe4>)
 80011ee:	fba3 1302 	umull	r1, r3, r3, r2
 80011f2:	08d9      	lsrs	r1, r3, #3
 80011f4:	460b      	mov	r3, r1
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	440b      	add	r3, r1
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	b29b      	uxth	r3, r3
 8001200:	2b00      	cmp	r3, #0
 8001202:	d11a      	bne.n	800123a <_Z16StartDefaultTaskPKv+0xae>
		  {
			  GpsPaket.GpsPaketOlustur(enlemCikti_f, boylamCikti_f, 0, 0);
 8001204:	4b1b      	ldr	r3, [pc, #108]	@ (8001274 <_Z16StartDefaultTaskPKv+0xe8>)
 8001206:	edd3 7a00 	vldr	s15, [r3]
 800120a:	4b1b      	ldr	r3, [pc, #108]	@ (8001278 <_Z16StartDefaultTaskPKv+0xec>)
 800120c:	ed93 7a00 	vldr	s14, [r3]
 8001210:	eddf 1a1a 	vldr	s3, [pc, #104]	@ 800127c <_Z16StartDefaultTaskPKv+0xf0>
 8001214:	ed9f 1a19 	vldr	s2, [pc, #100]	@ 800127c <_Z16StartDefaultTaskPKv+0xf0>
 8001218:	eef0 0a47 	vmov.f32	s1, s14
 800121c:	eeb0 0a67 	vmov.f32	s0, s15
 8001220:	4817      	ldr	r0, [pc, #92]	@ (8001280 <_Z16StartDefaultTaskPKv+0xf4>)
 8001222:	f009 ffd6 	bl	800b1d2 <_ZN5Paket15GpsPaketOlusturEffff>
			  GpsPaket.gpsPaketCagir(GpsVeriPaket);
 8001226:	4917      	ldr	r1, [pc, #92]	@ (8001284 <_Z16StartDefaultTaskPKv+0xf8>)
 8001228:	4815      	ldr	r0, [pc, #84]	@ (8001280 <_Z16StartDefaultTaskPKv+0xf4>)
 800122a:	f00a f9cd 	bl	800b5c8 <_ZN5Paket13gpsPaketCagirEPh>
			  HAL_UART_Transmit(&huart3, GpsVeriPaket, sizeof(GpsVeriPaket), 10);
 800122e:	230a      	movs	r3, #10
 8001230:	2211      	movs	r2, #17
 8001232:	4914      	ldr	r1, [pc, #80]	@ (8001284 <_Z16StartDefaultTaskPKv+0xf8>)
 8001234:	480d      	ldr	r0, [pc, #52]	@ (800126c <_Z16StartDefaultTaskPKv+0xe0>)
 8001236:	f005 fd73 	bl	8006d20 <HAL_UART_Transmit>
		  }
		  counter++;
 800123a:	89fb      	ldrh	r3, [r7, #14]
 800123c:	3301      	adds	r3, #1
 800123e:	81fb      	strh	r3, [r7, #14]
	  }


	  osDelayUntil(&prevTime, 100);
 8001240:	f107 0308 	add.w	r3, r7, #8
 8001244:	2164      	movs	r1, #100	@ 0x64
 8001246:	4618      	mov	r0, r3
 8001248:	f008 fc55 	bl	8009af6 <osDelayUntil>
	  if(ArayuzPaket.YoklamaFlag)
 800124c:	e7a8      	b.n	80011a0 <_Z16StartDefaultTaskPKv+0x14>
 800124e:	bf00      	nop
 8001250:	200011a8 	.word	0x200011a8
 8001254:	20000bc8 	.word	0x20000bc8
 8001258:	20000bcc 	.word	0x20000bcc
 800125c:	20000bd4 	.word	0x20000bd4
 8001260:	20000bd8 	.word	0x20000bd8
 8001264:	20000360 	.word	0x20000360
 8001268:	20000bf4 	.word	0x20000bf4
 800126c:	20001750 	.word	0x20001750
 8001270:	cccccccd 	.word	0xcccccccd
 8001274:	20000bc0 	.word	0x20000bc0
 8001278:	20000bc4 	.word	0x20000bc4
 800127c:	00000000 	.word	0x00000000
 8001280:	200001fc 	.word	0x200001fc
 8001284:	20000be0 	.word	0x20000be0

08001288 <_Z14StartPaketTaskPKv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPaketTask */
void StartPaketTask(void const * argument)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPaketTask */
  /* Infinite loop */
	uint32_t prevTime = xTaskGetTickCount();
 8001290:	f009 f840 	bl	800a314 <xTaskGetTickCount>
 8001294:	4603      	mov	r3, r0
 8001296:	60fb      	str	r3, [r7, #12]

	ArayuzPaket.PaketKesmeYapilandir();
 8001298:	48ba      	ldr	r0, [pc, #744]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 800129a:	f009 ff8a 	bl	800b1b2 <_ZN5Paket20PaketKesmeYapilandirEv>
	ArabaArkaPaket.PaketKesmeYapilandir();
 800129e:	48ba      	ldr	r0, [pc, #744]	@ (8001588 <_Z14StartPaketTaskPKv+0x300>)
 80012a0:	f009 ff87 	bl	800b1b2 <_ZN5Paket20PaketKesmeYapilandirEv>
	ArabaOnPaket.PaketKesmeYapilandir();
 80012a4:	48b9      	ldr	r0, [pc, #740]	@ (800158c <_Z14StartPaketTaskPKv+0x304>)
 80012a6:	f009 ff84 	bl	800b1b2 <_ZN5Paket20PaketKesmeYapilandirEv>

	for(;;)
	{
		ArabaArkaPaket.PaketCoz();
 80012aa:	48b7      	ldr	r0, [pc, #732]	@ (8001588 <_Z14StartPaketTaskPKv+0x300>)
 80012ac:	f00a fa1e 	bl	800b6ec <_ZN5Paket8PaketCozEv>
		ArabaOnPaket.PaketCoz();
 80012b0:	48b6      	ldr	r0, [pc, #728]	@ (800158c <_Z14StartPaketTaskPKv+0x304>)
 80012b2:	f00a fa1b 	bl	800b6ec <_ZN5Paket8PaketCozEv>
		ArayuzPaket.PaketCoz();
 80012b6:	48b3      	ldr	r0, [pc, #716]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 80012b8:	f00a fa18 	bl	800b6ec <_ZN5Paket8PaketCozEv>

			if(ArayuzPaket.VersiyonPaketBayrak==true)
 80012bc:	4bb1      	ldr	r3, [pc, #708]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 80012be:	785b      	ldrb	r3, [r3, #1]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d116      	bne.n	80012f2 <_Z14StartPaketTaskPKv+0x6a>
			{
				a=1;
 80012c4:	4bb2      	ldr	r3, [pc, #712]	@ (8001590 <_Z14StartPaketTaskPKv+0x308>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	601a      	str	r2, [r3, #0]
				VersiyonPaket.VersiyonPaketOlustur(0, 0, 2);
 80012ca:	2302      	movs	r3, #2
 80012cc:	2200      	movs	r2, #0
 80012ce:	2100      	movs	r1, #0
 80012d0:	48b0      	ldr	r0, [pc, #704]	@ (8001594 <_Z14StartPaketTaskPKv+0x30c>)
 80012d2:	f00a f85e 	bl	800b392 <_ZN5Paket20VersiyonPaketOlusturEhhh>
				VersiyonPaket.versiyonPaketCagir(VersiyonVeriPaket);
 80012d6:	49b0      	ldr	r1, [pc, #704]	@ (8001598 <_Z14StartPaketTaskPKv+0x310>)
 80012d8:	48ae      	ldr	r0, [pc, #696]	@ (8001594 <_Z14StartPaketTaskPKv+0x30c>)
 80012da:	f00a f995 	bl	800b608 <_ZN5Paket18versiyonPaketCagirEPh>
				HAL_UART_Transmit(&huart3, VersiyonVeriPaket, sizeof(VersiyonVeriPaket), 1000);
 80012de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012e2:	2208      	movs	r2, #8
 80012e4:	49ac      	ldr	r1, [pc, #688]	@ (8001598 <_Z14StartPaketTaskPKv+0x310>)
 80012e6:	48ad      	ldr	r0, [pc, #692]	@ (800159c <_Z14StartPaketTaskPKv+0x314>)
 80012e8:	f005 fd1a 	bl	8006d20 <HAL_UART_Transmit>
				ArayuzPaket.VersiyonPaketBayrak=false;
 80012ec:	4ba5      	ldr	r3, [pc, #660]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	705a      	strb	r2, [r3, #1]
			}
			if(ArayuzPaket.YoklamaPaketFlag==true)
 80012f2:	4ba4      	ldr	r3, [pc, #656]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 80012f4:	791b      	ldrb	r3, [r3, #4]
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d113      	bne.n	8001322 <_Z14StartPaketTaskPKv+0x9a>
			{
				a=2;
 80012fa:	4ba5      	ldr	r3, [pc, #660]	@ (8001590 <_Z14StartPaketTaskPKv+0x308>)
 80012fc:	2202      	movs	r2, #2
 80012fe:	601a      	str	r2, [r3, #0]
				YoklamaPaket.YoklamaPaketOlustur();
 8001300:	48a7      	ldr	r0, [pc, #668]	@ (80015a0 <_Z14StartPaketTaskPKv+0x318>)
 8001302:	f00a f888 	bl	800b416 <_ZN5Paket19YoklamaPaketOlusturEv>
				YoklamaPaket.yoklamaPaketCagir(YoklamaVeriPaket);
 8001306:	49a7      	ldr	r1, [pc, #668]	@ (80015a4 <_Z14StartPaketTaskPKv+0x31c>)
 8001308:	48a5      	ldr	r0, [pc, #660]	@ (80015a0 <_Z14StartPaketTaskPKv+0x318>)
 800130a:	f00a f98d 	bl	800b628 <_ZN5Paket17yoklamaPaketCagirEPh>
				HAL_UART_Transmit(&huart3, YoklamaVeriPaket, sizeof(YoklamaVeriPaket), 1000);
 800130e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001312:	2208      	movs	r2, #8
 8001314:	49a3      	ldr	r1, [pc, #652]	@ (80015a4 <_Z14StartPaketTaskPKv+0x31c>)
 8001316:	48a1      	ldr	r0, [pc, #644]	@ (800159c <_Z14StartPaketTaskPKv+0x314>)
 8001318:	f005 fd02 	bl	8006d20 <HAL_UART_Transmit>
				ArayuzPaket.YoklamaPaketFlag=false;
 800131c:	4b99      	ldr	r3, [pc, #612]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 800131e:	2200      	movs	r2, #0
 8001320:	711a      	strb	r2, [r3, #4]
			}
			if(ArayuzPaket.ileriGitBayrak==true)
 8001322:	4b98      	ldr	r3, [pc, #608]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 8001324:	79db      	ldrb	r3, [r3, #7]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d12d      	bne.n	8001386 <_Z14StartPaketTaskPKv+0xfe>
			{
				a=3;
 800132a:	4b99      	ldr	r3, [pc, #612]	@ (8001590 <_Z14StartPaketTaskPKv+0x308>)
 800132c:	2203      	movs	r2, #3
 800132e:	601a      	str	r2, [r3, #0]
				KomutPaket.KomutPaketOlustur(1, 200, 200);
 8001330:	ed9f 1a9d 	vldr	s2, [pc, #628]	@ 80015a8 <_Z14StartPaketTaskPKv+0x320>
 8001334:	eddf 0a9c 	vldr	s1, [pc, #624]	@ 80015a8 <_Z14StartPaketTaskPKv+0x320>
 8001338:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800133c:	489b      	ldr	r0, [pc, #620]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 800133e:	f00a f8dc 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 8001342:	499b      	ldr	r1, [pc, #620]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 8001344:	4899      	ldr	r0, [pc, #612]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 8001346:	f00a f991 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart4, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 800134a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800134e:	2211      	movs	r2, #17
 8001350:	4997      	ldr	r1, [pc, #604]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 8001352:	4898      	ldr	r0, [pc, #608]	@ (80015b4 <_Z14StartPaketTaskPKv+0x32c>)
 8001354:	f005 fce4 	bl	8006d20 <HAL_UART_Transmit>
				KomutPaket.KomutPaketOlustur(1, 200, 200);
 8001358:	ed9f 1a93 	vldr	s2, [pc, #588]	@ 80015a8 <_Z14StartPaketTaskPKv+0x320>
 800135c:	eddf 0a92 	vldr	s1, [pc, #584]	@ 80015a8 <_Z14StartPaketTaskPKv+0x320>
 8001360:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001364:	4891      	ldr	r0, [pc, #580]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 8001366:	f00a f8c8 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 800136a:	4991      	ldr	r1, [pc, #580]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 800136c:	488f      	ldr	r0, [pc, #572]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 800136e:	f00a f97d 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart5, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 8001372:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001376:	2211      	movs	r2, #17
 8001378:	498d      	ldr	r1, [pc, #564]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 800137a:	488f      	ldr	r0, [pc, #572]	@ (80015b8 <_Z14StartPaketTaskPKv+0x330>)
 800137c:	f005 fcd0 	bl	8006d20 <HAL_UART_Transmit>
				ArayuzPaket.ileriGitBayrak=false;
 8001380:	4b80      	ldr	r3, [pc, #512]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 8001382:	2200      	movs	r2, #0
 8001384:	71da      	strb	r2, [r3, #7]
			}
			if(ArayuzPaket.geriGitBayrak==true)
 8001386:	4b7f      	ldr	r3, [pc, #508]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 8001388:	7a1b      	ldrb	r3, [r3, #8]
 800138a:	2b01      	cmp	r3, #1
 800138c:	d12d      	bne.n	80013ea <_Z14StartPaketTaskPKv+0x162>
			{
				a=4;
 800138e:	4b80      	ldr	r3, [pc, #512]	@ (8001590 <_Z14StartPaketTaskPKv+0x308>)
 8001390:	2204      	movs	r2, #4
 8001392:	601a      	str	r2, [r3, #0]
				KomutPaket.KomutPaketOlustur(2, 200, 200);
 8001394:	ed9f 1a84 	vldr	s2, [pc, #528]	@ 80015a8 <_Z14StartPaketTaskPKv+0x320>
 8001398:	eddf 0a83 	vldr	s1, [pc, #524]	@ 80015a8 <_Z14StartPaketTaskPKv+0x320>
 800139c:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80013a0:	4882      	ldr	r0, [pc, #520]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 80013a2:	f00a f8aa 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 80013a6:	4982      	ldr	r1, [pc, #520]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 80013a8:	4880      	ldr	r0, [pc, #512]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 80013aa:	f00a f95f 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart4, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 80013ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013b2:	2211      	movs	r2, #17
 80013b4:	497e      	ldr	r1, [pc, #504]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 80013b6:	487f      	ldr	r0, [pc, #508]	@ (80015b4 <_Z14StartPaketTaskPKv+0x32c>)
 80013b8:	f005 fcb2 	bl	8006d20 <HAL_UART_Transmit>
				KomutPaket.KomutPaketOlustur(2, 200, 200);
 80013bc:	ed9f 1a7a 	vldr	s2, [pc, #488]	@ 80015a8 <_Z14StartPaketTaskPKv+0x320>
 80013c0:	eddf 0a79 	vldr	s1, [pc, #484]	@ 80015a8 <_Z14StartPaketTaskPKv+0x320>
 80013c4:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 80013c8:	4878      	ldr	r0, [pc, #480]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 80013ca:	f00a f896 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 80013ce:	4978      	ldr	r1, [pc, #480]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 80013d0:	4876      	ldr	r0, [pc, #472]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 80013d2:	f00a f94b 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart5, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 80013d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013da:	2211      	movs	r2, #17
 80013dc:	4974      	ldr	r1, [pc, #464]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 80013de:	4876      	ldr	r0, [pc, #472]	@ (80015b8 <_Z14StartPaketTaskPKv+0x330>)
 80013e0:	f005 fc9e 	bl	8006d20 <HAL_UART_Transmit>
				ArayuzPaket.geriGitBayrak=false;
 80013e4:	4b67      	ldr	r3, [pc, #412]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	721a      	strb	r2, [r3, #8]
			}
			if(ArayuzPaket.sagaGitBayrak==true)
 80013ea:	4b66      	ldr	r3, [pc, #408]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 80013ec:	7a5b      	ldrb	r3, [r3, #9]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d12d      	bne.n	800144e <_Z14StartPaketTaskPKv+0x1c6>
			{
				a=5;
 80013f2:	4b67      	ldr	r3, [pc, #412]	@ (8001590 <_Z14StartPaketTaskPKv+0x308>)
 80013f4:	2205      	movs	r2, #5
 80013f6:	601a      	str	r2, [r3, #0]
				KomutPaket.KomutPaketOlustur(1, 150, 250);
 80013f8:	ed9f 1a70 	vldr	s2, [pc, #448]	@ 80015bc <_Z14StartPaketTaskPKv+0x334>
 80013fc:	eddf 0a70 	vldr	s1, [pc, #448]	@ 80015c0 <_Z14StartPaketTaskPKv+0x338>
 8001400:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001404:	4869      	ldr	r0, [pc, #420]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 8001406:	f00a f878 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 800140a:	4969      	ldr	r1, [pc, #420]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 800140c:	4867      	ldr	r0, [pc, #412]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 800140e:	f00a f92d 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart4, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 8001412:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001416:	2211      	movs	r2, #17
 8001418:	4965      	ldr	r1, [pc, #404]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 800141a:	4866      	ldr	r0, [pc, #408]	@ (80015b4 <_Z14StartPaketTaskPKv+0x32c>)
 800141c:	f005 fc80 	bl	8006d20 <HAL_UART_Transmit>
				KomutPaket.KomutPaketOlustur(1, 150, 250);
 8001420:	ed9f 1a66 	vldr	s2, [pc, #408]	@ 80015bc <_Z14StartPaketTaskPKv+0x334>
 8001424:	eddf 0a66 	vldr	s1, [pc, #408]	@ 80015c0 <_Z14StartPaketTaskPKv+0x338>
 8001428:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800142c:	485f      	ldr	r0, [pc, #380]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 800142e:	f00a f864 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 8001432:	495f      	ldr	r1, [pc, #380]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 8001434:	485d      	ldr	r0, [pc, #372]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 8001436:	f00a f919 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart5, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 800143a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800143e:	2211      	movs	r2, #17
 8001440:	495b      	ldr	r1, [pc, #364]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 8001442:	485d      	ldr	r0, [pc, #372]	@ (80015b8 <_Z14StartPaketTaskPKv+0x330>)
 8001444:	f005 fc6c 	bl	8006d20 <HAL_UART_Transmit>
				ArayuzPaket.sagaGitBayrak=false;
 8001448:	4b4e      	ldr	r3, [pc, #312]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 800144a:	2200      	movs	r2, #0
 800144c:	725a      	strb	r2, [r3, #9]
			}
			if(ArayuzPaket.solaGitBayrak==true)
 800144e:	4b4d      	ldr	r3, [pc, #308]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 8001450:	7a9b      	ldrb	r3, [r3, #10]
 8001452:	2b01      	cmp	r3, #1
 8001454:	d12d      	bne.n	80014b2 <_Z14StartPaketTaskPKv+0x22a>
			{
				a=6;
 8001456:	4b4e      	ldr	r3, [pc, #312]	@ (8001590 <_Z14StartPaketTaskPKv+0x308>)
 8001458:	2206      	movs	r2, #6
 800145a:	601a      	str	r2, [r3, #0]
				KomutPaket.KomutPaketOlustur(1, 250, 150);
 800145c:	ed9f 1a58 	vldr	s2, [pc, #352]	@ 80015c0 <_Z14StartPaketTaskPKv+0x338>
 8001460:	eddf 0a56 	vldr	s1, [pc, #344]	@ 80015bc <_Z14StartPaketTaskPKv+0x334>
 8001464:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001468:	4850      	ldr	r0, [pc, #320]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 800146a:	f00a f846 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 800146e:	4950      	ldr	r1, [pc, #320]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 8001470:	484e      	ldr	r0, [pc, #312]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 8001472:	f00a f8fb 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart4, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 8001476:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800147a:	2211      	movs	r2, #17
 800147c:	494c      	ldr	r1, [pc, #304]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 800147e:	484d      	ldr	r0, [pc, #308]	@ (80015b4 <_Z14StartPaketTaskPKv+0x32c>)
 8001480:	f005 fc4e 	bl	8006d20 <HAL_UART_Transmit>
				KomutPaket.KomutPaketOlustur(1, 250, 150);
 8001484:	ed9f 1a4e 	vldr	s2, [pc, #312]	@ 80015c0 <_Z14StartPaketTaskPKv+0x338>
 8001488:	eddf 0a4c 	vldr	s1, [pc, #304]	@ 80015bc <_Z14StartPaketTaskPKv+0x334>
 800148c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8001490:	4846      	ldr	r0, [pc, #280]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 8001492:	f00a f832 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 8001496:	4946      	ldr	r1, [pc, #280]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 8001498:	4844      	ldr	r0, [pc, #272]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 800149a:	f00a f8e7 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart5, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 800149e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014a2:	2211      	movs	r2, #17
 80014a4:	4942      	ldr	r1, [pc, #264]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 80014a6:	4844      	ldr	r0, [pc, #272]	@ (80015b8 <_Z14StartPaketTaskPKv+0x330>)
 80014a8:	f005 fc3a 	bl	8006d20 <HAL_UART_Transmit>
				ArayuzPaket.solaGitBayrak=false;
 80014ac:	4b35      	ldr	r3, [pc, #212]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	729a      	strb	r2, [r3, #10]
			}
			if(ArayuzPaket.ileriDurBayrak==true)
 80014b2:	4b34      	ldr	r3, [pc, #208]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 80014b4:	7adb      	ldrb	r3, [r3, #11]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d12d      	bne.n	8001516 <_Z14StartPaketTaskPKv+0x28e>
			{
				a=7;
 80014ba:	4b35      	ldr	r3, [pc, #212]	@ (8001590 <_Z14StartPaketTaskPKv+0x308>)
 80014bc:	2207      	movs	r2, #7
 80014be:	601a      	str	r2, [r3, #0]
				KomutPaket.KomutPaketOlustur(1, 0,0);
 80014c0:	ed9f 1a40 	vldr	s2, [pc, #256]	@ 80015c4 <_Z14StartPaketTaskPKv+0x33c>
 80014c4:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 80015c4 <_Z14StartPaketTaskPKv+0x33c>
 80014c8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80014cc:	4837      	ldr	r0, [pc, #220]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 80014ce:	f00a f814 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 80014d2:	4937      	ldr	r1, [pc, #220]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 80014d4:	4835      	ldr	r0, [pc, #212]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 80014d6:	f00a f8c9 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart4, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 80014da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014de:	2211      	movs	r2, #17
 80014e0:	4933      	ldr	r1, [pc, #204]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 80014e2:	4834      	ldr	r0, [pc, #208]	@ (80015b4 <_Z14StartPaketTaskPKv+0x32c>)
 80014e4:	f005 fc1c 	bl	8006d20 <HAL_UART_Transmit>
				KomutPaket.KomutPaketOlustur(1, 0,0);
 80014e8:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 80015c4 <_Z14StartPaketTaskPKv+0x33c>
 80014ec:	eddf 0a35 	vldr	s1, [pc, #212]	@ 80015c4 <_Z14StartPaketTaskPKv+0x33c>
 80014f0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80014f4:	482d      	ldr	r0, [pc, #180]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 80014f6:	f00a f800 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 80014fa:	492d      	ldr	r1, [pc, #180]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 80014fc:	482b      	ldr	r0, [pc, #172]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 80014fe:	f00a f8b5 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart5, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 8001502:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001506:	2211      	movs	r2, #17
 8001508:	4929      	ldr	r1, [pc, #164]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 800150a:	482b      	ldr	r0, [pc, #172]	@ (80015b8 <_Z14StartPaketTaskPKv+0x330>)
 800150c:	f005 fc08 	bl	8006d20 <HAL_UART_Transmit>
				ArayuzPaket.ileriDurBayrak=false;
 8001510:	4b1c      	ldr	r3, [pc, #112]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 8001512:	2200      	movs	r2, #0
 8001514:	72da      	strb	r2, [r3, #11]
			}
			if(ArayuzPaket.geriDurBayrak==true)
 8001516:	4b1b      	ldr	r3, [pc, #108]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 8001518:	7b1b      	ldrb	r3, [r3, #12]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d12d      	bne.n	800157a <_Z14StartPaketTaskPKv+0x2f2>
			{
				a=8;
 800151e:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <_Z14StartPaketTaskPKv+0x308>)
 8001520:	2208      	movs	r2, #8
 8001522:	601a      	str	r2, [r3, #0]
				KomutPaket.KomutPaketOlustur(2, 0,0);
 8001524:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 80015c4 <_Z14StartPaketTaskPKv+0x33c>
 8001528:	eddf 0a26 	vldr	s1, [pc, #152]	@ 80015c4 <_Z14StartPaketTaskPKv+0x33c>
 800152c:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8001530:	481e      	ldr	r0, [pc, #120]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 8001532:	f009 ffe2 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 8001536:	491e      	ldr	r1, [pc, #120]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 8001538:	481c      	ldr	r0, [pc, #112]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 800153a:	f00a f897 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart4, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 800153e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001542:	2211      	movs	r2, #17
 8001544:	491a      	ldr	r1, [pc, #104]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 8001546:	481b      	ldr	r0, [pc, #108]	@ (80015b4 <_Z14StartPaketTaskPKv+0x32c>)
 8001548:	f005 fbea 	bl	8006d20 <HAL_UART_Transmit>
				KomutPaket.KomutPaketOlustur(2, 0,0);
 800154c:	ed9f 1a1d 	vldr	s2, [pc, #116]	@ 80015c4 <_Z14StartPaketTaskPKv+0x33c>
 8001550:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80015c4 <_Z14StartPaketTaskPKv+0x33c>
 8001554:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8001558:	4814      	ldr	r0, [pc, #80]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 800155a:	f009 ffce 	bl	800b4fa <_ZN5Paket17KomutPaketOlusturEfff>
				KomutPaket.komutPaketCagir(KomutVeriPaket);
 800155e:	4914      	ldr	r1, [pc, #80]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 8001560:	4812      	ldr	r0, [pc, #72]	@ (80015ac <_Z14StartPaketTaskPKv+0x324>)
 8001562:	f00a f883 	bl	800b66c <_ZN5Paket15komutPaketCagirEPh>
				HAL_UART_Transmit(&huart5, KomutVeriPaket, sizeof(KomutVeriPaket), 1000);
 8001566:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800156a:	2211      	movs	r2, #17
 800156c:	4910      	ldr	r1, [pc, #64]	@ (80015b0 <_Z14StartPaketTaskPKv+0x328>)
 800156e:	4812      	ldr	r0, [pc, #72]	@ (80015b8 <_Z14StartPaketTaskPKv+0x330>)
 8001570:	f005 fbd6 	bl	8006d20 <HAL_UART_Transmit>
				ArayuzPaket.geriDurBayrak=false;
 8001574:	4b03      	ldr	r3, [pc, #12]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 8001576:	2200      	movs	r2, #0
 8001578:	731a      	strb	r2, [r3, #12]
			}

		if(ArayuzPaket.GidilecekNoktaBayrak==false && ArayuzPaket.RotaGeldiBayrak==true)
 800157a:	4b02      	ldr	r3, [pc, #8]	@ (8001584 <_Z14StartPaketTaskPKv+0x2fc>)
 800157c:	78db      	ldrb	r3, [r3, #3]
 800157e:	2b00      	cmp	r3, #0
 8001580:	e022      	b.n	80015c8 <_Z14StartPaketTaskPKv+0x340>
 8001582:	bf00      	nop
 8001584:	200011a8 	.word	0x200011a8
 8001588:	2000130c 	.word	0x2000130c
 800158c:	20001470 	.word	0x20001470
 8001590:	20000bdc 	.word	0x20000bdc
 8001594:	200004c4 	.word	0x200004c4
 8001598:	20000c0c 	.word	0x20000c0c
 800159c:	20001750 	.word	0x20001750
 80015a0:	20000628 	.word	0x20000628
 80015a4:	20000c14 	.word	0x20000c14
 80015a8:	43480000 	.word	0x43480000
 80015ac:	20000a54 	.word	0x20000a54
 80015b0:	20000c24 	.word	0x20000c24
 80015b4:	20001678 	.word	0x20001678
 80015b8:	200016c0 	.word	0x200016c0
 80015bc:	437a0000 	.word	0x437a0000
 80015c0:	43160000 	.word	0x43160000
 80015c4:	00000000 	.word	0x00000000
 80015c8:	d114      	bne.n	80015f4 <_Z14StartPaketTaskPKv+0x36c>
 80015ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001604 <_Z14StartPaketTaskPKv+0x37c>)
 80015cc:	795b      	ldrb	r3, [r3, #5]
 80015ce:	2b01      	cmp	r3, #1
 80015d0:	d110      	bne.n	80015f4 <_Z14StartPaketTaskPKv+0x36c>
		{
			RotaPaket.RotaPaketOlustur();
 80015d2:	480d      	ldr	r0, [pc, #52]	@ (8001608 <_Z14StartPaketTaskPKv+0x380>)
 80015d4:	f009 ff58 	bl	800b488 <_ZN5Paket16RotaPaketOlusturEv>
			RotaPaket.rotaPaketCagir(RotaVeriPaket);
 80015d8:	490c      	ldr	r1, [pc, #48]	@ (800160c <_Z14StartPaketTaskPKv+0x384>)
 80015da:	480b      	ldr	r0, [pc, #44]	@ (8001608 <_Z14StartPaketTaskPKv+0x380>)
 80015dc:	f00a f835 	bl	800b64a <_ZN5Paket14rotaPaketCagirEPh>
			HAL_UART_Transmit(&huart3, RotaVeriPaket, sizeof(RotaVeriPaket), 1000);
 80015e0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015e4:	2208      	movs	r2, #8
 80015e6:	4909      	ldr	r1, [pc, #36]	@ (800160c <_Z14StartPaketTaskPKv+0x384>)
 80015e8:	4809      	ldr	r0, [pc, #36]	@ (8001610 <_Z14StartPaketTaskPKv+0x388>)
 80015ea:	f005 fb99 	bl	8006d20 <HAL_UART_Transmit>
			ArayuzPaket.RotaGeldiBayrak=false;
 80015ee:	4b05      	ldr	r3, [pc, #20]	@ (8001604 <_Z14StartPaketTaskPKv+0x37c>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	715a      	strb	r2, [r3, #5]
		}

		osDelayUntil(&prevTime, 10);
 80015f4:	f107 030c 	add.w	r3, r7, #12
 80015f8:	210a      	movs	r1, #10
 80015fa:	4618      	mov	r0, r3
 80015fc:	f008 fa7b 	bl	8009af6 <osDelayUntil>
		ArabaArkaPaket.PaketCoz();
 8001600:	e653      	b.n	80012aa <_Z14StartPaketTaskPKv+0x22>
 8001602:	bf00      	nop
 8001604:	200011a8 	.word	0x200011a8
 8001608:	2000078c 	.word	0x2000078c
 800160c:	20000c1c 	.word	0x20000c1c
 8001610:	20001750 	.word	0x20001750

08001614 <_Z12StartImuTaskPKv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartImuTask */
void StartImuTask(void const * argument)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartImuTask */
  /* Infinite loop */

	uint32_t prevTime = xTaskGetTickCount();
 800161c:	f008 fe7a 	bl	800a314 <xTaskGetTickCount>
 8001620:	4603      	mov	r3, r0
 8001622:	60bb      	str	r3, [r7, #8]
	uint32_t prevTimeDt = xTaskGetTickCount();
 8001624:	f008 fe76 	bl	800a314 <xTaskGetTickCount>
 8001628:	6178      	str	r0, [r7, #20]
	for(;;)
	{
		uint32_t now = xTaskGetTickCount();
 800162a:	f008 fe73 	bl	800a314 <xTaskGetTickCount>
 800162e:	6138      	str	r0, [r7, #16]
		float dt = (now - prevTimeDt)/1000.0f; // saniye
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	1ad3      	subs	r3, r2, r3
 8001636:	ee07 3a90 	vmov	s15, r3
 800163a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800163e:	eddf 6a25 	vldr	s13, [pc, #148]	@ 80016d4 <_Z12StartImuTaskPKv+0xc0>
 8001642:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001646:	edc7 7a03 	vstr	s15, [r7, #12]
		prevTimeDt = now;
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	617b      	str	r3, [r7, #20]

		GPIOD->ODR ^= GPIO_PIN_13;
 800164e:	4b22      	ldr	r3, [pc, #136]	@ (80016d8 <_Z12StartImuTaskPKv+0xc4>)
 8001650:	695b      	ldr	r3, [r3, #20]
 8001652:	4a21      	ldr	r2, [pc, #132]	@ (80016d8 <_Z12StartImuTaskPKv+0xc4>)
 8001654:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001658:	6153      	str	r3, [r2, #20]

		imu.aciBul();
 800165a:	4820      	ldr	r0, [pc, #128]	@ (80016dc <_Z12StartImuTaskPKv+0xc8>)
 800165c:	f008 f802 	bl	8009664 <_ZN3IMU6aciBulEv>
		pitch = *imu.PitchAl();
 8001660:	481e      	ldr	r0, [pc, #120]	@ (80016dc <_Z12StartImuTaskPKv+0xc8>)
 8001662:	f008 f9ad 	bl	80099c0 <_ZN3IMU7PitchAlEv>
 8001666:	4603      	mov	r3, r0
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a1d      	ldr	r2, [pc, #116]	@ (80016e0 <_Z12StartImuTaskPKv+0xcc>)
 800166c:	6013      	str	r3, [r2, #0]
		roll = *imu.RollAl();
 800166e:	481b      	ldr	r0, [pc, #108]	@ (80016dc <_Z12StartImuTaskPKv+0xc8>)
 8001670:	f008 f9b2 	bl	80099d8 <_ZN3IMU6RollAlEv>
 8001674:	4603      	mov	r3, r0
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a1a      	ldr	r2, [pc, #104]	@ (80016e4 <_Z12StartImuTaskPKv+0xd0>)
 800167a:	6013      	str	r3, [r2, #0]
		yaw = *imu.YawAl();
 800167c:	4817      	ldr	r0, [pc, #92]	@ (80016dc <_Z12StartImuTaskPKv+0xc8>)
 800167e:	f008 f9b7 	bl	80099f0 <_ZN3IMU5YawAlEv>
 8001682:	4603      	mov	r3, r0
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	4a18      	ldr	r2, [pc, #96]	@ (80016e8 <_Z12StartImuTaskPKv+0xd4>)
 8001688:	6013      	str	r3, [r2, #0]
		imucipsicaklik = *imu.SicaklikAl();
 800168a:	4814      	ldr	r0, [pc, #80]	@ (80016dc <_Z12StartImuTaskPKv+0xc8>)
 800168c:	f008 f9bc 	bl	8009a08 <_ZN3IMU10SicaklikAlEv>
 8001690:	4603      	mov	r3, r0
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a15      	ldr	r2, [pc, #84]	@ (80016ec <_Z12StartImuTaskPKv+0xd8>)
 8001696:	6013      	str	r3, [r2, #0]
		heading = *mag.HeadingOlustur(pitch,roll);
 8001698:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <_Z12StartImuTaskPKv+0xcc>)
 800169a:	edd3 7a00 	vldr	s15, [r3]
 800169e:	4b11      	ldr	r3, [pc, #68]	@ (80016e4 <_Z12StartImuTaskPKv+0xd0>)
 80016a0:	ed93 7a00 	vldr	s14, [r3]
 80016a4:	eef0 0a47 	vmov.f32	s1, s14
 80016a8:	eeb0 0a67 	vmov.f32	s0, s15
 80016ac:	4810      	ldr	r0, [pc, #64]	@ (80016f0 <_Z12StartImuTaskPKv+0xdc>)
 80016ae:	f007 fc11 	bl	8008ed4 <_ZN3MAG14HeadingOlusturEff>
 80016b2:	4603      	mov	r3, r0
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	4a0f      	ldr	r2, [pc, #60]	@ (80016f4 <_Z12StartImuTaskPKv+0xe0>)
 80016b8:	6013      	str	r3, [r2, #0]

		imu.AccToKonum(dt);
 80016ba:	ed97 0a03 	vldr	s0, [r7, #12]
 80016be:	4807      	ldr	r0, [pc, #28]	@ (80016dc <_Z12StartImuTaskPKv+0xc8>)
 80016c0:	f008 f890 	bl	80097e4 <_ZN3IMU10AccToKonumEf>

		osDelayUntil(&prevTime, 10);
 80016c4:	f107 0308 	add.w	r3, r7, #8
 80016c8:	210a      	movs	r1, #10
 80016ca:	4618      	mov	r0, r3
 80016cc:	f008 fa13 	bl	8009af6 <osDelayUntil>
	}
 80016d0:	bf00      	nop
 80016d2:	e7aa      	b.n	800162a <_Z12StartImuTaskPKv+0x16>
 80016d4:	447a0000 	.word	0x447a0000
 80016d8:	40020c00 	.word	0x40020c00
 80016dc:	20000f3c 	.word	0x20000f3c
 80016e0:	20000bc8 	.word	0x20000bc8
 80016e4:	20000bcc 	.word	0x20000bcc
 80016e8:	20000bd0 	.word	0x20000bd0
 80016ec:	20000bd8 	.word	0x20000bd8
 80016f0:	20001018 	.word	0x20001018
 80016f4:	20000bd4 	.word	0x20000bd4

080016f8 <_Z14StartKonumTaskPKv>:
  /* USER CODE END StartImuTask */
}

/* USER CODE END Header_StartKonumTask */
void StartKonumTask(void const * argument)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartKonumTask */
  /* Infinite loop */
	uint32_t prevTime = xTaskGetTickCount();
 8001700:	f008 fe08 	bl	800a314 <xTaskGetTickCount>
 8001704:	4603      	mov	r3, r0
 8001706:	60bb      	str	r3, [r7, #8]
	float dt_f = 0.02f;
 8001708:	4b19      	ldr	r3, [pc, #100]	@ (8001770 <_Z14StartKonumTaskPKv+0x78>)
 800170a:	60fb      	str	r3, [r7, #12]
  for(;;)
  {
	  enlem_f  = *gps.LatitudeAl();
 800170c:	4819      	ldr	r0, [pc, #100]	@ (8001774 <_Z14StartKonumTaskPKv+0x7c>)
 800170e:	f006 fee1 	bl	80084d4 <_ZN3GPS10LatitudeAlEv>
 8001712:	4603      	mov	r3, r0
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a18      	ldr	r2, [pc, #96]	@ (8001778 <_Z14StartKonumTaskPKv+0x80>)
 8001718:	6013      	str	r3, [r2, #0]
	  boylam_f = *gps.LongitudeAl();
 800171a:	4816      	ldr	r0, [pc, #88]	@ (8001774 <_Z14StartKonumTaskPKv+0x7c>)
 800171c:	f006 fee7 	bl	80084ee <_ZN3GPS11LongitudeAlEv>
 8001720:	4603      	mov	r3, r0
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4a15      	ldr	r2, [pc, #84]	@ (800177c <_Z14StartKonumTaskPKv+0x84>)
 8001726:	6013      	str	r3, [r2, #0]


	  gps.YeniKonumHesapla(
 8001728:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <_Z14StartKonumTaskPKv+0x88>)
 800172a:	edd3 7a00 	vldr	s15, [r3]
 800172e:	4b15      	ldr	r3, [pc, #84]	@ (8001784 <_Z14StartKonumTaskPKv+0x8c>)
 8001730:	ed93 7a04 	vldr	s14, [r3, #16]
 8001734:	4b13      	ldr	r3, [pc, #76]	@ (8001784 <_Z14StartKonumTaskPKv+0x8c>)
 8001736:	edd3 6a05 	vldr	s13, [r3, #20]
 800173a:	4b13      	ldr	r3, [pc, #76]	@ (8001788 <_Z14StartKonumTaskPKv+0x90>)
 800173c:	4a13      	ldr	r2, [pc, #76]	@ (800178c <_Z14StartKonumTaskPKv+0x94>)
 800173e:	490d      	ldr	r1, [pc, #52]	@ (8001774 <_Z14StartKonumTaskPKv+0x7c>)
 8001740:	edd7 2a03 	vldr	s5, [r7, #12]
 8001744:	eeb0 2a66 	vmov.f32	s4, s13
 8001748:	eef0 1a47 	vmov.f32	s3, s14
 800174c:	eeb0 1a67 	vmov.f32	s2, s15
 8001750:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8001790 <_Z14StartKonumTaskPKv+0x98>
 8001754:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8001794 <_Z14StartKonumTaskPKv+0x9c>
 8001758:	4806      	ldr	r0, [pc, #24]	@ (8001774 <_Z14StartKonumTaskPKv+0x7c>)
 800175a:	f006 fd85 	bl	8008268 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_>
	            &enlemCikti_f,
	            &boylamCikti_f
	        );


	  osDelayUntil(&prevTime, 20);
 800175e:	f107 0308 	add.w	r3, r7, #8
 8001762:	2114      	movs	r1, #20
 8001764:	4618      	mov	r0, r3
 8001766:	f008 f9c6 	bl	8009af6 <osDelayUntil>
	  enlem_f  = *gps.LatitudeAl();
 800176a:	bf00      	nop
 800176c:	e7ce      	b.n	800170c <_Z14StartKonumTaskPKv+0x14>
 800176e:	bf00      	nop
 8001770:	3ca3d70a 	.word	0x3ca3d70a
 8001774:	20001058 	.word	0x20001058
 8001778:	20000bb8 	.word	0x20000bb8
 800177c:	20000bbc 	.word	0x20000bbc
 8001780:	20000bd4 	.word	0x20000bd4
 8001784:	2000130c 	.word	0x2000130c
 8001788:	20000bc4 	.word	0x20000bc4
 800178c:	20000bc0 	.word	0x20000bc0
 8001790:	41e522d1 	.word	0x41e522d1
 8001794:	42245e35 	.word	0x42245e35

08001798 <_Z41__static_initialization_and_destruction_0v>:
  }
  /* USER CODE END StartKonumTask */
}
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af02      	add	r7, sp, #8
Paket GpsPaket(0x12, 0x34, 0x01, 0x0D); //veri boyutu 13
 800179e:	230d      	movs	r3, #13
 80017a0:	9300      	str	r3, [sp, #0]
 80017a2:	2301      	movs	r3, #1
 80017a4:	2234      	movs	r2, #52	@ 0x34
 80017a6:	2112      	movs	r1, #18
 80017a8:	481a      	ldr	r0, [pc, #104]	@ (8001814 <_Z41__static_initialization_and_destruction_0v+0x7c>)
 80017aa:	f009 fc88 	bl	800b0be <_ZN5PaketC1Ehhhh>
Paket ImuPaket(0x12, 0x34, 0x02, 0x11);//veri boyutu 17
 80017ae:	2311      	movs	r3, #17
 80017b0:	9300      	str	r3, [sp, #0]
 80017b2:	2302      	movs	r3, #2
 80017b4:	2234      	movs	r2, #52	@ 0x34
 80017b6:	2112      	movs	r1, #18
 80017b8:	4817      	ldr	r0, [pc, #92]	@ (8001818 <_Z41__static_initialization_and_destruction_0v+0x80>)
 80017ba:	f009 fc80 	bl	800b0be <_ZN5PaketC1Ehhhh>
Paket VersiyonPaket(0x12, 0x34, 0x03, 0x04); //veri boyutu 4
 80017be:	2304      	movs	r3, #4
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	2303      	movs	r3, #3
 80017c4:	2234      	movs	r2, #52	@ 0x34
 80017c6:	2112      	movs	r1, #18
 80017c8:	4814      	ldr	r0, [pc, #80]	@ (800181c <_Z41__static_initialization_and_destruction_0v+0x84>)
 80017ca:	f009 fc78 	bl	800b0be <_ZN5PaketC1Ehhhh>
Paket YoklamaPaket(0x12, 0x34, 0x04, 0x04);//veri boyutu 4
 80017ce:	2304      	movs	r3, #4
 80017d0:	9300      	str	r3, [sp, #0]
 80017d2:	2304      	movs	r3, #4
 80017d4:	2234      	movs	r2, #52	@ 0x34
 80017d6:	2112      	movs	r1, #18
 80017d8:	4811      	ldr	r0, [pc, #68]	@ (8001820 <_Z41__static_initialization_and_destruction_0v+0x88>)
 80017da:	f009 fc70 	bl	800b0be <_ZN5PaketC1Ehhhh>
Paket RotaPaket(0x12, 0x34, 0x05, 0x04);//veri boyutu 4
 80017de:	2304      	movs	r3, #4
 80017e0:	9300      	str	r3, [sp, #0]
 80017e2:	2305      	movs	r3, #5
 80017e4:	2234      	movs	r2, #52	@ 0x34
 80017e6:	2112      	movs	r1, #18
 80017e8:	480e      	ldr	r0, [pc, #56]	@ (8001824 <_Z41__static_initialization_and_destruction_0v+0x8c>)
 80017ea:	f009 fc68 	bl	800b0be <_ZN5PaketC1Ehhhh>
Paket SistemPaket(0x12, 0x34, 0x06, 0x09);//veri boyutu 9
 80017ee:	2309      	movs	r3, #9
 80017f0:	9300      	str	r3, [sp, #0]
 80017f2:	2306      	movs	r3, #6
 80017f4:	2234      	movs	r2, #52	@ 0x34
 80017f6:	2112      	movs	r1, #18
 80017f8:	480b      	ldr	r0, [pc, #44]	@ (8001828 <_Z41__static_initialization_and_destruction_0v+0x90>)
 80017fa:	f009 fc60 	bl	800b0be <_ZN5PaketC1Ehhhh>
Paket KomutPaket(0x12,0x34, 0x07, 0x0D); //veri boyutu 13
 80017fe:	230d      	movs	r3, #13
 8001800:	9300      	str	r3, [sp, #0]
 8001802:	2307      	movs	r3, #7
 8001804:	2234      	movs	r2, #52	@ 0x34
 8001806:	2112      	movs	r1, #18
 8001808:	4808      	ldr	r0, [pc, #32]	@ (800182c <_Z41__static_initialization_and_destruction_0v+0x94>)
 800180a:	f009 fc58 	bl	800b0be <_ZN5PaketC1Ehhhh>
}
 800180e:	bf00      	nop
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	200001fc 	.word	0x200001fc
 8001818:	20000360 	.word	0x20000360
 800181c:	200004c4 	.word	0x200004c4
 8001820:	20000628 	.word	0x20000628
 8001824:	2000078c 	.word	0x2000078c
 8001828:	200008f0 	.word	0x200008f0
 800182c:	20000a54 	.word	0x20000a54

08001830 <_GLOBAL__sub_I_GpsPaket>:
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
 8001834:	f7ff ffb0 	bl	8001798 <_Z41__static_initialization_and_destruction_0v>
 8001838:	bd80      	pop	{r7, pc}
	...

0800183c <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b08c      	sub	sp, #48	@ 0x30
 8001840:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001842:	f107 031c 	add.w	r3, r7, #28
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
 800184a:	605a      	str	r2, [r3, #4]
 800184c:	609a      	str	r2, [r3, #8]
 800184e:	60da      	str	r2, [r3, #12]
 8001850:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001852:	2300      	movs	r3, #0
 8001854:	61bb      	str	r3, [r7, #24]
 8001856:	4b88      	ldr	r3, [pc, #544]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185a:	4a87      	ldr	r2, [pc, #540]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 800185c:	f043 0310 	orr.w	r3, r3, #16
 8001860:	6313      	str	r3, [r2, #48]	@ 0x30
 8001862:	4b85      	ldr	r3, [pc, #532]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 8001864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001866:	f003 0310 	and.w	r3, r3, #16
 800186a:	61bb      	str	r3, [r7, #24]
 800186c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]
 8001872:	4b81      	ldr	r3, [pc, #516]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	4a80      	ldr	r2, [pc, #512]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 8001878:	f043 0304 	orr.w	r3, r3, #4
 800187c:	6313      	str	r3, [r2, #48]	@ 0x30
 800187e:	4b7e      	ldr	r3, [pc, #504]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	f003 0304 	and.w	r3, r3, #4
 8001886:	617b      	str	r3, [r7, #20]
 8001888:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	613b      	str	r3, [r7, #16]
 800188e:	4b7a      	ldr	r3, [pc, #488]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a79      	ldr	r2, [pc, #484]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 8001894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b77      	ldr	r3, [pc, #476]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018a2:	613b      	str	r3, [r7, #16]
 80018a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60fb      	str	r3, [r7, #12]
 80018aa:	4b73      	ldr	r3, [pc, #460]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	4a72      	ldr	r2, [pc, #456]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b6:	4b70      	ldr	r3, [pc, #448]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	60fb      	str	r3, [r7, #12]
 80018c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	60bb      	str	r3, [r7, #8]
 80018c6:	4b6c      	ldr	r3, [pc, #432]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	4a6b      	ldr	r2, [pc, #428]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 80018cc:	f043 0302 	orr.w	r3, r3, #2
 80018d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d2:	4b69      	ldr	r3, [pc, #420]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	60bb      	str	r3, [r7, #8]
 80018dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018de:	2300      	movs	r3, #0
 80018e0:	607b      	str	r3, [r7, #4]
 80018e2:	4b65      	ldr	r3, [pc, #404]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e6:	4a64      	ldr	r2, [pc, #400]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 80018e8:	f043 0308 	orr.w	r3, r3, #8
 80018ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ee:	4b62      	ldr	r3, [pc, #392]	@ (8001a78 <MX_GPIO_Init+0x23c>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f2:	f003 0308 	and.w	r3, r3, #8
 80018f6:	607b      	str	r3, [r7, #4]
 80018f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80018fa:	2200      	movs	r2, #0
 80018fc:	2108      	movs	r1, #8
 80018fe:	485f      	ldr	r0, [pc, #380]	@ (8001a7c <MX_GPIO_Init+0x240>)
 8001900:	f002 fd12 	bl	8004328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001904:	2201      	movs	r2, #1
 8001906:	2101      	movs	r1, #1
 8001908:	485d      	ldr	r0, [pc, #372]	@ (8001a80 <MX_GPIO_Init+0x244>)
 800190a:	f002 fd0d 	bl	8004328 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800190e:	2200      	movs	r2, #0
 8001910:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001914:	485b      	ldr	r0, [pc, #364]	@ (8001a84 <MX_GPIO_Init+0x248>)
 8001916:	f002 fd07 	bl	8004328 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800191a:	2308      	movs	r3, #8
 800191c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800191e:	2301      	movs	r3, #1
 8001920:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001922:	2300      	movs	r3, #0
 8001924:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001926:	2300      	movs	r3, #0
 8001928:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800192a:	f107 031c 	add.w	r3, r7, #28
 800192e:	4619      	mov	r1, r3
 8001930:	4852      	ldr	r0, [pc, #328]	@ (8001a7c <MX_GPIO_Init+0x240>)
 8001932:	f002 fb5d 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001936:	2301      	movs	r3, #1
 8001938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800193a:	2301      	movs	r3, #1
 800193c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193e:	2300      	movs	r3, #0
 8001940:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001942:	2300      	movs	r3, #0
 8001944:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001946:	f107 031c 	add.w	r3, r7, #28
 800194a:	4619      	mov	r1, r3
 800194c:	484c      	ldr	r0, [pc, #304]	@ (8001a80 <MX_GPIO_Init+0x244>)
 800194e:	f002 fb4f 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001952:	2308      	movs	r3, #8
 8001954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195e:	2300      	movs	r3, #0
 8001960:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001962:	2305      	movs	r3, #5
 8001964:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001966:	f107 031c 	add.w	r3, r7, #28
 800196a:	4619      	mov	r1, r3
 800196c:	4844      	ldr	r0, [pc, #272]	@ (8001a80 <MX_GPIO_Init+0x244>)
 800196e:	f002 fb3f 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001972:	2301      	movs	r3, #1
 8001974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001976:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800197a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001980:	f107 031c 	add.w	r3, r7, #28
 8001984:	4619      	mov	r1, r3
 8001986:	4840      	ldr	r0, [pc, #256]	@ (8001a88 <MX_GPIO_Init+0x24c>)
 8001988:	f002 fb32 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800198c:	2310      	movs	r3, #16
 800198e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001990:	2302      	movs	r3, #2
 8001992:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001998:	2300      	movs	r3, #0
 800199a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800199c:	2306      	movs	r3, #6
 800199e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80019a0:	f107 031c 	add.w	r3, r7, #28
 80019a4:	4619      	mov	r1, r3
 80019a6:	4838      	ldr	r0, [pc, #224]	@ (8001a88 <MX_GPIO_Init+0x24c>)
 80019a8:	f002 fb22 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80019ac:	2304      	movs	r3, #4
 80019ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019b0:	2300      	movs	r3, #0
 80019b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b4:	2300      	movs	r3, #0
 80019b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80019b8:	f107 031c 	add.w	r3, r7, #28
 80019bc:	4619      	mov	r1, r3
 80019be:	4833      	ldr	r0, [pc, #204]	@ (8001a8c <MX_GPIO_Init+0x250>)
 80019c0:	f002 fb16 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80019c4:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80019c8:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ca:	2301      	movs	r3, #1
 80019cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2300      	movs	r3, #0
 80019d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019d6:	f107 031c 	add.w	r3, r7, #28
 80019da:	4619      	mov	r1, r3
 80019dc:	4829      	ldr	r0, [pc, #164]	@ (8001a84 <MX_GPIO_Init+0x248>)
 80019de:	f002 fb07 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_MCK_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin;
 80019e2:	2380      	movs	r3, #128	@ 0x80
 80019e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e6:	2302      	movs	r3, #2
 80019e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ee:	2300      	movs	r3, #0
 80019f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80019f2:	2306      	movs	r3, #6
 80019f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_MCK_GPIO_Port, &GPIO_InitStruct);
 80019f6:	f107 031c 	add.w	r3, r7, #28
 80019fa:	4619      	mov	r1, r3
 80019fc:	4820      	ldr	r0, [pc, #128]	@ (8001a80 <MX_GPIO_Init+0x244>)
 80019fe:	f002 faf7 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001a02:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001a06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001a10:	f107 031c 	add.w	r3, r7, #28
 8001a14:	4619      	mov	r1, r3
 8001a16:	481c      	ldr	r0, [pc, #112]	@ (8001a88 <MX_GPIO_Init+0x24c>)
 8001a18:	f002 faea 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8001a1c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001a20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a22:	2302      	movs	r3, #2
 8001a24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001a2e:	230a      	movs	r3, #10
 8001a30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a32:	f107 031c 	add.w	r3, r7, #28
 8001a36:	4619      	mov	r1, r3
 8001a38:	4813      	ldr	r0, [pc, #76]	@ (8001a88 <MX_GPIO_Init+0x24c>)
 8001a3a:	f002 fad9 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001a3e:	2320      	movs	r3, #32
 8001a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a42:	2300      	movs	r3, #0
 8001a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001a4a:	f107 031c 	add.w	r3, r7, #28
 8001a4e:	4619      	mov	r1, r3
 8001a50:	480c      	ldr	r0, [pc, #48]	@ (8001a84 <MX_GPIO_Init+0x248>)
 8001a52:	f002 facd 	bl	8003ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001a56:	2302      	movs	r3, #2
 8001a58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a5a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001a64:	f107 031c 	add.w	r3, r7, #28
 8001a68:	4619      	mov	r1, r3
 8001a6a:	4804      	ldr	r0, [pc, #16]	@ (8001a7c <MX_GPIO_Init+0x240>)
 8001a6c:	f002 fac0 	bl	8003ff0 <HAL_GPIO_Init>

}
 8001a70:	bf00      	nop
 8001a72:	3730      	adds	r7, #48	@ 0x30
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	40020800 	.word	0x40020800
 8001a84:	40020c00 	.word	0x40020c00
 8001a88:	40020000 	.word	0x40020000
 8001a8c:	40020400 	.word	0x40020400

08001a90 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a94:	4b12      	ldr	r3, [pc, #72]	@ (8001ae0 <MX_I2C1_Init+0x50>)
 8001a96:	4a13      	ldr	r2, [pc, #76]	@ (8001ae4 <MX_I2C1_Init+0x54>)
 8001a98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a9a:	4b11      	ldr	r3, [pc, #68]	@ (8001ae0 <MX_I2C1_Init+0x50>)
 8001a9c:	4a12      	ldr	r2, [pc, #72]	@ (8001ae8 <MX_I2C1_Init+0x58>)
 8001a9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001aa0:	4b0f      	ldr	r3, [pc, #60]	@ (8001ae0 <MX_I2C1_Init+0x50>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001aa6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ae0 <MX_I2C1_Init+0x50>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aac:	4b0c      	ldr	r3, [pc, #48]	@ (8001ae0 <MX_I2C1_Init+0x50>)
 8001aae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ab2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae0 <MX_I2C1_Init+0x50>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001aba:	4b09      	ldr	r3, [pc, #36]	@ (8001ae0 <MX_I2C1_Init+0x50>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ac0:	4b07      	ldr	r3, [pc, #28]	@ (8001ae0 <MX_I2C1_Init+0x50>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ac6:	4b06      	ldr	r3, [pc, #24]	@ (8001ae0 <MX_I2C1_Init+0x50>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001acc:	4804      	ldr	r0, [pc, #16]	@ (8001ae0 <MX_I2C1_Init+0x50>)
 8001ace:	f002 fc45 	bl	800435c <HAL_I2C_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ad8:	f000 feca 	bl	8002870 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001adc:	bf00      	nop
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000ee8 	.word	0x20000ee8
 8001ae4:	40005400 	.word	0x40005400
 8001ae8:	000186a0 	.word	0x000186a0

08001aec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b08a      	sub	sp, #40	@ 0x28
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af4:	f107 0314 	add.w	r3, r7, #20
 8001af8:	2200      	movs	r2, #0
 8001afa:	601a      	str	r2, [r3, #0]
 8001afc:	605a      	str	r2, [r3, #4]
 8001afe:	609a      	str	r2, [r3, #8]
 8001b00:	60da      	str	r2, [r3, #12]
 8001b02:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a19      	ldr	r2, [pc, #100]	@ (8001b70 <HAL_I2C_MspInit+0x84>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d12c      	bne.n	8001b68 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b0e:	2300      	movs	r3, #0
 8001b10:	613b      	str	r3, [r7, #16]
 8001b12:	4b18      	ldr	r3, [pc, #96]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b16:	4a17      	ldr	r2, [pc, #92]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b18:	f043 0302 	orr.w	r3, r3, #2
 8001b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b1e:	4b15      	ldr	r3, [pc, #84]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8001b2a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001b2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b30:	2312      	movs	r3, #18
 8001b32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b34:	2301      	movs	r3, #1
 8001b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b3c:	2304      	movs	r3, #4
 8001b3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	4619      	mov	r1, r3
 8001b46:	480c      	ldr	r0, [pc, #48]	@ (8001b78 <HAL_I2C_MspInit+0x8c>)
 8001b48:	f002 fa52 	bl	8003ff0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	4b08      	ldr	r3, [pc, #32]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b54:	4a07      	ldr	r2, [pc, #28]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b5c:	4b05      	ldr	r3, [pc, #20]	@ (8001b74 <HAL_I2C_MspInit+0x88>)
 8001b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b64:	60fb      	str	r3, [r7, #12]
 8001b66:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b68:	bf00      	nop
 8001b6a:	3728      	adds	r7, #40	@ 0x28
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	40005400 	.word	0x40005400
 8001b74:	40023800 	.word	0x40023800
 8001b78:	40020400 	.word	0x40020400

08001b7c <prv_parse_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed integer
 */
static int32_t
prv_parse_number(lwgps_t* gh, const char* t) {
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
    int32_t res = 0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	60fb      	str	r3, [r7, #12]
    uint8_t minus;

    if (t == NULL) {
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d106      	bne.n	8001b9e <prv_parse_number+0x22>
        t = gh->p.term_str;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3371      	adds	r3, #113	@ 0x71
 8001b94:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 8001b96:	e002      	b.n	8001b9e <prv_parse_number+0x22>
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	603b      	str	r3, [r7, #0]
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d003      	beq.n	8001bac <prv_parse_number+0x30>
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b20      	cmp	r3, #32
 8001baa:	d0f5      	beq.n	8001b98 <prv_parse_number+0x1c>

    minus = (*t == '-' ? (++t, 1) : 0);
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b2d      	cmp	r3, #45	@ 0x2d
 8001bb2:	d104      	bne.n	8001bbe <prv_parse_number+0x42>
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	603b      	str	r3, [r7, #0]
 8001bba:	2301      	movs	r3, #1
 8001bbc:	e000      	b.n	8001bc0 <prv_parse_number+0x44>
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	72fb      	strb	r3, [r7, #11]
    for (; t != NULL && CIN(*t); ++t) {
 8001bc2:	e00d      	b.n	8001be0 <prv_parse_number+0x64>
        res = 10 * res + CTN(*t);
 8001bc4:	68fa      	ldr	r2, [r7, #12]
 8001bc6:	4613      	mov	r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	4413      	add	r3, r2
 8001bcc:	005b      	lsls	r3, r3, #1
 8001bce:	461a      	mov	r2, r3
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	781b      	ldrb	r3, [r3, #0]
 8001bd4:	3b30      	subs	r3, #48	@ 0x30
 8001bd6:	4413      	add	r3, r2
 8001bd8:	60fb      	str	r3, [r7, #12]
    for (; t != NULL && CIN(*t); ++t) {
 8001bda:	683b      	ldr	r3, [r7, #0]
 8001bdc:	3301      	adds	r3, #1
 8001bde:	603b      	str	r3, [r7, #0]
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d007      	beq.n	8001bf6 <prv_parse_number+0x7a>
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	2b2f      	cmp	r3, #47	@ 0x2f
 8001bec:	d903      	bls.n	8001bf6 <prv_parse_number+0x7a>
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	2b39      	cmp	r3, #57	@ 0x39
 8001bf4:	d9e6      	bls.n	8001bc4 <prv_parse_number+0x48>
    }
    return minus ? -res : res;
 8001bf6:	7afb      	ldrb	r3, [r7, #11]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d002      	beq.n	8001c02 <prv_parse_number+0x86>
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	425b      	negs	r3, r3
 8001c00:	e000      	b.n	8001c04 <prv_parse_number+0x88>
 8001c02:	68fb      	ldr	r3, [r7, #12]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr

08001c10 <prv_parse_float_number>:
 * \param[in]       gh: GPS handle
 * \param[in]       t: Text to parse. Set to `NULL` to parse current GPS term
 * \return          Parsed double in \ref lwgps_float_t format
 */
static lwgps_float_t
prv_parse_float_number(lwgps_t* gh, const char* t) {
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
    lwgps_float_t res;

    if (t == NULL) {
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d106      	bne.n	8001c2e <prv_parse_float_number+0x1e>
        t = gh->p.term_str;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3371      	adds	r3, #113	@ 0x71
 8001c24:	603b      	str	r3, [r7, #0]
    }
    for (; t != NULL && *t == ' '; ++t) {}      /* Strip leading spaces */
 8001c26:	e002      	b.n	8001c2e <prv_parse_float_number+0x1e>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	603b      	str	r3, [r7, #0]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d003      	beq.n	8001c3c <prv_parse_float_number+0x2c>
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b20      	cmp	r3, #32
 8001c3a:	d0f5      	beq.n	8001c28 <prv_parse_float_number+0x18>

#if LWGPS_CFG_DOUBLE
    res = strtod(t, NULL);                      /* Parse string to double */
 8001c3c:	2100      	movs	r1, #0
 8001c3e:	6838      	ldr	r0, [r7, #0]
 8001c40:	f00d f8da 	bl	800edf8 <strtod>
 8001c44:	ed87 0b02 	vstr	d0, [r7, #8]
#else /* LWGPS_CFG_DOUBLE */
    res = strtof(t, NULL);                      /* Parse string to float */
#endif /* !LWGPS_CFG_DOUBLE */

    return FLT(res);                            /* Return casted value, based on float size */
 8001c48:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c4c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001c50:	eeb0 0a47 	vmov.f32	s0, s14
 8001c54:	eef0 0a67 	vmov.f32	s1, s15
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
	...

08001c60 <prv_parse_lat_long>:
 *                  NMEA output for latitude is ddmm.sss and longitude is dddmm.sss
 * \param[in]       gh: GPS handle
 * \return          Latitude/Longitude value in degrees
 */
static lwgps_float_t
prv_parse_lat_long(lwgps_t* gh) {
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b088      	sub	sp, #32
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
    lwgps_float_t ll, deg, min;

    ll = prv_parse_float_number(gh, NULL);      /* Parse value as double */
 8001c68:	2100      	movs	r1, #0
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff ffd0 	bl	8001c10 <prv_parse_float_number>
 8001c70:	ed87 0b06 	vstr	d0, [r7, #24]
    deg = FLT((int)((int)ll / 100));            /* Get absolute degrees value, interested in integer part only */
 8001c74:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c78:	f7fe ff50 	bl	8000b1c <__aeabi_d2iz>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf4 <prv_parse_lat_long+0x94>)
 8001c80:	fb82 1203 	smull	r1, r2, r2, r3
 8001c84:	1152      	asrs	r2, r2, #5
 8001c86:	17db      	asrs	r3, r3, #31
 8001c88:	1ad3      	subs	r3, r2, r3
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7fe fc42 	bl	8000514 <__aeabi_i2d>
 8001c90:	4602      	mov	r2, r0
 8001c92:	460b      	mov	r3, r1
 8001c94:	e9c7 2304 	strd	r2, r3, [r7, #16]
    min = ll - (deg * FLT(100));                /* Get remaining part from full number, minutes */
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	4b16      	ldr	r3, [pc, #88]	@ (8001cf8 <prv_parse_lat_long+0x98>)
 8001c9e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ca2:	f7fe fca1 	bl	80005e8 <__aeabi_dmul>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cae:	f7fe fae3 	bl	8000278 <__aeabi_dsub>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    ll = deg + (min / FLT(60.0));               /* Calculate latitude/longitude */
 8001cba:	f04f 0200 	mov.w	r2, #0
 8001cbe:	4b0f      	ldr	r3, [pc, #60]	@ (8001cfc <prv_parse_lat_long+0x9c>)
 8001cc0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001cc4:	f7fe fdba 	bl	800083c <__aeabi_ddiv>
 8001cc8:	4602      	mov	r2, r0
 8001cca:	460b      	mov	r3, r1
 8001ccc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cd0:	f7fe fad4 	bl	800027c <__adddf3>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	460b      	mov	r3, r1
 8001cd8:	e9c7 2306 	strd	r2, r3, [r7, #24]

    return ll;
 8001cdc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ce0:	ec43 2b17 	vmov	d7, r2, r3
}
 8001ce4:	eeb0 0a47 	vmov.f32	s0, s14
 8001ce8:	eef0 0a67 	vmov.f32	s1, s15
 8001cec:	3720      	adds	r7, #32
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	51eb851f 	.word	0x51eb851f
 8001cf8:	40590000 	.word	0x40590000
 8001cfc:	404e0000 	.word	0x404e0000

08001d00 <prv_parse_term>:
 * \brief           Parse received term
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_parse_term(lwgps_t* gh) {
 8001d00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001d04:	b082      	sub	sp, #8
 8001d06:	af00      	add	r7, sp, #0
 8001d08:	6078      	str	r0, [r7, #4]
    if (gh->p.term_num == 0) {                  /* Check string type */
 8001d0a:	6879      	ldr	r1, [r7, #4]
 8001d0c:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 8001d10:	2900      	cmp	r1, #0
 8001d12:	d169      	bne.n	8001de8 <prv_parse_term+0xe8>
        if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
        } else if (!strncmp(gh->p.term_str, "$GPGGA", 6) || !strncmp(gh->p.term_str, "$GNGGA", 6)) {
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	3371      	adds	r3, #113	@ 0x71
 8001d18:	2206      	movs	r2, #6
 8001d1a:	49ba      	ldr	r1, [pc, #744]	@ (8002004 <prv_parse_term+0x304>)
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f00d f984 	bl	800f02a <strncmp>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d009      	beq.n	8001d3c <prv_parse_term+0x3c>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	3371      	adds	r3, #113	@ 0x71
 8001d2c:	2206      	movs	r2, #6
 8001d2e:	49b6      	ldr	r1, [pc, #728]	@ (8002008 <prv_parse_term+0x308>)
 8001d30:	4618      	mov	r0, r3
 8001d32:	f00d f97a 	bl	800f02a <strncmp>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d104      	bne.n	8001d46 <prv_parse_term+0x46>
            gh->p.stat = STAT_GGA;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	2201      	movs	r2, #1
 8001d40:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8001d44:	e04e      	b.n	8001de4 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
        } else if (!strncmp(gh->p.term_str, "$GPGSA", 6) || !strncmp(gh->p.term_str, "$GNGSA", 6)) {
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	3371      	adds	r3, #113	@ 0x71
 8001d4a:	2206      	movs	r2, #6
 8001d4c:	49af      	ldr	r1, [pc, #700]	@ (800200c <prv_parse_term+0x30c>)
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f00d f96b 	bl	800f02a <strncmp>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d009      	beq.n	8001d6e <prv_parse_term+0x6e>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	3371      	adds	r3, #113	@ 0x71
 8001d5e:	2206      	movs	r2, #6
 8001d60:	49ab      	ldr	r1, [pc, #684]	@ (8002010 <prv_parse_term+0x310>)
 8001d62:	4618      	mov	r0, r3
 8001d64:	f00d f961 	bl	800f02a <strncmp>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d104      	bne.n	8001d78 <prv_parse_term+0x78>
            gh->p.stat = STAT_GSA;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2202      	movs	r2, #2
 8001d72:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8001d76:	e035      	b.n	8001de4 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
        } else if (!strncmp(gh->p.term_str, "$GPGSV", 6) || !strncmp(gh->p.term_str, "$GNGSV", 6)) {
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	3371      	adds	r3, #113	@ 0x71
 8001d7c:	2206      	movs	r2, #6
 8001d7e:	49a5      	ldr	r1, [pc, #660]	@ (8002014 <prv_parse_term+0x314>)
 8001d80:	4618      	mov	r0, r3
 8001d82:	f00d f952 	bl	800f02a <strncmp>
 8001d86:	4603      	mov	r3, r0
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d009      	beq.n	8001da0 <prv_parse_term+0xa0>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	3371      	adds	r3, #113	@ 0x71
 8001d90:	2206      	movs	r2, #6
 8001d92:	49a1      	ldr	r1, [pc, #644]	@ (8002018 <prv_parse_term+0x318>)
 8001d94:	4618      	mov	r0, r3
 8001d96:	f00d f948 	bl	800f02a <strncmp>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d104      	bne.n	8001daa <prv_parse_term+0xaa>
            gh->p.stat = STAT_GSV;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2203      	movs	r2, #3
 8001da4:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8001da8:	e01c      	b.n	8001de4 <prv_parse_term+0xe4>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
        } else if (!strncmp(gh->p.term_str, "$GPRMC", 6) || !strncmp(gh->p.term_str, "$GNRMC", 6)) {
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3371      	adds	r3, #113	@ 0x71
 8001dae:	2206      	movs	r2, #6
 8001db0:	499a      	ldr	r1, [pc, #616]	@ (800201c <prv_parse_term+0x31c>)
 8001db2:	4618      	mov	r0, r3
 8001db4:	f00d f939 	bl	800f02a <strncmp>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d009      	beq.n	8001dd2 <prv_parse_term+0xd2>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	3371      	adds	r3, #113	@ 0x71
 8001dc2:	2206      	movs	r2, #6
 8001dc4:	4996      	ldr	r1, [pc, #600]	@ (8002020 <prv_parse_term+0x320>)
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f00d f92f 	bl	800f02a <strncmp>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d104      	bne.n	8001ddc <prv_parse_term+0xdc>
            gh->p.stat = STAT_RMC;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
 8001dda:	e003      	b.n	8001de4 <prv_parse_term+0xe4>
#if LWGPS_CFG_STATEMENT_PUBX
        } else if (!strncmp(gh->p.term_str, "$PUBX", 5)) {
            gh->p.stat = STAT_UBX;
#endif /* LWGPS_CFG_STATEMENT_PUBX */
        } else {
            gh->p.stat = STAT_UNKNOWN;          /* Invalid statement for library */
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	2200      	movs	r2, #0
 8001de0:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
        }
        return 1;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e231      	b.n	800224c <prv_parse_term+0x54c>
    }

    /* Start parsing terms */
    if (gh->p.stat == STAT_UNKNOWN) {
 8001de8:	6879      	ldr	r1, [r7, #4]
 8001dea:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8001dee:	2900      	cmp	r1, #0
 8001df0:	f000 822b 	beq.w	800224a <prv_parse_term+0x54a>
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {        /* Process GPGGA statement */
 8001df4:	6879      	ldr	r1, [r7, #4]
 8001df6:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8001dfa:	2901      	cmp	r1, #1
 8001dfc:	f040 80c9 	bne.w	8001f92 <prv_parse_term+0x292>
        switch (gh->p.term_num) {
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8001e06:	3b01      	subs	r3, #1
 8001e08:	2b0a      	cmp	r3, #10
 8001e0a:	f200 8213 	bhi.w	8002234 <prv_parse_term+0x534>
 8001e0e:	a201      	add	r2, pc, #4	@ (adr r2, 8001e14 <prv_parse_term+0x114>)
 8001e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e14:	08001e41 	.word	0x08001e41
 8001e18:	08001ebb 	.word	0x08001ebb
 8001e1c:	08001ed1 	.word	0x08001ed1
 8001e20:	08001efb 	.word	0x08001efb
 8001e24:	08001f11 	.word	0x08001f11
 8001e28:	08001f3b 	.word	0x08001f3b
 8001e2c:	08001f4f 	.word	0x08001f4f
 8001e30:	08002235 	.word	0x08002235
 8001e34:	08001f63 	.word	0x08001f63
 8001e38:	08002235 	.word	0x08002235
 8001e3c:	08001f7b 	.word	0x08001f7b
            case 1:                             /* Process UTC time */
                gh->p.data.gga.hours = 10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001e46:	3b30      	subs	r3, #48	@ 0x30
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	0092      	lsls	r2, r2, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	b2da      	uxtb	r2, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8001e5a:	4413      	add	r3, r2
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	3b30      	subs	r3, #48	@ 0x30
 8001e60:	b2da      	uxtb	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	f883 20aa 	strb.w	r2, [r3, #170]	@ 0xaa
                gh->p.data.gga.minutes = 10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8001e6e:	3b30      	subs	r3, #48	@ 0x30
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	461a      	mov	r2, r3
 8001e74:	0092      	lsls	r2, r2, #2
 8001e76:	4413      	add	r3, r2
 8001e78:	005b      	lsls	r3, r3, #1
 8001e7a:	b2da      	uxtb	r2, r3
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 8001e82:	4413      	add	r3, r2
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	3b30      	subs	r3, #48	@ 0x30
 8001e88:	b2da      	uxtb	r2, r3
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f883 20ab 	strb.w	r2, [r3, #171]	@ 0xab
                gh->p.data.gga.seconds = 10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 8001e96:	3b30      	subs	r3, #48	@ 0x30
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	0092      	lsls	r2, r2, #2
 8001e9e:	4413      	add	r3, r2
 8001ea0:	005b      	lsls	r3, r3, #1
 8001ea2:	b2da      	uxtb	r2, r3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 8001eaa:	4413      	add	r3, r2
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	3b30      	subs	r3, #48	@ 0x30
 8001eb0:	b2da      	uxtb	r2, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac
                break;
 8001eb8:	e1c7      	b.n	800224a <prv_parse_term+0x54a>
            case 2:                             /* Latitude */
                gh->p.data.gga.latitude = prv_parse_lat_long(gh);   /* Parse latitude */
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff fed0 	bl	8001c60 <prv_parse_lat_long>
 8001ec0:	eeb0 7a40 	vmov.f32	s14, s0
 8001ec4:	eef0 7a60 	vmov.f32	s15, s1
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8001ece:	e1bc      	b.n	800224a <prv_parse_term+0x54a>
            case 3:                             /* Latitude north/south information */
                if (gh->p.term_str[0] == 'S' || gh->p.term_str[0] == 's') {
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001ed6:	2b53      	cmp	r3, #83	@ 0x53
 8001ed8:	d005      	beq.n	8001ee6 <prv_parse_term+0x1e6>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001ee0:	2b73      	cmp	r3, #115	@ 0x73
 8001ee2:	f040 81a9 	bne.w	8002238 <prv_parse_term+0x538>
                    gh->p.data.gga.latitude = -gh->p.data.gga.latitude;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8001eec:	4690      	mov	r8, r2
 8001eee:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	e9c3 8922 	strd	r8, r9, [r3, #136]	@ 0x88
                }
                break;
 8001ef8:	e19e      	b.n	8002238 <prv_parse_term+0x538>
            case 4:                             /* Longitude */
                gh->p.data.gga.longitude = prv_parse_lat_long(gh);  /* Parse longitude */
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f7ff feb0 	bl	8001c60 <prv_parse_lat_long>
 8001f00:	eeb0 7a40 	vmov.f32	s14, s0
 8001f04:	eef0 7a60 	vmov.f32	s15, s1
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8001f0e:	e19c      	b.n	800224a <prv_parse_term+0x54a>
            case 5:                             /* Longitude east/west information */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001f16:	2b57      	cmp	r3, #87	@ 0x57
 8001f18:	d005      	beq.n	8001f26 <prv_parse_term+0x226>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8001f20:	2b77      	cmp	r3, #119	@ 0x77
 8001f22:	f040 818b 	bne.w	800223c <prv_parse_term+0x53c>
                    gh->p.data.gga.longitude = -gh->p.data.gga.longitude;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8001f2c:	4614      	mov	r4, r2
 8001f2e:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	e9c3 4524 	strd	r4, r5, [r3, #144]	@ 0x90
                }
                break;
 8001f38:	e180      	b.n	800223c <prv_parse_term+0x53c>
            case 6:                             /* Fix status */
                gh->p.data.gga.fix = (uint8_t)prv_parse_number(gh, NULL);
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f7ff fe1d 	bl	8001b7c <prv_parse_number>
 8001f42:	4603      	mov	r3, r0
 8001f44:	b2da      	uxtb	r2, r3
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
                break;
 8001f4c:	e17d      	b.n	800224a <prv_parse_term+0x54a>
            case 7:                             /* Satellites in use */
                gh->p.data.gga.sats_in_use = (uint8_t)prv_parse_number(gh, NULL);
 8001f4e:	2100      	movs	r1, #0
 8001f50:	6878      	ldr	r0, [r7, #4]
 8001f52:	f7ff fe13 	bl	8001b7c <prv_parse_number>
 8001f56:	4603      	mov	r3, r0
 8001f58:	b2da      	uxtb	r2, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
                break;
 8001f60:	e173      	b.n	800224a <prv_parse_term+0x54a>
            case 9:                             /* Altitude */
                gh->p.data.gga.altitude = prv_parse_float_number(gh, NULL);
 8001f62:	2100      	movs	r1, #0
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f7ff fe53 	bl	8001c10 <prv_parse_float_number>
 8001f6a:	eeb0 7a40 	vmov.f32	s14, s0
 8001f6e:	eef0 7a60 	vmov.f32	s15, s1
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8001f78:	e167      	b.n	800224a <prv_parse_term+0x54a>
            case 11:                            /* Altitude above ellipsoid */
                gh->p.data.gga.geo_sep = prv_parse_float_number(gh, NULL);
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f7ff fe47 	bl	8001c10 <prv_parse_float_number>
 8001f82:	eeb0 7a40 	vmov.f32	s14, s0
 8001f86:	eef0 7a60 	vmov.f32	s15, s1
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 8001f90:	e15b      	b.n	800224a <prv_parse_term+0x54a>
            default:
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {        /* Process GPGSA statement */
 8001f92:	6879      	ldr	r1, [r7, #4]
 8001f94:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 8001f98:	2902      	cmp	r1, #2
 8001f9a:	f040 8083 	bne.w	80020a4 <prv_parse_term+0x3a4>
        switch (gh->p.term_num) {
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8001fa4:	3b02      	subs	r3, #2
 8001fa6:	2b0f      	cmp	r3, #15
 8001fa8:	d860      	bhi.n	800206c <prv_parse_term+0x36c>
 8001faa:	a201      	add	r2, pc, #4	@ (adr r2, 8001fb0 <prv_parse_term+0x2b0>)
 8001fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fb0:	08001ff1 	.word	0x08001ff1
 8001fb4:	0800206d 	.word	0x0800206d
 8001fb8:	0800206d 	.word	0x0800206d
 8001fbc:	0800206d 	.word	0x0800206d
 8001fc0:	0800206d 	.word	0x0800206d
 8001fc4:	0800206d 	.word	0x0800206d
 8001fc8:	0800206d 	.word	0x0800206d
 8001fcc:	0800206d 	.word	0x0800206d
 8001fd0:	0800206d 	.word	0x0800206d
 8001fd4:	0800206d 	.word	0x0800206d
 8001fd8:	0800206d 	.word	0x0800206d
 8001fdc:	0800206d 	.word	0x0800206d
 8001fe0:	0800206d 	.word	0x0800206d
 8001fe4:	08002025 	.word	0x08002025
 8001fe8:	0800203d 	.word	0x0800203d
 8001fec:	08002055 	.word	0x08002055
            case 2:                             /* Process fix mode */
                gh->p.data.gsa.fix_mode = (uint8_t)prv_parse_number(gh, NULL);
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	6878      	ldr	r0, [r7, #4]
 8001ff4:	f7ff fdc2 	bl	8001b7c <prv_parse_number>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
                break;
 8002002:	e122      	b.n	800224a <prv_parse_term+0x54a>
 8002004:	08010f40 	.word	0x08010f40
 8002008:	08010f48 	.word	0x08010f48
 800200c:	08010f50 	.word	0x08010f50
 8002010:	08010f58 	.word	0x08010f58
 8002014:	08010f60 	.word	0x08010f60
 8002018:	08010f68 	.word	0x08010f68
 800201c:	08010f70 	.word	0x08010f70
 8002020:	08010f78 	.word	0x08010f78
            case 15:                            /* Process PDOP */
                gh->p.data.gsa.dop_p = prv_parse_float_number(gh, NULL);
 8002024:	2100      	movs	r1, #0
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7ff fdf2 	bl	8001c10 <prv_parse_float_number>
 800202c:	eeb0 7a40 	vmov.f32	s14, s0
 8002030:	eef0 7a60 	vmov.f32	s15, s1
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 800203a:	e106      	b.n	800224a <prv_parse_term+0x54a>
            case 16:                            /* Process HDOP */
                gh->p.data.gsa.dop_h = prv_parse_float_number(gh, NULL);
 800203c:	2100      	movs	r1, #0
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f7ff fde6 	bl	8001c10 <prv_parse_float_number>
 8002044:	eeb0 7a40 	vmov.f32	s14, s0
 8002048:	eef0 7a60 	vmov.f32	s15, s1
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	ed83 7b22 	vstr	d7, [r3, #136]	@ 0x88
                break;
 8002052:	e0fa      	b.n	800224a <prv_parse_term+0x54a>
            case 17:                            /* Process VDOP */
                gh->p.data.gsa.dop_v = prv_parse_float_number(gh, NULL);
 8002054:	2100      	movs	r1, #0
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f7ff fdda 	bl	8001c10 <prv_parse_float_number>
 800205c:	eeb0 7a40 	vmov.f32	s14, s0
 8002060:	eef0 7a60 	vmov.f32	s15, s1
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 800206a:	e0ee      	b.n	800224a <prv_parse_term+0x54a>
            default:
                /* Parse satellite IDs */
                if (gh->p.term_num >= 3 && gh->p.term_num <= 14) {
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002072:	2b02      	cmp	r3, #2
 8002074:	f240 80e4 	bls.w	8002240 <prv_parse_term+0x540>
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 800207e:	2b0e      	cmp	r3, #14
 8002080:	f200 80de 	bhi.w	8002240 <prv_parse_term+0x540>
                    gh->p.data.gsa.satellites_ids[gh->p.term_num - 3] = (uint8_t)prv_parse_number(gh, NULL);
 8002084:	2100      	movs	r1, #0
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f7ff fd78 	bl	8001b7c <prv_parse_number>
 800208c:	4602      	mov	r2, r0
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 8002094:	3b03      	subs	r3, #3
 8002096:	b2d1      	uxtb	r1, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	4413      	add	r3, r2
 800209c:	460a      	mov	r2, r1
 800209e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1
                }
                break;
 80020a2:	e0cd      	b.n	8002240 <prv_parse_term+0x540>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {        /* Process GPGSV statement */
 80020a4:	6879      	ldr	r1, [r7, #4]
 80020a6:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 80020aa:	2903      	cmp	r1, #3
 80020ac:	d11b      	bne.n	80020e6 <prv_parse_term+0x3e6>
        switch (gh->p.term_num) {
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d002      	beq.n	80020be <prv_parse_term+0x3be>
 80020b8:	2b03      	cmp	r3, #3
 80020ba:	d00a      	beq.n	80020d2 <prv_parse_term+0x3d2>
                                break;
                        }
                    }
                }
#endif /* LWGPS_CFG_STATEMENT_GPGSV_SAT_DET */
                break;
 80020bc:	e0c5      	b.n	800224a <prv_parse_term+0x54a>
                gh->p.data.gsv.stat_num = (uint8_t)prv_parse_number(gh, NULL);
 80020be:	2100      	movs	r1, #0
 80020c0:	6878      	ldr	r0, [r7, #4]
 80020c2:	f7ff fd5b 	bl	8001b7c <prv_parse_number>
 80020c6:	4603      	mov	r3, r0
 80020c8:	b2da      	uxtb	r2, r3
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                break;
 80020d0:	e0bb      	b.n	800224a <prv_parse_term+0x54a>
                gh->p.data.gsv.sats_in_view = (uint8_t)prv_parse_number(gh, NULL);
 80020d2:	2100      	movs	r1, #0
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f7ff fd51 	bl	8001b7c <prv_parse_number>
 80020da:	4603      	mov	r3, r0
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 80020e4:	e0b1      	b.n	800224a <prv_parse_term+0x54a>
        }
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {        /* Process GPRMC statement */
 80020e6:	6879      	ldr	r1, [r7, #4]
 80020e8:	f891 1070 	ldrb.w	r1, [r1, #112]	@ 0x70
 80020ec:	2904      	cmp	r1, #4
 80020ee:	f040 80ac 	bne.w	800224a <prv_parse_term+0x54a>
        switch (gh->p.term_num) {
 80020f2:	6879      	ldr	r1, [r7, #4]
 80020f4:	f891 107f 	ldrb.w	r1, [r1, #127]	@ 0x7f
 80020f8:	3902      	subs	r1, #2
 80020fa:	2909      	cmp	r1, #9
 80020fc:	f200 80a2 	bhi.w	8002244 <prv_parse_term+0x544>
 8002100:	a001      	add	r0, pc, #4	@ (adr r0, 8002108 <prv_parse_term+0x408>)
 8002102:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8002106:	bf00      	nop
 8002108:	08002131 	.word	0x08002131
 800210c:	08002245 	.word	0x08002245
 8002110:	08002245 	.word	0x08002245
 8002114:	08002245 	.word	0x08002245
 8002118:	08002245 	.word	0x08002245
 800211c:	0800214b 	.word	0x0800214b
 8002120:	08002163 	.word	0x08002163
 8002124:	0800217b 	.word	0x0800217b
 8002128:	080021f5 	.word	0x080021f5
 800212c:	0800220d 	.word	0x0800220d
            case 2:                             /* Process valid status */
                gh->p.data.rmc.is_valid = (gh->p.term_str[0] == 'A');
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002136:	2b41      	cmp	r3, #65	@ 0x41
 8002138:	bf0c      	ite	eq
 800213a:	2301      	moveq	r3, #1
 800213c:	2300      	movne	r3, #0
 800213e:	b2db      	uxtb	r3, r3
 8002140:	461a      	mov	r2, r3
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
                break;
 8002148:	e07f      	b.n	800224a <prv_parse_term+0x54a>
            case 7:                             /* Process ground speed in knots */
                gh->p.data.rmc.speed = prv_parse_float_number(gh, NULL);
 800214a:	2100      	movs	r1, #0
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff fd5f 	bl	8001c10 <prv_parse_float_number>
 8002152:	eeb0 7a40 	vmov.f32	s14, s0
 8002156:	eef0 7a60 	vmov.f32	s15, s1
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	ed83 7b24 	vstr	d7, [r3, #144]	@ 0x90
                break;
 8002160:	e073      	b.n	800224a <prv_parse_term+0x54a>
            case 8:                             /* Process true ground coarse */
                gh->p.data.rmc.course = prv_parse_float_number(gh, NULL);
 8002162:	2100      	movs	r1, #0
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f7ff fd53 	bl	8001c10 <prv_parse_float_number>
 800216a:	eeb0 7a40 	vmov.f32	s14, s0
 800216e:	eef0 7a60 	vmov.f32	s15, s1
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	ed83 7b26 	vstr	d7, [r3, #152]	@ 0x98
                break;
 8002178:	e067      	b.n	800224a <prv_parse_term+0x54a>
            case 9:                             /* Process date */
                gh->p.data.rmc.date = (uint8_t)(10 * CTN(gh->p.term_str[0]) + CTN(gh->p.term_str[1]));
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002180:	3b30      	subs	r3, #48	@ 0x30
 8002182:	b2db      	uxtb	r3, r3
 8002184:	461a      	mov	r2, r3
 8002186:	0092      	lsls	r2, r2, #2
 8002188:	4413      	add	r3, r2
 800218a:	005b      	lsls	r3, r3, #1
 800218c:	b2da      	uxtb	r2, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002194:	4413      	add	r3, r2
 8002196:	b2db      	uxtb	r3, r3
 8002198:	3b30      	subs	r3, #48	@ 0x30
 800219a:	b2da      	uxtb	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
                gh->p.data.rmc.month = (uint8_t)(10 * CTN(gh->p.term_str[2]) + CTN(gh->p.term_str[3]));
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 80021a8:	3b30      	subs	r3, #48	@ 0x30
 80021aa:	b2db      	uxtb	r3, r3
 80021ac:	461a      	mov	r2, r3
 80021ae:	0092      	lsls	r2, r2, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	005b      	lsls	r3, r3, #1
 80021b4:	b2da      	uxtb	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	f893 3074 	ldrb.w	r3, [r3, #116]	@ 0x74
 80021bc:	4413      	add	r3, r2
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	3b30      	subs	r3, #48	@ 0x30
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
                gh->p.data.rmc.year = (uint8_t)(10 * CTN(gh->p.term_str[4]) + CTN(gh->p.term_str[5]));
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	f893 3075 	ldrb.w	r3, [r3, #117]	@ 0x75
 80021d0:	3b30      	subs	r3, #48	@ 0x30
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	461a      	mov	r2, r3
 80021d6:	0092      	lsls	r2, r2, #2
 80021d8:	4413      	add	r3, r2
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	b2da      	uxtb	r2, r3
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	f893 3076 	ldrb.w	r3, [r3, #118]	@ 0x76
 80021e4:	4413      	add	r3, r2
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	3b30      	subs	r3, #48	@ 0x30
 80021ea:	b2da      	uxtb	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
                break;
 80021f2:	e02a      	b.n	800224a <prv_parse_term+0x54a>
            case 10:                            /* Process magnetic variation */
                gh->p.data.rmc.variation = prv_parse_float_number(gh, NULL);
 80021f4:	2100      	movs	r1, #0
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff fd0a 	bl	8001c10 <prv_parse_float_number>
 80021fc:	eeb0 7a40 	vmov.f32	s14, s0
 8002200:	eef0 7a60 	vmov.f32	s15, s1
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	ed83 7b28 	vstr	d7, [r3, #160]	@ 0xa0
                break;
 800220a:	e01e      	b.n	800224a <prv_parse_term+0x54a>
            case 11:                            /* Process magnetic variation east/west */
                if (gh->p.term_str[0] == 'W' || gh->p.term_str[0] == 'w') {
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 8002212:	2957      	cmp	r1, #87	@ 0x57
 8002214:	d004      	beq.n	8002220 <prv_parse_term+0x520>
 8002216:	6879      	ldr	r1, [r7, #4]
 8002218:	f891 1071 	ldrb.w	r1, [r1, #113]	@ 0x71
 800221c:	2977      	cmp	r1, #119	@ 0x77
 800221e:	d113      	bne.n	8002248 <prv_parse_term+0x548>
                    gh->p.data.rmc.variation = -gh->p.data.rmc.variation;
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	e9d1 0128 	ldrd	r0, r1, [r1, #160]	@ 0xa0
 8002226:	4602      	mov	r2, r0
 8002228:	f081 4300 	eor.w	r3, r1, #2147483648	@ 0x80000000
 800222c:	6879      	ldr	r1, [r7, #4]
 800222e:	e9c1 2328 	strd	r2, r3, [r1, #160]	@ 0xa0
                }
                break;
 8002232:	e009      	b.n	8002248 <prv_parse_term+0x548>
                break;
 8002234:	bf00      	nop
 8002236:	e008      	b.n	800224a <prv_parse_term+0x54a>
                break;
 8002238:	bf00      	nop
 800223a:	e006      	b.n	800224a <prv_parse_term+0x54a>
                break;
 800223c:	bf00      	nop
 800223e:	e004      	b.n	800224a <prv_parse_term+0x54a>
                break;
 8002240:	bf00      	nop
 8002242:	e002      	b.n	800224a <prv_parse_term+0x54a>
            default:
                break;
 8002244:	bf00      	nop
 8002246:	e000      	b.n	800224a <prv_parse_term+0x54a>
                break;
 8002248:	bf00      	nop
                break;
        }
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
#endif /* LWGPS_CFG_STATEMENT_PUBX */
    }
    return 1;
 800224a:	2301      	movs	r3, #1
}
 800224c:	4618      	mov	r0, r3
 800224e:	3708      	adds	r7, #8
 8002250:	46bd      	mov	sp, r7
 8002252:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002256:	bf00      	nop

08002258 <prv_check_crc>:
 * \brief           Compare calculated CRC with received CRC
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_check_crc(lwgps_t* gh) {
 8002258:	b480      	push	{r7}
 800225a:	b085      	sub	sp, #20
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
    uint8_t crc;
    crc = (uint8_t)((CHTN(gh->p.term_str[0]) & 0x0F) << 0x04) | (CHTN(gh->p.term_str[1]) & 0x0F);   /* Convert received CRC from string (hex) to number */
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002266:	2b2f      	cmp	r3, #47	@ 0x2f
 8002268:	d90d      	bls.n	8002286 <prv_check_crc+0x2e>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002270:	2b39      	cmp	r3, #57	@ 0x39
 8002272:	d808      	bhi.n	8002286 <prv_check_crc+0x2e>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800227a:	3b30      	subs	r3, #48	@ 0x30
 800227c:	b2db      	uxtb	r3, r3
 800227e:	b25b      	sxtb	r3, r3
 8002280:	011b      	lsls	r3, r3, #4
 8002282:	b25a      	sxtb	r2, r3
 8002284:	e026      	b.n	80022d4 <prv_check_crc+0x7c>
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 800228c:	2b60      	cmp	r3, #96	@ 0x60
 800228e:	d90d      	bls.n	80022ac <prv_check_crc+0x54>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 8002296:	2b7a      	cmp	r3, #122	@ 0x7a
 8002298:	d808      	bhi.n	80022ac <prv_check_crc+0x54>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80022a0:	3b57      	subs	r3, #87	@ 0x57
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	b25b      	sxtb	r3, r3
 80022a6:	011b      	lsls	r3, r3, #4
 80022a8:	b25a      	sxtb	r2, r3
 80022aa:	e013      	b.n	80022d4 <prv_check_crc+0x7c>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80022b2:	2b40      	cmp	r3, #64	@ 0x40
 80022b4:	d90d      	bls.n	80022d2 <prv_check_crc+0x7a>
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80022bc:	2b5a      	cmp	r3, #90	@ 0x5a
 80022be:	d808      	bhi.n	80022d2 <prv_check_crc+0x7a>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f893 3071 	ldrb.w	r3, [r3, #113]	@ 0x71
 80022c6:	3b37      	subs	r3, #55	@ 0x37
 80022c8:	b2db      	uxtb	r3, r3
 80022ca:	b25b      	sxtb	r3, r3
 80022cc:	011b      	lsls	r3, r3, #4
 80022ce:	b25a      	sxtb	r2, r3
 80022d0:	e000      	b.n	80022d4 <prv_check_crc+0x7c>
 80022d2:	2200      	movs	r2, #0
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80022da:	2b2f      	cmp	r3, #47	@ 0x2f
 80022dc:	d90c      	bls.n	80022f8 <prv_check_crc+0xa0>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80022e4:	2b39      	cmp	r3, #57	@ 0x39
 80022e6:	d807      	bhi.n	80022f8 <prv_check_crc+0xa0>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80022ee:	b25b      	sxtb	r3, r3
 80022f0:	f003 030f 	and.w	r3, r3, #15
 80022f4:	b25b      	sxtb	r3, r3
 80022f6:	e028      	b.n	800234a <prv_check_crc+0xf2>
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 80022fe:	2b60      	cmp	r3, #96	@ 0x60
 8002300:	d90e      	bls.n	8002320 <prv_check_crc+0xc8>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002308:	2b7a      	cmp	r3, #122	@ 0x7a
 800230a:	d809      	bhi.n	8002320 <prv_check_crc+0xc8>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002312:	3b57      	subs	r3, #87	@ 0x57
 8002314:	b2db      	uxtb	r3, r3
 8002316:	b25b      	sxtb	r3, r3
 8002318:	f003 030f 	and.w	r3, r3, #15
 800231c:	b25b      	sxtb	r3, r3
 800231e:	e014      	b.n	800234a <prv_check_crc+0xf2>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002326:	2b40      	cmp	r3, #64	@ 0x40
 8002328:	d90e      	bls.n	8002348 <prv_check_crc+0xf0>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8002330:	2b5a      	cmp	r3, #90	@ 0x5a
 8002332:	d809      	bhi.n	8002348 <prv_check_crc+0xf0>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 800233a:	3b37      	subs	r3, #55	@ 0x37
 800233c:	b2db      	uxtb	r3, r3
 800233e:	b25b      	sxtb	r3, r3
 8002340:	f003 030f 	and.w	r3, r3, #15
 8002344:	b25b      	sxtb	r3, r3
 8002346:	e000      	b.n	800234a <prv_check_crc+0xf2>
 8002348:	2300      	movs	r3, #0
 800234a:	4313      	orrs	r3, r2
 800234c:	b25b      	sxtb	r3, r3
 800234e:	73fb      	strb	r3, [r7, #15]
    return gh->p.crc_calc == crc;               /* They must match! */
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8002356:	7bfa      	ldrb	r2, [r7, #15]
 8002358:	429a      	cmp	r2, r3
 800235a:	bf0c      	ite	eq
 800235c:	2301      	moveq	r3, #1
 800235e:	2300      	movne	r3, #0
 8002360:	b2db      	uxtb	r3, r3
}
 8002362:	4618      	mov	r0, r3
 8002364:	3714      	adds	r7, #20
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr

0800236e <prv_copy_from_tmp_memory>:
 * \brief           Copy temporary memory to user memory
 * \param[in]       gh: GPS handle
 * \return          `1` on success, `0` otherwise
 */
static uint8_t
prv_copy_from_tmp_memory(lwgps_t* gh) {
 800236e:	b580      	push	{r7, lr}
 8002370:	b082      	sub	sp, #8
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
    if (0) {
#if LWGPS_CFG_STATEMENT_GPGGA
    } else if (gh->p.stat == STAT_GGA) {
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800237c:	2b01      	cmp	r3, #1
 800237e:	d136      	bne.n	80023ee <prv_copy_from_tmp_memory+0x80>
        gh->latitude = gh->p.data.gga.latitude;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 8002386:	6879      	ldr	r1, [r7, #4]
 8002388:	e9c1 2300 	strd	r2, r3, [r1]
        gh->longitude = gh->p.data.gga.longitude;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002392:	6879      	ldr	r1, [r7, #4]
 8002394:	e9c1 2302 	strd	r2, r3, [r1, #8]
        gh->altitude = gh->p.data.gga.altitude;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 800239e:	6879      	ldr	r1, [r7, #4]
 80023a0:	e9c1 2304 	strd	r2, r3, [r1, #16]
        gh->geo_sep = gh->p.data.gga.geo_sep;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 80023aa:	6879      	ldr	r1, [r7, #4]
 80023ac:	e9c1 2306 	strd	r2, r3, [r1, #24]
        gh->sats_in_use = gh->p.data.gga.sats_in_use;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f893 20a8 	ldrb.w	r2, [r3, #168]	@ 0xa8
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f883 2020 	strb.w	r2, [r3, #32]
        gh->fix = gh->p.data.gga.fix;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f893 20a9 	ldrb.w	r2, [r3, #169]	@ 0xa9
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        gh->hours = gh->p.data.gga.hours;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f893 20aa 	ldrb.w	r2, [r3, #170]	@ 0xaa
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
        gh->minutes = gh->p.data.gga.minutes;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 20ab 	ldrb.w	r2, [r3, #171]	@ 0xab
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
        gh->seconds = gh->p.data.gga.seconds;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 20ac 	ldrb.w	r2, [r3, #172]	@ 0xac
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80023ec:	e061      	b.n	80024b2 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGGA */
#if LWGPS_CFG_STATEMENT_GPGSA
    } else if (gh->p.stat == STAT_GSA) {
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d121      	bne.n	800243c <prv_copy_from_tmp_memory+0xce>
        gh->dop_h = gh->p.data.gsa.dop_h;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	e9d3 2322 	ldrd	r2, r3, [r3, #136]	@ 0x88
 80023fe:	6879      	ldr	r1, [r7, #4]
 8002400:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
        gh->dop_p = gh->p.data.gsa.dop_p;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
        gh->dop_v = gh->p.data.gsa.dop_v;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 8002416:	6879      	ldr	r1, [r7, #4]
 8002418:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
        gh->fix_mode = gh->p.data.gsa.fix_mode;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	f893 20a0 	ldrb.w	r2, [r3, #160]	@ 0xa0
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        memcpy(gh->satellites_ids, gh->p.data.gsa.satellites_ids, sizeof(gh->satellites_ids));
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f103 0041 	add.w	r0, r3, #65	@ 0x41
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	33a1      	adds	r3, #161	@ 0xa1
 8002432:	220c      	movs	r2, #12
 8002434:	4619      	mov	r1, r3
 8002436:	f00c fedc 	bl	800f1f2 <memcpy>
 800243a:	e03a      	b.n	80024b2 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSA */
#if LWGPS_CFG_STATEMENT_GPGSV
    } else if (gh->p.stat == STAT_GSV) {
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8002442:	2b03      	cmp	r3, #3
 8002444:	d106      	bne.n	8002454 <prv_copy_from_tmp_memory+0xe6>
        gh->sats_in_view = gh->p.data.gsv.sats_in_view;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8002452:	e02e      	b.n	80024b2 <prv_copy_from_tmp_memory+0x144>
#endif /* LWGPS_CFG_STATEMENT_GPGSV */
#if LWGPS_CFG_STATEMENT_GPRMC
    } else if (gh->p.stat == STAT_RMC) {
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 800245a:	2b04      	cmp	r3, #4
 800245c:	d129      	bne.n	80024b2 <prv_copy_from_tmp_memory+0x144>
        gh->course = gh->p.data.rmc.course;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	e9d3 2326 	ldrd	r2, r3, [r3, #152]	@ 0x98
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
        gh->is_valid = gh->p.data.rmc.is_valid;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 2088 	ldrb.w	r2, [r3, #136]	@ 0x88
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
        gh->speed = gh->p.data.rmc.speed;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	e9d3 2324 	ldrd	r2, r3, [r3, #144]	@ 0x90
 800247c:	6879      	ldr	r1, [r7, #4]
 800247e:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
        gh->variation = gh->p.data.rmc.variation;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	e9d3 2328 	ldrd	r2, r3, [r3, #160]	@ 0xa0
 8002488:	6879      	ldr	r1, [r7, #4]
 800248a:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
        gh->date = gh->p.data.rmc.date;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	f893 2089 	ldrb.w	r2, [r3, #137]	@ 0x89
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
        gh->month = gh->p.data.rmc.month;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	f893 208a 	ldrb.w	r2, [r3, #138]	@ 0x8a
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
        gh->year = gh->p.data.rmc.year;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f893 208b 	ldrb.w	r2, [r3, #139]	@ 0x8b
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	f883 206a 	strb.w	r2, [r3, #106]	@ 0x6a
        gh->clk_bias = gh->p.data.time.clk_bias;
        gh->clk_drift = gh->p.data.time.clk_drift;
        gh->tp_gran = gh->p.data.time.tp_gran;
#endif /* LWGPS_CFG_STATEMENT_PUBX_TIME */
    }
    return 1;
 80024b2:	2301      	movs	r3, #1
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3708      	adds	r7, #8
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <lwgps_init>:
 * \brief           Init GPS handle
 * \param[in]       gh: GPS handle structure
 * \return          `1` on success, `0` otherwise
 */
uint8_t
lwgps_init(lwgps_t* gh) {
 80024bc:	b580      	push	{r7, lr}
 80024be:	b082      	sub	sp, #8
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
    memset(gh, 0x00, sizeof(*gh));              /* Reset structure */
 80024c4:	22b0      	movs	r2, #176	@ 0xb0
 80024c6:	2100      	movs	r1, #0
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	f00c fda6 	bl	800f01a <memset>
    return 1;
 80024ce:	2301      	movs	r3, #1
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}

080024d8 <lwgps_process>:
 */
uint8_t
#if LWGPS_CFG_STATUS || __DOXYGEN__
lwgps_process(lwgps_t* gh, const void* data, size_t len, lwgps_process_fn evt_fn) {
#else /* LWGPS_CFG_STATUS */
lwgps_process(lwgps_t* gh, const void* data, size_t len) {
 80024d8:	b580      	push	{r7, lr}
 80024da:	b086      	sub	sp, #24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
#endif /* !LWGPS_CFG_STATUS */
    const uint8_t* d = data;
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	617b      	str	r3, [r7, #20]

    for (; len > 0; ++d, --len) {               /* Process all bytes */
 80024e8:	e0ad      	b.n	8002646 <lwgps_process+0x16e>
        if (*d == '$') {                        /* Check for beginning of NMEA line */
 80024ea:	697b      	ldr	r3, [r7, #20]
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	2b24      	cmp	r3, #36	@ 0x24
 80024f0:	d128      	bne.n	8002544 <lwgps_process+0x6c>
            memset(&gh->p, 0x00, sizeof(gh->p));/* Reset private memory */
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	3370      	adds	r3, #112	@ 0x70
 80024f6:	2240      	movs	r2, #64	@ 0x40
 80024f8:	2100      	movs	r1, #0
 80024fa:	4618      	mov	r0, r3
 80024fc:	f00c fd8d 	bl	800f01a <memset>
            TERM_ADD(gh, *d);                   /* Add character to term */
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002506:	2b0b      	cmp	r3, #11
 8002508:	f200 8097 	bhi.w	800263a <lwgps_process+0x162>
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002512:	4619      	mov	r1, r3
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	781a      	ldrb	r2, [r3, #0]
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	440b      	add	r3, r1
 800251c:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002526:	3301      	adds	r3, #1
 8002528:	b2da      	uxtb	r2, r3
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002536:	461a      	mov	r2, r3
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	4413      	add	r3, r2
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8002542:	e07a      	b.n	800263a <lwgps_process+0x162>
        } else if (*d == ',') {                 /* Term separator character */
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b2c      	cmp	r3, #44	@ 0x2c
 800254a:	d11d      	bne.n	8002588 <lwgps_process+0xb0>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 800254c:	68f8      	ldr	r0, [r7, #12]
 800254e:	f7ff fbd7 	bl	8001d00 <prv_parse_term>
            CRC_ADD(gh, *d);                    /* Add character to CRC computation */
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	781b      	ldrb	r3, [r3, #0]
 800255c:	4053      	eors	r3, r2
 800255e:	b2da      	uxtb	r2, r3
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            TERM_NEXT(gh);                      /* Start with next term */
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	2200      	movs	r2, #0
 800256a:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 800257c:	3301      	adds	r3, #1
 800257e:	b2da      	uxtb	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 8002586:	e058      	b.n	800263a <lwgps_process+0x162>
        } else if (*d == '*') {                 /* Start indicates end of data for CRC computation */
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b2a      	cmp	r3, #42	@ 0x2a
 800258e:	d117      	bne.n	80025c0 <lwgps_process+0xe8>
            prv_parse_term(gh);                 /* Parse term we have currently in memory */
 8002590:	68f8      	ldr	r0, [r7, #12]
 8002592:	f7ff fbb5 	bl	8001d00 <prv_parse_term>
            gh->p.star = 1;                     /* STAR detected */
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2201      	movs	r2, #1
 800259a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
            TERM_NEXT(gh);                      /* Start with next term */
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	f893 307f 	ldrb.w	r3, [r3, #127]	@ 0x7f
 80025b4:	3301      	adds	r3, #1
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f
 80025be:	e03c      	b.n	800263a <lwgps_process+0x162>
        } else if (*d == '\r') {
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	781b      	ldrb	r3, [r3, #0]
 80025c4:	2b0d      	cmp	r3, #13
 80025c6:	d109      	bne.n	80025dc <lwgps_process+0x104>
            if (prv_check_crc(gh)) {            /* Check for CRC result */
 80025c8:	68f8      	ldr	r0, [r7, #12]
 80025ca:	f7ff fe45 	bl	8002258 <prv_check_crc>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d032      	beq.n	800263a <lwgps_process+0x162>
                /* CRC is OK, in theory we can copy data from statements to user data */
                prv_copy_from_tmp_memory(gh);   /* Copy memory from temporary to user memory */
 80025d4:	68f8      	ldr	r0, [r7, #12]
 80025d6:	f7ff feca 	bl	800236e <prv_copy_from_tmp_memory>
 80025da:	e02e      	b.n	800263a <lwgps_process+0x162>
            } else if (evt_fn != NULL) {
                evt_fn(STAT_CHECKSUM_FAIL);
#endif /* LWGPS_CFG_STATUS */
            }
        } else {
            if (!gh->p.star) {                  /* Add to CRC only if star not yet detected */
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d109      	bne.n	80025fa <lwgps_process+0x122>
                CRC_ADD(gh, *d);                /* Add to CRC */
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	f893 2081 	ldrb.w	r2, [r3, #129]	@ 0x81
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	4053      	eors	r3, r2
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
            }
            TERM_ADD(gh, *d);                   /* Add character to term */
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 8002600:	2b0b      	cmp	r3, #11
 8002602:	d81a      	bhi.n	800263a <lwgps_process+0x162>
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800260a:	4619      	mov	r1, r3
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	781a      	ldrb	r2, [r3, #0]
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	440b      	add	r3, r1
 8002614:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800261e:	3301      	adds	r3, #1
 8002620:	b2da      	uxtb	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	f893 307e 	ldrb.w	r3, [r3, #126]	@ 0x7e
 800262e:	461a      	mov	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	4413      	add	r3, r2
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
    for (; len > 0; ++d, --len) {               /* Process all bytes */
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	3301      	adds	r3, #1
 800263e:	617b      	str	r3, [r7, #20]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3b01      	subs	r3, #1
 8002644:	607b      	str	r3, [r7, #4]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b00      	cmp	r3, #0
 800264a:	f47f af4e 	bne.w	80024ea <lwgps_process+0x12>
        }
    }
    return 1;
 800264e:	2301      	movs	r3, #1
}
 8002650:	4618      	mov	r0, r3
 8002652:	3718      	adds	r7, #24
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800265c:	f000 ff7e 	bl	800355c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002660:	f000 f848 	bl	80026f4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002664:	f7ff f8ea 	bl	800183c <MX_GPIO_Init>
  MX_DMA_Init();
 8002668:	f7fe fcbc 	bl	8000fe4 <MX_DMA_Init>
  MX_I2C1_Init();
 800266c:	f7ff fa10 	bl	8001a90 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002670:	f000 f93c 	bl	80028ec <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8002674:	f000 fc54 	bl	8002f20 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8002678:	f000 fc28 	bl	8002ecc <MX_USART2_UART_Init>
  MX_UART4_Init();
 800267c:	f000 fbd2 	bl	8002e24 <MX_UART4_Init>
  MX_UART5_Init();
 8002680:	f000 fbfa 	bl	8002e78 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  mag.Yapilandir();
 8002684:	4817      	ldr	r0, [pc, #92]	@ (80026e4 <main+0x8c>)
 8002686:	f006 fb0d 	bl	8008ca4 <_ZN3MAG10YapilandirEv>
  imu.Yapilandir();
 800268a:	4817      	ldr	r0, [pc, #92]	@ (80026e8 <main+0x90>)
 800268c:	f006 fdfe 	bl	800928c <_ZN3IMU10YapilandirEv>
  gps.Yapilandir();
 8002690:	4816      	ldr	r0, [pc, #88]	@ (80026ec <main+0x94>)
 8002692:	f005 fd42 	bl	800811a <_ZN3GPS10YapilandirEv>

  GPIOD->ODR ^= GPIO_PIN_12;
 8002696:	4b16      	ldr	r3, [pc, #88]	@ (80026f0 <main+0x98>)
 8002698:	695b      	ldr	r3, [r3, #20]
 800269a:	4a15      	ldr	r2, [pc, #84]	@ (80026f0 <main+0x98>)
 800269c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80026a0:	6153      	str	r3, [r2, #20]
  HAL_Delay(1000);
 80026a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026a6:	f000 ff9b 	bl	80035e0 <HAL_Delay>
  imu.kalibreEt();
 80026aa:	480f      	ldr	r0, [pc, #60]	@ (80026e8 <main+0x90>)
 80026ac:	f006 ff12 	bl	80094d4 <_ZN3IMU9kalibreEtEv>
  GPIOD->ODR ^= GPIO_PIN_12;
 80026b0:	4b0f      	ldr	r3, [pc, #60]	@ (80026f0 <main+0x98>)
 80026b2:	695b      	ldr	r3, [r3, #20]
 80026b4:	4a0e      	ldr	r2, [pc, #56]	@ (80026f0 <main+0x98>)
 80026b6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80026ba:	6153      	str	r3, [r2, #20]
  HAL_Delay(1000);
 80026bc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80026c0:	f000 ff8e 	bl	80035e0 <HAL_Delay>
  mag.XveYKalibreEt();
 80026c4:	4807      	ldr	r0, [pc, #28]	@ (80026e4 <main+0x8c>)
 80026c6:	f006 fb52 	bl	8008d6e <_ZN3MAG13XveYKalibreEtEv>
  GPIOD->ODR ^= GPIO_PIN_12;
 80026ca:	4b09      	ldr	r3, [pc, #36]	@ (80026f0 <main+0x98>)
 80026cc:	695b      	ldr	r3, [r3, #20]
 80026ce:	4a08      	ldr	r2, [pc, #32]	@ (80026f0 <main+0x98>)
 80026d0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80026d4:	6153      	str	r3, [r2, #20]
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80026d6:	f7fe fcf7 	bl	80010c8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80026da:	f007 f9b9 	bl	8009a50 <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 80026de:	bf00      	nop
 80026e0:	e7fd      	b.n	80026de <main+0x86>
 80026e2:	bf00      	nop
 80026e4:	20001018 	.word	0x20001018
 80026e8:	20000f3c 	.word	0x20000f3c
 80026ec:	20001058 	.word	0x20001058
 80026f0:	40020c00 	.word	0x40020c00

080026f4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b094      	sub	sp, #80	@ 0x50
 80026f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026fa:	f107 0320 	add.w	r3, r7, #32
 80026fe:	2230      	movs	r2, #48	@ 0x30
 8002700:	2100      	movs	r1, #0
 8002702:	4618      	mov	r0, r3
 8002704:	f00c fc89 	bl	800f01a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002708:	f107 030c 	add.w	r3, r7, #12
 800270c:	2200      	movs	r2, #0
 800270e:	601a      	str	r2, [r3, #0]
 8002710:	605a      	str	r2, [r3, #4]
 8002712:	609a      	str	r2, [r3, #8]
 8002714:	60da      	str	r2, [r3, #12]
 8002716:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002718:	2300      	movs	r3, #0
 800271a:	60bb      	str	r3, [r7, #8]
 800271c:	4b2d      	ldr	r3, [pc, #180]	@ (80027d4 <_Z18SystemClock_Configv+0xe0>)
 800271e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002720:	4a2c      	ldr	r2, [pc, #176]	@ (80027d4 <_Z18SystemClock_Configv+0xe0>)
 8002722:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002726:	6413      	str	r3, [r2, #64]	@ 0x40
 8002728:	4b2a      	ldr	r3, [pc, #168]	@ (80027d4 <_Z18SystemClock_Configv+0xe0>)
 800272a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002730:	60bb      	str	r3, [r7, #8]
 8002732:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002734:	2300      	movs	r3, #0
 8002736:	607b      	str	r3, [r7, #4]
 8002738:	4b27      	ldr	r3, [pc, #156]	@ (80027d8 <_Z18SystemClock_Configv+0xe4>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4a26      	ldr	r2, [pc, #152]	@ (80027d8 <_Z18SystemClock_Configv+0xe4>)
 800273e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002742:	6013      	str	r3, [r2, #0]
 8002744:	4b24      	ldr	r3, [pc, #144]	@ (80027d8 <_Z18SystemClock_Configv+0xe4>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800274c:	607b      	str	r3, [r7, #4]
 800274e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002750:	2301      	movs	r3, #1
 8002752:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002754:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002758:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800275a:	2302      	movs	r3, #2
 800275c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800275e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002762:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002764:	2308      	movs	r3, #8
 8002766:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002768:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800276c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800276e:	2302      	movs	r3, #2
 8002770:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002772:	2307      	movs	r3, #7
 8002774:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002776:	f107 0320 	add.w	r3, r7, #32
 800277a:	4618      	mov	r0, r3
 800277c:	f003 fa92 	bl	8005ca4 <HAL_RCC_OscConfig>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	bf14      	ite	ne
 8002786:	2301      	movne	r3, #1
 8002788:	2300      	moveq	r3, #0
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	d001      	beq.n	8002794 <_Z18SystemClock_Configv+0xa0>
  {
    Error_Handler();
 8002790:	f000 f86e 	bl	8002870 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002794:	230f      	movs	r3, #15
 8002796:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002798:	2302      	movs	r3, #2
 800279a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80027a0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80027a4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80027a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80027aa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80027ac:	f107 030c 	add.w	r3, r7, #12
 80027b0:	2105      	movs	r1, #5
 80027b2:	4618      	mov	r0, r3
 80027b4:	f003 fcee 	bl	8006194 <HAL_RCC_ClockConfig>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	bf14      	ite	ne
 80027be:	2301      	movne	r3, #1
 80027c0:	2300      	moveq	r3, #0
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <_Z18SystemClock_Configv+0xd8>
  {
    Error_Handler();
 80027c8:	f000 f852 	bl	8002870 <Error_Handler>
  }
}
 80027cc:	bf00      	nop
 80027ce:	3750      	adds	r7, #80	@ 0x50
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40023800 	.word	0x40023800
 80027d8:	40007000 	.word	0x40007000

080027dc <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a10      	ldr	r2, [pc, #64]	@ (800282c <HAL_UART_RxCpltCallback+0x50>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d102      	bne.n	80027f4 <HAL_UART_RxCpltCallback+0x18>
	{
		gps.DataOku();
 80027ee:	4810      	ldr	r0, [pc, #64]	@ (8002830 <HAL_UART_RxCpltCallback+0x54>)
 80027f0:	f005 fcaa 	bl	8008148 <_ZN3GPS7DataOkuEv>
	}
    if(huart->Instance == USART3)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a0e      	ldr	r2, [pc, #56]	@ (8002834 <HAL_UART_RxCpltCallback+0x58>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d102      	bne.n	8002804 <HAL_UART_RxCpltCallback+0x28>
    {
    	ArayuzPaket.DataAlveBayrakKaldir();
 80027fe:	480e      	ldr	r0, [pc, #56]	@ (8002838 <HAL_UART_RxCpltCallback+0x5c>)
 8002800:	f008 ff46 	bl	800b690 <_ZN5Paket20DataAlveBayrakKaldirEv>
    }
    if (huart->Instance == UART4)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a0c      	ldr	r2, [pc, #48]	@ (800283c <HAL_UART_RxCpltCallback+0x60>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d102      	bne.n	8002814 <HAL_UART_RxCpltCallback+0x38>
	{
    	ArabaArkaPaket.DataAlveBayrakKaldir();
 800280e:	480c      	ldr	r0, [pc, #48]	@ (8002840 <HAL_UART_RxCpltCallback+0x64>)
 8002810:	f008 ff3e 	bl	800b690 <_ZN5Paket20DataAlveBayrakKaldirEv>
	}
    if (huart->Instance == UART5)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a0a      	ldr	r2, [pc, #40]	@ (8002844 <HAL_UART_RxCpltCallback+0x68>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d102      	bne.n	8002824 <HAL_UART_RxCpltCallback+0x48>
	{
    	ArabaOnPaket.DataAlveBayrakKaldir();
 800281e:	480a      	ldr	r0, [pc, #40]	@ (8002848 <HAL_UART_RxCpltCallback+0x6c>)
 8002820:	f008 ff36 	bl	800b690 <_ZN5Paket20DataAlveBayrakKaldirEv>
	}
}
 8002824:	bf00      	nop
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bd80      	pop	{r7, pc}
 800282c:	40004400 	.word	0x40004400
 8002830:	20001058 	.word	0x20001058
 8002834:	40004800 	.word	0x40004800
 8002838:	200011a8 	.word	0x200011a8
 800283c:	40004c00 	.word	0x40004c00
 8002840:	2000130c 	.word	0x2000130c
 8002844:	40005000 	.word	0x40005000
 8002848:	20001470 	.word	0x20001470

0800284c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a04      	ldr	r2, [pc, #16]	@ (800286c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d101      	bne.n	8002862 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800285e:	f000 fe9f 	bl	80035a0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	40001000 	.word	0x40001000

08002870 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002874:	b672      	cpsid	i
}
 8002876:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002878:	bf00      	nop
 800287a:	e7fd      	b.n	8002878 <Error_Handler+0x8>

0800287c <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
IMU imu(&hi2c1);
 8002880:	490c      	ldr	r1, [pc, #48]	@ (80028b4 <_Z41__static_initialization_and_destruction_0v+0x38>)
 8002882:	480d      	ldr	r0, [pc, #52]	@ (80028b8 <_Z41__static_initialization_and_destruction_0v+0x3c>)
 8002884:	f006 fcc6 	bl	8009214 <_ZN3IMUC1EP17I2C_HandleTypeDef>
MAG mag(&hi2c1);
 8002888:	490a      	ldr	r1, [pc, #40]	@ (80028b4 <_Z41__static_initialization_and_destruction_0v+0x38>)
 800288a:	480c      	ldr	r0, [pc, #48]	@ (80028bc <_Z41__static_initialization_and_destruction_0v+0x40>)
 800288c:	f006 f9d6 	bl	8008c3c <_ZN3MAGC1EP17I2C_HandleTypeDef>
GPS gps(&huart2);
 8002890:	490b      	ldr	r1, [pc, #44]	@ (80028c0 <_Z41__static_initialization_and_destruction_0v+0x44>)
 8002892:	480c      	ldr	r0, [pc, #48]	@ (80028c4 <_Z41__static_initialization_and_destruction_0v+0x48>)
 8002894:	f005 fc0c 	bl	80080b0 <_ZN3GPSC1EP20__UART_HandleTypeDef>
Paket ArayuzPaket(&huart3);
 8002898:	490b      	ldr	r1, [pc, #44]	@ (80028c8 <_Z41__static_initialization_and_destruction_0v+0x4c>)
 800289a:	480c      	ldr	r0, [pc, #48]	@ (80028cc <_Z41__static_initialization_and_destruction_0v+0x50>)
 800289c:	f008 fbaa 	bl	800aff4 <_ZN5PaketC1EP20__UART_HandleTypeDef>
Paket ArabaArkaPaket(&huart4);
 80028a0:	490b      	ldr	r1, [pc, #44]	@ (80028d0 <_Z41__static_initialization_and_destruction_0v+0x54>)
 80028a2:	480c      	ldr	r0, [pc, #48]	@ (80028d4 <_Z41__static_initialization_and_destruction_0v+0x58>)
 80028a4:	f008 fba6 	bl	800aff4 <_ZN5PaketC1EP20__UART_HandleTypeDef>
Paket ArabaOnPaket(&huart5);
 80028a8:	490b      	ldr	r1, [pc, #44]	@ (80028d8 <_Z41__static_initialization_and_destruction_0v+0x5c>)
 80028aa:	480c      	ldr	r0, [pc, #48]	@ (80028dc <_Z41__static_initialization_and_destruction_0v+0x60>)
 80028ac:	f008 fba2 	bl	800aff4 <_ZN5PaketC1EP20__UART_HandleTypeDef>
}
 80028b0:	bf00      	nop
 80028b2:	bd80      	pop	{r7, pc}
 80028b4:	20000ee8 	.word	0x20000ee8
 80028b8:	20000f3c 	.word	0x20000f3c
 80028bc:	20001018 	.word	0x20001018
 80028c0:	20001708 	.word	0x20001708
 80028c4:	20001058 	.word	0x20001058
 80028c8:	20001750 	.word	0x20001750
 80028cc:	200011a8 	.word	0x200011a8
 80028d0:	20001678 	.word	0x20001678
 80028d4:	2000130c 	.word	0x2000130c
 80028d8:	200016c0 	.word	0x200016c0
 80028dc:	20001470 	.word	0x20001470

080028e0 <_GLOBAL__sub_I_imu>:
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	f7ff ffca 	bl	800287c <_Z41__static_initialization_and_destruction_0v>
 80028e8:	bd80      	pop	{r7, pc}
	...

080028ec <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80028f0:	4b17      	ldr	r3, [pc, #92]	@ (8002950 <MX_SPI1_Init+0x64>)
 80028f2:	4a18      	ldr	r2, [pc, #96]	@ (8002954 <MX_SPI1_Init+0x68>)
 80028f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80028f6:	4b16      	ldr	r3, [pc, #88]	@ (8002950 <MX_SPI1_Init+0x64>)
 80028f8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80028fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80028fe:	4b14      	ldr	r3, [pc, #80]	@ (8002950 <MX_SPI1_Init+0x64>)
 8002900:	2200      	movs	r2, #0
 8002902:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002904:	4b12      	ldr	r3, [pc, #72]	@ (8002950 <MX_SPI1_Init+0x64>)
 8002906:	2200      	movs	r2, #0
 8002908:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800290a:	4b11      	ldr	r3, [pc, #68]	@ (8002950 <MX_SPI1_Init+0x64>)
 800290c:	2200      	movs	r2, #0
 800290e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002910:	4b0f      	ldr	r3, [pc, #60]	@ (8002950 <MX_SPI1_Init+0x64>)
 8002912:	2200      	movs	r2, #0
 8002914:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002916:	4b0e      	ldr	r3, [pc, #56]	@ (8002950 <MX_SPI1_Init+0x64>)
 8002918:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800291c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800291e:	4b0c      	ldr	r3, [pc, #48]	@ (8002950 <MX_SPI1_Init+0x64>)
 8002920:	2200      	movs	r2, #0
 8002922:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002924:	4b0a      	ldr	r3, [pc, #40]	@ (8002950 <MX_SPI1_Init+0x64>)
 8002926:	2200      	movs	r2, #0
 8002928:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800292a:	4b09      	ldr	r3, [pc, #36]	@ (8002950 <MX_SPI1_Init+0x64>)
 800292c:	2200      	movs	r2, #0
 800292e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002930:	4b07      	ldr	r3, [pc, #28]	@ (8002950 <MX_SPI1_Init+0x64>)
 8002932:	2200      	movs	r2, #0
 8002934:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002936:	4b06      	ldr	r3, [pc, #24]	@ (8002950 <MX_SPI1_Init+0x64>)
 8002938:	220a      	movs	r2, #10
 800293a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800293c:	4804      	ldr	r0, [pc, #16]	@ (8002950 <MX_SPI1_Init+0x64>)
 800293e:	f003 fe7b 	bl	8006638 <HAL_SPI_Init>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002948:	f7ff ff92 	bl	8002870 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800294c:	bf00      	nop
 800294e:	bd80      	pop	{r7, pc}
 8002950:	200015d4 	.word	0x200015d4
 8002954:	40013000 	.word	0x40013000

08002958 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b08a      	sub	sp, #40	@ 0x28
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002960:	f107 0314 	add.w	r3, r7, #20
 8002964:	2200      	movs	r2, #0
 8002966:	601a      	str	r2, [r3, #0]
 8002968:	605a      	str	r2, [r3, #4]
 800296a:	609a      	str	r2, [r3, #8]
 800296c:	60da      	str	r2, [r3, #12]
 800296e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a19      	ldr	r2, [pc, #100]	@ (80029dc <HAL_SPI_MspInit+0x84>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d12b      	bne.n	80029d2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800297a:	2300      	movs	r3, #0
 800297c:	613b      	str	r3, [r7, #16]
 800297e:	4b18      	ldr	r3, [pc, #96]	@ (80029e0 <HAL_SPI_MspInit+0x88>)
 8002980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002982:	4a17      	ldr	r2, [pc, #92]	@ (80029e0 <HAL_SPI_MspInit+0x88>)
 8002984:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002988:	6453      	str	r3, [r2, #68]	@ 0x44
 800298a:	4b15      	ldr	r3, [pc, #84]	@ (80029e0 <HAL_SPI_MspInit+0x88>)
 800298c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800298e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002992:	613b      	str	r3, [r7, #16]
 8002994:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	60fb      	str	r3, [r7, #12]
 800299a:	4b11      	ldr	r3, [pc, #68]	@ (80029e0 <HAL_SPI_MspInit+0x88>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	4a10      	ldr	r2, [pc, #64]	@ (80029e0 <HAL_SPI_MspInit+0x88>)
 80029a0:	f043 0301 	orr.w	r3, r3, #1
 80029a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029a6:	4b0e      	ldr	r3, [pc, #56]	@ (80029e0 <HAL_SPI_MspInit+0x88>)
 80029a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	60fb      	str	r3, [r7, #12]
 80029b0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80029b2:	23e0      	movs	r3, #224	@ 0xe0
 80029b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029b6:	2302      	movs	r3, #2
 80029b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ba:	2300      	movs	r3, #0
 80029bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029be:	2300      	movs	r3, #0
 80029c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80029c2:	2305      	movs	r3, #5
 80029c4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029c6:	f107 0314 	add.w	r3, r7, #20
 80029ca:	4619      	mov	r1, r3
 80029cc:	4805      	ldr	r0, [pc, #20]	@ (80029e4 <HAL_SPI_MspInit+0x8c>)
 80029ce:	f001 fb0f 	bl	8003ff0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80029d2:	bf00      	nop
 80029d4:	3728      	adds	r7, #40	@ 0x28
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	40013000 	.word	0x40013000
 80029e0:	40023800 	.word	0x40023800
 80029e4:	40020000 	.word	0x40020000

080029e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b082      	sub	sp, #8
 80029ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ee:	2300      	movs	r3, #0
 80029f0:	607b      	str	r3, [r7, #4]
 80029f2:	4b12      	ldr	r3, [pc, #72]	@ (8002a3c <HAL_MspInit+0x54>)
 80029f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029f6:	4a11      	ldr	r2, [pc, #68]	@ (8002a3c <HAL_MspInit+0x54>)
 80029f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80029fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80029fe:	4b0f      	ldr	r3, [pc, #60]	@ (8002a3c <HAL_MspInit+0x54>)
 8002a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a06:	607b      	str	r3, [r7, #4]
 8002a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	603b      	str	r3, [r7, #0]
 8002a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a3c <HAL_MspInit+0x54>)
 8002a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a12:	4a0a      	ldr	r2, [pc, #40]	@ (8002a3c <HAL_MspInit+0x54>)
 8002a14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a18:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a1a:	4b08      	ldr	r3, [pc, #32]	@ (8002a3c <HAL_MspInit+0x54>)
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a22:	603b      	str	r3, [r7, #0]
 8002a24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002a26:	2200      	movs	r2, #0
 8002a28:	210f      	movs	r1, #15
 8002a2a:	f06f 0001 	mvn.w	r0, #1
 8002a2e:	f000 feb3 	bl	8003798 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a32:	bf00      	nop
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40023800 	.word	0x40023800

08002a40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b08e      	sub	sp, #56	@ 0x38
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002a50:	2300      	movs	r3, #0
 8002a52:	60fb      	str	r3, [r7, #12]
 8002a54:	4b33      	ldr	r3, [pc, #204]	@ (8002b24 <HAL_InitTick+0xe4>)
 8002a56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a58:	4a32      	ldr	r2, [pc, #200]	@ (8002b24 <HAL_InitTick+0xe4>)
 8002a5a:	f043 0310 	orr.w	r3, r3, #16
 8002a5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a60:	4b30      	ldr	r3, [pc, #192]	@ (8002b24 <HAL_InitTick+0xe4>)
 8002a62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a64:	f003 0310 	and.w	r3, r3, #16
 8002a68:	60fb      	str	r3, [r7, #12]
 8002a6a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002a6c:	f107 0210 	add.w	r2, r7, #16
 8002a70:	f107 0314 	add.w	r3, r7, #20
 8002a74:	4611      	mov	r1, r2
 8002a76:	4618      	mov	r0, r3
 8002a78:	f003 fdac 	bl	80065d4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002a7c:	6a3b      	ldr	r3, [r7, #32]
 8002a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002a80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d103      	bne.n	8002a8e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002a86:	f003 fd7d 	bl	8006584 <HAL_RCC_GetPCLK1Freq>
 8002a8a:	6378      	str	r0, [r7, #52]	@ 0x34
 8002a8c:	e004      	b.n	8002a98 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002a8e:	f003 fd79 	bl	8006584 <HAL_RCC_GetPCLK1Freq>
 8002a92:	4603      	mov	r3, r0
 8002a94:	005b      	lsls	r3, r3, #1
 8002a96:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a9a:	4a23      	ldr	r2, [pc, #140]	@ (8002b28 <HAL_InitTick+0xe8>)
 8002a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa0:	0c9b      	lsrs	r3, r3, #18
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002aa6:	4b21      	ldr	r3, [pc, #132]	@ (8002b2c <HAL_InitTick+0xec>)
 8002aa8:	4a21      	ldr	r2, [pc, #132]	@ (8002b30 <HAL_InitTick+0xf0>)
 8002aaa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002aac:	4b1f      	ldr	r3, [pc, #124]	@ (8002b2c <HAL_InitTick+0xec>)
 8002aae:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002ab2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002ab4:	4a1d      	ldr	r2, [pc, #116]	@ (8002b2c <HAL_InitTick+0xec>)
 8002ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002aba:	4b1c      	ldr	r3, [pc, #112]	@ (8002b2c <HAL_InitTick+0xec>)
 8002abc:	2200      	movs	r2, #0
 8002abe:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b2c <HAL_InitTick+0xec>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ac6:	4b19      	ldr	r3, [pc, #100]	@ (8002b2c <HAL_InitTick+0xec>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002acc:	4817      	ldr	r0, [pc, #92]	@ (8002b2c <HAL_InitTick+0xec>)
 8002ace:	f003 fe3c 	bl	800674a <HAL_TIM_Base_Init>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002ad8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d11b      	bne.n	8002b18 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002ae0:	4812      	ldr	r0, [pc, #72]	@ (8002b2c <HAL_InitTick+0xec>)
 8002ae2:	f003 fe8b 	bl	80067fc <HAL_TIM_Base_Start_IT>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002aec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d111      	bne.n	8002b18 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002af4:	2036      	movs	r0, #54	@ 0x36
 8002af6:	f000 fe6b 	bl	80037d0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2b0f      	cmp	r3, #15
 8002afe:	d808      	bhi.n	8002b12 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002b00:	2200      	movs	r2, #0
 8002b02:	6879      	ldr	r1, [r7, #4]
 8002b04:	2036      	movs	r0, #54	@ 0x36
 8002b06:	f000 fe47 	bl	8003798 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b34 <HAL_InitTick+0xf4>)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6013      	str	r3, [r2, #0]
 8002b10:	e002      	b.n	8002b18 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002b18:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3738      	adds	r7, #56	@ 0x38
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40023800 	.word	0x40023800
 8002b28:	431bde83 	.word	0x431bde83
 8002b2c:	2000162c 	.word	0x2000162c
 8002b30:	40001000 	.word	0x40001000
 8002b34:	20000004 	.word	0x20000004

08002b38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002b3c:	bf00      	nop
 8002b3e:	e7fd      	b.n	8002b3c <NMI_Handler+0x4>

08002b40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b44:	bf00      	nop
 8002b46:	e7fd      	b.n	8002b44 <HardFault_Handler+0x4>

08002b48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b4c:	bf00      	nop
 8002b4e:	e7fd      	b.n	8002b4c <MemManage_Handler+0x4>

08002b50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b54:	bf00      	nop
 8002b56:	e7fd      	b.n	8002b54 <BusFault_Handler+0x4>

08002b58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b5c:	bf00      	nop
 8002b5e:	e7fd      	b.n	8002b5c <UsageFault_Handler+0x4>

08002b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b60:	b480      	push	{r7}
 8002b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b64:	bf00      	nop
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
	...

08002b70 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8002b74:	4802      	ldr	r0, [pc, #8]	@ (8002b80 <DMA1_Stream0_IRQHandler+0x10>)
 8002b76:	f000 ffd1 	bl	8003b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8002b7a:	bf00      	nop
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	20001858 	.word	0x20001858

08002b84 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002b88:	4802      	ldr	r0, [pc, #8]	@ (8002b94 <DMA1_Stream1_IRQHandler+0x10>)
 8002b8a:	f000 ffc7 	bl	8003b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002b8e:	bf00      	nop
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	200019d8 	.word	0x200019d8

08002b98 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002b9c:	4802      	ldr	r0, [pc, #8]	@ (8002ba8 <DMA1_Stream2_IRQHandler+0x10>)
 8002b9e:	f000 ffbd 	bl	8003b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002ba2:	bf00      	nop
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	20001798 	.word	0x20001798

08002bac <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002bb0:	4802      	ldr	r0, [pc, #8]	@ (8002bbc <DMA1_Stream3_IRQHandler+0x10>)
 8002bb2:	f000 ffb3 	bl	8003b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8002bb6:	bf00      	nop
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	20001a38 	.word	0x20001a38

08002bc0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8002bc4:	4802      	ldr	r0, [pc, #8]	@ (8002bd0 <DMA1_Stream4_IRQHandler+0x10>)
 8002bc6:	f000 ffa9 	bl	8003b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8002bca:	bf00      	nop
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	200017f8 	.word	0x200017f8

08002bd4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002bd8:	4802      	ldr	r0, [pc, #8]	@ (8002be4 <DMA1_Stream5_IRQHandler+0x10>)
 8002bda:	f000 ff9f 	bl	8003b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20001918 	.word	0x20001918

08002be8 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002bec:	4802      	ldr	r0, [pc, #8]	@ (8002bf8 <DMA1_Stream6_IRQHandler+0x10>)
 8002bee:	f000 ff95 	bl	8003b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002bf2:	bf00      	nop
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	20001978 	.word	0x20001978

08002bfc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002c00:	4802      	ldr	r0, [pc, #8]	@ (8002c0c <USART2_IRQHandler+0x10>)
 8002c02:	f004 f93d 	bl	8006e80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c06:	bf00      	nop
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	20001708 	.word	0x20001708

08002c10 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002c14:	4802      	ldr	r0, [pc, #8]	@ (8002c20 <USART3_IRQHandler+0x10>)
 8002c16:	f004 f933 	bl	8006e80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c1a:	bf00      	nop
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	20001750 	.word	0x20001750

08002c24 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_tx);
 8002c28:	4802      	ldr	r0, [pc, #8]	@ (8002c34 <DMA1_Stream7_IRQHandler+0x10>)
 8002c2a:	f000 ff77 	bl	8003b1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8002c2e:	bf00      	nop
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	200018b8 	.word	0x200018b8

08002c38 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002c3c:	4802      	ldr	r0, [pc, #8]	@ (8002c48 <UART4_IRQHandler+0x10>)
 8002c3e:	f004 f91f 	bl	8006e80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002c42:	bf00      	nop
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	20001678 	.word	0x20001678

08002c4c <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8002c50:	4802      	ldr	r0, [pc, #8]	@ (8002c5c <UART5_IRQHandler+0x10>)
 8002c52:	f004 f915 	bl	8006e80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8002c56:	bf00      	nop
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	200016c0 	.word	0x200016c0

08002c60 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002c64:	4802      	ldr	r0, [pc, #8]	@ (8002c70 <TIM6_DAC_IRQHandler+0x10>)
 8002c66:	f003 fe39 	bl	80068dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002c6a:	bf00      	nop
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	bf00      	nop
 8002c70:	2000162c 	.word	0x2000162c

08002c74 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  return 1;
 8002c78:	2301      	movs	r3, #1
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c82:	4770      	bx	lr

08002c84 <_kill>:

int _kill(int pid, int sig)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c8e:	f00c fa83 	bl	800f198 <__errno>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2216      	movs	r2, #22
 8002c96:	601a      	str	r2, [r3, #0]
  return -1;
 8002c98:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3708      	adds	r7, #8
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <_exit>:

void _exit (int status)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cac:	f04f 31ff 	mov.w	r1, #4294967295
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f7ff ffe7 	bl	8002c84 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002cb6:	bf00      	nop
 8002cb8:	e7fd      	b.n	8002cb6 <_exit+0x12>

08002cba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b086      	sub	sp, #24
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	60f8      	str	r0, [r7, #12]
 8002cc2:	60b9      	str	r1, [r7, #8]
 8002cc4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	617b      	str	r3, [r7, #20]
 8002cca:	e00a      	b.n	8002ce2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ccc:	f3af 8000 	nop.w
 8002cd0:	4601      	mov	r1, r0
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	1c5a      	adds	r2, r3, #1
 8002cd6:	60ba      	str	r2, [r7, #8]
 8002cd8:	b2ca      	uxtb	r2, r1
 8002cda:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cdc:	697b      	ldr	r3, [r7, #20]
 8002cde:	3301      	adds	r3, #1
 8002ce0:	617b      	str	r3, [r7, #20]
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	dbf0      	blt.n	8002ccc <_read+0x12>
  }

  return len;
 8002cea:	687b      	ldr	r3, [r7, #4]
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	3718      	adds	r7, #24
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bd80      	pop	{r7, pc}

08002cf4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d00:	2300      	movs	r3, #0
 8002d02:	617b      	str	r3, [r7, #20]
 8002d04:	e009      	b.n	8002d1a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	1c5a      	adds	r2, r3, #1
 8002d0a:	60ba      	str	r2, [r7, #8]
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	3301      	adds	r3, #1
 8002d18:	617b      	str	r3, [r7, #20]
 8002d1a:	697a      	ldr	r2, [r7, #20]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	dbf1      	blt.n	8002d06 <_write+0x12>
  }
  return len;
 8002d22:	687b      	ldr	r3, [r7, #4]
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3718      	adds	r7, #24
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <_close>:

int _close(int file)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b083      	sub	sp, #12
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d34:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002d54:	605a      	str	r2, [r3, #4]
  return 0;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <_isatty>:

int _isatty(int file)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d6c:	2301      	movs	r3, #1
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr

08002d7a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b085      	sub	sp, #20
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	60f8      	str	r0, [r7, #12]
 8002d82:	60b9      	str	r1, [r7, #8]
 8002d84:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3714      	adds	r7, #20
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d9c:	4a14      	ldr	r2, [pc, #80]	@ (8002df0 <_sbrk+0x5c>)
 8002d9e:	4b15      	ldr	r3, [pc, #84]	@ (8002df4 <_sbrk+0x60>)
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002da8:	4b13      	ldr	r3, [pc, #76]	@ (8002df8 <_sbrk+0x64>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d102      	bne.n	8002db6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002db0:	4b11      	ldr	r3, [pc, #68]	@ (8002df8 <_sbrk+0x64>)
 8002db2:	4a12      	ldr	r2, [pc, #72]	@ (8002dfc <_sbrk+0x68>)
 8002db4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002db6:	4b10      	ldr	r3, [pc, #64]	@ (8002df8 <_sbrk+0x64>)
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	4413      	add	r3, r2
 8002dbe:	693a      	ldr	r2, [r7, #16]
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d207      	bcs.n	8002dd4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002dc4:	f00c f9e8 	bl	800f198 <__errno>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	220c      	movs	r2, #12
 8002dcc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002dce:	f04f 33ff 	mov.w	r3, #4294967295
 8002dd2:	e009      	b.n	8002de8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dd4:	4b08      	ldr	r3, [pc, #32]	@ (8002df8 <_sbrk+0x64>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002dda:	4b07      	ldr	r3, [pc, #28]	@ (8002df8 <_sbrk+0x64>)
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4413      	add	r3, r2
 8002de2:	4a05      	ldr	r2, [pc, #20]	@ (8002df8 <_sbrk+0x64>)
 8002de4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002de6:	68fb      	ldr	r3, [r7, #12]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3718      	adds	r7, #24
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}
 8002df0:	20020000 	.word	0x20020000
 8002df4:	00000400 	.word	0x00000400
 8002df8:	20001674 	.word	0x20001674
 8002dfc:	20006d48 	.word	0x20006d48

08002e00 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e04:	4b06      	ldr	r3, [pc, #24]	@ (8002e20 <SystemInit+0x20>)
 8002e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e0a:	4a05      	ldr	r2, [pc, #20]	@ (8002e20 <SystemInit+0x20>)
 8002e0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e14:	bf00      	nop
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	e000ed00 	.word	0xe000ed00

08002e24 <MX_UART4_Init>:
DMA_HandleTypeDef hdma_usart3_rx;
DMA_HandleTypeDef hdma_usart3_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002e28:	4b11      	ldr	r3, [pc, #68]	@ (8002e70 <MX_UART4_Init+0x4c>)
 8002e2a:	4a12      	ldr	r2, [pc, #72]	@ (8002e74 <MX_UART4_Init+0x50>)
 8002e2c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002e2e:	4b10      	ldr	r3, [pc, #64]	@ (8002e70 <MX_UART4_Init+0x4c>)
 8002e30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e34:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002e36:	4b0e      	ldr	r3, [pc, #56]	@ (8002e70 <MX_UART4_Init+0x4c>)
 8002e38:	2200      	movs	r2, #0
 8002e3a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002e70 <MX_UART4_Init+0x4c>)
 8002e3e:	2200      	movs	r2, #0
 8002e40:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002e42:	4b0b      	ldr	r3, [pc, #44]	@ (8002e70 <MX_UART4_Init+0x4c>)
 8002e44:	2200      	movs	r2, #0
 8002e46:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002e48:	4b09      	ldr	r3, [pc, #36]	@ (8002e70 <MX_UART4_Init+0x4c>)
 8002e4a:	220c      	movs	r2, #12
 8002e4c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e4e:	4b08      	ldr	r3, [pc, #32]	@ (8002e70 <MX_UART4_Init+0x4c>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e54:	4b06      	ldr	r3, [pc, #24]	@ (8002e70 <MX_UART4_Init+0x4c>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002e5a:	4805      	ldr	r0, [pc, #20]	@ (8002e70 <MX_UART4_Init+0x4c>)
 8002e5c:	f003 ff10 	bl	8006c80 <HAL_UART_Init>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8002e66:	f7ff fd03 	bl	8002870 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002e6a:	bf00      	nop
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20001678 	.word	0x20001678
 8002e74:	40004c00 	.word	0x40004c00

08002e78 <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8002e7c:	4b11      	ldr	r3, [pc, #68]	@ (8002ec4 <MX_UART5_Init+0x4c>)
 8002e7e:	4a12      	ldr	r2, [pc, #72]	@ (8002ec8 <MX_UART5_Init+0x50>)
 8002e80:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002e82:	4b10      	ldr	r3, [pc, #64]	@ (8002ec4 <MX_UART5_Init+0x4c>)
 8002e84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002e88:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002e8a:	4b0e      	ldr	r3, [pc, #56]	@ (8002ec4 <MX_UART5_Init+0x4c>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002e90:	4b0c      	ldr	r3, [pc, #48]	@ (8002ec4 <MX_UART5_Init+0x4c>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002e96:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec4 <MX_UART5_Init+0x4c>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002e9c:	4b09      	ldr	r3, [pc, #36]	@ (8002ec4 <MX_UART5_Init+0x4c>)
 8002e9e:	220c      	movs	r2, #12
 8002ea0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ea2:	4b08      	ldr	r3, [pc, #32]	@ (8002ec4 <MX_UART5_Init+0x4c>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ea8:	4b06      	ldr	r3, [pc, #24]	@ (8002ec4 <MX_UART5_Init+0x4c>)
 8002eaa:	2200      	movs	r2, #0
 8002eac:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002eae:	4805      	ldr	r0, [pc, #20]	@ (8002ec4 <MX_UART5_Init+0x4c>)
 8002eb0:	f003 fee6 	bl	8006c80 <HAL_UART_Init>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8002eba:	f7ff fcd9 	bl	8002870 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	200016c0 	.word	0x200016c0
 8002ec8:	40005000 	.word	0x40005000

08002ecc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ed0:	4b11      	ldr	r3, [pc, #68]	@ (8002f18 <MX_USART2_UART_Init+0x4c>)
 8002ed2:	4a12      	ldr	r2, [pc, #72]	@ (8002f1c <MX_USART2_UART_Init+0x50>)
 8002ed4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002ed6:	4b10      	ldr	r3, [pc, #64]	@ (8002f18 <MX_USART2_UART_Init+0x4c>)
 8002ed8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002edc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ede:	4b0e      	ldr	r3, [pc, #56]	@ (8002f18 <MX_USART2_UART_Init+0x4c>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ee4:	4b0c      	ldr	r3, [pc, #48]	@ (8002f18 <MX_USART2_UART_Init+0x4c>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002eea:	4b0b      	ldr	r3, [pc, #44]	@ (8002f18 <MX_USART2_UART_Init+0x4c>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ef0:	4b09      	ldr	r3, [pc, #36]	@ (8002f18 <MX_USART2_UART_Init+0x4c>)
 8002ef2:	220c      	movs	r2, #12
 8002ef4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ef6:	4b08      	ldr	r3, [pc, #32]	@ (8002f18 <MX_USART2_UART_Init+0x4c>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002efc:	4b06      	ldr	r3, [pc, #24]	@ (8002f18 <MX_USART2_UART_Init+0x4c>)
 8002efe:	2200      	movs	r2, #0
 8002f00:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002f02:	4805      	ldr	r0, [pc, #20]	@ (8002f18 <MX_USART2_UART_Init+0x4c>)
 8002f04:	f003 febc 	bl	8006c80 <HAL_UART_Init>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002f0e:	f7ff fcaf 	bl	8002870 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002f12:	bf00      	nop
 8002f14:	bd80      	pop	{r7, pc}
 8002f16:	bf00      	nop
 8002f18:	20001708 	.word	0x20001708
 8002f1c:	40004400 	.word	0x40004400

08002f20 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002f24:	4b11      	ldr	r3, [pc, #68]	@ (8002f6c <MX_USART3_UART_Init+0x4c>)
 8002f26:	4a12      	ldr	r2, [pc, #72]	@ (8002f70 <MX_USART3_UART_Init+0x50>)
 8002f28:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002f2a:	4b10      	ldr	r3, [pc, #64]	@ (8002f6c <MX_USART3_UART_Init+0x4c>)
 8002f2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002f30:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f32:	4b0e      	ldr	r3, [pc, #56]	@ (8002f6c <MX_USART3_UART_Init+0x4c>)
 8002f34:	2200      	movs	r2, #0
 8002f36:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f38:	4b0c      	ldr	r3, [pc, #48]	@ (8002f6c <MX_USART3_UART_Init+0x4c>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002f6c <MX_USART3_UART_Init+0x4c>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f44:	4b09      	ldr	r3, [pc, #36]	@ (8002f6c <MX_USART3_UART_Init+0x4c>)
 8002f46:	220c      	movs	r2, #12
 8002f48:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f4a:	4b08      	ldr	r3, [pc, #32]	@ (8002f6c <MX_USART3_UART_Init+0x4c>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f50:	4b06      	ldr	r3, [pc, #24]	@ (8002f6c <MX_USART3_UART_Init+0x4c>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f56:	4805      	ldr	r0, [pc, #20]	@ (8002f6c <MX_USART3_UART_Init+0x4c>)
 8002f58:	f003 fe92 	bl	8006c80 <HAL_UART_Init>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002f62:	f7ff fc85 	bl	8002870 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002f66:	bf00      	nop
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	20001750 	.word	0x20001750
 8002f70:	40004800 	.word	0x40004800

08002f74 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b090      	sub	sp, #64	@ 0x40
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f7c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002f80:	2200      	movs	r2, #0
 8002f82:	601a      	str	r2, [r3, #0]
 8002f84:	605a      	str	r2, [r3, #4]
 8002f86:	609a      	str	r2, [r3, #8]
 8002f88:	60da      	str	r2, [r3, #12]
 8002f8a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a4b      	ldr	r2, [pc, #300]	@ (80030c0 <HAL_UART_MspInit+0x14c>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	f040 80a2 	bne.w	80030dc <HAL_UART_MspInit+0x168>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002f98:	2300      	movs	r3, #0
 8002f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f9c:	4b49      	ldr	r3, [pc, #292]	@ (80030c4 <HAL_UART_MspInit+0x150>)
 8002f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa0:	4a48      	ldr	r2, [pc, #288]	@ (80030c4 <HAL_UART_MspInit+0x150>)
 8002fa2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002fa6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fa8:	4b46      	ldr	r3, [pc, #280]	@ (80030c4 <HAL_UART_MspInit+0x150>)
 8002faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fb8:	4b42      	ldr	r3, [pc, #264]	@ (80030c4 <HAL_UART_MspInit+0x150>)
 8002fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fbc:	4a41      	ldr	r2, [pc, #260]	@ (80030c4 <HAL_UART_MspInit+0x150>)
 8002fbe:	f043 0304 	orr.w	r3, r3, #4
 8002fc2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002fc4:	4b3f      	ldr	r3, [pc, #252]	@ (80030c4 <HAL_UART_MspInit+0x150>)
 8002fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc8:	f003 0304 	and.w	r3, r3, #4
 8002fcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002fd0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd6:	2302      	movs	r3, #2
 8002fd8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002fe2:	2308      	movs	r3, #8
 8002fe4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002fe6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002fea:	4619      	mov	r1, r3
 8002fec:	4836      	ldr	r0, [pc, #216]	@ (80030c8 <HAL_UART_MspInit+0x154>)
 8002fee:	f000 ffff 	bl	8003ff0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8002ff2:	4b36      	ldr	r3, [pc, #216]	@ (80030cc <HAL_UART_MspInit+0x158>)
 8002ff4:	4a36      	ldr	r2, [pc, #216]	@ (80030d0 <HAL_UART_MspInit+0x15c>)
 8002ff6:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002ff8:	4b34      	ldr	r3, [pc, #208]	@ (80030cc <HAL_UART_MspInit+0x158>)
 8002ffa:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002ffe:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003000:	4b32      	ldr	r3, [pc, #200]	@ (80030cc <HAL_UART_MspInit+0x158>)
 8003002:	2200      	movs	r2, #0
 8003004:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003006:	4b31      	ldr	r3, [pc, #196]	@ (80030cc <HAL_UART_MspInit+0x158>)
 8003008:	2200      	movs	r2, #0
 800300a:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800300c:	4b2f      	ldr	r3, [pc, #188]	@ (80030cc <HAL_UART_MspInit+0x158>)
 800300e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003012:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003014:	4b2d      	ldr	r3, [pc, #180]	@ (80030cc <HAL_UART_MspInit+0x158>)
 8003016:	2200      	movs	r2, #0
 8003018:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800301a:	4b2c      	ldr	r3, [pc, #176]	@ (80030cc <HAL_UART_MspInit+0x158>)
 800301c:	2200      	movs	r2, #0
 800301e:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8003020:	4b2a      	ldr	r3, [pc, #168]	@ (80030cc <HAL_UART_MspInit+0x158>)
 8003022:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003026:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003028:	4b28      	ldr	r3, [pc, #160]	@ (80030cc <HAL_UART_MspInit+0x158>)
 800302a:	2200      	movs	r2, #0
 800302c:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800302e:	4b27      	ldr	r3, [pc, #156]	@ (80030cc <HAL_UART_MspInit+0x158>)
 8003030:	2200      	movs	r2, #0
 8003032:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8003034:	4825      	ldr	r0, [pc, #148]	@ (80030cc <HAL_UART_MspInit+0x158>)
 8003036:	f000 fbd9 	bl	80037ec <HAL_DMA_Init>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d001      	beq.n	8003044 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8003040:	f7ff fc16 	bl	8002870 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	4a21      	ldr	r2, [pc, #132]	@ (80030cc <HAL_UART_MspInit+0x158>)
 8003048:	63da      	str	r2, [r3, #60]	@ 0x3c
 800304a:	4a20      	ldr	r2, [pc, #128]	@ (80030cc <HAL_UART_MspInit+0x158>)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8003050:	4b20      	ldr	r3, [pc, #128]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 8003052:	4a21      	ldr	r2, [pc, #132]	@ (80030d8 <HAL_UART_MspInit+0x164>)
 8003054:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8003056:	4b1f      	ldr	r3, [pc, #124]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 8003058:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800305c:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800305e:	4b1d      	ldr	r3, [pc, #116]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 8003060:	2240      	movs	r2, #64	@ 0x40
 8003062:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003064:	4b1b      	ldr	r3, [pc, #108]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 8003066:	2200      	movs	r2, #0
 8003068:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 800306a:	4b1a      	ldr	r3, [pc, #104]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 800306c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003070:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003072:	4b18      	ldr	r3, [pc, #96]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 8003074:	2200      	movs	r2, #0
 8003076:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003078:	4b16      	ldr	r3, [pc, #88]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 800307a:	2200      	movs	r2, #0
 800307c:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 800307e:	4b15      	ldr	r3, [pc, #84]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 8003080:	2200      	movs	r2, #0
 8003082:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003084:	4b13      	ldr	r3, [pc, #76]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 8003086:	2200      	movs	r2, #0
 8003088:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800308a:	4b12      	ldr	r3, [pc, #72]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 800308c:	2200      	movs	r2, #0
 800308e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8003090:	4810      	ldr	r0, [pc, #64]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 8003092:	f000 fbab 	bl	80037ec <HAL_DMA_Init>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d001      	beq.n	80030a0 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 800309c:	f7ff fbe8 	bl	8002870 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	4a0c      	ldr	r2, [pc, #48]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 80030a4:	639a      	str	r2, [r3, #56]	@ 0x38
 80030a6:	4a0b      	ldr	r2, [pc, #44]	@ (80030d4 <HAL_UART_MspInit+0x160>)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80030ac:	2200      	movs	r2, #0
 80030ae:	2105      	movs	r1, #5
 80030b0:	2034      	movs	r0, #52	@ 0x34
 80030b2:	f000 fb71 	bl	8003798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80030b6:	2034      	movs	r0, #52	@ 0x34
 80030b8:	f000 fb8a 	bl	80037d0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80030bc:	e206      	b.n	80034cc <HAL_UART_MspInit+0x558>
 80030be:	bf00      	nop
 80030c0:	40004c00 	.word	0x40004c00
 80030c4:	40023800 	.word	0x40023800
 80030c8:	40020800 	.word	0x40020800
 80030cc:	20001798 	.word	0x20001798
 80030d0:	40026040 	.word	0x40026040
 80030d4:	200017f8 	.word	0x200017f8
 80030d8:	40026070 	.word	0x40026070
  else if(uartHandle->Instance==UART5)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a5a      	ldr	r2, [pc, #360]	@ (800324c <HAL_UART_MspInit+0x2d8>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	f040 80c2 	bne.w	800326c <HAL_UART_MspInit+0x2f8>
    __HAL_RCC_UART5_CLK_ENABLE();
 80030e8:	2300      	movs	r3, #0
 80030ea:	623b      	str	r3, [r7, #32]
 80030ec:	4b58      	ldr	r3, [pc, #352]	@ (8003250 <HAL_UART_MspInit+0x2dc>)
 80030ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030f0:	4a57      	ldr	r2, [pc, #348]	@ (8003250 <HAL_UART_MspInit+0x2dc>)
 80030f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80030f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80030f8:	4b55      	ldr	r3, [pc, #340]	@ (8003250 <HAL_UART_MspInit+0x2dc>)
 80030fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003100:	623b      	str	r3, [r7, #32]
 8003102:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003104:	2300      	movs	r3, #0
 8003106:	61fb      	str	r3, [r7, #28]
 8003108:	4b51      	ldr	r3, [pc, #324]	@ (8003250 <HAL_UART_MspInit+0x2dc>)
 800310a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800310c:	4a50      	ldr	r2, [pc, #320]	@ (8003250 <HAL_UART_MspInit+0x2dc>)
 800310e:	f043 0304 	orr.w	r3, r3, #4
 8003112:	6313      	str	r3, [r2, #48]	@ 0x30
 8003114:	4b4e      	ldr	r3, [pc, #312]	@ (8003250 <HAL_UART_MspInit+0x2dc>)
 8003116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003118:	f003 0304 	and.w	r3, r3, #4
 800311c:	61fb      	str	r3, [r7, #28]
 800311e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003120:	2300      	movs	r3, #0
 8003122:	61bb      	str	r3, [r7, #24]
 8003124:	4b4a      	ldr	r3, [pc, #296]	@ (8003250 <HAL_UART_MspInit+0x2dc>)
 8003126:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003128:	4a49      	ldr	r2, [pc, #292]	@ (8003250 <HAL_UART_MspInit+0x2dc>)
 800312a:	f043 0308 	orr.w	r3, r3, #8
 800312e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003130:	4b47      	ldr	r3, [pc, #284]	@ (8003250 <HAL_UART_MspInit+0x2dc>)
 8003132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003134:	f003 0308 	and.w	r3, r3, #8
 8003138:	61bb      	str	r3, [r7, #24]
 800313a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800313c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003140:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003142:	2302      	movs	r3, #2
 8003144:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003146:	2300      	movs	r3, #0
 8003148:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800314a:	2303      	movs	r3, #3
 800314c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800314e:	2308      	movs	r3, #8
 8003150:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003152:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003156:	4619      	mov	r1, r3
 8003158:	483e      	ldr	r0, [pc, #248]	@ (8003254 <HAL_UART_MspInit+0x2e0>)
 800315a:	f000 ff49 	bl	8003ff0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800315e:	2304      	movs	r3, #4
 8003160:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003162:	2302      	movs	r3, #2
 8003164:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003166:	2300      	movs	r3, #0
 8003168:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800316a:	2303      	movs	r3, #3
 800316c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 800316e:	2308      	movs	r3, #8
 8003170:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003172:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003176:	4619      	mov	r1, r3
 8003178:	4837      	ldr	r0, [pc, #220]	@ (8003258 <HAL_UART_MspInit+0x2e4>)
 800317a:	f000 ff39 	bl	8003ff0 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Stream0;
 800317e:	4b37      	ldr	r3, [pc, #220]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 8003180:	4a37      	ldr	r2, [pc, #220]	@ (8003260 <HAL_UART_MspInit+0x2ec>)
 8003182:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8003184:	4b35      	ldr	r3, [pc, #212]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 8003186:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800318a:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800318c:	4b33      	ldr	r3, [pc, #204]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 800318e:	2200      	movs	r2, #0
 8003190:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003192:	4b32      	ldr	r3, [pc, #200]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 8003194:	2200      	movs	r2, #0
 8003196:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003198:	4b30      	ldr	r3, [pc, #192]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 800319a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800319e:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031a0:	4b2e      	ldr	r3, [pc, #184]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031a6:	4b2d      	ldr	r3, [pc, #180]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 80031ac:	4b2b      	ldr	r3, [pc, #172]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 80031ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031b2:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031b4:	4b29      	ldr	r3, [pc, #164]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031ba:	4b28      	ldr	r3, [pc, #160]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 80031bc:	2200      	movs	r2, #0
 80031be:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80031c0:	4826      	ldr	r0, [pc, #152]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 80031c2:	f000 fb13 	bl	80037ec <HAL_DMA_Init>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d001      	beq.n	80031d0 <HAL_UART_MspInit+0x25c>
      Error_Handler();
 80031cc:	f7ff fb50 	bl	8002870 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart5_rx);
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a22      	ldr	r2, [pc, #136]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 80031d4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80031d6:	4a21      	ldr	r2, [pc, #132]	@ (800325c <HAL_UART_MspInit+0x2e8>)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_uart5_tx.Instance = DMA1_Stream7;
 80031dc:	4b21      	ldr	r3, [pc, #132]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 80031de:	4a22      	ldr	r2, [pc, #136]	@ (8003268 <HAL_UART_MspInit+0x2f4>)
 80031e0:	601a      	str	r2, [r3, #0]
    hdma_uart5_tx.Init.Channel = DMA_CHANNEL_4;
 80031e2:	4b20      	ldr	r3, [pc, #128]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 80031e4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80031e8:	605a      	str	r2, [r3, #4]
    hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 80031ec:	2240      	movs	r2, #64	@ 0x40
 80031ee:	609a      	str	r2, [r3, #8]
    hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031f0:	4b1c      	ldr	r3, [pc, #112]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	60da      	str	r2, [r3, #12]
    hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 80031f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 80031f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031fc:	611a      	str	r2, [r3, #16]
    hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031fe:	4b19      	ldr	r3, [pc, #100]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 8003200:	2200      	movs	r2, #0
 8003202:	615a      	str	r2, [r3, #20]
    hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003204:	4b17      	ldr	r3, [pc, #92]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 8003206:	2200      	movs	r2, #0
 8003208:	619a      	str	r2, [r3, #24]
    hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 800320a:	4b16      	ldr	r3, [pc, #88]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 800320c:	2200      	movs	r2, #0
 800320e:	61da      	str	r2, [r3, #28]
    hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003210:	4b14      	ldr	r3, [pc, #80]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 8003212:	2200      	movs	r2, #0
 8003214:	621a      	str	r2, [r3, #32]
    hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003216:	4b13      	ldr	r3, [pc, #76]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 8003218:	2200      	movs	r2, #0
 800321a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 800321c:	4811      	ldr	r0, [pc, #68]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 800321e:	f000 fae5 	bl	80037ec <HAL_DMA_Init>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <HAL_UART_MspInit+0x2b8>
      Error_Handler();
 8003228:	f7ff fb22 	bl	8002870 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart5_tx);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	4a0d      	ldr	r2, [pc, #52]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 8003230:	639a      	str	r2, [r3, #56]	@ 0x38
 8003232:	4a0c      	ldr	r2, [pc, #48]	@ (8003264 <HAL_UART_MspInit+0x2f0>)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8003238:	2200      	movs	r2, #0
 800323a:	2105      	movs	r1, #5
 800323c:	2035      	movs	r0, #53	@ 0x35
 800323e:	f000 faab 	bl	8003798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8003242:	2035      	movs	r0, #53	@ 0x35
 8003244:	f000 fac4 	bl	80037d0 <HAL_NVIC_EnableIRQ>
}
 8003248:	e140      	b.n	80034cc <HAL_UART_MspInit+0x558>
 800324a:	bf00      	nop
 800324c:	40005000 	.word	0x40005000
 8003250:	40023800 	.word	0x40023800
 8003254:	40020800 	.word	0x40020800
 8003258:	40020c00 	.word	0x40020c00
 800325c:	20001858 	.word	0x20001858
 8003260:	40026010 	.word	0x40026010
 8003264:	200018b8 	.word	0x200018b8
 8003268:	400260b8 	.word	0x400260b8
  else if(uartHandle->Instance==USART2)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4a98      	ldr	r2, [pc, #608]	@ (80034d4 <HAL_UART_MspInit+0x560>)
 8003272:	4293      	cmp	r3, r2
 8003274:	f040 8092 	bne.w	800339c <HAL_UART_MspInit+0x428>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]
 800327c:	4b96      	ldr	r3, [pc, #600]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 800327e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003280:	4a95      	ldr	r2, [pc, #596]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 8003282:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003286:	6413      	str	r3, [r2, #64]	@ 0x40
 8003288:	4b93      	ldr	r3, [pc, #588]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 800328a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003290:	617b      	str	r3, [r7, #20]
 8003292:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003294:	2300      	movs	r3, #0
 8003296:	613b      	str	r3, [r7, #16]
 8003298:	4b8f      	ldr	r3, [pc, #572]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 800329a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329c:	4a8e      	ldr	r2, [pc, #568]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 800329e:	f043 0301 	orr.w	r3, r3, #1
 80032a2:	6313      	str	r3, [r2, #48]	@ 0x30
 80032a4:	4b8c      	ldr	r3, [pc, #560]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 80032a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	613b      	str	r3, [r7, #16]
 80032ae:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80032b0:	230c      	movs	r3, #12
 80032b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032b4:	2302      	movs	r3, #2
 80032b6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032b8:	2300      	movs	r3, #0
 80032ba:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032bc:	2303      	movs	r3, #3
 80032be:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80032c0:	2307      	movs	r3, #7
 80032c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032c4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80032c8:	4619      	mov	r1, r3
 80032ca:	4884      	ldr	r0, [pc, #528]	@ (80034dc <HAL_UART_MspInit+0x568>)
 80032cc:	f000 fe90 	bl	8003ff0 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80032d0:	4b83      	ldr	r3, [pc, #524]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 80032d2:	4a84      	ldr	r2, [pc, #528]	@ (80034e4 <HAL_UART_MspInit+0x570>)
 80032d4:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80032d6:	4b82      	ldr	r3, [pc, #520]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 80032d8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80032dc:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032de:	4b80      	ldr	r3, [pc, #512]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 80032e0:	2200      	movs	r2, #0
 80032e2:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80032e4:	4b7e      	ldr	r3, [pc, #504]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80032ea:	4b7d      	ldr	r3, [pc, #500]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 80032ec:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80032f0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80032f2:	4b7b      	ldr	r3, [pc, #492]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80032f8:	4b79      	ldr	r3, [pc, #484]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80032fe:	4b78      	ldr	r3, [pc, #480]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 8003300:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003304:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003306:	4b76      	ldr	r3, [pc, #472]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 8003308:	2200      	movs	r2, #0
 800330a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800330c:	4b74      	ldr	r3, [pc, #464]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 800330e:	2200      	movs	r2, #0
 8003310:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003312:	4873      	ldr	r0, [pc, #460]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 8003314:	f000 fa6a 	bl	80037ec <HAL_DMA_Init>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <HAL_UART_MspInit+0x3ae>
      Error_Handler();
 800331e:	f7ff faa7 	bl	8002870 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	4a6e      	ldr	r2, [pc, #440]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 8003326:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003328:	4a6d      	ldr	r2, [pc, #436]	@ (80034e0 <HAL_UART_MspInit+0x56c>)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800332e:	4b6e      	ldr	r3, [pc, #440]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 8003330:	4a6e      	ldr	r2, [pc, #440]	@ (80034ec <HAL_UART_MspInit+0x578>)
 8003332:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003334:	4b6c      	ldr	r3, [pc, #432]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 8003336:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800333a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800333c:	4b6a      	ldr	r3, [pc, #424]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 800333e:	2240      	movs	r2, #64	@ 0x40
 8003340:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003342:	4b69      	ldr	r3, [pc, #420]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 8003344:	2200      	movs	r2, #0
 8003346:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003348:	4b67      	ldr	r3, [pc, #412]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 800334a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800334e:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003350:	4b65      	ldr	r3, [pc, #404]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 8003352:	2200      	movs	r2, #0
 8003354:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003356:	4b64      	ldr	r3, [pc, #400]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 8003358:	2200      	movs	r2, #0
 800335a:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800335c:	4b62      	ldr	r3, [pc, #392]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 800335e:	2200      	movs	r2, #0
 8003360:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003362:	4b61      	ldr	r3, [pc, #388]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 8003364:	2200      	movs	r2, #0
 8003366:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003368:	4b5f      	ldr	r3, [pc, #380]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 800336a:	2200      	movs	r2, #0
 800336c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800336e:	485e      	ldr	r0, [pc, #376]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 8003370:	f000 fa3c 	bl	80037ec <HAL_DMA_Init>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HAL_UART_MspInit+0x40a>
      Error_Handler();
 800337a:	f7ff fa79 	bl	8002870 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4a59      	ldr	r2, [pc, #356]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 8003382:	639a      	str	r2, [r3, #56]	@ 0x38
 8003384:	4a58      	ldr	r2, [pc, #352]	@ (80034e8 <HAL_UART_MspInit+0x574>)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800338a:	2200      	movs	r2, #0
 800338c:	2105      	movs	r1, #5
 800338e:	2026      	movs	r0, #38	@ 0x26
 8003390:	f000 fa02 	bl	8003798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003394:	2026      	movs	r0, #38	@ 0x26
 8003396:	f000 fa1b 	bl	80037d0 <HAL_NVIC_EnableIRQ>
}
 800339a:	e097      	b.n	80034cc <HAL_UART_MspInit+0x558>
  else if(uartHandle->Instance==USART3)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a53      	ldr	r2, [pc, #332]	@ (80034f0 <HAL_UART_MspInit+0x57c>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	f040 8092 	bne.w	80034cc <HAL_UART_MspInit+0x558>
    __HAL_RCC_USART3_CLK_ENABLE();
 80033a8:	2300      	movs	r3, #0
 80033aa:	60fb      	str	r3, [r7, #12]
 80033ac:	4b4a      	ldr	r3, [pc, #296]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 80033ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b0:	4a49      	ldr	r2, [pc, #292]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 80033b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80033b8:	4b47      	ldr	r3, [pc, #284]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 80033ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033bc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80033c4:	2300      	movs	r3, #0
 80033c6:	60bb      	str	r3, [r7, #8]
 80033c8:	4b43      	ldr	r3, [pc, #268]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 80033ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033cc:	4a42      	ldr	r2, [pc, #264]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 80033ce:	f043 0308 	orr.w	r3, r3, #8
 80033d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80033d4:	4b40      	ldr	r3, [pc, #256]	@ (80034d8 <HAL_UART_MspInit+0x564>)
 80033d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033d8:	f003 0308 	and.w	r3, r3, #8
 80033dc:	60bb      	str	r3, [r7, #8]
 80033de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80033e0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80033e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033e6:	2302      	movs	r3, #2
 80033e8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ea:	2300      	movs	r3, #0
 80033ec:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033ee:	2303      	movs	r3, #3
 80033f0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80033f2:	2307      	movs	r3, #7
 80033f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80033f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033fa:	4619      	mov	r1, r3
 80033fc:	483d      	ldr	r0, [pc, #244]	@ (80034f4 <HAL_UART_MspInit+0x580>)
 80033fe:	f000 fdf7 	bl	8003ff0 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003402:	4b3d      	ldr	r3, [pc, #244]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 8003404:	4a3d      	ldr	r2, [pc, #244]	@ (80034fc <HAL_UART_MspInit+0x588>)
 8003406:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003408:	4b3b      	ldr	r3, [pc, #236]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 800340a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800340e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003410:	4b39      	ldr	r3, [pc, #228]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 8003412:	2200      	movs	r2, #0
 8003414:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003416:	4b38      	ldr	r3, [pc, #224]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 8003418:	2200      	movs	r2, #0
 800341a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800341c:	4b36      	ldr	r3, [pc, #216]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 800341e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003422:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003424:	4b34      	ldr	r3, [pc, #208]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 8003426:	2200      	movs	r2, #0
 8003428:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800342a:	4b33      	ldr	r3, [pc, #204]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 800342c:	2200      	movs	r2, #0
 800342e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003430:	4b31      	ldr	r3, [pc, #196]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 8003432:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003436:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003438:	4b2f      	ldr	r3, [pc, #188]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 800343a:	2200      	movs	r2, #0
 800343c:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800343e:	4b2e      	ldr	r3, [pc, #184]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 8003440:	2200      	movs	r2, #0
 8003442:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003444:	482c      	ldr	r0, [pc, #176]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 8003446:	f000 f9d1 	bl	80037ec <HAL_DMA_Init>
 800344a:	4603      	mov	r3, r0
 800344c:	2b00      	cmp	r3, #0
 800344e:	d001      	beq.n	8003454 <HAL_UART_MspInit+0x4e0>
      Error_Handler();
 8003450:	f7ff fa0e 	bl	8002870 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4a28      	ldr	r2, [pc, #160]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 8003458:	63da      	str	r2, [r3, #60]	@ 0x3c
 800345a:	4a27      	ldr	r2, [pc, #156]	@ (80034f8 <HAL_UART_MspInit+0x584>)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003460:	4b27      	ldr	r3, [pc, #156]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 8003462:	4a28      	ldr	r2, [pc, #160]	@ (8003504 <HAL_UART_MspInit+0x590>)
 8003464:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003466:	4b26      	ldr	r3, [pc, #152]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 8003468:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800346c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800346e:	4b24      	ldr	r3, [pc, #144]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 8003470:	2240      	movs	r2, #64	@ 0x40
 8003472:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003474:	4b22      	ldr	r3, [pc, #136]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 8003476:	2200      	movs	r2, #0
 8003478:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800347a:	4b21      	ldr	r3, [pc, #132]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 800347c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003480:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003482:	4b1f      	ldr	r3, [pc, #124]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 8003484:	2200      	movs	r2, #0
 8003486:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003488:	4b1d      	ldr	r3, [pc, #116]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 800348a:	2200      	movs	r2, #0
 800348c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800348e:	4b1c      	ldr	r3, [pc, #112]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 8003490:	2200      	movs	r2, #0
 8003492:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003494:	4b1a      	ldr	r3, [pc, #104]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 8003496:	2200      	movs	r2, #0
 8003498:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800349a:	4b19      	ldr	r3, [pc, #100]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 800349c:	2200      	movs	r2, #0
 800349e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80034a0:	4817      	ldr	r0, [pc, #92]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 80034a2:	f000 f9a3 	bl	80037ec <HAL_DMA_Init>
 80034a6:	4603      	mov	r3, r0
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <HAL_UART_MspInit+0x53c>
      Error_Handler();
 80034ac:	f7ff f9e0 	bl	8002870 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	4a13      	ldr	r2, [pc, #76]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 80034b4:	639a      	str	r2, [r3, #56]	@ 0x38
 80034b6:	4a12      	ldr	r2, [pc, #72]	@ (8003500 <HAL_UART_MspInit+0x58c>)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80034bc:	2200      	movs	r2, #0
 80034be:	2105      	movs	r1, #5
 80034c0:	2027      	movs	r0, #39	@ 0x27
 80034c2:	f000 f969 	bl	8003798 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80034c6:	2027      	movs	r0, #39	@ 0x27
 80034c8:	f000 f982 	bl	80037d0 <HAL_NVIC_EnableIRQ>
}
 80034cc:	bf00      	nop
 80034ce:	3740      	adds	r7, #64	@ 0x40
 80034d0:	46bd      	mov	sp, r7
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40004400 	.word	0x40004400
 80034d8:	40023800 	.word	0x40023800
 80034dc:	40020000 	.word	0x40020000
 80034e0:	20001918 	.word	0x20001918
 80034e4:	40026088 	.word	0x40026088
 80034e8:	20001978 	.word	0x20001978
 80034ec:	400260a0 	.word	0x400260a0
 80034f0:	40004800 	.word	0x40004800
 80034f4:	40020c00 	.word	0x40020c00
 80034f8:	200019d8 	.word	0x200019d8
 80034fc:	40026028 	.word	0x40026028
 8003500:	20001a38 	.word	0x20001a38
 8003504:	40026058 	.word	0x40026058

08003508 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003508:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003540 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800350c:	f7ff fc78 	bl	8002e00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003510:	480c      	ldr	r0, [pc, #48]	@ (8003544 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003512:	490d      	ldr	r1, [pc, #52]	@ (8003548 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003514:	4a0d      	ldr	r2, [pc, #52]	@ (800354c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003518:	e002      	b.n	8003520 <LoopCopyDataInit>

0800351a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800351a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800351c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800351e:	3304      	adds	r3, #4

08003520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003524:	d3f9      	bcc.n	800351a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003526:	4a0a      	ldr	r2, [pc, #40]	@ (8003550 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003528:	4c0a      	ldr	r4, [pc, #40]	@ (8003554 <LoopFillZerobss+0x22>)
  movs r3, #0
 800352a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800352c:	e001      	b.n	8003532 <LoopFillZerobss>

0800352e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800352e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003530:	3204      	adds	r2, #4

08003532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003534:	d3fb      	bcc.n	800352e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003536:	f00b fe35 	bl	800f1a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800353a:	f7ff f88d 	bl	8002658 <main>
  bx  lr    
 800353e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003540:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003548:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800354c:	080119cc 	.word	0x080119cc
  ldr r2, =_sbss
 8003550:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003554:	20006d48 	.word	0x20006d48

08003558 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003558:	e7fe      	b.n	8003558 <ADC_IRQHandler>
	...

0800355c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003560:	4b0e      	ldr	r3, [pc, #56]	@ (800359c <HAL_Init+0x40>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a0d      	ldr	r2, [pc, #52]	@ (800359c <HAL_Init+0x40>)
 8003566:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800356a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800356c:	4b0b      	ldr	r3, [pc, #44]	@ (800359c <HAL_Init+0x40>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a0a      	ldr	r2, [pc, #40]	@ (800359c <HAL_Init+0x40>)
 8003572:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003576:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003578:	4b08      	ldr	r3, [pc, #32]	@ (800359c <HAL_Init+0x40>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a07      	ldr	r2, [pc, #28]	@ (800359c <HAL_Init+0x40>)
 800357e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003582:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003584:	2003      	movs	r0, #3
 8003586:	f000 f8fc 	bl	8003782 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800358a:	200f      	movs	r0, #15
 800358c:	f7ff fa58 	bl	8002a40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003590:	f7ff fa2a 	bl	80029e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	40023c00 	.word	0x40023c00

080035a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035a4:	4b06      	ldr	r3, [pc, #24]	@ (80035c0 <HAL_IncTick+0x20>)
 80035a6:	781b      	ldrb	r3, [r3, #0]
 80035a8:	461a      	mov	r2, r3
 80035aa:	4b06      	ldr	r3, [pc, #24]	@ (80035c4 <HAL_IncTick+0x24>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4413      	add	r3, r2
 80035b0:	4a04      	ldr	r2, [pc, #16]	@ (80035c4 <HAL_IncTick+0x24>)
 80035b2:	6013      	str	r3, [r2, #0]
}
 80035b4:	bf00      	nop
 80035b6:	46bd      	mov	sp, r7
 80035b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035bc:	4770      	bx	lr
 80035be:	bf00      	nop
 80035c0:	20000008 	.word	0x20000008
 80035c4:	20001a98 	.word	0x20001a98

080035c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  return uwTick;
 80035cc:	4b03      	ldr	r3, [pc, #12]	@ (80035dc <HAL_GetTick+0x14>)
 80035ce:	681b      	ldr	r3, [r3, #0]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	20001a98 	.word	0x20001a98

080035e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035e8:	f7ff ffee 	bl	80035c8 <HAL_GetTick>
 80035ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f8:	d005      	beq.n	8003606 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003624 <HAL_Delay+0x44>)
 80035fc:	781b      	ldrb	r3, [r3, #0]
 80035fe:	461a      	mov	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4413      	add	r3, r2
 8003604:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003606:	bf00      	nop
 8003608:	f7ff ffde 	bl	80035c8 <HAL_GetTick>
 800360c:	4602      	mov	r2, r0
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	1ad3      	subs	r3, r2, r3
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	429a      	cmp	r2, r3
 8003616:	d8f7      	bhi.n	8003608 <HAL_Delay+0x28>
  {
  }
}
 8003618:	bf00      	nop
 800361a:	bf00      	nop
 800361c:	3710      	adds	r7, #16
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	20000008 	.word	0x20000008

08003628 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f003 0307 	and.w	r3, r3, #7
 8003636:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003638:	4b0c      	ldr	r3, [pc, #48]	@ (800366c <__NVIC_SetPriorityGrouping+0x44>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800363e:	68ba      	ldr	r2, [r7, #8]
 8003640:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003644:	4013      	ands	r3, r2
 8003646:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003650:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003654:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003658:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800365a:	4a04      	ldr	r2, [pc, #16]	@ (800366c <__NVIC_SetPriorityGrouping+0x44>)
 800365c:	68bb      	ldr	r3, [r7, #8]
 800365e:	60d3      	str	r3, [r2, #12]
}
 8003660:	bf00      	nop
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	e000ed00 	.word	0xe000ed00

08003670 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003674:	4b04      	ldr	r3, [pc, #16]	@ (8003688 <__NVIC_GetPriorityGrouping+0x18>)
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	0a1b      	lsrs	r3, r3, #8
 800367a:	f003 0307 	and.w	r3, r3, #7
}
 800367e:	4618      	mov	r0, r3
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr
 8003688:	e000ed00 	.word	0xe000ed00

0800368c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	4603      	mov	r3, r0
 8003694:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003696:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800369a:	2b00      	cmp	r3, #0
 800369c:	db0b      	blt.n	80036b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800369e:	79fb      	ldrb	r3, [r7, #7]
 80036a0:	f003 021f 	and.w	r2, r3, #31
 80036a4:	4907      	ldr	r1, [pc, #28]	@ (80036c4 <__NVIC_EnableIRQ+0x38>)
 80036a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036aa:	095b      	lsrs	r3, r3, #5
 80036ac:	2001      	movs	r0, #1
 80036ae:	fa00 f202 	lsl.w	r2, r0, r2
 80036b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036b6:	bf00      	nop
 80036b8:	370c      	adds	r7, #12
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	e000e100 	.word	0xe000e100

080036c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	4603      	mov	r3, r0
 80036d0:	6039      	str	r1, [r7, #0]
 80036d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	db0a      	blt.n	80036f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	b2da      	uxtb	r2, r3
 80036e0:	490c      	ldr	r1, [pc, #48]	@ (8003714 <__NVIC_SetPriority+0x4c>)
 80036e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e6:	0112      	lsls	r2, r2, #4
 80036e8:	b2d2      	uxtb	r2, r2
 80036ea:	440b      	add	r3, r1
 80036ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036f0:	e00a      	b.n	8003708 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	b2da      	uxtb	r2, r3
 80036f6:	4908      	ldr	r1, [pc, #32]	@ (8003718 <__NVIC_SetPriority+0x50>)
 80036f8:	79fb      	ldrb	r3, [r7, #7]
 80036fa:	f003 030f 	and.w	r3, r3, #15
 80036fe:	3b04      	subs	r3, #4
 8003700:	0112      	lsls	r2, r2, #4
 8003702:	b2d2      	uxtb	r2, r2
 8003704:	440b      	add	r3, r1
 8003706:	761a      	strb	r2, [r3, #24]
}
 8003708:	bf00      	nop
 800370a:	370c      	adds	r7, #12
 800370c:	46bd      	mov	sp, r7
 800370e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003712:	4770      	bx	lr
 8003714:	e000e100 	.word	0xe000e100
 8003718:	e000ed00 	.word	0xe000ed00

0800371c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800371c:	b480      	push	{r7}
 800371e:	b089      	sub	sp, #36	@ 0x24
 8003720:	af00      	add	r7, sp, #0
 8003722:	60f8      	str	r0, [r7, #12]
 8003724:	60b9      	str	r1, [r7, #8]
 8003726:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	f003 0307 	and.w	r3, r3, #7
 800372e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	f1c3 0307 	rsb	r3, r3, #7
 8003736:	2b04      	cmp	r3, #4
 8003738:	bf28      	it	cs
 800373a:	2304      	movcs	r3, #4
 800373c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	3304      	adds	r3, #4
 8003742:	2b06      	cmp	r3, #6
 8003744:	d902      	bls.n	800374c <NVIC_EncodePriority+0x30>
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	3b03      	subs	r3, #3
 800374a:	e000      	b.n	800374e <NVIC_EncodePriority+0x32>
 800374c:	2300      	movs	r3, #0
 800374e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003750:	f04f 32ff 	mov.w	r2, #4294967295
 8003754:	69bb      	ldr	r3, [r7, #24]
 8003756:	fa02 f303 	lsl.w	r3, r2, r3
 800375a:	43da      	mvns	r2, r3
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	401a      	ands	r2, r3
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003764:	f04f 31ff 	mov.w	r1, #4294967295
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	fa01 f303 	lsl.w	r3, r1, r3
 800376e:	43d9      	mvns	r1, r3
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003774:	4313      	orrs	r3, r2
         );
}
 8003776:	4618      	mov	r0, r3
 8003778:	3724      	adds	r7, #36	@ 0x24
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr

08003782 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b082      	sub	sp, #8
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7ff ff4c 	bl	8003628 <__NVIC_SetPriorityGrouping>
}
 8003790:	bf00      	nop
 8003792:	3708      	adds	r7, #8
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}

08003798 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003798:	b580      	push	{r7, lr}
 800379a:	b086      	sub	sp, #24
 800379c:	af00      	add	r7, sp, #0
 800379e:	4603      	mov	r3, r0
 80037a0:	60b9      	str	r1, [r7, #8]
 80037a2:	607a      	str	r2, [r7, #4]
 80037a4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037a6:	2300      	movs	r3, #0
 80037a8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037aa:	f7ff ff61 	bl	8003670 <__NVIC_GetPriorityGrouping>
 80037ae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037b0:	687a      	ldr	r2, [r7, #4]
 80037b2:	68b9      	ldr	r1, [r7, #8]
 80037b4:	6978      	ldr	r0, [r7, #20]
 80037b6:	f7ff ffb1 	bl	800371c <NVIC_EncodePriority>
 80037ba:	4602      	mov	r2, r0
 80037bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037c0:	4611      	mov	r1, r2
 80037c2:	4618      	mov	r0, r3
 80037c4:	f7ff ff80 	bl	80036c8 <__NVIC_SetPriority>
}
 80037c8:	bf00      	nop
 80037ca:	3718      	adds	r7, #24
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	4603      	mov	r3, r0
 80037d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037de:	4618      	mov	r0, r3
 80037e0:	f7ff ff54 	bl	800368c <__NVIC_EnableIRQ>
}
 80037e4:	bf00      	nop
 80037e6:	3708      	adds	r7, #8
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bd80      	pop	{r7, pc}

080037ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80037f4:	2300      	movs	r3, #0
 80037f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80037f8:	f7ff fee6 	bl	80035c8 <HAL_GetTick>
 80037fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d101      	bne.n	8003808 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e099      	b.n	800393c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2202      	movs	r2, #2
 800380c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f022 0201 	bic.w	r2, r2, #1
 8003826:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003828:	e00f      	b.n	800384a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800382a:	f7ff fecd 	bl	80035c8 <HAL_GetTick>
 800382e:	4602      	mov	r2, r0
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	2b05      	cmp	r3, #5
 8003836:	d908      	bls.n	800384a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2220      	movs	r2, #32
 800383c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2203      	movs	r2, #3
 8003842:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003846:	2303      	movs	r3, #3
 8003848:	e078      	b.n	800393c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1e8      	bne.n	800382a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003860:	697a      	ldr	r2, [r7, #20]
 8003862:	4b38      	ldr	r3, [pc, #224]	@ (8003944 <HAL_DMA_Init+0x158>)
 8003864:	4013      	ands	r3, r2
 8003866:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685a      	ldr	r2, [r3, #4]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003876:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	691b      	ldr	r3, [r3, #16]
 800387c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003882:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800388e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	4313      	orrs	r3, r2
 800389a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a0:	2b04      	cmp	r3, #4
 80038a2:	d107      	bne.n	80038b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ac:	4313      	orrs	r3, r2
 80038ae:	697a      	ldr	r2, [r7, #20]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	697a      	ldr	r2, [r7, #20]
 80038ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	695b      	ldr	r3, [r3, #20]
 80038c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	f023 0307 	bic.w	r3, r3, #7
 80038ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d0:	697a      	ldr	r2, [r7, #20]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038da:	2b04      	cmp	r3, #4
 80038dc:	d117      	bne.n	800390e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d00e      	beq.n	800390e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f000 fb01 	bl	8003ef8 <DMA_CheckFifoParam>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d008      	beq.n	800390e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2240      	movs	r2, #64	@ 0x40
 8003900:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2201      	movs	r2, #1
 8003906:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800390a:	2301      	movs	r3, #1
 800390c:	e016      	b.n	800393c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	697a      	ldr	r2, [r7, #20]
 8003914:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 fab8 	bl	8003e8c <DMA_CalcBaseAndBitshift>
 800391c:	4603      	mov	r3, r0
 800391e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003924:	223f      	movs	r2, #63	@ 0x3f
 8003926:	409a      	lsls	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2201      	movs	r2, #1
 8003936:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800393a:	2300      	movs	r3, #0
}
 800393c:	4618      	mov	r0, r3
 800393e:	3718      	adds	r7, #24
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	f010803f 	.word	0xf010803f

08003948 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b086      	sub	sp, #24
 800394c:	af00      	add	r7, sp, #0
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	60b9      	str	r1, [r7, #8]
 8003952:	607a      	str	r2, [r7, #4]
 8003954:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003956:	2300      	movs	r3, #0
 8003958:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800395e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003966:	2b01      	cmp	r3, #1
 8003968:	d101      	bne.n	800396e <HAL_DMA_Start_IT+0x26>
 800396a:	2302      	movs	r3, #2
 800396c:	e040      	b.n	80039f0 <HAL_DMA_Start_IT+0xa8>
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	2201      	movs	r2, #1
 8003972:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b01      	cmp	r3, #1
 8003980:	d12f      	bne.n	80039e2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	2202      	movs	r2, #2
 8003986:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	68b9      	ldr	r1, [r7, #8]
 8003996:	68f8      	ldr	r0, [r7, #12]
 8003998:	f000 fa4a 	bl	8003e30 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a0:	223f      	movs	r2, #63	@ 0x3f
 80039a2:	409a      	lsls	r2, r3
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f042 0216 	orr.w	r2, r2, #22
 80039b6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d007      	beq.n	80039d0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0208 	orr.w	r2, r2, #8
 80039ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f042 0201 	orr.w	r2, r2, #1
 80039de:	601a      	str	r2, [r3, #0]
 80039e0:	e005      	b.n	80039ee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80039ea:	2302      	movs	r3, #2
 80039ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80039ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3718      	adds	r7, #24
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b084      	sub	sp, #16
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003a06:	f7ff fddf 	bl	80035c8 <HAL_GetTick>
 8003a0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d008      	beq.n	8003a2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2280      	movs	r2, #128	@ 0x80
 8003a1c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e052      	b.n	8003ad0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 0216 	bic.w	r2, r2, #22
 8003a38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	695a      	ldr	r2, [r3, #20]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003a48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d103      	bne.n	8003a5a <HAL_DMA_Abort+0x62>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d007      	beq.n	8003a6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0208 	bic.w	r2, r2, #8
 8003a68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f022 0201 	bic.w	r2, r2, #1
 8003a78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a7a:	e013      	b.n	8003aa4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a7c:	f7ff fda4 	bl	80035c8 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b05      	cmp	r3, #5
 8003a88:	d90c      	bls.n	8003aa4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2220      	movs	r2, #32
 8003a8e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2203      	movs	r2, #3
 8003a94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	e015      	b.n	8003ad0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d1e4      	bne.n	8003a7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ab6:	223f      	movs	r2, #63	@ 0x3f
 8003ab8:	409a      	lsls	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2200      	movs	r2, #0
 8003aca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3710      	adds	r7, #16
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ae6:	b2db      	uxtb	r3, r3
 8003ae8:	2b02      	cmp	r3, #2
 8003aea:	d004      	beq.n	8003af6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2280      	movs	r2, #128	@ 0x80
 8003af0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e00c      	b.n	8003b10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2205      	movs	r2, #5
 8003afa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0201 	bic.w	r2, r2, #1
 8003b0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003b0e:	2300      	movs	r3, #0
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b086      	sub	sp, #24
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003b24:	2300      	movs	r3, #0
 8003b26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003b28:	4b8e      	ldr	r3, [pc, #568]	@ (8003d64 <HAL_DMA_IRQHandler+0x248>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a8e      	ldr	r2, [pc, #568]	@ (8003d68 <HAL_DMA_IRQHandler+0x24c>)
 8003b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b32:	0a9b      	lsrs	r3, r3, #10
 8003b34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b46:	2208      	movs	r2, #8
 8003b48:	409a      	lsls	r2, r3
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d01a      	beq.n	8003b88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 0304 	and.w	r3, r3, #4
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d013      	beq.n	8003b88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	681a      	ldr	r2, [r3, #0]
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f022 0204 	bic.w	r2, r2, #4
 8003b6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b74:	2208      	movs	r2, #8
 8003b76:	409a      	lsls	r2, r3
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b80:	f043 0201 	orr.w	r2, r3, #1
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	409a      	lsls	r2, r3
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	4013      	ands	r3, r2
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d012      	beq.n	8003bbe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00b      	beq.n	8003bbe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003baa:	2201      	movs	r2, #1
 8003bac:	409a      	lsls	r2, r3
 8003bae:	693b      	ldr	r3, [r7, #16]
 8003bb0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bb6:	f043 0202 	orr.w	r2, r3, #2
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bc2:	2204      	movs	r2, #4
 8003bc4:	409a      	lsls	r2, r3
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	4013      	ands	r3, r2
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d012      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0302 	and.w	r3, r3, #2
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00b      	beq.n	8003bf4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003be0:	2204      	movs	r2, #4
 8003be2:	409a      	lsls	r2, r3
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bec:	f043 0204 	orr.w	r2, r3, #4
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf8:	2210      	movs	r2, #16
 8003bfa:	409a      	lsls	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	4013      	ands	r3, r2
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d043      	beq.n	8003c8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f003 0308 	and.w	r3, r3, #8
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d03c      	beq.n	8003c8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c16:	2210      	movs	r2, #16
 8003c18:	409a      	lsls	r2, r3
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d018      	beq.n	8003c5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d108      	bne.n	8003c4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d024      	beq.n	8003c8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c46:	6878      	ldr	r0, [r7, #4]
 8003c48:	4798      	blx	r3
 8003c4a:	e01f      	b.n	8003c8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01b      	beq.n	8003c8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	4798      	blx	r3
 8003c5c:	e016      	b.n	8003c8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d107      	bne.n	8003c7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f022 0208 	bic.w	r2, r2, #8
 8003c7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d003      	beq.n	8003c8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c90:	2220      	movs	r2, #32
 8003c92:	409a      	lsls	r2, r3
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	4013      	ands	r3, r2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	f000 808f 	beq.w	8003dbc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 0310 	and.w	r3, r3, #16
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	f000 8087 	beq.w	8003dbc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb2:	2220      	movs	r2, #32
 8003cb4:	409a      	lsls	r2, r3
 8003cb6:	693b      	ldr	r3, [r7, #16]
 8003cb8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b05      	cmp	r3, #5
 8003cc4:	d136      	bne.n	8003d34 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f022 0216 	bic.w	r2, r2, #22
 8003cd4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	695a      	ldr	r2, [r3, #20]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ce4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d103      	bne.n	8003cf6 <HAL_DMA_IRQHandler+0x1da>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d007      	beq.n	8003d06 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f022 0208 	bic.w	r2, r2, #8
 8003d04:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d0a:	223f      	movs	r2, #63	@ 0x3f
 8003d0c:	409a      	lsls	r2, r3
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d07e      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	4798      	blx	r3
        }
        return;
 8003d32:	e079      	b.n	8003e28 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d01d      	beq.n	8003d7e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d10d      	bne.n	8003d6c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d031      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	4798      	blx	r3
 8003d60:	e02c      	b.n	8003dbc <HAL_DMA_IRQHandler+0x2a0>
 8003d62:	bf00      	nop
 8003d64:	20000000 	.word	0x20000000
 8003d68:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d023      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	4798      	blx	r3
 8003d7c:	e01e      	b.n	8003dbc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10f      	bne.n	8003dac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0210 	bic.w	r2, r2, #16
 8003d9a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d003      	beq.n	8003dbc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003db8:	6878      	ldr	r0, [r7, #4]
 8003dba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d032      	beq.n	8003e2a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d022      	beq.n	8003e16 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2205      	movs	r2, #5
 8003dd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 0201 	bic.w	r2, r2, #1
 8003de6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	3301      	adds	r3, #1
 8003dec:	60bb      	str	r3, [r7, #8]
 8003dee:	697a      	ldr	r2, [r7, #20]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d307      	bcc.n	8003e04 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0301 	and.w	r3, r3, #1
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d1f2      	bne.n	8003de8 <HAL_DMA_IRQHandler+0x2cc>
 8003e02:	e000      	b.n	8003e06 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003e04:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d005      	beq.n	8003e2a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	4798      	blx	r3
 8003e26:	e000      	b.n	8003e2a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003e28:	bf00      	nop
    }
  }
}
 8003e2a:	3718      	adds	r7, #24
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
 8003e3c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003e4c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	2b40      	cmp	r3, #64	@ 0x40
 8003e5c:	d108      	bne.n	8003e70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	68ba      	ldr	r2, [r7, #8]
 8003e6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003e6e:	e007      	b.n	8003e80 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	68ba      	ldr	r2, [r7, #8]
 8003e76:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	60da      	str	r2, [r3, #12]
}
 8003e80:	bf00      	nop
 8003e82:	3714      	adds	r7, #20
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b085      	sub	sp, #20
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	b2db      	uxtb	r3, r3
 8003e9a:	3b10      	subs	r3, #16
 8003e9c:	4a14      	ldr	r2, [pc, #80]	@ (8003ef0 <DMA_CalcBaseAndBitshift+0x64>)
 8003e9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea2:	091b      	lsrs	r3, r3, #4
 8003ea4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003ea6:	4a13      	ldr	r2, [pc, #76]	@ (8003ef4 <DMA_CalcBaseAndBitshift+0x68>)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	4413      	add	r3, r2
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b03      	cmp	r3, #3
 8003eb8:	d909      	bls.n	8003ece <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ec2:	f023 0303 	bic.w	r3, r3, #3
 8003ec6:	1d1a      	adds	r2, r3, #4
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	659a      	str	r2, [r3, #88]	@ 0x58
 8003ecc:	e007      	b.n	8003ede <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003ed6:	f023 0303 	bic.w	r3, r3, #3
 8003eda:	687a      	ldr	r2, [r7, #4]
 8003edc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3714      	adds	r7, #20
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	aaaaaaab 	.word	0xaaaaaaab
 8003ef4:	08010fa0 	.word	0x08010fa0

08003ef8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b085      	sub	sp, #20
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f00:	2300      	movs	r3, #0
 8003f02:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f08:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	699b      	ldr	r3, [r3, #24]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d11f      	bne.n	8003f52 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	2b03      	cmp	r3, #3
 8003f16:	d856      	bhi.n	8003fc6 <DMA_CheckFifoParam+0xce>
 8003f18:	a201      	add	r2, pc, #4	@ (adr r2, 8003f20 <DMA_CheckFifoParam+0x28>)
 8003f1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f1e:	bf00      	nop
 8003f20:	08003f31 	.word	0x08003f31
 8003f24:	08003f43 	.word	0x08003f43
 8003f28:	08003f31 	.word	0x08003f31
 8003f2c:	08003fc7 	.word	0x08003fc7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f34:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d046      	beq.n	8003fca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f40:	e043      	b.n	8003fca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f46:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003f4a:	d140      	bne.n	8003fce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f50:	e03d      	b.n	8003fce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	699b      	ldr	r3, [r3, #24]
 8003f56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f5a:	d121      	bne.n	8003fa0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	2b03      	cmp	r3, #3
 8003f60:	d837      	bhi.n	8003fd2 <DMA_CheckFifoParam+0xda>
 8003f62:	a201      	add	r2, pc, #4	@ (adr r2, 8003f68 <DMA_CheckFifoParam+0x70>)
 8003f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f68:	08003f79 	.word	0x08003f79
 8003f6c:	08003f7f 	.word	0x08003f7f
 8003f70:	08003f79 	.word	0x08003f79
 8003f74:	08003f91 	.word	0x08003f91
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f7c:	e030      	b.n	8003fe0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f82:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d025      	beq.n	8003fd6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003f8a:	2301      	movs	r3, #1
 8003f8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f8e:	e022      	b.n	8003fd6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f94:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003f98:	d11f      	bne.n	8003fda <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003f9e:	e01c      	b.n	8003fda <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003fa0:	68bb      	ldr	r3, [r7, #8]
 8003fa2:	2b02      	cmp	r3, #2
 8003fa4:	d903      	bls.n	8003fae <DMA_CheckFifoParam+0xb6>
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	2b03      	cmp	r3, #3
 8003faa:	d003      	beq.n	8003fb4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003fac:	e018      	b.n	8003fe0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb2:	e015      	b.n	8003fe0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00e      	beq.n	8003fde <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	73fb      	strb	r3, [r7, #15]
      break;
 8003fc4:	e00b      	b.n	8003fde <DMA_CheckFifoParam+0xe6>
      break;
 8003fc6:	bf00      	nop
 8003fc8:	e00a      	b.n	8003fe0 <DMA_CheckFifoParam+0xe8>
      break;
 8003fca:	bf00      	nop
 8003fcc:	e008      	b.n	8003fe0 <DMA_CheckFifoParam+0xe8>
      break;
 8003fce:	bf00      	nop
 8003fd0:	e006      	b.n	8003fe0 <DMA_CheckFifoParam+0xe8>
      break;
 8003fd2:	bf00      	nop
 8003fd4:	e004      	b.n	8003fe0 <DMA_CheckFifoParam+0xe8>
      break;
 8003fd6:	bf00      	nop
 8003fd8:	e002      	b.n	8003fe0 <DMA_CheckFifoParam+0xe8>
      break;   
 8003fda:	bf00      	nop
 8003fdc:	e000      	b.n	8003fe0 <DMA_CheckFifoParam+0xe8>
      break;
 8003fde:	bf00      	nop
    }
  } 
  
  return status; 
 8003fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3714      	adds	r7, #20
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fec:	4770      	bx	lr
 8003fee:	bf00      	nop

08003ff0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b089      	sub	sp, #36	@ 0x24
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
 8003ff8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003ffe:	2300      	movs	r3, #0
 8004000:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004002:	2300      	movs	r3, #0
 8004004:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004006:	2300      	movs	r3, #0
 8004008:	61fb      	str	r3, [r7, #28]
 800400a:	e16b      	b.n	80042e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800400c:	2201      	movs	r2, #1
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	fa02 f303 	lsl.w	r3, r2, r3
 8004014:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	4013      	ands	r3, r2
 800401e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004020:	693a      	ldr	r2, [r7, #16]
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	429a      	cmp	r2, r3
 8004026:	f040 815a 	bne.w	80042de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f003 0303 	and.w	r3, r3, #3
 8004032:	2b01      	cmp	r3, #1
 8004034:	d005      	beq.n	8004042 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004036:	683b      	ldr	r3, [r7, #0]
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800403e:	2b02      	cmp	r3, #2
 8004040:	d130      	bne.n	80040a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	005b      	lsls	r3, r3, #1
 800404c:	2203      	movs	r2, #3
 800404e:	fa02 f303 	lsl.w	r3, r2, r3
 8004052:	43db      	mvns	r3, r3
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	4013      	ands	r3, r2
 8004058:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	68da      	ldr	r2, [r3, #12]
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	005b      	lsls	r3, r3, #1
 8004062:	fa02 f303 	lsl.w	r3, r2, r3
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	4313      	orrs	r3, r2
 800406a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	69ba      	ldr	r2, [r7, #24]
 8004070:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004078:	2201      	movs	r2, #1
 800407a:	69fb      	ldr	r3, [r7, #28]
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	43db      	mvns	r3, r3
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4013      	ands	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	091b      	lsrs	r3, r3, #4
 800408e:	f003 0201 	and.w	r2, r3, #1
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	4313      	orrs	r3, r2
 800409c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	69ba      	ldr	r2, [r7, #24]
 80040a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f003 0303 	and.w	r3, r3, #3
 80040ac:	2b03      	cmp	r3, #3
 80040ae:	d017      	beq.n	80040e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	005b      	lsls	r3, r3, #1
 80040ba:	2203      	movs	r2, #3
 80040bc:	fa02 f303 	lsl.w	r3, r2, r3
 80040c0:	43db      	mvns	r3, r3
 80040c2:	69ba      	ldr	r2, [r7, #24]
 80040c4:	4013      	ands	r3, r2
 80040c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	689a      	ldr	r2, [r3, #8]
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f003 0303 	and.w	r3, r3, #3
 80040e8:	2b02      	cmp	r3, #2
 80040ea:	d123      	bne.n	8004134 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	08da      	lsrs	r2, r3, #3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	3208      	adds	r2, #8
 80040f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80040f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	f003 0307 	and.w	r3, r3, #7
 8004100:	009b      	lsls	r3, r3, #2
 8004102:	220f      	movs	r2, #15
 8004104:	fa02 f303 	lsl.w	r3, r2, r3
 8004108:	43db      	mvns	r3, r3
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	4013      	ands	r3, r2
 800410e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	691a      	ldr	r2, [r3, #16]
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	f003 0307 	and.w	r3, r3, #7
 800411a:	009b      	lsls	r3, r3, #2
 800411c:	fa02 f303 	lsl.w	r3, r2, r3
 8004120:	69ba      	ldr	r2, [r7, #24]
 8004122:	4313      	orrs	r3, r2
 8004124:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004126:	69fb      	ldr	r3, [r7, #28]
 8004128:	08da      	lsrs	r2, r3, #3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	3208      	adds	r2, #8
 800412e:	69b9      	ldr	r1, [r7, #24]
 8004130:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	005b      	lsls	r3, r3, #1
 800413e:	2203      	movs	r2, #3
 8004140:	fa02 f303 	lsl.w	r3, r2, r3
 8004144:	43db      	mvns	r3, r3
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	4013      	ands	r3, r2
 800414a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f003 0203 	and.w	r2, r3, #3
 8004154:	69fb      	ldr	r3, [r7, #28]
 8004156:	005b      	lsls	r3, r3, #1
 8004158:	fa02 f303 	lsl.w	r3, r2, r3
 800415c:	69ba      	ldr	r2, [r7, #24]
 800415e:	4313      	orrs	r3, r2
 8004160:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	69ba      	ldr	r2, [r7, #24]
 8004166:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004170:	2b00      	cmp	r3, #0
 8004172:	f000 80b4 	beq.w	80042de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004176:	2300      	movs	r3, #0
 8004178:	60fb      	str	r3, [r7, #12]
 800417a:	4b60      	ldr	r3, [pc, #384]	@ (80042fc <HAL_GPIO_Init+0x30c>)
 800417c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800417e:	4a5f      	ldr	r2, [pc, #380]	@ (80042fc <HAL_GPIO_Init+0x30c>)
 8004180:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004184:	6453      	str	r3, [r2, #68]	@ 0x44
 8004186:	4b5d      	ldr	r3, [pc, #372]	@ (80042fc <HAL_GPIO_Init+0x30c>)
 8004188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800418e:	60fb      	str	r3, [r7, #12]
 8004190:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004192:	4a5b      	ldr	r2, [pc, #364]	@ (8004300 <HAL_GPIO_Init+0x310>)
 8004194:	69fb      	ldr	r3, [r7, #28]
 8004196:	089b      	lsrs	r3, r3, #2
 8004198:	3302      	adds	r3, #2
 800419a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800419e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80041a0:	69fb      	ldr	r3, [r7, #28]
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	220f      	movs	r2, #15
 80041aa:	fa02 f303 	lsl.w	r3, r2, r3
 80041ae:	43db      	mvns	r3, r3
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	4013      	ands	r3, r2
 80041b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a52      	ldr	r2, [pc, #328]	@ (8004304 <HAL_GPIO_Init+0x314>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d02b      	beq.n	8004216 <HAL_GPIO_Init+0x226>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	4a51      	ldr	r2, [pc, #324]	@ (8004308 <HAL_GPIO_Init+0x318>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d025      	beq.n	8004212 <HAL_GPIO_Init+0x222>
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	4a50      	ldr	r2, [pc, #320]	@ (800430c <HAL_GPIO_Init+0x31c>)
 80041ca:	4293      	cmp	r3, r2
 80041cc:	d01f      	beq.n	800420e <HAL_GPIO_Init+0x21e>
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4a4f      	ldr	r2, [pc, #316]	@ (8004310 <HAL_GPIO_Init+0x320>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d019      	beq.n	800420a <HAL_GPIO_Init+0x21a>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a4e      	ldr	r2, [pc, #312]	@ (8004314 <HAL_GPIO_Init+0x324>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d013      	beq.n	8004206 <HAL_GPIO_Init+0x216>
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	4a4d      	ldr	r2, [pc, #308]	@ (8004318 <HAL_GPIO_Init+0x328>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d00d      	beq.n	8004202 <HAL_GPIO_Init+0x212>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a4c      	ldr	r2, [pc, #304]	@ (800431c <HAL_GPIO_Init+0x32c>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d007      	beq.n	80041fe <HAL_GPIO_Init+0x20e>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a4b      	ldr	r2, [pc, #300]	@ (8004320 <HAL_GPIO_Init+0x330>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d101      	bne.n	80041fa <HAL_GPIO_Init+0x20a>
 80041f6:	2307      	movs	r3, #7
 80041f8:	e00e      	b.n	8004218 <HAL_GPIO_Init+0x228>
 80041fa:	2308      	movs	r3, #8
 80041fc:	e00c      	b.n	8004218 <HAL_GPIO_Init+0x228>
 80041fe:	2306      	movs	r3, #6
 8004200:	e00a      	b.n	8004218 <HAL_GPIO_Init+0x228>
 8004202:	2305      	movs	r3, #5
 8004204:	e008      	b.n	8004218 <HAL_GPIO_Init+0x228>
 8004206:	2304      	movs	r3, #4
 8004208:	e006      	b.n	8004218 <HAL_GPIO_Init+0x228>
 800420a:	2303      	movs	r3, #3
 800420c:	e004      	b.n	8004218 <HAL_GPIO_Init+0x228>
 800420e:	2302      	movs	r3, #2
 8004210:	e002      	b.n	8004218 <HAL_GPIO_Init+0x228>
 8004212:	2301      	movs	r3, #1
 8004214:	e000      	b.n	8004218 <HAL_GPIO_Init+0x228>
 8004216:	2300      	movs	r3, #0
 8004218:	69fa      	ldr	r2, [r7, #28]
 800421a:	f002 0203 	and.w	r2, r2, #3
 800421e:	0092      	lsls	r2, r2, #2
 8004220:	4093      	lsls	r3, r2
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	4313      	orrs	r3, r2
 8004226:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004228:	4935      	ldr	r1, [pc, #212]	@ (8004300 <HAL_GPIO_Init+0x310>)
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	089b      	lsrs	r3, r3, #2
 800422e:	3302      	adds	r3, #2
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004236:	4b3b      	ldr	r3, [pc, #236]	@ (8004324 <HAL_GPIO_Init+0x334>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	43db      	mvns	r3, r3
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	4013      	ands	r3, r2
 8004244:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800424e:	2b00      	cmp	r3, #0
 8004250:	d003      	beq.n	800425a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004252:	69ba      	ldr	r2, [r7, #24]
 8004254:	693b      	ldr	r3, [r7, #16]
 8004256:	4313      	orrs	r3, r2
 8004258:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800425a:	4a32      	ldr	r2, [pc, #200]	@ (8004324 <HAL_GPIO_Init+0x334>)
 800425c:	69bb      	ldr	r3, [r7, #24]
 800425e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004260:	4b30      	ldr	r3, [pc, #192]	@ (8004324 <HAL_GPIO_Init+0x334>)
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	43db      	mvns	r3, r3
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	4013      	ands	r3, r2
 800426e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d003      	beq.n	8004284 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	4313      	orrs	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004284:	4a27      	ldr	r2, [pc, #156]	@ (8004324 <HAL_GPIO_Init+0x334>)
 8004286:	69bb      	ldr	r3, [r7, #24]
 8004288:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800428a:	4b26      	ldr	r3, [pc, #152]	@ (8004324 <HAL_GPIO_Init+0x334>)
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	43db      	mvns	r3, r3
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	4013      	ands	r3, r2
 8004298:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800429a:	683b      	ldr	r3, [r7, #0]
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d003      	beq.n	80042ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80042a6:	69ba      	ldr	r2, [r7, #24]
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	4313      	orrs	r3, r2
 80042ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80042ae:	4a1d      	ldr	r2, [pc, #116]	@ (8004324 <HAL_GPIO_Init+0x334>)
 80042b0:	69bb      	ldr	r3, [r7, #24]
 80042b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004324 <HAL_GPIO_Init+0x334>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	43db      	mvns	r3, r3
 80042be:	69ba      	ldr	r2, [r7, #24]
 80042c0:	4013      	ands	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	685b      	ldr	r3, [r3, #4]
 80042c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80042d8:	4a12      	ldr	r2, [pc, #72]	@ (8004324 <HAL_GPIO_Init+0x334>)
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	3301      	adds	r3, #1
 80042e2:	61fb      	str	r3, [r7, #28]
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	2b0f      	cmp	r3, #15
 80042e8:	f67f ae90 	bls.w	800400c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80042ec:	bf00      	nop
 80042ee:	bf00      	nop
 80042f0:	3724      	adds	r7, #36	@ 0x24
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
 80042fa:	bf00      	nop
 80042fc:	40023800 	.word	0x40023800
 8004300:	40013800 	.word	0x40013800
 8004304:	40020000 	.word	0x40020000
 8004308:	40020400 	.word	0x40020400
 800430c:	40020800 	.word	0x40020800
 8004310:	40020c00 	.word	0x40020c00
 8004314:	40021000 	.word	0x40021000
 8004318:	40021400 	.word	0x40021400
 800431c:	40021800 	.word	0x40021800
 8004320:	40021c00 	.word	0x40021c00
 8004324:	40013c00 	.word	0x40013c00

08004328 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004328:	b480      	push	{r7}
 800432a:	b083      	sub	sp, #12
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
 8004330:	460b      	mov	r3, r1
 8004332:	807b      	strh	r3, [r7, #2]
 8004334:	4613      	mov	r3, r2
 8004336:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004338:	787b      	ldrb	r3, [r7, #1]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d003      	beq.n	8004346 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800433e:	887a      	ldrh	r2, [r7, #2]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004344:	e003      	b.n	800434e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004346:	887b      	ldrh	r3, [r7, #2]
 8004348:	041a      	lsls	r2, r3, #16
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	619a      	str	r2, [r3, #24]
}
 800434e:	bf00      	nop
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr
	...

0800435c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	e12b      	b.n	80045c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004374:	b2db      	uxtb	r3, r3
 8004376:	2b00      	cmp	r3, #0
 8004378:	d106      	bne.n	8004388 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2200      	movs	r2, #0
 800437e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7fd fbb2 	bl	8001aec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2224      	movs	r2, #36	@ 0x24
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0201 	bic.w	r2, r2, #1
 800439e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80043be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80043c0:	f002 f8e0 	bl	8006584 <HAL_RCC_GetPCLK1Freq>
 80043c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	4a81      	ldr	r2, [pc, #516]	@ (80045d0 <HAL_I2C_Init+0x274>)
 80043cc:	4293      	cmp	r3, r2
 80043ce:	d807      	bhi.n	80043e0 <HAL_I2C_Init+0x84>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	4a80      	ldr	r2, [pc, #512]	@ (80045d4 <HAL_I2C_Init+0x278>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	bf94      	ite	ls
 80043d8:	2301      	movls	r3, #1
 80043da:	2300      	movhi	r3, #0
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	e006      	b.n	80043ee <HAL_I2C_Init+0x92>
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4a7d      	ldr	r2, [pc, #500]	@ (80045d8 <HAL_I2C_Init+0x27c>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	bf94      	ite	ls
 80043e8:	2301      	movls	r3, #1
 80043ea:	2300      	movhi	r3, #0
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d001      	beq.n	80043f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e0e7      	b.n	80045c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	4a78      	ldr	r2, [pc, #480]	@ (80045dc <HAL_I2C_Init+0x280>)
 80043fa:	fba2 2303 	umull	r2, r3, r2, r3
 80043fe:	0c9b      	lsrs	r3, r3, #18
 8004400:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68ba      	ldr	r2, [r7, #8]
 8004412:	430a      	orrs	r2, r1
 8004414:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	4a6a      	ldr	r2, [pc, #424]	@ (80045d0 <HAL_I2C_Init+0x274>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d802      	bhi.n	8004430 <HAL_I2C_Init+0xd4>
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	3301      	adds	r3, #1
 800442e:	e009      	b.n	8004444 <HAL_I2C_Init+0xe8>
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004436:	fb02 f303 	mul.w	r3, r2, r3
 800443a:	4a69      	ldr	r2, [pc, #420]	@ (80045e0 <HAL_I2C_Init+0x284>)
 800443c:	fba2 2303 	umull	r2, r3, r2, r3
 8004440:	099b      	lsrs	r3, r3, #6
 8004442:	3301      	adds	r3, #1
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	6812      	ldr	r2, [r2, #0]
 8004448:	430b      	orrs	r3, r1
 800444a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004456:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	685b      	ldr	r3, [r3, #4]
 800445e:	495c      	ldr	r1, [pc, #368]	@ (80045d0 <HAL_I2C_Init+0x274>)
 8004460:	428b      	cmp	r3, r1
 8004462:	d819      	bhi.n	8004498 <HAL_I2C_Init+0x13c>
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	1e59      	subs	r1, r3, #1
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	005b      	lsls	r3, r3, #1
 800446e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004472:	1c59      	adds	r1, r3, #1
 8004474:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004478:	400b      	ands	r3, r1
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00a      	beq.n	8004494 <HAL_I2C_Init+0x138>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	1e59      	subs	r1, r3, #1
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	005b      	lsls	r3, r3, #1
 8004488:	fbb1 f3f3 	udiv	r3, r1, r3
 800448c:	3301      	adds	r3, #1
 800448e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004492:	e051      	b.n	8004538 <HAL_I2C_Init+0x1dc>
 8004494:	2304      	movs	r3, #4
 8004496:	e04f      	b.n	8004538 <HAL_I2C_Init+0x1dc>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d111      	bne.n	80044c4 <HAL_I2C_Init+0x168>
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	1e58      	subs	r0, r3, #1
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6859      	ldr	r1, [r3, #4]
 80044a8:	460b      	mov	r3, r1
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	440b      	add	r3, r1
 80044ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80044b2:	3301      	adds	r3, #1
 80044b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	bf0c      	ite	eq
 80044bc:	2301      	moveq	r3, #1
 80044be:	2300      	movne	r3, #0
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	e012      	b.n	80044ea <HAL_I2C_Init+0x18e>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	1e58      	subs	r0, r3, #1
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6859      	ldr	r1, [r3, #4]
 80044cc:	460b      	mov	r3, r1
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	440b      	add	r3, r1
 80044d2:	0099      	lsls	r1, r3, #2
 80044d4:	440b      	add	r3, r1
 80044d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80044da:	3301      	adds	r3, #1
 80044dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	bf0c      	ite	eq
 80044e4:	2301      	moveq	r3, #1
 80044e6:	2300      	movne	r3, #0
 80044e8:	b2db      	uxtb	r3, r3
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d001      	beq.n	80044f2 <HAL_I2C_Init+0x196>
 80044ee:	2301      	movs	r3, #1
 80044f0:	e022      	b.n	8004538 <HAL_I2C_Init+0x1dc>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10e      	bne.n	8004518 <HAL_I2C_Init+0x1bc>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	1e58      	subs	r0, r3, #1
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6859      	ldr	r1, [r3, #4]
 8004502:	460b      	mov	r3, r1
 8004504:	005b      	lsls	r3, r3, #1
 8004506:	440b      	add	r3, r1
 8004508:	fbb0 f3f3 	udiv	r3, r0, r3
 800450c:	3301      	adds	r3, #1
 800450e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004512:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004516:	e00f      	b.n	8004538 <HAL_I2C_Init+0x1dc>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	1e58      	subs	r0, r3, #1
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6859      	ldr	r1, [r3, #4]
 8004520:	460b      	mov	r3, r1
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	440b      	add	r3, r1
 8004526:	0099      	lsls	r1, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	fbb0 f3f3 	udiv	r3, r0, r3
 800452e:	3301      	adds	r3, #1
 8004530:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004534:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004538:	6879      	ldr	r1, [r7, #4]
 800453a:	6809      	ldr	r1, [r1, #0]
 800453c:	4313      	orrs	r3, r2
 800453e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	69da      	ldr	r2, [r3, #28]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	431a      	orrs	r2, r3
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	430a      	orrs	r2, r1
 800455a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004566:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	6911      	ldr	r1, [r2, #16]
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	68d2      	ldr	r2, [r2, #12]
 8004572:	4311      	orrs	r1, r2
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	6812      	ldr	r2, [r2, #0]
 8004578:	430b      	orrs	r3, r1
 800457a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	695a      	ldr	r2, [r3, #20]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	431a      	orrs	r2, r3
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	430a      	orrs	r2, r1
 8004596:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f042 0201 	orr.w	r2, r2, #1
 80045a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2220      	movs	r2, #32
 80045b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80045c4:	2300      	movs	r3, #0
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3710      	adds	r7, #16
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	000186a0 	.word	0x000186a0
 80045d4:	001e847f 	.word	0x001e847f
 80045d8:	003d08ff 	.word	0x003d08ff
 80045dc:	431bde83 	.word	0x431bde83
 80045e0:	10624dd3 	.word	0x10624dd3

080045e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b088      	sub	sp, #32
 80045e8:	af02      	add	r7, sp, #8
 80045ea:	60f8      	str	r0, [r7, #12]
 80045ec:	607a      	str	r2, [r7, #4]
 80045ee:	461a      	mov	r2, r3
 80045f0:	460b      	mov	r3, r1
 80045f2:	817b      	strh	r3, [r7, #10]
 80045f4:	4613      	mov	r3, r2
 80045f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045f8:	f7fe ffe6 	bl	80035c8 <HAL_GetTick>
 80045fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004604:	b2db      	uxtb	r3, r3
 8004606:	2b20      	cmp	r3, #32
 8004608:	f040 80e0 	bne.w	80047cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	9300      	str	r3, [sp, #0]
 8004610:	2319      	movs	r3, #25
 8004612:	2201      	movs	r2, #1
 8004614:	4970      	ldr	r1, [pc, #448]	@ (80047d8 <HAL_I2C_Master_Transmit+0x1f4>)
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f001 f90e 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d001      	beq.n	8004626 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004622:	2302      	movs	r3, #2
 8004624:	e0d3      	b.n	80047ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800462c:	2b01      	cmp	r3, #1
 800462e:	d101      	bne.n	8004634 <HAL_I2C_Master_Transmit+0x50>
 8004630:	2302      	movs	r3, #2
 8004632:	e0cc      	b.n	80047ce <HAL_I2C_Master_Transmit+0x1ea>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	2201      	movs	r2, #1
 8004638:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	2b01      	cmp	r3, #1
 8004648:	d007      	beq.n	800465a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f042 0201 	orr.w	r2, r2, #1
 8004658:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004668:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2221      	movs	r2, #33	@ 0x21
 800466e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2210      	movs	r2, #16
 8004676:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	2200      	movs	r2, #0
 800467e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	893a      	ldrh	r2, [r7, #8]
 800468a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004690:	b29a      	uxth	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	4a50      	ldr	r2, [pc, #320]	@ (80047dc <HAL_I2C_Master_Transmit+0x1f8>)
 800469a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800469c:	8979      	ldrh	r1, [r7, #10]
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	6a3a      	ldr	r2, [r7, #32]
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f000 fdfa 	bl	800529c <I2C_MasterRequestWrite>
 80046a8:	4603      	mov	r3, r0
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d001      	beq.n	80046b2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e08d      	b.n	80047ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046b2:	2300      	movs	r3, #0
 80046b4:	613b      	str	r3, [r7, #16]
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	695b      	ldr	r3, [r3, #20]
 80046bc:	613b      	str	r3, [r7, #16]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	699b      	ldr	r3, [r3, #24]
 80046c4:	613b      	str	r3, [r7, #16]
 80046c6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80046c8:	e066      	b.n	8004798 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046ca:	697a      	ldr	r2, [r7, #20]
 80046cc:	6a39      	ldr	r1, [r7, #32]
 80046ce:	68f8      	ldr	r0, [r7, #12]
 80046d0:	f001 f9cc 	bl	8005a6c <I2C_WaitOnTXEFlagUntilTimeout>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d00d      	beq.n	80046f6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046de:	2b04      	cmp	r3, #4
 80046e0:	d107      	bne.n	80046f2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e06b      	b.n	80047ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046fa:	781a      	ldrb	r2, [r3, #0]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004706:	1c5a      	adds	r2, r3, #1
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004710:	b29b      	uxth	r3, r3
 8004712:	3b01      	subs	r3, #1
 8004714:	b29a      	uxth	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800471e:	3b01      	subs	r3, #1
 8004720:	b29a      	uxth	r2, r3
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	f003 0304 	and.w	r3, r3, #4
 8004730:	2b04      	cmp	r3, #4
 8004732:	d11b      	bne.n	800476c <HAL_I2C_Master_Transmit+0x188>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004738:	2b00      	cmp	r3, #0
 800473a:	d017      	beq.n	800476c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004740:	781a      	ldrb	r2, [r3, #0]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474c:	1c5a      	adds	r2, r3, #1
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004756:	b29b      	uxth	r3, r3
 8004758:	3b01      	subs	r3, #1
 800475a:	b29a      	uxth	r2, r3
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004764:	3b01      	subs	r3, #1
 8004766:	b29a      	uxth	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800476c:	697a      	ldr	r2, [r7, #20]
 800476e:	6a39      	ldr	r1, [r7, #32]
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f001 f9c3 	bl	8005afc <I2C_WaitOnBTFFlagUntilTimeout>
 8004776:	4603      	mov	r3, r0
 8004778:	2b00      	cmp	r3, #0
 800477a:	d00d      	beq.n	8004798 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004780:	2b04      	cmp	r3, #4
 8004782:	d107      	bne.n	8004794 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004792:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004794:	2301      	movs	r3, #1
 8004796:	e01a      	b.n	80047ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800479c:	2b00      	cmp	r3, #0
 800479e:	d194      	bne.n	80046ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2220      	movs	r2, #32
 80047b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2200      	movs	r2, #0
 80047bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80047c8:	2300      	movs	r3, #0
 80047ca:	e000      	b.n	80047ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80047cc:	2302      	movs	r3, #2
  }
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3718      	adds	r7, #24
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	00100002 	.word	0x00100002
 80047dc:	ffff0000 	.word	0xffff0000

080047e0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b08c      	sub	sp, #48	@ 0x30
 80047e4:	af02      	add	r7, sp, #8
 80047e6:	60f8      	str	r0, [r7, #12]
 80047e8:	607a      	str	r2, [r7, #4]
 80047ea:	461a      	mov	r2, r3
 80047ec:	460b      	mov	r3, r1
 80047ee:	817b      	strh	r3, [r7, #10]
 80047f0:	4613      	mov	r3, r2
 80047f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80047f4:	f7fe fee8 	bl	80035c8 <HAL_GetTick>
 80047f8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004800:	b2db      	uxtb	r3, r3
 8004802:	2b20      	cmp	r3, #32
 8004804:	f040 8217 	bne.w	8004c36 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800480a:	9300      	str	r3, [sp, #0]
 800480c:	2319      	movs	r3, #25
 800480e:	2201      	movs	r2, #1
 8004810:	497c      	ldr	r1, [pc, #496]	@ (8004a04 <HAL_I2C_Master_Receive+0x224>)
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f001 f810 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d001      	beq.n	8004822 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800481e:	2302      	movs	r3, #2
 8004820:	e20a      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004828:	2b01      	cmp	r3, #1
 800482a:	d101      	bne.n	8004830 <HAL_I2C_Master_Receive+0x50>
 800482c:	2302      	movs	r3, #2
 800482e:	e203      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0301 	and.w	r3, r3, #1
 8004842:	2b01      	cmp	r3, #1
 8004844:	d007      	beq.n	8004856 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f042 0201 	orr.w	r2, r2, #1
 8004854:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004864:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2222      	movs	r2, #34	@ 0x22
 800486a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2210      	movs	r2, #16
 8004872:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2200      	movs	r2, #0
 800487a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	893a      	ldrh	r2, [r7, #8]
 8004886:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800488c:	b29a      	uxth	r2, r3
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	4a5c      	ldr	r2, [pc, #368]	@ (8004a08 <HAL_I2C_Master_Receive+0x228>)
 8004896:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004898:	8979      	ldrh	r1, [r7, #10]
 800489a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800489c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f000 fd7e 	bl	80053a0 <I2C_MasterRequestRead>
 80048a4:	4603      	mov	r3, r0
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d001      	beq.n	80048ae <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e1c4      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d113      	bne.n	80048de <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048b6:	2300      	movs	r3, #0
 80048b8:	623b      	str	r3, [r7, #32]
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	695b      	ldr	r3, [r3, #20]
 80048c0:	623b      	str	r3, [r7, #32]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	699b      	ldr	r3, [r3, #24]
 80048c8:	623b      	str	r3, [r7, #32]
 80048ca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048da:	601a      	str	r2, [r3, #0]
 80048dc:	e198      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d11b      	bne.n	800491e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048f4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048f6:	2300      	movs	r3, #0
 80048f8:	61fb      	str	r3, [r7, #28]
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	695b      	ldr	r3, [r3, #20]
 8004900:	61fb      	str	r3, [r7, #28]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	699b      	ldr	r3, [r3, #24]
 8004908:	61fb      	str	r3, [r7, #28]
 800490a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	681a      	ldr	r2, [r3, #0]
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800491a:	601a      	str	r2, [r3, #0]
 800491c:	e178      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004922:	2b02      	cmp	r3, #2
 8004924:	d11b      	bne.n	800495e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	681a      	ldr	r2, [r3, #0]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004934:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004944:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004946:	2300      	movs	r3, #0
 8004948:	61bb      	str	r3, [r7, #24]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	695b      	ldr	r3, [r3, #20]
 8004950:	61bb      	str	r3, [r7, #24]
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	61bb      	str	r3, [r7, #24]
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	e158      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800496c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800496e:	2300      	movs	r3, #0
 8004970:	617b      	str	r3, [r7, #20]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	617b      	str	r3, [r7, #20]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	699b      	ldr	r3, [r3, #24]
 8004980:	617b      	str	r3, [r7, #20]
 8004982:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004984:	e144      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800498a:	2b03      	cmp	r3, #3
 800498c:	f200 80f1 	bhi.w	8004b72 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004994:	2b01      	cmp	r3, #1
 8004996:	d123      	bne.n	80049e0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004998:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800499a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	f001 f8f5 	bl	8005b8c <I2C_WaitOnRXNEFlagUntilTimeout>
 80049a2:	4603      	mov	r3, r0
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d001      	beq.n	80049ac <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e145      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	691a      	ldr	r2, [r3, #16]
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b6:	b2d2      	uxtb	r2, r2
 80049b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049be:	1c5a      	adds	r2, r3, #1
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	3b01      	subs	r3, #1
 80049d8:	b29a      	uxth	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80049de:	e117      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d14e      	bne.n	8004a86 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ea:	9300      	str	r3, [sp, #0]
 80049ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ee:	2200      	movs	r2, #0
 80049f0:	4906      	ldr	r1, [pc, #24]	@ (8004a0c <HAL_I2C_Master_Receive+0x22c>)
 80049f2:	68f8      	ldr	r0, [r7, #12]
 80049f4:	f000 ff20 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d008      	beq.n	8004a10 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e11a      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
 8004a02:	bf00      	nop
 8004a04:	00100002 	.word	0x00100002
 8004a08:	ffff0000 	.word	0xffff0000
 8004a0c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	691a      	ldr	r2, [r3, #16]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2a:	b2d2      	uxtb	r2, r2
 8004a2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a32:	1c5a      	adds	r2, r3, #1
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a3c:	3b01      	subs	r3, #1
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	3b01      	subs	r3, #1
 8004a4c:	b29a      	uxth	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	691a      	ldr	r2, [r3, #16]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a5c:	b2d2      	uxtb	r2, r2
 8004a5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a64:	1c5a      	adds	r2, r3, #1
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a84:	e0c4      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	496c      	ldr	r1, [pc, #432]	@ (8004c40 <HAL_I2C_Master_Receive+0x460>)
 8004a90:	68f8      	ldr	r0, [r7, #12]
 8004a92:	f000 fed1 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d001      	beq.n	8004aa0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004a9c:	2301      	movs	r3, #1
 8004a9e:	e0cb      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	681a      	ldr	r2, [r3, #0]
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004aae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	691a      	ldr	r2, [r3, #16]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004aba:	b2d2      	uxtb	r2, r2
 8004abc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac2:	1c5a      	adds	r2, r3, #1
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	3b01      	subs	r3, #1
 8004adc:	b29a      	uxth	r2, r3
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ae4:	9300      	str	r3, [sp, #0]
 8004ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ae8:	2200      	movs	r2, #0
 8004aea:	4955      	ldr	r1, [pc, #340]	@ (8004c40 <HAL_I2C_Master_Receive+0x460>)
 8004aec:	68f8      	ldr	r0, [r7, #12]
 8004aee:	f000 fea3 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 8004af2:	4603      	mov	r3, r0
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d001      	beq.n	8004afc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e09d      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	691a      	ldr	r2, [r3, #16]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b16:	b2d2      	uxtb	r2, r2
 8004b18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1e:	1c5a      	adds	r2, r3, #1
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	3b01      	subs	r3, #1
 8004b38:	b29a      	uxth	r2, r3
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	691a      	ldr	r2, [r3, #16]
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b48:	b2d2      	uxtb	r2, r2
 8004b4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b50:	1c5a      	adds	r2, r3, #1
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b5a:	3b01      	subs	r3, #1
 8004b5c:	b29a      	uxth	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b66:	b29b      	uxth	r3, r3
 8004b68:	3b01      	subs	r3, #1
 8004b6a:	b29a      	uxth	r2, r3
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004b70:	e04e      	b.n	8004c10 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f001 f808 	bl	8005b8c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	e058      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	691a      	ldr	r2, [r3, #16]
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b90:	b2d2      	uxtb	r2, r2
 8004b92:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b98:	1c5a      	adds	r2, r3, #1
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ba2:	3b01      	subs	r3, #1
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	b29a      	uxth	r2, r3
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	f003 0304 	and.w	r3, r3, #4
 8004bc2:	2b04      	cmp	r3, #4
 8004bc4:	d124      	bne.n	8004c10 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bca:	2b03      	cmp	r3, #3
 8004bcc:	d107      	bne.n	8004bde <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bdc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	691a      	ldr	r2, [r3, #16]
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be8:	b2d2      	uxtb	r2, r2
 8004bea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf0:	1c5a      	adds	r2, r3, #1
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bfa:	3b01      	subs	r3, #1
 8004bfc:	b29a      	uxth	r2, r3
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	3b01      	subs	r3, #1
 8004c0a:	b29a      	uxth	r2, r3
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	f47f aeb6 	bne.w	8004986 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2220      	movs	r2, #32
 8004c1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004c32:	2300      	movs	r3, #0
 8004c34:	e000      	b.n	8004c38 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004c36:	2302      	movs	r3, #2
  }
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3728      	adds	r7, #40	@ 0x28
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}
 8004c40:	00010004 	.word	0x00010004

08004c44 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b088      	sub	sp, #32
 8004c48:	af02      	add	r7, sp, #8
 8004c4a:	60f8      	str	r0, [r7, #12]
 8004c4c:	4608      	mov	r0, r1
 8004c4e:	4611      	mov	r1, r2
 8004c50:	461a      	mov	r2, r3
 8004c52:	4603      	mov	r3, r0
 8004c54:	817b      	strh	r3, [r7, #10]
 8004c56:	460b      	mov	r3, r1
 8004c58:	813b      	strh	r3, [r7, #8]
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c5e:	f7fe fcb3 	bl	80035c8 <HAL_GetTick>
 8004c62:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b20      	cmp	r3, #32
 8004c6e:	f040 80d9 	bne.w	8004e24 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	9300      	str	r3, [sp, #0]
 8004c76:	2319      	movs	r3, #25
 8004c78:	2201      	movs	r2, #1
 8004c7a:	496d      	ldr	r1, [pc, #436]	@ (8004e30 <HAL_I2C_Mem_Write+0x1ec>)
 8004c7c:	68f8      	ldr	r0, [r7, #12]
 8004c7e:	f000 fddb 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004c88:	2302      	movs	r3, #2
 8004c8a:	e0cc      	b.n	8004e26 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d101      	bne.n	8004c9a <HAL_I2C_Mem_Write+0x56>
 8004c96:	2302      	movs	r3, #2
 8004c98:	e0c5      	b.n	8004e26 <HAL_I2C_Mem_Write+0x1e2>
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d007      	beq.n	8004cc0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f042 0201 	orr.w	r2, r2, #1
 8004cbe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	681a      	ldr	r2, [r3, #0]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2221      	movs	r2, #33	@ 0x21
 8004cd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2240      	movs	r2, #64	@ 0x40
 8004cdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6a3a      	ldr	r2, [r7, #32]
 8004cea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004cf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	4a4d      	ldr	r2, [pc, #308]	@ (8004e34 <HAL_I2C_Mem_Write+0x1f0>)
 8004d00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004d02:	88f8      	ldrh	r0, [r7, #6]
 8004d04:	893a      	ldrh	r2, [r7, #8]
 8004d06:	8979      	ldrh	r1, [r7, #10]
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	9301      	str	r3, [sp, #4]
 8004d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d0e:	9300      	str	r3, [sp, #0]
 8004d10:	4603      	mov	r3, r0
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f000 fc12 	bl	800553c <I2C_RequestMemoryWrite>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d052      	beq.n	8004dc4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004d1e:	2301      	movs	r3, #1
 8004d20:	e081      	b.n	8004e26 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f000 fea0 	bl	8005a6c <I2C_WaitOnTXEFlagUntilTimeout>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00d      	beq.n	8004d4e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d36:	2b04      	cmp	r3, #4
 8004d38:	d107      	bne.n	8004d4a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681a      	ldr	r2, [r3, #0]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d48:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e06b      	b.n	8004e26 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d52:	781a      	ldrb	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d5e:	1c5a      	adds	r2, r3, #1
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d68:	3b01      	subs	r3, #1
 8004d6a:	b29a      	uxth	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d74:	b29b      	uxth	r3, r3
 8004d76:	3b01      	subs	r3, #1
 8004d78:	b29a      	uxth	r2, r3
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	f003 0304 	and.w	r3, r3, #4
 8004d88:	2b04      	cmp	r3, #4
 8004d8a:	d11b      	bne.n	8004dc4 <HAL_I2C_Mem_Write+0x180>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d017      	beq.n	8004dc4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d98:	781a      	ldrb	r2, [r3, #0]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da4:	1c5a      	adds	r2, r3, #1
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dae:	3b01      	subs	r3, #1
 8004db0:	b29a      	uxth	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	3b01      	subs	r3, #1
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d1aa      	bne.n	8004d22 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dd0:	68f8      	ldr	r0, [r7, #12]
 8004dd2:	f000 fe93 	bl	8005afc <I2C_WaitOnBTFFlagUntilTimeout>
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d00d      	beq.n	8004df8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de0:	2b04      	cmp	r3, #4
 8004de2:	d107      	bne.n	8004df4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004df2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004df4:	2301      	movs	r3, #1
 8004df6:	e016      	b.n	8004e26 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	681a      	ldr	r2, [r3, #0]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004e20:	2300      	movs	r3, #0
 8004e22:	e000      	b.n	8004e26 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004e24:	2302      	movs	r3, #2
  }
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3718      	adds	r7, #24
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	00100002 	.word	0x00100002
 8004e34:	ffff0000 	.word	0xffff0000

08004e38 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b08c      	sub	sp, #48	@ 0x30
 8004e3c:	af02      	add	r7, sp, #8
 8004e3e:	60f8      	str	r0, [r7, #12]
 8004e40:	4608      	mov	r0, r1
 8004e42:	4611      	mov	r1, r2
 8004e44:	461a      	mov	r2, r3
 8004e46:	4603      	mov	r3, r0
 8004e48:	817b      	strh	r3, [r7, #10]
 8004e4a:	460b      	mov	r3, r1
 8004e4c:	813b      	strh	r3, [r7, #8]
 8004e4e:	4613      	mov	r3, r2
 8004e50:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e52:	f7fe fbb9 	bl	80035c8 <HAL_GetTick>
 8004e56:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	2b20      	cmp	r3, #32
 8004e62:	f040 8214 	bne.w	800528e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e68:	9300      	str	r3, [sp, #0]
 8004e6a:	2319      	movs	r3, #25
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	497b      	ldr	r1, [pc, #492]	@ (800505c <HAL_I2C_Mem_Read+0x224>)
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f000 fce1 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	e207      	b.n	8005290 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d101      	bne.n	8004e8e <HAL_I2C_Mem_Read+0x56>
 8004e8a:	2302      	movs	r3, #2
 8004e8c:	e200      	b.n	8005290 <HAL_I2C_Mem_Read+0x458>
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0301 	and.w	r3, r3, #1
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d007      	beq.n	8004eb4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681a      	ldr	r2, [r3, #0]
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f042 0201 	orr.w	r2, r2, #1
 8004eb2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	681a      	ldr	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004ec2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2222      	movs	r2, #34	@ 0x22
 8004ec8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2240      	movs	r2, #64	@ 0x40
 8004ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ede:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004ee4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eea:	b29a      	uxth	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	4a5b      	ldr	r2, [pc, #364]	@ (8005060 <HAL_I2C_Mem_Read+0x228>)
 8004ef4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ef6:	88f8      	ldrh	r0, [r7, #6]
 8004ef8:	893a      	ldrh	r2, [r7, #8]
 8004efa:	8979      	ldrh	r1, [r7, #10]
 8004efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efe:	9301      	str	r3, [sp, #4]
 8004f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	4603      	mov	r3, r0
 8004f06:	68f8      	ldr	r0, [r7, #12]
 8004f08:	f000 fbae 	bl	8005668 <I2C_RequestMemoryRead>
 8004f0c:	4603      	mov	r3, r0
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d001      	beq.n	8004f16 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004f12:	2301      	movs	r3, #1
 8004f14:	e1bc      	b.n	8005290 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d113      	bne.n	8004f46 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f1e:	2300      	movs	r3, #0
 8004f20:	623b      	str	r3, [r7, #32]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	623b      	str	r3, [r7, #32]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	699b      	ldr	r3, [r3, #24]
 8004f30:	623b      	str	r3, [r7, #32]
 8004f32:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f42:	601a      	str	r2, [r3, #0]
 8004f44:	e190      	b.n	8005268 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d11b      	bne.n	8004f86 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f5c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f5e:	2300      	movs	r3, #0
 8004f60:	61fb      	str	r3, [r7, #28]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	61fb      	str	r3, [r7, #28]
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	699b      	ldr	r3, [r3, #24]
 8004f70:	61fb      	str	r3, [r7, #28]
 8004f72:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f82:	601a      	str	r2, [r3, #0]
 8004f84:	e170      	b.n	8005268 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d11b      	bne.n	8004fc6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f9c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fae:	2300      	movs	r3, #0
 8004fb0:	61bb      	str	r3, [r7, #24]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	695b      	ldr	r3, [r3, #20]
 8004fb8:	61bb      	str	r3, [r7, #24]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	61bb      	str	r3, [r7, #24]
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	e150      	b.n	8005268 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	695b      	ldr	r3, [r3, #20]
 8004fd0:	617b      	str	r3, [r7, #20]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	699b      	ldr	r3, [r3, #24]
 8004fd8:	617b      	str	r3, [r7, #20]
 8004fda:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004fdc:	e144      	b.n	8005268 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fe2:	2b03      	cmp	r3, #3
 8004fe4:	f200 80f1 	bhi.w	80051ca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fec:	2b01      	cmp	r3, #1
 8004fee:	d123      	bne.n	8005038 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ff0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ff2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004ff4:	68f8      	ldr	r0, [r7, #12]
 8004ff6:	f000 fdc9 	bl	8005b8c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d001      	beq.n	8005004 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005000:	2301      	movs	r3, #1
 8005002:	e145      	b.n	8005290 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691a      	ldr	r2, [r3, #16]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500e:	b2d2      	uxtb	r2, r2
 8005010:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005016:	1c5a      	adds	r2, r3, #1
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005020:	3b01      	subs	r3, #1
 8005022:	b29a      	uxth	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800502c:	b29b      	uxth	r3, r3
 800502e:	3b01      	subs	r3, #1
 8005030:	b29a      	uxth	r2, r3
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005036:	e117      	b.n	8005268 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800503c:	2b02      	cmp	r3, #2
 800503e:	d14e      	bne.n	80050de <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005046:	2200      	movs	r2, #0
 8005048:	4906      	ldr	r1, [pc, #24]	@ (8005064 <HAL_I2C_Mem_Read+0x22c>)
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	f000 fbf4 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d008      	beq.n	8005068 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e11a      	b.n	8005290 <HAL_I2C_Mem_Read+0x458>
 800505a:	bf00      	nop
 800505c:	00100002 	.word	0x00100002
 8005060:	ffff0000 	.word	0xffff0000
 8005064:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005076:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	691a      	ldr	r2, [r3, #16]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005082:	b2d2      	uxtb	r2, r2
 8005084:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800508a:	1c5a      	adds	r2, r3, #1
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005094:	3b01      	subs	r3, #1
 8005096:	b29a      	uxth	r2, r3
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	3b01      	subs	r3, #1
 80050a4:	b29a      	uxth	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	691a      	ldr	r2, [r3, #16]
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b4:	b2d2      	uxtb	r2, r2
 80050b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050bc:	1c5a      	adds	r2, r3, #1
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c6:	3b01      	subs	r3, #1
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	3b01      	subs	r3, #1
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050dc:	e0c4      	b.n	8005268 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e0:	9300      	str	r3, [sp, #0]
 80050e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050e4:	2200      	movs	r2, #0
 80050e6:	496c      	ldr	r1, [pc, #432]	@ (8005298 <HAL_I2C_Mem_Read+0x460>)
 80050e8:	68f8      	ldr	r0, [r7, #12]
 80050ea:	f000 fba5 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 80050ee:	4603      	mov	r3, r0
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d001      	beq.n	80050f8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	e0cb      	b.n	8005290 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	681a      	ldr	r2, [r3, #0]
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005106:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	691a      	ldr	r2, [r3, #16]
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005112:	b2d2      	uxtb	r2, r2
 8005114:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800511a:	1c5a      	adds	r2, r3, #1
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005124:	3b01      	subs	r3, #1
 8005126:	b29a      	uxth	r2, r3
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005130:	b29b      	uxth	r3, r3
 8005132:	3b01      	subs	r3, #1
 8005134:	b29a      	uxth	r2, r3
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800513a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005140:	2200      	movs	r2, #0
 8005142:	4955      	ldr	r1, [pc, #340]	@ (8005298 <HAL_I2C_Mem_Read+0x460>)
 8005144:	68f8      	ldr	r0, [r7, #12]
 8005146:	f000 fb77 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 800514a:	4603      	mov	r3, r0
 800514c:	2b00      	cmp	r3, #0
 800514e:	d001      	beq.n	8005154 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005150:	2301      	movs	r3, #1
 8005152:	e09d      	b.n	8005290 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005162:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	691a      	ldr	r2, [r3, #16]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800516e:	b2d2      	uxtb	r2, r2
 8005170:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005176:	1c5a      	adds	r2, r3, #1
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005180:	3b01      	subs	r3, #1
 8005182:	b29a      	uxth	r2, r3
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800518c:	b29b      	uxth	r3, r3
 800518e:	3b01      	subs	r3, #1
 8005190:	b29a      	uxth	r2, r3
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	691a      	ldr	r2, [r3, #16]
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a0:	b2d2      	uxtb	r2, r2
 80051a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a8:	1c5a      	adds	r2, r3, #1
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051b2:	3b01      	subs	r3, #1
 80051b4:	b29a      	uxth	r2, r3
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051be:	b29b      	uxth	r3, r3
 80051c0:	3b01      	subs	r3, #1
 80051c2:	b29a      	uxth	r2, r3
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051c8:	e04e      	b.n	8005268 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051cc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80051ce:	68f8      	ldr	r0, [r7, #12]
 80051d0:	f000 fcdc 	bl	8005b8c <I2C_WaitOnRXNEFlagUntilTimeout>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e058      	b.n	8005290 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	691a      	ldr	r2, [r3, #16]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051e8:	b2d2      	uxtb	r2, r2
 80051ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f0:	1c5a      	adds	r2, r3, #1
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051fa:	3b01      	subs	r3, #1
 80051fc:	b29a      	uxth	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005206:	b29b      	uxth	r3, r3
 8005208:	3b01      	subs	r3, #1
 800520a:	b29a      	uxth	r2, r3
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	f003 0304 	and.w	r3, r3, #4
 800521a:	2b04      	cmp	r3, #4
 800521c:	d124      	bne.n	8005268 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005222:	2b03      	cmp	r3, #3
 8005224:	d107      	bne.n	8005236 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005234:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	691a      	ldr	r2, [r3, #16]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005240:	b2d2      	uxtb	r2, r2
 8005242:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005248:	1c5a      	adds	r2, r3, #1
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005252:	3b01      	subs	r3, #1
 8005254:	b29a      	uxth	r2, r3
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800525e:	b29b      	uxth	r3, r3
 8005260:	3b01      	subs	r3, #1
 8005262:	b29a      	uxth	r2, r3
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800526c:	2b00      	cmp	r3, #0
 800526e:	f47f aeb6 	bne.w	8004fde <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	2220      	movs	r2, #32
 8005276:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800528a:	2300      	movs	r3, #0
 800528c:	e000      	b.n	8005290 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800528e:	2302      	movs	r3, #2
  }
}
 8005290:	4618      	mov	r0, r3
 8005292:	3728      	adds	r7, #40	@ 0x28
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	00010004 	.word	0x00010004

0800529c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b088      	sub	sp, #32
 80052a0:	af02      	add	r7, sp, #8
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	607a      	str	r2, [r7, #4]
 80052a6:	603b      	str	r3, [r7, #0]
 80052a8:	460b      	mov	r3, r1
 80052aa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	2b08      	cmp	r3, #8
 80052b6:	d006      	beq.n	80052c6 <I2C_MasterRequestWrite+0x2a>
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	2b01      	cmp	r3, #1
 80052bc:	d003      	beq.n	80052c6 <I2C_MasterRequestWrite+0x2a>
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80052c4:	d108      	bne.n	80052d8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052d4:	601a      	str	r2, [r3, #0]
 80052d6:	e00b      	b.n	80052f0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052dc:	2b12      	cmp	r3, #18
 80052de:	d107      	bne.n	80052f0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052ee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	9300      	str	r3, [sp, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052fc:	68f8      	ldr	r0, [r7, #12]
 80052fe:	f000 fa9b 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d00d      	beq.n	8005324 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005312:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005316:	d103      	bne.n	8005320 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800531e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e035      	b.n	8005390 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	691b      	ldr	r3, [r3, #16]
 8005328:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800532c:	d108      	bne.n	8005340 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800532e:	897b      	ldrh	r3, [r7, #10]
 8005330:	b2db      	uxtb	r3, r3
 8005332:	461a      	mov	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800533c:	611a      	str	r2, [r3, #16]
 800533e:	e01b      	b.n	8005378 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005340:	897b      	ldrh	r3, [r7, #10]
 8005342:	11db      	asrs	r3, r3, #7
 8005344:	b2db      	uxtb	r3, r3
 8005346:	f003 0306 	and.w	r3, r3, #6
 800534a:	b2db      	uxtb	r3, r3
 800534c:	f063 030f 	orn	r3, r3, #15
 8005350:	b2da      	uxtb	r2, r3
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	687a      	ldr	r2, [r7, #4]
 800535c:	490e      	ldr	r1, [pc, #56]	@ (8005398 <I2C_MasterRequestWrite+0xfc>)
 800535e:	68f8      	ldr	r0, [r7, #12]
 8005360:	f000 fae4 	bl	800592c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d001      	beq.n	800536e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e010      	b.n	8005390 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800536e:	897b      	ldrh	r3, [r7, #10]
 8005370:	b2da      	uxtb	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	687a      	ldr	r2, [r7, #4]
 800537c:	4907      	ldr	r1, [pc, #28]	@ (800539c <I2C_MasterRequestWrite+0x100>)
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	f000 fad4 	bl	800592c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d001      	beq.n	800538e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	e000      	b.n	8005390 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	3718      	adds	r7, #24
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	00010008 	.word	0x00010008
 800539c:	00010002 	.word	0x00010002

080053a0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b088      	sub	sp, #32
 80053a4:	af02      	add	r7, sp, #8
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	607a      	str	r2, [r7, #4]
 80053aa:	603b      	str	r3, [r7, #0]
 80053ac:	460b      	mov	r3, r1
 80053ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053b4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053c4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	2b08      	cmp	r3, #8
 80053ca:	d006      	beq.n	80053da <I2C_MasterRequestRead+0x3a>
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	2b01      	cmp	r3, #1
 80053d0:	d003      	beq.n	80053da <I2C_MasterRequestRead+0x3a>
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80053d8:	d108      	bne.n	80053ec <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80053e8:	601a      	str	r2, [r3, #0]
 80053ea:	e00b      	b.n	8005404 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f0:	2b11      	cmp	r3, #17
 80053f2:	d107      	bne.n	8005404 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005402:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005404:	683b      	ldr	r3, [r7, #0]
 8005406:	9300      	str	r3, [sp, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2200      	movs	r2, #0
 800540c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005410:	68f8      	ldr	r0, [r7, #12]
 8005412:	f000 fa11 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 8005416:	4603      	mov	r3, r0
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00d      	beq.n	8005438 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005426:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800542a:	d103      	bne.n	8005434 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005432:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e079      	b.n	800552c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	691b      	ldr	r3, [r3, #16]
 800543c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005440:	d108      	bne.n	8005454 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005442:	897b      	ldrh	r3, [r7, #10]
 8005444:	b2db      	uxtb	r3, r3
 8005446:	f043 0301 	orr.w	r3, r3, #1
 800544a:	b2da      	uxtb	r2, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	611a      	str	r2, [r3, #16]
 8005452:	e05f      	b.n	8005514 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005454:	897b      	ldrh	r3, [r7, #10]
 8005456:	11db      	asrs	r3, r3, #7
 8005458:	b2db      	uxtb	r3, r3
 800545a:	f003 0306 	and.w	r3, r3, #6
 800545e:	b2db      	uxtb	r3, r3
 8005460:	f063 030f 	orn	r3, r3, #15
 8005464:	b2da      	uxtb	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	687a      	ldr	r2, [r7, #4]
 8005470:	4930      	ldr	r1, [pc, #192]	@ (8005534 <I2C_MasterRequestRead+0x194>)
 8005472:	68f8      	ldr	r0, [r7, #12]
 8005474:	f000 fa5a 	bl	800592c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005478:	4603      	mov	r3, r0
 800547a:	2b00      	cmp	r3, #0
 800547c:	d001      	beq.n	8005482 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	e054      	b.n	800552c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005482:	897b      	ldrh	r3, [r7, #10]
 8005484:	b2da      	uxtb	r2, r3
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	4929      	ldr	r1, [pc, #164]	@ (8005538 <I2C_MasterRequestRead+0x198>)
 8005492:	68f8      	ldr	r0, [r7, #12]
 8005494:	f000 fa4a 	bl	800592c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005498:	4603      	mov	r3, r0
 800549a:	2b00      	cmp	r3, #0
 800549c:	d001      	beq.n	80054a2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
 80054a0:	e044      	b.n	800552c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80054a2:	2300      	movs	r3, #0
 80054a4:	613b      	str	r3, [r7, #16]
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	695b      	ldr	r3, [r3, #20]
 80054ac:	613b      	str	r3, [r7, #16]
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	699b      	ldr	r3, [r3, #24]
 80054b4:	613b      	str	r3, [r7, #16]
 80054b6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80054c6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	9300      	str	r3, [sp, #0]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80054d4:	68f8      	ldr	r0, [r7, #12]
 80054d6:	f000 f9af 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00d      	beq.n	80054fc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054ee:	d103      	bne.n	80054f8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80054f6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80054f8:	2303      	movs	r3, #3
 80054fa:	e017      	b.n	800552c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80054fc:	897b      	ldrh	r3, [r7, #10]
 80054fe:	11db      	asrs	r3, r3, #7
 8005500:	b2db      	uxtb	r3, r3
 8005502:	f003 0306 	and.w	r3, r3, #6
 8005506:	b2db      	uxtb	r3, r3
 8005508:	f063 030e 	orn	r3, r3, #14
 800550c:	b2da      	uxtb	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	4907      	ldr	r1, [pc, #28]	@ (8005538 <I2C_MasterRequestRead+0x198>)
 800551a:	68f8      	ldr	r0, [r7, #12]
 800551c:	f000 fa06 	bl	800592c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005520:	4603      	mov	r3, r0
 8005522:	2b00      	cmp	r3, #0
 8005524:	d001      	beq.n	800552a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e000      	b.n	800552c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800552a:	2300      	movs	r3, #0
}
 800552c:	4618      	mov	r0, r3
 800552e:	3718      	adds	r7, #24
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	00010008 	.word	0x00010008
 8005538:	00010002 	.word	0x00010002

0800553c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b088      	sub	sp, #32
 8005540:	af02      	add	r7, sp, #8
 8005542:	60f8      	str	r0, [r7, #12]
 8005544:	4608      	mov	r0, r1
 8005546:	4611      	mov	r1, r2
 8005548:	461a      	mov	r2, r3
 800554a:	4603      	mov	r3, r0
 800554c:	817b      	strh	r3, [r7, #10]
 800554e:	460b      	mov	r3, r1
 8005550:	813b      	strh	r3, [r7, #8]
 8005552:	4613      	mov	r3, r2
 8005554:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	681a      	ldr	r2, [r3, #0]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005564:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005568:	9300      	str	r3, [sp, #0]
 800556a:	6a3b      	ldr	r3, [r7, #32]
 800556c:	2200      	movs	r2, #0
 800556e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005572:	68f8      	ldr	r0, [r7, #12]
 8005574:	f000 f960 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 8005578:	4603      	mov	r3, r0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d00d      	beq.n	800559a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005588:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800558c:	d103      	bne.n	8005596 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005594:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005596:	2303      	movs	r3, #3
 8005598:	e05f      	b.n	800565a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800559a:	897b      	ldrh	r3, [r7, #10]
 800559c:	b2db      	uxtb	r3, r3
 800559e:	461a      	mov	r2, r3
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80055a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ac:	6a3a      	ldr	r2, [r7, #32]
 80055ae:	492d      	ldr	r1, [pc, #180]	@ (8005664 <I2C_RequestMemoryWrite+0x128>)
 80055b0:	68f8      	ldr	r0, [r7, #12]
 80055b2:	f000 f9bb 	bl	800592c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055b6:	4603      	mov	r3, r0
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d001      	beq.n	80055c0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e04c      	b.n	800565a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055c0:	2300      	movs	r3, #0
 80055c2:	617b      	str	r3, [r7, #20]
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	695b      	ldr	r3, [r3, #20]
 80055ca:	617b      	str	r3, [r7, #20]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	699b      	ldr	r3, [r3, #24]
 80055d2:	617b      	str	r3, [r7, #20]
 80055d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80055d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055d8:	6a39      	ldr	r1, [r7, #32]
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f000 fa46 	bl	8005a6c <I2C_WaitOnTXEFlagUntilTimeout>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00d      	beq.n	8005602 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ea:	2b04      	cmp	r3, #4
 80055ec:	d107      	bne.n	80055fe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e02b      	b.n	800565a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005602:	88fb      	ldrh	r3, [r7, #6]
 8005604:	2b01      	cmp	r3, #1
 8005606:	d105      	bne.n	8005614 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005608:	893b      	ldrh	r3, [r7, #8]
 800560a:	b2da      	uxtb	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	611a      	str	r2, [r3, #16]
 8005612:	e021      	b.n	8005658 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005614:	893b      	ldrh	r3, [r7, #8]
 8005616:	0a1b      	lsrs	r3, r3, #8
 8005618:	b29b      	uxth	r3, r3
 800561a:	b2da      	uxtb	r2, r3
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005624:	6a39      	ldr	r1, [r7, #32]
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 fa20 	bl	8005a6c <I2C_WaitOnTXEFlagUntilTimeout>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00d      	beq.n	800564e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005636:	2b04      	cmp	r3, #4
 8005638:	d107      	bne.n	800564a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005648:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e005      	b.n	800565a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800564e:	893b      	ldrh	r3, [r7, #8]
 8005650:	b2da      	uxtb	r2, r3
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3718      	adds	r7, #24
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	00010002 	.word	0x00010002

08005668 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b088      	sub	sp, #32
 800566c:	af02      	add	r7, sp, #8
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	4608      	mov	r0, r1
 8005672:	4611      	mov	r1, r2
 8005674:	461a      	mov	r2, r3
 8005676:	4603      	mov	r3, r0
 8005678:	817b      	strh	r3, [r7, #10]
 800567a:	460b      	mov	r3, r1
 800567c:	813b      	strh	r3, [r7, #8]
 800567e:	4613      	mov	r3, r2
 8005680:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005690:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80056a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80056a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056a4:	9300      	str	r3, [sp, #0]
 80056a6:	6a3b      	ldr	r3, [r7, #32]
 80056a8:	2200      	movs	r2, #0
 80056aa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80056ae:	68f8      	ldr	r0, [r7, #12]
 80056b0:	f000 f8c2 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 80056b4:	4603      	mov	r3, r0
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00d      	beq.n	80056d6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80056c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80056c8:	d103      	bne.n	80056d2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056d0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e0aa      	b.n	800582c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80056d6:	897b      	ldrh	r3, [r7, #10]
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	461a      	mov	r2, r3
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80056e4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80056e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056e8:	6a3a      	ldr	r2, [r7, #32]
 80056ea:	4952      	ldr	r1, [pc, #328]	@ (8005834 <I2C_RequestMemoryRead+0x1cc>)
 80056ec:	68f8      	ldr	r0, [r7, #12]
 80056ee:	f000 f91d 	bl	800592c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d001      	beq.n	80056fc <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e097      	b.n	800582c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056fc:	2300      	movs	r3, #0
 80056fe:	617b      	str	r3, [r7, #20]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	695b      	ldr	r3, [r3, #20]
 8005706:	617b      	str	r3, [r7, #20]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	617b      	str	r3, [r7, #20]
 8005710:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005712:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005714:	6a39      	ldr	r1, [r7, #32]
 8005716:	68f8      	ldr	r0, [r7, #12]
 8005718:	f000 f9a8 	bl	8005a6c <I2C_WaitOnTXEFlagUntilTimeout>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00d      	beq.n	800573e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005726:	2b04      	cmp	r3, #4
 8005728:	d107      	bne.n	800573a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005738:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e076      	b.n	800582c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800573e:	88fb      	ldrh	r3, [r7, #6]
 8005740:	2b01      	cmp	r3, #1
 8005742:	d105      	bne.n	8005750 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005744:	893b      	ldrh	r3, [r7, #8]
 8005746:	b2da      	uxtb	r2, r3
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	611a      	str	r2, [r3, #16]
 800574e:	e021      	b.n	8005794 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005750:	893b      	ldrh	r3, [r7, #8]
 8005752:	0a1b      	lsrs	r3, r3, #8
 8005754:	b29b      	uxth	r3, r3
 8005756:	b2da      	uxtb	r2, r3
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800575e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005760:	6a39      	ldr	r1, [r7, #32]
 8005762:	68f8      	ldr	r0, [r7, #12]
 8005764:	f000 f982 	bl	8005a6c <I2C_WaitOnTXEFlagUntilTimeout>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d00d      	beq.n	800578a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005772:	2b04      	cmp	r3, #4
 8005774:	d107      	bne.n	8005786 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005784:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e050      	b.n	800582c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800578a:	893b      	ldrh	r3, [r7, #8]
 800578c:	b2da      	uxtb	r2, r3
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005796:	6a39      	ldr	r1, [r7, #32]
 8005798:	68f8      	ldr	r0, [r7, #12]
 800579a:	f000 f967 	bl	8005a6c <I2C_WaitOnTXEFlagUntilTimeout>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d00d      	beq.n	80057c0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a8:	2b04      	cmp	r3, #4
 80057aa:	d107      	bne.n	80057bc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057ba:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80057bc:	2301      	movs	r3, #1
 80057be:	e035      	b.n	800582c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	681a      	ldr	r2, [r3, #0]
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80057ce:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80057d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	6a3b      	ldr	r3, [r7, #32]
 80057d6:	2200      	movs	r2, #0
 80057d8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80057dc:	68f8      	ldr	r0, [r7, #12]
 80057de:	f000 f82b 	bl	8005838 <I2C_WaitOnFlagUntilTimeout>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d00d      	beq.n	8005804 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057f6:	d103      	bne.n	8005800 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80057fe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005800:	2303      	movs	r3, #3
 8005802:	e013      	b.n	800582c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005804:	897b      	ldrh	r3, [r7, #10]
 8005806:	b2db      	uxtb	r3, r3
 8005808:	f043 0301 	orr.w	r3, r3, #1
 800580c:	b2da      	uxtb	r2, r3
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005816:	6a3a      	ldr	r2, [r7, #32]
 8005818:	4906      	ldr	r1, [pc, #24]	@ (8005834 <I2C_RequestMemoryRead+0x1cc>)
 800581a:	68f8      	ldr	r0, [r7, #12]
 800581c:	f000 f886 	bl	800592c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005820:	4603      	mov	r3, r0
 8005822:	2b00      	cmp	r3, #0
 8005824:	d001      	beq.n	800582a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005826:	2301      	movs	r3, #1
 8005828:	e000      	b.n	800582c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800582a:	2300      	movs	r3, #0
}
 800582c:	4618      	mov	r0, r3
 800582e:	3718      	adds	r7, #24
 8005830:	46bd      	mov	sp, r7
 8005832:	bd80      	pop	{r7, pc}
 8005834:	00010002 	.word	0x00010002

08005838 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b084      	sub	sp, #16
 800583c:	af00      	add	r7, sp, #0
 800583e:	60f8      	str	r0, [r7, #12]
 8005840:	60b9      	str	r1, [r7, #8]
 8005842:	603b      	str	r3, [r7, #0]
 8005844:	4613      	mov	r3, r2
 8005846:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005848:	e048      	b.n	80058dc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005850:	d044      	beq.n	80058dc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005852:	f7fd feb9 	bl	80035c8 <HAL_GetTick>
 8005856:	4602      	mov	r2, r0
 8005858:	69bb      	ldr	r3, [r7, #24]
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	683a      	ldr	r2, [r7, #0]
 800585e:	429a      	cmp	r2, r3
 8005860:	d302      	bcc.n	8005868 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d139      	bne.n	80058dc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	0c1b      	lsrs	r3, r3, #16
 800586c:	b2db      	uxtb	r3, r3
 800586e:	2b01      	cmp	r3, #1
 8005870:	d10d      	bne.n	800588e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	695b      	ldr	r3, [r3, #20]
 8005878:	43da      	mvns	r2, r3
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	4013      	ands	r3, r2
 800587e:	b29b      	uxth	r3, r3
 8005880:	2b00      	cmp	r3, #0
 8005882:	bf0c      	ite	eq
 8005884:	2301      	moveq	r3, #1
 8005886:	2300      	movne	r3, #0
 8005888:	b2db      	uxtb	r3, r3
 800588a:	461a      	mov	r2, r3
 800588c:	e00c      	b.n	80058a8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	699b      	ldr	r3, [r3, #24]
 8005894:	43da      	mvns	r2, r3
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	4013      	ands	r3, r2
 800589a:	b29b      	uxth	r3, r3
 800589c:	2b00      	cmp	r3, #0
 800589e:	bf0c      	ite	eq
 80058a0:	2301      	moveq	r3, #1
 80058a2:	2300      	movne	r3, #0
 80058a4:	b2db      	uxtb	r3, r3
 80058a6:	461a      	mov	r2, r3
 80058a8:	79fb      	ldrb	r3, [r7, #7]
 80058aa:	429a      	cmp	r2, r3
 80058ac:	d116      	bne.n	80058dc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2220      	movs	r2, #32
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c8:	f043 0220 	orr.w	r2, r3, #32
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	2200      	movs	r2, #0
 80058d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e023      	b.n	8005924 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	0c1b      	lsrs	r3, r3, #16
 80058e0:	b2db      	uxtb	r3, r3
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	d10d      	bne.n	8005902 <I2C_WaitOnFlagUntilTimeout+0xca>
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	695b      	ldr	r3, [r3, #20]
 80058ec:	43da      	mvns	r2, r3
 80058ee:	68bb      	ldr	r3, [r7, #8]
 80058f0:	4013      	ands	r3, r2
 80058f2:	b29b      	uxth	r3, r3
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	bf0c      	ite	eq
 80058f8:	2301      	moveq	r3, #1
 80058fa:	2300      	movne	r3, #0
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	461a      	mov	r2, r3
 8005900:	e00c      	b.n	800591c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	43da      	mvns	r2, r3
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	4013      	ands	r3, r2
 800590e:	b29b      	uxth	r3, r3
 8005910:	2b00      	cmp	r3, #0
 8005912:	bf0c      	ite	eq
 8005914:	2301      	moveq	r3, #1
 8005916:	2300      	movne	r3, #0
 8005918:	b2db      	uxtb	r3, r3
 800591a:	461a      	mov	r2, r3
 800591c:	79fb      	ldrb	r3, [r7, #7]
 800591e:	429a      	cmp	r2, r3
 8005920:	d093      	beq.n	800584a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005922:	2300      	movs	r3, #0
}
 8005924:	4618      	mov	r0, r3
 8005926:	3710      	adds	r7, #16
 8005928:	46bd      	mov	sp, r7
 800592a:	bd80      	pop	{r7, pc}

0800592c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b084      	sub	sp, #16
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
 8005938:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800593a:	e071      	b.n	8005a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	695b      	ldr	r3, [r3, #20]
 8005942:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005946:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800594a:	d123      	bne.n	8005994 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	681a      	ldr	r2, [r3, #0]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800595a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005964:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2220      	movs	r2, #32
 8005970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005980:	f043 0204 	orr.w	r2, r3, #4
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	2200      	movs	r2, #0
 800598c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005990:	2301      	movs	r3, #1
 8005992:	e067      	b.n	8005a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800599a:	d041      	beq.n	8005a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800599c:	f7fd fe14 	bl	80035c8 <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	687a      	ldr	r2, [r7, #4]
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d302      	bcc.n	80059b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d136      	bne.n	8005a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	0c1b      	lsrs	r3, r3, #16
 80059b6:	b2db      	uxtb	r3, r3
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d10c      	bne.n	80059d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	43da      	mvns	r2, r3
 80059c4:	68bb      	ldr	r3, [r7, #8]
 80059c6:	4013      	ands	r3, r2
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	bf14      	ite	ne
 80059ce:	2301      	movne	r3, #1
 80059d0:	2300      	moveq	r3, #0
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	e00b      	b.n	80059ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	699b      	ldr	r3, [r3, #24]
 80059dc:	43da      	mvns	r2, r3
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	4013      	ands	r3, r2
 80059e2:	b29b      	uxth	r3, r3
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	bf14      	ite	ne
 80059e8:	2301      	movne	r3, #1
 80059ea:	2300      	moveq	r3, #0
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d016      	beq.n	8005a20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2200      	movs	r2, #0
 80059f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	2220      	movs	r2, #32
 80059fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a0c:	f043 0220 	orr.w	r2, r3, #32
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e021      	b.n	8005a64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	0c1b      	lsrs	r3, r3, #16
 8005a24:	b2db      	uxtb	r3, r3
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d10c      	bne.n	8005a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	695b      	ldr	r3, [r3, #20]
 8005a30:	43da      	mvns	r2, r3
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	4013      	ands	r3, r2
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	bf14      	ite	ne
 8005a3c:	2301      	movne	r3, #1
 8005a3e:	2300      	moveq	r3, #0
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	e00b      	b.n	8005a5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	43da      	mvns	r2, r3
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	4013      	ands	r3, r2
 8005a50:	b29b      	uxth	r3, r3
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	bf14      	ite	ne
 8005a56:	2301      	movne	r3, #1
 8005a58:	2300      	moveq	r3, #0
 8005a5a:	b2db      	uxtb	r3, r3
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	f47f af6d 	bne.w	800593c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a78:	e034      	b.n	8005ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a7a:	68f8      	ldr	r0, [r7, #12]
 8005a7c:	f000 f8e3 	bl	8005c46 <I2C_IsAcknowledgeFailed>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d001      	beq.n	8005a8a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e034      	b.n	8005af4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a90:	d028      	beq.n	8005ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a92:	f7fd fd99 	bl	80035c8 <HAL_GetTick>
 8005a96:	4602      	mov	r2, r0
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	68ba      	ldr	r2, [r7, #8]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d302      	bcc.n	8005aa8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d11d      	bne.n	8005ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ab2:	2b80      	cmp	r3, #128	@ 0x80
 8005ab4:	d016      	beq.n	8005ae4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2200      	movs	r2, #0
 8005aba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2220      	movs	r2, #32
 8005ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2200      	movs	r2, #0
 8005ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad0:	f043 0220 	orr.w	r2, r3, #32
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2200      	movs	r2, #0
 8005adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ae0:	2301      	movs	r3, #1
 8005ae2:	e007      	b.n	8005af4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aee:	2b80      	cmp	r3, #128	@ 0x80
 8005af0:	d1c3      	bne.n	8005a7a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	60b9      	str	r1, [r7, #8]
 8005b06:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b08:	e034      	b.n	8005b74 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005b0a:	68f8      	ldr	r0, [r7, #12]
 8005b0c:	f000 f89b 	bl	8005c46 <I2C_IsAcknowledgeFailed>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d001      	beq.n	8005b1a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e034      	b.n	8005b84 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b20:	d028      	beq.n	8005b74 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b22:	f7fd fd51 	bl	80035c8 <HAL_GetTick>
 8005b26:	4602      	mov	r2, r0
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	1ad3      	subs	r3, r2, r3
 8005b2c:	68ba      	ldr	r2, [r7, #8]
 8005b2e:	429a      	cmp	r2, r3
 8005b30:	d302      	bcc.n	8005b38 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005b32:	68bb      	ldr	r3, [r7, #8]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d11d      	bne.n	8005b74 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	f003 0304 	and.w	r3, r3, #4
 8005b42:	2b04      	cmp	r3, #4
 8005b44:	d016      	beq.n	8005b74 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2220      	movs	r2, #32
 8005b50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b60:	f043 0220 	orr.w	r2, r3, #32
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005b70:	2301      	movs	r3, #1
 8005b72:	e007      	b.n	8005b84 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	695b      	ldr	r3, [r3, #20]
 8005b7a:	f003 0304 	and.w	r3, r3, #4
 8005b7e:	2b04      	cmp	r3, #4
 8005b80:	d1c3      	bne.n	8005b0a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3710      	adds	r7, #16
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b084      	sub	sp, #16
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b98:	e049      	b.n	8005c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	695b      	ldr	r3, [r3, #20]
 8005ba0:	f003 0310 	and.w	r3, r3, #16
 8005ba4:	2b10      	cmp	r3, #16
 8005ba6:	d119      	bne.n	8005bdc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f06f 0210 	mvn.w	r2, #16
 8005bb0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e030      	b.n	8005c3e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bdc:	f7fd fcf4 	bl	80035c8 <HAL_GetTick>
 8005be0:	4602      	mov	r2, r0
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	1ad3      	subs	r3, r2, r3
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d302      	bcc.n	8005bf2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005bec:	68bb      	ldr	r3, [r7, #8]
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d11d      	bne.n	8005c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	695b      	ldr	r3, [r3, #20]
 8005bf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bfc:	2b40      	cmp	r3, #64	@ 0x40
 8005bfe:	d016      	beq.n	8005c2e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2200      	movs	r2, #0
 8005c04:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2220      	movs	r2, #32
 8005c0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c1a:	f043 0220 	orr.w	r2, r3, #32
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e007      	b.n	8005c3e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c38:	2b40      	cmp	r3, #64	@ 0x40
 8005c3a:	d1ae      	bne.n	8005b9a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005c3c:	2300      	movs	r3, #0
}
 8005c3e:	4618      	mov	r0, r3
 8005c40:	3710      	adds	r7, #16
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bd80      	pop	{r7, pc}

08005c46 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c46:	b480      	push	{r7}
 8005c48:	b083      	sub	sp, #12
 8005c4a:	af00      	add	r7, sp, #0
 8005c4c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	695b      	ldr	r3, [r3, #20]
 8005c54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c5c:	d11b      	bne.n	8005c96 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005c66:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2220      	movs	r2, #32
 8005c72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c82:	f043 0204 	orr.w	r2, r3, #4
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e000      	b.n	8005c98 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c96:	2300      	movs	r3, #0
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	370c      	adds	r7, #12
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca2:	4770      	bx	lr

08005ca4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b086      	sub	sp, #24
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d101      	bne.n	8005cb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	e267      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f003 0301 	and.w	r3, r3, #1
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d075      	beq.n	8005dae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005cc2:	4b88      	ldr	r3, [pc, #544]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	f003 030c 	and.w	r3, r3, #12
 8005cca:	2b04      	cmp	r3, #4
 8005ccc:	d00c      	beq.n	8005ce8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cce:	4b85      	ldr	r3, [pc, #532]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005cd6:	2b08      	cmp	r3, #8
 8005cd8:	d112      	bne.n	8005d00 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cda:	4b82      	ldr	r3, [pc, #520]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005ce2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ce6:	d10b      	bne.n	8005d00 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ce8:	4b7e      	ldr	r3, [pc, #504]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d05b      	beq.n	8005dac <HAL_RCC_OscConfig+0x108>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d157      	bne.n	8005dac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	e242      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	685b      	ldr	r3, [r3, #4]
 8005d04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d08:	d106      	bne.n	8005d18 <HAL_RCC_OscConfig+0x74>
 8005d0a:	4b76      	ldr	r3, [pc, #472]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	4a75      	ldr	r2, [pc, #468]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d14:	6013      	str	r3, [r2, #0]
 8005d16:	e01d      	b.n	8005d54 <HAL_RCC_OscConfig+0xb0>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	685b      	ldr	r3, [r3, #4]
 8005d1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d20:	d10c      	bne.n	8005d3c <HAL_RCC_OscConfig+0x98>
 8005d22:	4b70      	ldr	r3, [pc, #448]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a6f      	ldr	r2, [pc, #444]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d2c:	6013      	str	r3, [r2, #0]
 8005d2e:	4b6d      	ldr	r3, [pc, #436]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	4a6c      	ldr	r2, [pc, #432]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d38:	6013      	str	r3, [r2, #0]
 8005d3a:	e00b      	b.n	8005d54 <HAL_RCC_OscConfig+0xb0>
 8005d3c:	4b69      	ldr	r3, [pc, #420]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a68      	ldr	r2, [pc, #416]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d46:	6013      	str	r3, [r2, #0]
 8005d48:	4b66      	ldr	r3, [pc, #408]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a65      	ldr	r2, [pc, #404]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d013      	beq.n	8005d84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d5c:	f7fd fc34 	bl	80035c8 <HAL_GetTick>
 8005d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d62:	e008      	b.n	8005d76 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d64:	f7fd fc30 	bl	80035c8 <HAL_GetTick>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	2b64      	cmp	r3, #100	@ 0x64
 8005d70:	d901      	bls.n	8005d76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e207      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d76:	4b5b      	ldr	r3, [pc, #364]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d0f0      	beq.n	8005d64 <HAL_RCC_OscConfig+0xc0>
 8005d82:	e014      	b.n	8005dae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d84:	f7fd fc20 	bl	80035c8 <HAL_GetTick>
 8005d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d8a:	e008      	b.n	8005d9e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d8c:	f7fd fc1c 	bl	80035c8 <HAL_GetTick>
 8005d90:	4602      	mov	r2, r0
 8005d92:	693b      	ldr	r3, [r7, #16]
 8005d94:	1ad3      	subs	r3, r2, r3
 8005d96:	2b64      	cmp	r3, #100	@ 0x64
 8005d98:	d901      	bls.n	8005d9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	e1f3      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d9e:	4b51      	ldr	r3, [pc, #324]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d1f0      	bne.n	8005d8c <HAL_RCC_OscConfig+0xe8>
 8005daa:	e000      	b.n	8005dae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005dac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0302 	and.w	r3, r3, #2
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d063      	beq.n	8005e82 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005dba:	4b4a      	ldr	r3, [pc, #296]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	f003 030c 	and.w	r3, r3, #12
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d00b      	beq.n	8005dde <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005dc6:	4b47      	ldr	r3, [pc, #284]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005dce:	2b08      	cmp	r3, #8
 8005dd0:	d11c      	bne.n	8005e0c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005dd2:	4b44      	ldr	r3, [pc, #272]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d116      	bne.n	8005e0c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dde:	4b41      	ldr	r3, [pc, #260]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f003 0302 	and.w	r3, r3, #2
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d005      	beq.n	8005df6 <HAL_RCC_OscConfig+0x152>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	2b01      	cmp	r3, #1
 8005df0:	d001      	beq.n	8005df6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005df2:	2301      	movs	r3, #1
 8005df4:	e1c7      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005df6:	4b3b      	ldr	r3, [pc, #236]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	4937      	ldr	r1, [pc, #220]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005e06:	4313      	orrs	r3, r2
 8005e08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e0a:	e03a      	b.n	8005e82 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d020      	beq.n	8005e56 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e14:	4b34      	ldr	r3, [pc, #208]	@ (8005ee8 <HAL_RCC_OscConfig+0x244>)
 8005e16:	2201      	movs	r2, #1
 8005e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e1a:	f7fd fbd5 	bl	80035c8 <HAL_GetTick>
 8005e1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e20:	e008      	b.n	8005e34 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e22:	f7fd fbd1 	bl	80035c8 <HAL_GetTick>
 8005e26:	4602      	mov	r2, r0
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	1ad3      	subs	r3, r2, r3
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d901      	bls.n	8005e34 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005e30:	2303      	movs	r3, #3
 8005e32:	e1a8      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e34:	4b2b      	ldr	r3, [pc, #172]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0302 	and.w	r3, r3, #2
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d0f0      	beq.n	8005e22 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e40:	4b28      	ldr	r3, [pc, #160]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	691b      	ldr	r3, [r3, #16]
 8005e4c:	00db      	lsls	r3, r3, #3
 8005e4e:	4925      	ldr	r1, [pc, #148]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005e50:	4313      	orrs	r3, r2
 8005e52:	600b      	str	r3, [r1, #0]
 8005e54:	e015      	b.n	8005e82 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e56:	4b24      	ldr	r3, [pc, #144]	@ (8005ee8 <HAL_RCC_OscConfig+0x244>)
 8005e58:	2200      	movs	r2, #0
 8005e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e5c:	f7fd fbb4 	bl	80035c8 <HAL_GetTick>
 8005e60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e62:	e008      	b.n	8005e76 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e64:	f7fd fbb0 	bl	80035c8 <HAL_GetTick>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d901      	bls.n	8005e76 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e187      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e76:	4b1b      	ldr	r3, [pc, #108]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 0302 	and.w	r3, r3, #2
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1f0      	bne.n	8005e64 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0308 	and.w	r3, r3, #8
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d036      	beq.n	8005efc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	695b      	ldr	r3, [r3, #20]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d016      	beq.n	8005ec4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e96:	4b15      	ldr	r3, [pc, #84]	@ (8005eec <HAL_RCC_OscConfig+0x248>)
 8005e98:	2201      	movs	r2, #1
 8005e9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e9c:	f7fd fb94 	bl	80035c8 <HAL_GetTick>
 8005ea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ea2:	e008      	b.n	8005eb6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ea4:	f7fd fb90 	bl	80035c8 <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d901      	bls.n	8005eb6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e167      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005eb6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee4 <HAL_RCC_OscConfig+0x240>)
 8005eb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005eba:	f003 0302 	and.w	r3, r3, #2
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d0f0      	beq.n	8005ea4 <HAL_RCC_OscConfig+0x200>
 8005ec2:	e01b      	b.n	8005efc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ec4:	4b09      	ldr	r3, [pc, #36]	@ (8005eec <HAL_RCC_OscConfig+0x248>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005eca:	f7fd fb7d 	bl	80035c8 <HAL_GetTick>
 8005ece:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ed0:	e00e      	b.n	8005ef0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ed2:	f7fd fb79 	bl	80035c8 <HAL_GetTick>
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	693b      	ldr	r3, [r7, #16]
 8005eda:	1ad3      	subs	r3, r2, r3
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d907      	bls.n	8005ef0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005ee0:	2303      	movs	r3, #3
 8005ee2:	e150      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
 8005ee4:	40023800 	.word	0x40023800
 8005ee8:	42470000 	.word	0x42470000
 8005eec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ef0:	4b88      	ldr	r3, [pc, #544]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005ef2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ef4:	f003 0302 	and.w	r3, r3, #2
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d1ea      	bne.n	8005ed2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	f000 8097 	beq.w	8006038 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f0e:	4b81      	ldr	r3, [pc, #516]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d10f      	bne.n	8005f3a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	60bb      	str	r3, [r7, #8]
 8005f1e:	4b7d      	ldr	r3, [pc, #500]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f22:	4a7c      	ldr	r2, [pc, #496]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005f24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f28:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f2a:	4b7a      	ldr	r3, [pc, #488]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f32:	60bb      	str	r3, [r7, #8]
 8005f34:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f36:	2301      	movs	r3, #1
 8005f38:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f3a:	4b77      	ldr	r3, [pc, #476]	@ (8006118 <HAL_RCC_OscConfig+0x474>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d118      	bne.n	8005f78 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f46:	4b74      	ldr	r3, [pc, #464]	@ (8006118 <HAL_RCC_OscConfig+0x474>)
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a73      	ldr	r2, [pc, #460]	@ (8006118 <HAL_RCC_OscConfig+0x474>)
 8005f4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f50:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f52:	f7fd fb39 	bl	80035c8 <HAL_GetTick>
 8005f56:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f58:	e008      	b.n	8005f6c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f5a:	f7fd fb35 	bl	80035c8 <HAL_GetTick>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	1ad3      	subs	r3, r2, r3
 8005f64:	2b02      	cmp	r3, #2
 8005f66:	d901      	bls.n	8005f6c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005f68:	2303      	movs	r3, #3
 8005f6a:	e10c      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f6c:	4b6a      	ldr	r3, [pc, #424]	@ (8006118 <HAL_RCC_OscConfig+0x474>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d0f0      	beq.n	8005f5a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d106      	bne.n	8005f8e <HAL_RCC_OscConfig+0x2ea>
 8005f80:	4b64      	ldr	r3, [pc, #400]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f84:	4a63      	ldr	r2, [pc, #396]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005f86:	f043 0301 	orr.w	r3, r3, #1
 8005f8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f8c:	e01c      	b.n	8005fc8 <HAL_RCC_OscConfig+0x324>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	2b05      	cmp	r3, #5
 8005f94:	d10c      	bne.n	8005fb0 <HAL_RCC_OscConfig+0x30c>
 8005f96:	4b5f      	ldr	r3, [pc, #380]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f9a:	4a5e      	ldr	r2, [pc, #376]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005f9c:	f043 0304 	orr.w	r3, r3, #4
 8005fa0:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fa2:	4b5c      	ldr	r3, [pc, #368]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fa6:	4a5b      	ldr	r2, [pc, #364]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005fa8:	f043 0301 	orr.w	r3, r3, #1
 8005fac:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fae:	e00b      	b.n	8005fc8 <HAL_RCC_OscConfig+0x324>
 8005fb0:	4b58      	ldr	r3, [pc, #352]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fb4:	4a57      	ldr	r2, [pc, #348]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005fb6:	f023 0301 	bic.w	r3, r3, #1
 8005fba:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fbc:	4b55      	ldr	r3, [pc, #340]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fc0:	4a54      	ldr	r2, [pc, #336]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005fc2:	f023 0304 	bic.w	r3, r3, #4
 8005fc6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	689b      	ldr	r3, [r3, #8]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d015      	beq.n	8005ffc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fd0:	f7fd fafa 	bl	80035c8 <HAL_GetTick>
 8005fd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fd6:	e00a      	b.n	8005fee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fd8:	f7fd faf6 	bl	80035c8 <HAL_GetTick>
 8005fdc:	4602      	mov	r2, r0
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d901      	bls.n	8005fee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e0cb      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fee:	4b49      	ldr	r3, [pc, #292]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8005ff0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ff2:	f003 0302 	and.w	r3, r3, #2
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d0ee      	beq.n	8005fd8 <HAL_RCC_OscConfig+0x334>
 8005ffa:	e014      	b.n	8006026 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ffc:	f7fd fae4 	bl	80035c8 <HAL_GetTick>
 8006000:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006002:	e00a      	b.n	800601a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006004:	f7fd fae0 	bl	80035c8 <HAL_GetTick>
 8006008:	4602      	mov	r2, r0
 800600a:	693b      	ldr	r3, [r7, #16]
 800600c:	1ad3      	subs	r3, r2, r3
 800600e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006012:	4293      	cmp	r3, r2
 8006014:	d901      	bls.n	800601a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e0b5      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800601a:	4b3e      	ldr	r3, [pc, #248]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 800601c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800601e:	f003 0302 	and.w	r3, r3, #2
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1ee      	bne.n	8006004 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006026:	7dfb      	ldrb	r3, [r7, #23]
 8006028:	2b01      	cmp	r3, #1
 800602a:	d105      	bne.n	8006038 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800602c:	4b39      	ldr	r3, [pc, #228]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 800602e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006030:	4a38      	ldr	r2, [pc, #224]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8006032:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006036:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	699b      	ldr	r3, [r3, #24]
 800603c:	2b00      	cmp	r3, #0
 800603e:	f000 80a1 	beq.w	8006184 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006042:	4b34      	ldr	r3, [pc, #208]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	f003 030c 	and.w	r3, r3, #12
 800604a:	2b08      	cmp	r3, #8
 800604c:	d05c      	beq.n	8006108 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	699b      	ldr	r3, [r3, #24]
 8006052:	2b02      	cmp	r3, #2
 8006054:	d141      	bne.n	80060da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006056:	4b31      	ldr	r3, [pc, #196]	@ (800611c <HAL_RCC_OscConfig+0x478>)
 8006058:	2200      	movs	r2, #0
 800605a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800605c:	f7fd fab4 	bl	80035c8 <HAL_GetTick>
 8006060:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006062:	e008      	b.n	8006076 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006064:	f7fd fab0 	bl	80035c8 <HAL_GetTick>
 8006068:	4602      	mov	r2, r0
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	1ad3      	subs	r3, r2, r3
 800606e:	2b02      	cmp	r3, #2
 8006070:	d901      	bls.n	8006076 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006072:	2303      	movs	r3, #3
 8006074:	e087      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006076:	4b27      	ldr	r3, [pc, #156]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d1f0      	bne.n	8006064 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	69da      	ldr	r2, [r3, #28]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6a1b      	ldr	r3, [r3, #32]
 800608a:	431a      	orrs	r2, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006090:	019b      	lsls	r3, r3, #6
 8006092:	431a      	orrs	r2, r3
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006098:	085b      	lsrs	r3, r3, #1
 800609a:	3b01      	subs	r3, #1
 800609c:	041b      	lsls	r3, r3, #16
 800609e:	431a      	orrs	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060a4:	061b      	lsls	r3, r3, #24
 80060a6:	491b      	ldr	r1, [pc, #108]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 80060a8:	4313      	orrs	r3, r2
 80060aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060ac:	4b1b      	ldr	r3, [pc, #108]	@ (800611c <HAL_RCC_OscConfig+0x478>)
 80060ae:	2201      	movs	r2, #1
 80060b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060b2:	f7fd fa89 	bl	80035c8 <HAL_GetTick>
 80060b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060b8:	e008      	b.n	80060cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060ba:	f7fd fa85 	bl	80035c8 <HAL_GetTick>
 80060be:	4602      	mov	r2, r0
 80060c0:	693b      	ldr	r3, [r7, #16]
 80060c2:	1ad3      	subs	r3, r2, r3
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d901      	bls.n	80060cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80060c8:	2303      	movs	r3, #3
 80060ca:	e05c      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060cc:	4b11      	ldr	r3, [pc, #68]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d0f0      	beq.n	80060ba <HAL_RCC_OscConfig+0x416>
 80060d8:	e054      	b.n	8006184 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060da:	4b10      	ldr	r3, [pc, #64]	@ (800611c <HAL_RCC_OscConfig+0x478>)
 80060dc:	2200      	movs	r2, #0
 80060de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060e0:	f7fd fa72 	bl	80035c8 <HAL_GetTick>
 80060e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060e6:	e008      	b.n	80060fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060e8:	f7fd fa6e 	bl	80035c8 <HAL_GetTick>
 80060ec:	4602      	mov	r2, r0
 80060ee:	693b      	ldr	r3, [r7, #16]
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	2b02      	cmp	r3, #2
 80060f4:	d901      	bls.n	80060fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80060f6:	2303      	movs	r3, #3
 80060f8:	e045      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060fa:	4b06      	ldr	r3, [pc, #24]	@ (8006114 <HAL_RCC_OscConfig+0x470>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006102:	2b00      	cmp	r3, #0
 8006104:	d1f0      	bne.n	80060e8 <HAL_RCC_OscConfig+0x444>
 8006106:	e03d      	b.n	8006184 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	699b      	ldr	r3, [r3, #24]
 800610c:	2b01      	cmp	r3, #1
 800610e:	d107      	bne.n	8006120 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006110:	2301      	movs	r3, #1
 8006112:	e038      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
 8006114:	40023800 	.word	0x40023800
 8006118:	40007000 	.word	0x40007000
 800611c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006120:	4b1b      	ldr	r3, [pc, #108]	@ (8006190 <HAL_RCC_OscConfig+0x4ec>)
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	699b      	ldr	r3, [r3, #24]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d028      	beq.n	8006180 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006138:	429a      	cmp	r2, r3
 800613a:	d121      	bne.n	8006180 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006146:	429a      	cmp	r2, r3
 8006148:	d11a      	bne.n	8006180 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800614a:	68fa      	ldr	r2, [r7, #12]
 800614c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006150:	4013      	ands	r3, r2
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006156:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006158:	4293      	cmp	r3, r2
 800615a:	d111      	bne.n	8006180 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006166:	085b      	lsrs	r3, r3, #1
 8006168:	3b01      	subs	r3, #1
 800616a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800616c:	429a      	cmp	r2, r3
 800616e:	d107      	bne.n	8006180 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800617a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800617c:	429a      	cmp	r2, r3
 800617e:	d001      	beq.n	8006184 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006180:	2301      	movs	r3, #1
 8006182:	e000      	b.n	8006186 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006184:	2300      	movs	r3, #0
}
 8006186:	4618      	mov	r0, r3
 8006188:	3718      	adds	r7, #24
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}
 800618e:	bf00      	nop
 8006190:	40023800 	.word	0x40023800

08006194 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d101      	bne.n	80061a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061a4:	2301      	movs	r3, #1
 80061a6:	e0cc      	b.n	8006342 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80061a8:	4b68      	ldr	r3, [pc, #416]	@ (800634c <HAL_RCC_ClockConfig+0x1b8>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f003 0307 	and.w	r3, r3, #7
 80061b0:	683a      	ldr	r2, [r7, #0]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	d90c      	bls.n	80061d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061b6:	4b65      	ldr	r3, [pc, #404]	@ (800634c <HAL_RCC_ClockConfig+0x1b8>)
 80061b8:	683a      	ldr	r2, [r7, #0]
 80061ba:	b2d2      	uxtb	r2, r2
 80061bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061be:	4b63      	ldr	r3, [pc, #396]	@ (800634c <HAL_RCC_ClockConfig+0x1b8>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f003 0307 	and.w	r3, r3, #7
 80061c6:	683a      	ldr	r2, [r7, #0]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d001      	beq.n	80061d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e0b8      	b.n	8006342 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 0302 	and.w	r3, r3, #2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d020      	beq.n	800621e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0304 	and.w	r3, r3, #4
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d005      	beq.n	80061f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061e8:	4b59      	ldr	r3, [pc, #356]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 80061ea:	689b      	ldr	r3, [r3, #8]
 80061ec:	4a58      	ldr	r2, [pc, #352]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 80061ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80061f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0308 	and.w	r3, r3, #8
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d005      	beq.n	800620c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006200:	4b53      	ldr	r3, [pc, #332]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 8006202:	689b      	ldr	r3, [r3, #8]
 8006204:	4a52      	ldr	r2, [pc, #328]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 8006206:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800620a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800620c:	4b50      	ldr	r3, [pc, #320]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	494d      	ldr	r1, [pc, #308]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 800621a:	4313      	orrs	r3, r2
 800621c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f003 0301 	and.w	r3, r3, #1
 8006226:	2b00      	cmp	r3, #0
 8006228:	d044      	beq.n	80062b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	2b01      	cmp	r3, #1
 8006230:	d107      	bne.n	8006242 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006232:	4b47      	ldr	r3, [pc, #284]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800623a:	2b00      	cmp	r3, #0
 800623c:	d119      	bne.n	8006272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800623e:	2301      	movs	r3, #1
 8006240:	e07f      	b.n	8006342 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	685b      	ldr	r3, [r3, #4]
 8006246:	2b02      	cmp	r3, #2
 8006248:	d003      	beq.n	8006252 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800624e:	2b03      	cmp	r3, #3
 8006250:	d107      	bne.n	8006262 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006252:	4b3f      	ldr	r3, [pc, #252]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800625a:	2b00      	cmp	r3, #0
 800625c:	d109      	bne.n	8006272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e06f      	b.n	8006342 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006262:	4b3b      	ldr	r3, [pc, #236]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 0302 	and.w	r3, r3, #2
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e067      	b.n	8006342 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006272:	4b37      	ldr	r3, [pc, #220]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f023 0203 	bic.w	r2, r3, #3
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	4934      	ldr	r1, [pc, #208]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 8006280:	4313      	orrs	r3, r2
 8006282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006284:	f7fd f9a0 	bl	80035c8 <HAL_GetTick>
 8006288:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800628a:	e00a      	b.n	80062a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800628c:	f7fd f99c 	bl	80035c8 <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800629a:	4293      	cmp	r3, r2
 800629c:	d901      	bls.n	80062a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e04f      	b.n	8006342 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80062a2:	4b2b      	ldr	r3, [pc, #172]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f003 020c 	and.w	r2, r3, #12
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	009b      	lsls	r3, r3, #2
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d1eb      	bne.n	800628c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80062b4:	4b25      	ldr	r3, [pc, #148]	@ (800634c <HAL_RCC_ClockConfig+0x1b8>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f003 0307 	and.w	r3, r3, #7
 80062bc:	683a      	ldr	r2, [r7, #0]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d20c      	bcs.n	80062dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062c2:	4b22      	ldr	r3, [pc, #136]	@ (800634c <HAL_RCC_ClockConfig+0x1b8>)
 80062c4:	683a      	ldr	r2, [r7, #0]
 80062c6:	b2d2      	uxtb	r2, r2
 80062c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80062ca:	4b20      	ldr	r3, [pc, #128]	@ (800634c <HAL_RCC_ClockConfig+0x1b8>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	683a      	ldr	r2, [r7, #0]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d001      	beq.n	80062dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e032      	b.n	8006342 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 0304 	and.w	r3, r3, #4
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d008      	beq.n	80062fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062e8:	4b19      	ldr	r3, [pc, #100]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 80062ea:	689b      	ldr	r3, [r3, #8]
 80062ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	4916      	ldr	r1, [pc, #88]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 80062f6:	4313      	orrs	r3, r2
 80062f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0308 	and.w	r3, r3, #8
 8006302:	2b00      	cmp	r3, #0
 8006304:	d009      	beq.n	800631a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006306:	4b12      	ldr	r3, [pc, #72]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 8006308:	689b      	ldr	r3, [r3, #8]
 800630a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	00db      	lsls	r3, r3, #3
 8006314:	490e      	ldr	r1, [pc, #56]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 8006316:	4313      	orrs	r3, r2
 8006318:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800631a:	f000 f821 	bl	8006360 <HAL_RCC_GetSysClockFreq>
 800631e:	4602      	mov	r2, r0
 8006320:	4b0b      	ldr	r3, [pc, #44]	@ (8006350 <HAL_RCC_ClockConfig+0x1bc>)
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	091b      	lsrs	r3, r3, #4
 8006326:	f003 030f 	and.w	r3, r3, #15
 800632a:	490a      	ldr	r1, [pc, #40]	@ (8006354 <HAL_RCC_ClockConfig+0x1c0>)
 800632c:	5ccb      	ldrb	r3, [r1, r3]
 800632e:	fa22 f303 	lsr.w	r3, r2, r3
 8006332:	4a09      	ldr	r2, [pc, #36]	@ (8006358 <HAL_RCC_ClockConfig+0x1c4>)
 8006334:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006336:	4b09      	ldr	r3, [pc, #36]	@ (800635c <HAL_RCC_ClockConfig+0x1c8>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4618      	mov	r0, r3
 800633c:	f7fc fb80 	bl	8002a40 <HAL_InitTick>

  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3710      	adds	r7, #16
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop
 800634c:	40023c00 	.word	0x40023c00
 8006350:	40023800 	.word	0x40023800
 8006354:	08010f88 	.word	0x08010f88
 8006358:	20000000 	.word	0x20000000
 800635c:	20000004 	.word	0x20000004

08006360 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006360:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006364:	b094      	sub	sp, #80	@ 0x50
 8006366:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006368:	2300      	movs	r3, #0
 800636a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800636c:	2300      	movs	r3, #0
 800636e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006370:	2300      	movs	r3, #0
 8006372:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006374:	2300      	movs	r3, #0
 8006376:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006378:	4b79      	ldr	r3, [pc, #484]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x200>)
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f003 030c 	and.w	r3, r3, #12
 8006380:	2b08      	cmp	r3, #8
 8006382:	d00d      	beq.n	80063a0 <HAL_RCC_GetSysClockFreq+0x40>
 8006384:	2b08      	cmp	r3, #8
 8006386:	f200 80e1 	bhi.w	800654c <HAL_RCC_GetSysClockFreq+0x1ec>
 800638a:	2b00      	cmp	r3, #0
 800638c:	d002      	beq.n	8006394 <HAL_RCC_GetSysClockFreq+0x34>
 800638e:	2b04      	cmp	r3, #4
 8006390:	d003      	beq.n	800639a <HAL_RCC_GetSysClockFreq+0x3a>
 8006392:	e0db      	b.n	800654c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006394:	4b73      	ldr	r3, [pc, #460]	@ (8006564 <HAL_RCC_GetSysClockFreq+0x204>)
 8006396:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006398:	e0db      	b.n	8006552 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800639a:	4b73      	ldr	r3, [pc, #460]	@ (8006568 <HAL_RCC_GetSysClockFreq+0x208>)
 800639c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800639e:	e0d8      	b.n	8006552 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80063a0:	4b6f      	ldr	r3, [pc, #444]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x200>)
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80063a8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80063aa:	4b6d      	ldr	r3, [pc, #436]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x200>)
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d063      	beq.n	800647e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80063b6:	4b6a      	ldr	r3, [pc, #424]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x200>)
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	099b      	lsrs	r3, r3, #6
 80063bc:	2200      	movs	r2, #0
 80063be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80063c0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80063c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80063ca:	2300      	movs	r3, #0
 80063cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80063ce:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80063d2:	4622      	mov	r2, r4
 80063d4:	462b      	mov	r3, r5
 80063d6:	f04f 0000 	mov.w	r0, #0
 80063da:	f04f 0100 	mov.w	r1, #0
 80063de:	0159      	lsls	r1, r3, #5
 80063e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80063e4:	0150      	lsls	r0, r2, #5
 80063e6:	4602      	mov	r2, r0
 80063e8:	460b      	mov	r3, r1
 80063ea:	4621      	mov	r1, r4
 80063ec:	1a51      	subs	r1, r2, r1
 80063ee:	6139      	str	r1, [r7, #16]
 80063f0:	4629      	mov	r1, r5
 80063f2:	eb63 0301 	sbc.w	r3, r3, r1
 80063f6:	617b      	str	r3, [r7, #20]
 80063f8:	f04f 0200 	mov.w	r2, #0
 80063fc:	f04f 0300 	mov.w	r3, #0
 8006400:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006404:	4659      	mov	r1, fp
 8006406:	018b      	lsls	r3, r1, #6
 8006408:	4651      	mov	r1, sl
 800640a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800640e:	4651      	mov	r1, sl
 8006410:	018a      	lsls	r2, r1, #6
 8006412:	4651      	mov	r1, sl
 8006414:	ebb2 0801 	subs.w	r8, r2, r1
 8006418:	4659      	mov	r1, fp
 800641a:	eb63 0901 	sbc.w	r9, r3, r1
 800641e:	f04f 0200 	mov.w	r2, #0
 8006422:	f04f 0300 	mov.w	r3, #0
 8006426:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800642a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800642e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006432:	4690      	mov	r8, r2
 8006434:	4699      	mov	r9, r3
 8006436:	4623      	mov	r3, r4
 8006438:	eb18 0303 	adds.w	r3, r8, r3
 800643c:	60bb      	str	r3, [r7, #8]
 800643e:	462b      	mov	r3, r5
 8006440:	eb49 0303 	adc.w	r3, r9, r3
 8006444:	60fb      	str	r3, [r7, #12]
 8006446:	f04f 0200 	mov.w	r2, #0
 800644a:	f04f 0300 	mov.w	r3, #0
 800644e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006452:	4629      	mov	r1, r5
 8006454:	024b      	lsls	r3, r1, #9
 8006456:	4621      	mov	r1, r4
 8006458:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800645c:	4621      	mov	r1, r4
 800645e:	024a      	lsls	r2, r1, #9
 8006460:	4610      	mov	r0, r2
 8006462:	4619      	mov	r1, r3
 8006464:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006466:	2200      	movs	r2, #0
 8006468:	62bb      	str	r3, [r7, #40]	@ 0x28
 800646a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800646c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006470:	f7fa fbec 	bl	8000c4c <__aeabi_uldivmod>
 8006474:	4602      	mov	r2, r0
 8006476:	460b      	mov	r3, r1
 8006478:	4613      	mov	r3, r2
 800647a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800647c:	e058      	b.n	8006530 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800647e:	4b38      	ldr	r3, [pc, #224]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x200>)
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	099b      	lsrs	r3, r3, #6
 8006484:	2200      	movs	r2, #0
 8006486:	4618      	mov	r0, r3
 8006488:	4611      	mov	r1, r2
 800648a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800648e:	623b      	str	r3, [r7, #32]
 8006490:	2300      	movs	r3, #0
 8006492:	627b      	str	r3, [r7, #36]	@ 0x24
 8006494:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006498:	4642      	mov	r2, r8
 800649a:	464b      	mov	r3, r9
 800649c:	f04f 0000 	mov.w	r0, #0
 80064a0:	f04f 0100 	mov.w	r1, #0
 80064a4:	0159      	lsls	r1, r3, #5
 80064a6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064aa:	0150      	lsls	r0, r2, #5
 80064ac:	4602      	mov	r2, r0
 80064ae:	460b      	mov	r3, r1
 80064b0:	4641      	mov	r1, r8
 80064b2:	ebb2 0a01 	subs.w	sl, r2, r1
 80064b6:	4649      	mov	r1, r9
 80064b8:	eb63 0b01 	sbc.w	fp, r3, r1
 80064bc:	f04f 0200 	mov.w	r2, #0
 80064c0:	f04f 0300 	mov.w	r3, #0
 80064c4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80064c8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80064cc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80064d0:	ebb2 040a 	subs.w	r4, r2, sl
 80064d4:	eb63 050b 	sbc.w	r5, r3, fp
 80064d8:	f04f 0200 	mov.w	r2, #0
 80064dc:	f04f 0300 	mov.w	r3, #0
 80064e0:	00eb      	lsls	r3, r5, #3
 80064e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064e6:	00e2      	lsls	r2, r4, #3
 80064e8:	4614      	mov	r4, r2
 80064ea:	461d      	mov	r5, r3
 80064ec:	4643      	mov	r3, r8
 80064ee:	18e3      	adds	r3, r4, r3
 80064f0:	603b      	str	r3, [r7, #0]
 80064f2:	464b      	mov	r3, r9
 80064f4:	eb45 0303 	adc.w	r3, r5, r3
 80064f8:	607b      	str	r3, [r7, #4]
 80064fa:	f04f 0200 	mov.w	r2, #0
 80064fe:	f04f 0300 	mov.w	r3, #0
 8006502:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006506:	4629      	mov	r1, r5
 8006508:	028b      	lsls	r3, r1, #10
 800650a:	4621      	mov	r1, r4
 800650c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006510:	4621      	mov	r1, r4
 8006512:	028a      	lsls	r2, r1, #10
 8006514:	4610      	mov	r0, r2
 8006516:	4619      	mov	r1, r3
 8006518:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800651a:	2200      	movs	r2, #0
 800651c:	61bb      	str	r3, [r7, #24]
 800651e:	61fa      	str	r2, [r7, #28]
 8006520:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006524:	f7fa fb92 	bl	8000c4c <__aeabi_uldivmod>
 8006528:	4602      	mov	r2, r0
 800652a:	460b      	mov	r3, r1
 800652c:	4613      	mov	r3, r2
 800652e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006530:	4b0b      	ldr	r3, [pc, #44]	@ (8006560 <HAL_RCC_GetSysClockFreq+0x200>)
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	0c1b      	lsrs	r3, r3, #16
 8006536:	f003 0303 	and.w	r3, r3, #3
 800653a:	3301      	adds	r3, #1
 800653c:	005b      	lsls	r3, r3, #1
 800653e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006540:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006542:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006544:	fbb2 f3f3 	udiv	r3, r2, r3
 8006548:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800654a:	e002      	b.n	8006552 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800654c:	4b05      	ldr	r3, [pc, #20]	@ (8006564 <HAL_RCC_GetSysClockFreq+0x204>)
 800654e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006550:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006552:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006554:	4618      	mov	r0, r3
 8006556:	3750      	adds	r7, #80	@ 0x50
 8006558:	46bd      	mov	sp, r7
 800655a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800655e:	bf00      	nop
 8006560:	40023800 	.word	0x40023800
 8006564:	00f42400 	.word	0x00f42400
 8006568:	007a1200 	.word	0x007a1200

0800656c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800656c:	b480      	push	{r7}
 800656e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006570:	4b03      	ldr	r3, [pc, #12]	@ (8006580 <HAL_RCC_GetHCLKFreq+0x14>)
 8006572:	681b      	ldr	r3, [r3, #0]
}
 8006574:	4618      	mov	r0, r3
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	20000000 	.word	0x20000000

08006584 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006588:	f7ff fff0 	bl	800656c <HAL_RCC_GetHCLKFreq>
 800658c:	4602      	mov	r2, r0
 800658e:	4b05      	ldr	r3, [pc, #20]	@ (80065a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	0a9b      	lsrs	r3, r3, #10
 8006594:	f003 0307 	and.w	r3, r3, #7
 8006598:	4903      	ldr	r1, [pc, #12]	@ (80065a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800659a:	5ccb      	ldrb	r3, [r1, r3]
 800659c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	bd80      	pop	{r7, pc}
 80065a4:	40023800 	.word	0x40023800
 80065a8:	08010f98 	.word	0x08010f98

080065ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80065b0:	f7ff ffdc 	bl	800656c <HAL_RCC_GetHCLKFreq>
 80065b4:	4602      	mov	r2, r0
 80065b6:	4b05      	ldr	r3, [pc, #20]	@ (80065cc <HAL_RCC_GetPCLK2Freq+0x20>)
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	0b5b      	lsrs	r3, r3, #13
 80065bc:	f003 0307 	and.w	r3, r3, #7
 80065c0:	4903      	ldr	r1, [pc, #12]	@ (80065d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80065c2:	5ccb      	ldrb	r3, [r1, r3]
 80065c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80065c8:	4618      	mov	r0, r3
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	40023800 	.word	0x40023800
 80065d0:	08010f98 	.word	0x08010f98

080065d4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b083      	sub	sp, #12
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	220f      	movs	r2, #15
 80065e2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80065e4:	4b12      	ldr	r3, [pc, #72]	@ (8006630 <HAL_RCC_GetClockConfig+0x5c>)
 80065e6:	689b      	ldr	r3, [r3, #8]
 80065e8:	f003 0203 	and.w	r2, r3, #3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80065f0:	4b0f      	ldr	r3, [pc, #60]	@ (8006630 <HAL_RCC_GetClockConfig+0x5c>)
 80065f2:	689b      	ldr	r3, [r3, #8]
 80065f4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80065fc:	4b0c      	ldr	r3, [pc, #48]	@ (8006630 <HAL_RCC_GetClockConfig+0x5c>)
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006608:	4b09      	ldr	r3, [pc, #36]	@ (8006630 <HAL_RCC_GetClockConfig+0x5c>)
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	08db      	lsrs	r3, r3, #3
 800660e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006616:	4b07      	ldr	r3, [pc, #28]	@ (8006634 <HAL_RCC_GetClockConfig+0x60>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f003 0207 	and.w	r2, r3, #7
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	601a      	str	r2, [r3, #0]
}
 8006622:	bf00      	nop
 8006624:	370c      	adds	r7, #12
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr
 800662e:	bf00      	nop
 8006630:	40023800 	.word	0x40023800
 8006634:	40023c00 	.word	0x40023c00

08006638 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2b00      	cmp	r3, #0
 8006644:	d101      	bne.n	800664a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e07b      	b.n	8006742 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800664e:	2b00      	cmp	r3, #0
 8006650:	d108      	bne.n	8006664 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800665a:	d009      	beq.n	8006670 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2200      	movs	r2, #0
 8006660:	61da      	str	r2, [r3, #28]
 8006662:	e005      	b.n	8006670 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2200      	movs	r2, #0
 8006674:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d106      	bne.n	8006690 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f7fc f964 	bl	8002958 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2202      	movs	r2, #2
 8006694:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	681a      	ldr	r2, [r3, #0]
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80066b8:	431a      	orrs	r2, r3
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	68db      	ldr	r3, [r3, #12]
 80066be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066c2:	431a      	orrs	r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	691b      	ldr	r3, [r3, #16]
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	431a      	orrs	r2, r3
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	695b      	ldr	r3, [r3, #20]
 80066d2:	f003 0301 	and.w	r3, r3, #1
 80066d6:	431a      	orrs	r2, r3
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80066e0:	431a      	orrs	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	69db      	ldr	r3, [r3, #28]
 80066e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80066ea:	431a      	orrs	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6a1b      	ldr	r3, [r3, #32]
 80066f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066f4:	ea42 0103 	orr.w	r1, r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	430a      	orrs	r2, r1
 8006706:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	699b      	ldr	r3, [r3, #24]
 800670c:	0c1b      	lsrs	r3, r3, #16
 800670e:	f003 0104 	and.w	r1, r3, #4
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006716:	f003 0210 	and.w	r2, r3, #16
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	430a      	orrs	r2, r1
 8006720:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	69da      	ldr	r2, [r3, #28]
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006730:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006740:	2300      	movs	r3, #0
}
 8006742:	4618      	mov	r0, r3
 8006744:	3708      	adds	r7, #8
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}

0800674a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800674a:	b580      	push	{r7, lr}
 800674c:	b082      	sub	sp, #8
 800674e:	af00      	add	r7, sp, #0
 8006750:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d101      	bne.n	800675c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006758:	2301      	movs	r3, #1
 800675a:	e041      	b.n	80067e0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006762:	b2db      	uxtb	r3, r3
 8006764:	2b00      	cmp	r3, #0
 8006766:	d106      	bne.n	8006776 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	2200      	movs	r2, #0
 800676c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006770:	6878      	ldr	r0, [r7, #4]
 8006772:	f000 f839 	bl	80067e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2202      	movs	r2, #2
 800677a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681a      	ldr	r2, [r3, #0]
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	3304      	adds	r3, #4
 8006786:	4619      	mov	r1, r3
 8006788:	4610      	mov	r0, r2
 800678a:	f000 f9bf 	bl	8006b0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2201      	movs	r2, #1
 8006792:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2201      	movs	r2, #1
 800679a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2201      	movs	r2, #1
 80067a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2201      	movs	r2, #1
 80067aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2201      	movs	r2, #1
 80067b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2201      	movs	r2, #1
 80067ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	2201      	movs	r2, #1
 80067c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2201      	movs	r2, #1
 80067ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	2201      	movs	r2, #1
 80067d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2201      	movs	r2, #1
 80067da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80067de:	2300      	movs	r3, #0
}
 80067e0:	4618      	mov	r0, r3
 80067e2:	3708      	adds	r7, #8
 80067e4:	46bd      	mov	sp, r7
 80067e6:	bd80      	pop	{r7, pc}

080067e8 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b083      	sub	sp, #12
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80067f0:	bf00      	nop
 80067f2:	370c      	adds	r7, #12
 80067f4:	46bd      	mov	sp, r7
 80067f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fa:	4770      	bx	lr

080067fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80067fc:	b480      	push	{r7}
 80067fe:	b085      	sub	sp, #20
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800680a:	b2db      	uxtb	r3, r3
 800680c:	2b01      	cmp	r3, #1
 800680e:	d001      	beq.n	8006814 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	e04e      	b.n	80068b2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2202      	movs	r2, #2
 8006818:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	68da      	ldr	r2, [r3, #12]
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	f042 0201 	orr.w	r2, r2, #1
 800682a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a23      	ldr	r2, [pc, #140]	@ (80068c0 <HAL_TIM_Base_Start_IT+0xc4>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d022      	beq.n	800687c <HAL_TIM_Base_Start_IT+0x80>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800683e:	d01d      	beq.n	800687c <HAL_TIM_Base_Start_IT+0x80>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a1f      	ldr	r2, [pc, #124]	@ (80068c4 <HAL_TIM_Base_Start_IT+0xc8>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d018      	beq.n	800687c <HAL_TIM_Base_Start_IT+0x80>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a1e      	ldr	r2, [pc, #120]	@ (80068c8 <HAL_TIM_Base_Start_IT+0xcc>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d013      	beq.n	800687c <HAL_TIM_Base_Start_IT+0x80>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a1c      	ldr	r2, [pc, #112]	@ (80068cc <HAL_TIM_Base_Start_IT+0xd0>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d00e      	beq.n	800687c <HAL_TIM_Base_Start_IT+0x80>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a1b      	ldr	r2, [pc, #108]	@ (80068d0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d009      	beq.n	800687c <HAL_TIM_Base_Start_IT+0x80>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a19      	ldr	r2, [pc, #100]	@ (80068d4 <HAL_TIM_Base_Start_IT+0xd8>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d004      	beq.n	800687c <HAL_TIM_Base_Start_IT+0x80>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a18      	ldr	r2, [pc, #96]	@ (80068d8 <HAL_TIM_Base_Start_IT+0xdc>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d111      	bne.n	80068a0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	689b      	ldr	r3, [r3, #8]
 8006882:	f003 0307 	and.w	r3, r3, #7
 8006886:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2b06      	cmp	r3, #6
 800688c:	d010      	beq.n	80068b0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	681a      	ldr	r2, [r3, #0]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f042 0201 	orr.w	r2, r2, #1
 800689c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800689e:	e007      	b.n	80068b0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	681a      	ldr	r2, [r3, #0]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f042 0201 	orr.w	r2, r2, #1
 80068ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3714      	adds	r7, #20
 80068b6:	46bd      	mov	sp, r7
 80068b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068bc:	4770      	bx	lr
 80068be:	bf00      	nop
 80068c0:	40010000 	.word	0x40010000
 80068c4:	40000400 	.word	0x40000400
 80068c8:	40000800 	.word	0x40000800
 80068cc:	40000c00 	.word	0x40000c00
 80068d0:	40010400 	.word	0x40010400
 80068d4:	40014000 	.word	0x40014000
 80068d8:	40001800 	.word	0x40001800

080068dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b084      	sub	sp, #16
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	68db      	ldr	r3, [r3, #12]
 80068ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d020      	beq.n	8006940 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f003 0302 	and.w	r3, r3, #2
 8006904:	2b00      	cmp	r3, #0
 8006906:	d01b      	beq.n	8006940 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f06f 0202 	mvn.w	r2, #2
 8006910:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2201      	movs	r2, #1
 8006916:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	699b      	ldr	r3, [r3, #24]
 800691e:	f003 0303 	and.w	r3, r3, #3
 8006922:	2b00      	cmp	r3, #0
 8006924:	d003      	beq.n	800692e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006926:	6878      	ldr	r0, [r7, #4]
 8006928:	f000 f8d2 	bl	8006ad0 <HAL_TIM_IC_CaptureCallback>
 800692c:	e005      	b.n	800693a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 f8c4 	bl	8006abc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 f8d5 	bl	8006ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	f003 0304 	and.w	r3, r3, #4
 8006946:	2b00      	cmp	r3, #0
 8006948:	d020      	beq.n	800698c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	f003 0304 	and.w	r3, r3, #4
 8006950:	2b00      	cmp	r3, #0
 8006952:	d01b      	beq.n	800698c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f06f 0204 	mvn.w	r2, #4
 800695c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2202      	movs	r2, #2
 8006962:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800696e:	2b00      	cmp	r3, #0
 8006970:	d003      	beq.n	800697a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f8ac 	bl	8006ad0 <HAL_TIM_IC_CaptureCallback>
 8006978:	e005      	b.n	8006986 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800697a:	6878      	ldr	r0, [r7, #4]
 800697c:	f000 f89e 	bl	8006abc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 f8af 	bl	8006ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2200      	movs	r2, #0
 800698a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	f003 0308 	and.w	r3, r3, #8
 8006992:	2b00      	cmp	r3, #0
 8006994:	d020      	beq.n	80069d8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	f003 0308 	and.w	r3, r3, #8
 800699c:	2b00      	cmp	r3, #0
 800699e:	d01b      	beq.n	80069d8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f06f 0208 	mvn.w	r2, #8
 80069a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	2204      	movs	r2, #4
 80069ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	f003 0303 	and.w	r3, r3, #3
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d003      	beq.n	80069c6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f000 f886 	bl	8006ad0 <HAL_TIM_IC_CaptureCallback>
 80069c4:	e005      	b.n	80069d2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 f878 	bl	8006abc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f000 f889 	bl	8006ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2200      	movs	r2, #0
 80069d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	f003 0310 	and.w	r3, r3, #16
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d020      	beq.n	8006a24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f003 0310 	and.w	r3, r3, #16
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d01b      	beq.n	8006a24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f06f 0210 	mvn.w	r2, #16
 80069f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2208      	movs	r2, #8
 80069fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	69db      	ldr	r3, [r3, #28]
 8006a02:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d003      	beq.n	8006a12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f860 	bl	8006ad0 <HAL_TIM_IC_CaptureCallback>
 8006a10:	e005      	b.n	8006a1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 f852 	bl	8006abc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f000 f863 	bl	8006ae4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d00c      	beq.n	8006a48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f003 0301 	and.w	r3, r3, #1
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d007      	beq.n	8006a48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f06f 0201 	mvn.w	r2, #1
 8006a40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f7fb ff02 	bl	800284c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00c      	beq.n	8006a6c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d007      	beq.n	8006a6c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 f900 	bl	8006c6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00c      	beq.n	8006a90 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d007      	beq.n	8006a90 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 f834 	bl	8006af8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	f003 0320 	and.w	r3, r3, #32
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00c      	beq.n	8006ab4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f003 0320 	and.w	r3, r3, #32
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d007      	beq.n	8006ab4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f06f 0220 	mvn.w	r2, #32
 8006aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 f8d2 	bl	8006c58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ab4:	bf00      	nop
 8006ab6:	3710      	adds	r7, #16
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ac4:	bf00      	nop
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b083      	sub	sp, #12
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006aec:	bf00      	nop
 8006aee:	370c      	adds	r7, #12
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006af8:	b480      	push	{r7}
 8006afa:	b083      	sub	sp, #12
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0a:	4770      	bx	lr

08006b0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
 8006b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	4a43      	ldr	r2, [pc, #268]	@ (8006c2c <TIM_Base_SetConfig+0x120>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d013      	beq.n	8006b4c <TIM_Base_SetConfig+0x40>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b2a:	d00f      	beq.n	8006b4c <TIM_Base_SetConfig+0x40>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a40      	ldr	r2, [pc, #256]	@ (8006c30 <TIM_Base_SetConfig+0x124>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d00b      	beq.n	8006b4c <TIM_Base_SetConfig+0x40>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	4a3f      	ldr	r2, [pc, #252]	@ (8006c34 <TIM_Base_SetConfig+0x128>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d007      	beq.n	8006b4c <TIM_Base_SetConfig+0x40>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	4a3e      	ldr	r2, [pc, #248]	@ (8006c38 <TIM_Base_SetConfig+0x12c>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d003      	beq.n	8006b4c <TIM_Base_SetConfig+0x40>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a3d      	ldr	r2, [pc, #244]	@ (8006c3c <TIM_Base_SetConfig+0x130>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d108      	bne.n	8006b5e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b52:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	685b      	ldr	r3, [r3, #4]
 8006b58:	68fa      	ldr	r2, [r7, #12]
 8006b5a:	4313      	orrs	r3, r2
 8006b5c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a32      	ldr	r2, [pc, #200]	@ (8006c2c <TIM_Base_SetConfig+0x120>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d02b      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b6c:	d027      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4a2f      	ldr	r2, [pc, #188]	@ (8006c30 <TIM_Base_SetConfig+0x124>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d023      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a2e      	ldr	r2, [pc, #184]	@ (8006c34 <TIM_Base_SetConfig+0x128>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d01f      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a2d      	ldr	r2, [pc, #180]	@ (8006c38 <TIM_Base_SetConfig+0x12c>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d01b      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a2c      	ldr	r2, [pc, #176]	@ (8006c3c <TIM_Base_SetConfig+0x130>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d017      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	4a2b      	ldr	r2, [pc, #172]	@ (8006c40 <TIM_Base_SetConfig+0x134>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d013      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a2a      	ldr	r2, [pc, #168]	@ (8006c44 <TIM_Base_SetConfig+0x138>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d00f      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a29      	ldr	r2, [pc, #164]	@ (8006c48 <TIM_Base_SetConfig+0x13c>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d00b      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a28      	ldr	r2, [pc, #160]	@ (8006c4c <TIM_Base_SetConfig+0x140>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d007      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a27      	ldr	r2, [pc, #156]	@ (8006c50 <TIM_Base_SetConfig+0x144>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d003      	beq.n	8006bbe <TIM_Base_SetConfig+0xb2>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a26      	ldr	r2, [pc, #152]	@ (8006c54 <TIM_Base_SetConfig+0x148>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d108      	bne.n	8006bd0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bc6:	683b      	ldr	r3, [r7, #0]
 8006bc8:	68db      	ldr	r3, [r3, #12]
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	4313      	orrs	r3, r2
 8006bce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	695b      	ldr	r3, [r3, #20]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	689a      	ldr	r2, [r3, #8]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a0e      	ldr	r2, [pc, #56]	@ (8006c2c <TIM_Base_SetConfig+0x120>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d003      	beq.n	8006bfe <TIM_Base_SetConfig+0xf2>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a10      	ldr	r2, [pc, #64]	@ (8006c3c <TIM_Base_SetConfig+0x130>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d103      	bne.n	8006c06 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	691a      	ldr	r2, [r3, #16]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f043 0204 	orr.w	r2, r3, #4
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2201      	movs	r2, #1
 8006c16:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	601a      	str	r2, [r3, #0]
}
 8006c1e:	bf00      	nop
 8006c20:	3714      	adds	r7, #20
 8006c22:	46bd      	mov	sp, r7
 8006c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c28:	4770      	bx	lr
 8006c2a:	bf00      	nop
 8006c2c:	40010000 	.word	0x40010000
 8006c30:	40000400 	.word	0x40000400
 8006c34:	40000800 	.word	0x40000800
 8006c38:	40000c00 	.word	0x40000c00
 8006c3c:	40010400 	.word	0x40010400
 8006c40:	40014000 	.word	0x40014000
 8006c44:	40014400 	.word	0x40014400
 8006c48:	40014800 	.word	0x40014800
 8006c4c:	40001800 	.word	0x40001800
 8006c50:	40001c00 	.word	0x40001c00
 8006c54:	40002000 	.word	0x40002000

08006c58 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b083      	sub	sp, #12
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c60:	bf00      	nop
 8006c62:	370c      	adds	r7, #12
 8006c64:	46bd      	mov	sp, r7
 8006c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6a:	4770      	bx	lr

08006c6c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b083      	sub	sp, #12
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c74:	bf00      	nop
 8006c76:	370c      	adds	r7, #12
 8006c78:	46bd      	mov	sp, r7
 8006c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7e:	4770      	bx	lr

08006c80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b082      	sub	sp, #8
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d101      	bne.n	8006c92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c8e:	2301      	movs	r3, #1
 8006c90:	e042      	b.n	8006d18 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d106      	bne.n	8006cac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ca6:	6878      	ldr	r0, [r7, #4]
 8006ca8:	f7fc f964 	bl	8002f74 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2224      	movs	r2, #36	@ 0x24
 8006cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68da      	ldr	r2, [r3, #12]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006cc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 ff6f 	bl	8007ba8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	691a      	ldr	r2, [r3, #16]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006cd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	695a      	ldr	r2, [r3, #20]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ce8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68da      	ldr	r2, [r3, #12]
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006cf8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2220      	movs	r2, #32
 8006d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2200      	movs	r2, #0
 8006d14:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006d16:	2300      	movs	r3, #0
}
 8006d18:	4618      	mov	r0, r3
 8006d1a:	3708      	adds	r7, #8
 8006d1c:	46bd      	mov	sp, r7
 8006d1e:	bd80      	pop	{r7, pc}

08006d20 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b08a      	sub	sp, #40	@ 0x28
 8006d24:	af02      	add	r7, sp, #8
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	60b9      	str	r1, [r7, #8]
 8006d2a:	603b      	str	r3, [r7, #0]
 8006d2c:	4613      	mov	r3, r2
 8006d2e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006d30:	2300      	movs	r3, #0
 8006d32:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d3a:	b2db      	uxtb	r3, r3
 8006d3c:	2b20      	cmp	r3, #32
 8006d3e:	d175      	bne.n	8006e2c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d002      	beq.n	8006d4c <HAL_UART_Transmit+0x2c>
 8006d46:	88fb      	ldrh	r3, [r7, #6]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d101      	bne.n	8006d50 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e06e      	b.n	8006e2e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	2200      	movs	r2, #0
 8006d54:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	2221      	movs	r2, #33	@ 0x21
 8006d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006d5e:	f7fc fc33 	bl	80035c8 <HAL_GetTick>
 8006d62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	88fa      	ldrh	r2, [r7, #6]
 8006d68:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	88fa      	ldrh	r2, [r7, #6]
 8006d6e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d78:	d108      	bne.n	8006d8c <HAL_UART_Transmit+0x6c>
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	691b      	ldr	r3, [r3, #16]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d104      	bne.n	8006d8c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006d82:	2300      	movs	r3, #0
 8006d84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006d86:	68bb      	ldr	r3, [r7, #8]
 8006d88:	61bb      	str	r3, [r7, #24]
 8006d8a:	e003      	b.n	8006d94 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006d8c:	68bb      	ldr	r3, [r7, #8]
 8006d8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006d90:	2300      	movs	r3, #0
 8006d92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006d94:	e02e      	b.n	8006df4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	9300      	str	r3, [sp, #0]
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	2180      	movs	r1, #128	@ 0x80
 8006da0:	68f8      	ldr	r0, [r7, #12]
 8006da2:	f000 fc3f 	bl	8007624 <UART_WaitOnFlagUntilTimeout>
 8006da6:	4603      	mov	r3, r0
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d005      	beq.n	8006db8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	2220      	movs	r2, #32
 8006db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006db4:	2303      	movs	r3, #3
 8006db6:	e03a      	b.n	8006e2e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d10b      	bne.n	8006dd6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	881b      	ldrh	r3, [r3, #0]
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006dcc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006dce:	69bb      	ldr	r3, [r7, #24]
 8006dd0:	3302      	adds	r3, #2
 8006dd2:	61bb      	str	r3, [r7, #24]
 8006dd4:	e007      	b.n	8006de6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	781a      	ldrb	r2, [r3, #0]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	3301      	adds	r3, #1
 8006de4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	3b01      	subs	r3, #1
 8006dee:	b29a      	uxth	r2, r3
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006df8:	b29b      	uxth	r3, r3
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d1cb      	bne.n	8006d96 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	9300      	str	r3, [sp, #0]
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	2200      	movs	r2, #0
 8006e06:	2140      	movs	r1, #64	@ 0x40
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f000 fc0b 	bl	8007624 <UART_WaitOnFlagUntilTimeout>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d005      	beq.n	8006e20 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	2220      	movs	r2, #32
 8006e18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006e1c:	2303      	movs	r3, #3
 8006e1e:	e006      	b.n	8006e2e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2220      	movs	r2, #32
 8006e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006e28:	2300      	movs	r3, #0
 8006e2a:	e000      	b.n	8006e2e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006e2c:	2302      	movs	r3, #2
  }
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3720      	adds	r7, #32
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}

08006e36 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e36:	b580      	push	{r7, lr}
 8006e38:	b084      	sub	sp, #16
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	60f8      	str	r0, [r7, #12]
 8006e3e:	60b9      	str	r1, [r7, #8]
 8006e40:	4613      	mov	r3, r2
 8006e42:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	2b20      	cmp	r3, #32
 8006e4e:	d112      	bne.n	8006e76 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d002      	beq.n	8006e5c <HAL_UART_Receive_DMA+0x26>
 8006e56:	88fb      	ldrh	r3, [r7, #6]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d101      	bne.n	8006e60 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e00b      	b.n	8006e78 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	2200      	movs	r2, #0
 8006e64:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006e66:	88fb      	ldrh	r3, [r7, #6]
 8006e68:	461a      	mov	r2, r3
 8006e6a:	68b9      	ldr	r1, [r7, #8]
 8006e6c:	68f8      	ldr	r0, [r7, #12]
 8006e6e:	f000 fc33 	bl	80076d8 <UART_Start_Receive_DMA>
 8006e72:	4603      	mov	r3, r0
 8006e74:	e000      	b.n	8006e78 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006e76:	2302      	movs	r3, #2
  }
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3710      	adds	r7, #16
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}

08006e80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b0ba      	sub	sp, #232	@ 0xe8
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	68db      	ldr	r3, [r3, #12]
 8006e98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	695b      	ldr	r3, [r3, #20]
 8006ea2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006eac:	2300      	movs	r3, #0
 8006eae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb6:	f003 030f 	and.w	r3, r3, #15
 8006eba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006ebe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d10f      	bne.n	8006ee6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ec6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eca:	f003 0320 	and.w	r3, r3, #32
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d009      	beq.n	8006ee6 <HAL_UART_IRQHandler+0x66>
 8006ed2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ed6:	f003 0320 	and.w	r3, r3, #32
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d003      	beq.n	8006ee6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f000 fda4 	bl	8007a2c <UART_Receive_IT>
      return;
 8006ee4:	e273      	b.n	80073ce <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006ee6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f000 80de 	beq.w	80070ac <HAL_UART_IRQHandler+0x22c>
 8006ef0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ef4:	f003 0301 	and.w	r3, r3, #1
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d106      	bne.n	8006f0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f00:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f000 80d1 	beq.w	80070ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006f0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f0e:	f003 0301 	and.w	r3, r3, #1
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d00b      	beq.n	8006f2e <HAL_UART_IRQHandler+0xae>
 8006f16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d005      	beq.n	8006f2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f26:	f043 0201 	orr.w	r2, r3, #1
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f32:	f003 0304 	and.w	r3, r3, #4
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d00b      	beq.n	8006f52 <HAL_UART_IRQHandler+0xd2>
 8006f3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d005      	beq.n	8006f52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f4a:	f043 0202 	orr.w	r2, r3, #2
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f56:	f003 0302 	and.w	r3, r3, #2
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00b      	beq.n	8006f76 <HAL_UART_IRQHandler+0xf6>
 8006f5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f62:	f003 0301 	and.w	r3, r3, #1
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d005      	beq.n	8006f76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f6e:	f043 0204 	orr.w	r2, r3, #4
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f7a:	f003 0308 	and.w	r3, r3, #8
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d011      	beq.n	8006fa6 <HAL_UART_IRQHandler+0x126>
 8006f82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f86:	f003 0320 	and.w	r3, r3, #32
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d105      	bne.n	8006f9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f92:	f003 0301 	and.w	r3, r3, #1
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d005      	beq.n	8006fa6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f9e:	f043 0208 	orr.w	r2, r3, #8
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f000 820a 	beq.w	80073c4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fb4:	f003 0320 	and.w	r3, r3, #32
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d008      	beq.n	8006fce <HAL_UART_IRQHandler+0x14e>
 8006fbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fc0:	f003 0320 	and.w	r3, r3, #32
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d002      	beq.n	8006fce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f000 fd2f 	bl	8007a2c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	695b      	ldr	r3, [r3, #20]
 8006fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fd8:	2b40      	cmp	r3, #64	@ 0x40
 8006fda:	bf0c      	ite	eq
 8006fdc:	2301      	moveq	r3, #1
 8006fde:	2300      	movne	r3, #0
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fea:	f003 0308 	and.w	r3, r3, #8
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d103      	bne.n	8006ffa <HAL_UART_IRQHandler+0x17a>
 8006ff2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d04f      	beq.n	800709a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 fc3a 	bl	8007874 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	695b      	ldr	r3, [r3, #20]
 8007006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800700a:	2b40      	cmp	r3, #64	@ 0x40
 800700c:	d141      	bne.n	8007092 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	3314      	adds	r3, #20
 8007014:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007018:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800701c:	e853 3f00 	ldrex	r3, [r3]
 8007020:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007024:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007028:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800702c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	3314      	adds	r3, #20
 8007036:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800703a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800703e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007042:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007046:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800704a:	e841 2300 	strex	r3, r2, [r1]
 800704e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007052:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d1d9      	bne.n	800700e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800705e:	2b00      	cmp	r3, #0
 8007060:	d013      	beq.n	800708a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007066:	4a8a      	ldr	r2, [pc, #552]	@ (8007290 <HAL_UART_IRQHandler+0x410>)
 8007068:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800706e:	4618      	mov	r0, r3
 8007070:	f7fc fd32 	bl	8003ad8 <HAL_DMA_Abort_IT>
 8007074:	4603      	mov	r3, r0
 8007076:	2b00      	cmp	r3, #0
 8007078:	d016      	beq.n	80070a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800707e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8007084:	4610      	mov	r0, r2
 8007086:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007088:	e00e      	b.n	80070a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 f9b6 	bl	80073fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007090:	e00a      	b.n	80070a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f000 f9b2 	bl	80073fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007098:	e006      	b.n	80070a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f000 f9ae 	bl	80073fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80070a6:	e18d      	b.n	80073c4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070a8:	bf00      	nop
    return;
 80070aa:	e18b      	b.n	80073c4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	f040 8167 	bne.w	8007384 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80070b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070ba:	f003 0310 	and.w	r3, r3, #16
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f000 8160 	beq.w	8007384 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80070c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070c8:	f003 0310 	and.w	r3, r3, #16
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	f000 8159 	beq.w	8007384 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070d2:	2300      	movs	r3, #0
 80070d4:	60bb      	str	r3, [r7, #8]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	60bb      	str	r3, [r7, #8]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	60bb      	str	r3, [r7, #8]
 80070e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	695b      	ldr	r3, [r3, #20]
 80070ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070f2:	2b40      	cmp	r3, #64	@ 0x40
 80070f4:	f040 80ce 	bne.w	8007294 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007104:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007108:	2b00      	cmp	r3, #0
 800710a:	f000 80a9 	beq.w	8007260 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007112:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007116:	429a      	cmp	r2, r3
 8007118:	f080 80a2 	bcs.w	8007260 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007122:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007128:	69db      	ldr	r3, [r3, #28]
 800712a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800712e:	f000 8088 	beq.w	8007242 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	330c      	adds	r3, #12
 8007138:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007140:	e853 3f00 	ldrex	r3, [r3]
 8007144:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007148:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800714c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007150:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	330c      	adds	r3, #12
 800715a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800715e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007162:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007166:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800716a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800716e:	e841 2300 	strex	r3, r2, [r1]
 8007172:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007176:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800717a:	2b00      	cmp	r3, #0
 800717c:	d1d9      	bne.n	8007132 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	3314      	adds	r3, #20
 8007184:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007186:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007188:	e853 3f00 	ldrex	r3, [r3]
 800718c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800718e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007190:	f023 0301 	bic.w	r3, r3, #1
 8007194:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	3314      	adds	r3, #20
 800719e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80071a2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80071a6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80071aa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80071ae:	e841 2300 	strex	r3, r2, [r1]
 80071b2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80071b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1e1      	bne.n	800717e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	3314      	adds	r3, #20
 80071c0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071c4:	e853 3f00 	ldrex	r3, [r3]
 80071c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80071ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071d0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	3314      	adds	r3, #20
 80071da:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80071de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80071e0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80071e4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80071e6:	e841 2300 	strex	r3, r2, [r1]
 80071ea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80071ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1e3      	bne.n	80071ba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2220      	movs	r2, #32
 80071f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	2200      	movs	r2, #0
 80071fe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	330c      	adds	r3, #12
 8007206:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800720a:	e853 3f00 	ldrex	r3, [r3]
 800720e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007210:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007212:	f023 0310 	bic.w	r3, r3, #16
 8007216:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	330c      	adds	r3, #12
 8007220:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007224:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007226:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007228:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800722a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800722c:	e841 2300 	strex	r3, r2, [r1]
 8007230:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007232:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007234:	2b00      	cmp	r3, #0
 8007236:	d1e3      	bne.n	8007200 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800723c:	4618      	mov	r0, r3
 800723e:	f7fc fbdb 	bl	80039f8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2202      	movs	r2, #2
 8007246:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007250:	b29b      	uxth	r3, r3
 8007252:	1ad3      	subs	r3, r2, r3
 8007254:	b29b      	uxth	r3, r3
 8007256:	4619      	mov	r1, r3
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 f8d9 	bl	8007410 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800725e:	e0b3      	b.n	80073c8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007264:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007268:	429a      	cmp	r2, r3
 800726a:	f040 80ad 	bne.w	80073c8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007272:	69db      	ldr	r3, [r3, #28]
 8007274:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007278:	f040 80a6 	bne.w	80073c8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2202      	movs	r2, #2
 8007280:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007286:	4619      	mov	r1, r3
 8007288:	6878      	ldr	r0, [r7, #4]
 800728a:	f000 f8c1 	bl	8007410 <HAL_UARTEx_RxEventCallback>
      return;
 800728e:	e09b      	b.n	80073c8 <HAL_UART_IRQHandler+0x548>
 8007290:	0800793b 	.word	0x0800793b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800729c:	b29b      	uxth	r3, r3
 800729e:	1ad3      	subs	r3, r2, r3
 80072a0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	f000 808e 	beq.w	80073cc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80072b0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 8089 	beq.w	80073cc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	330c      	adds	r3, #12
 80072c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072c4:	e853 3f00 	ldrex	r3, [r3]
 80072c8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	330c      	adds	r3, #12
 80072da:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80072de:	647a      	str	r2, [r7, #68]	@ 0x44
 80072e0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072e2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072e6:	e841 2300 	strex	r3, r2, [r1]
 80072ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d1e3      	bne.n	80072ba <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	3314      	adds	r3, #20
 80072f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072fc:	e853 3f00 	ldrex	r3, [r3]
 8007300:	623b      	str	r3, [r7, #32]
   return(result);
 8007302:	6a3b      	ldr	r3, [r7, #32]
 8007304:	f023 0301 	bic.w	r3, r3, #1
 8007308:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	3314      	adds	r3, #20
 8007312:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007316:	633a      	str	r2, [r7, #48]	@ 0x30
 8007318:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800731a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800731c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800731e:	e841 2300 	strex	r3, r2, [r1]
 8007322:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1e3      	bne.n	80072f2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2220      	movs	r2, #32
 800732e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2200      	movs	r2, #0
 8007336:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	330c      	adds	r3, #12
 800733e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	e853 3f00 	ldrex	r3, [r3]
 8007346:	60fb      	str	r3, [r7, #12]
   return(result);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f023 0310 	bic.w	r3, r3, #16
 800734e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	330c      	adds	r3, #12
 8007358:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800735c:	61fa      	str	r2, [r7, #28]
 800735e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007360:	69b9      	ldr	r1, [r7, #24]
 8007362:	69fa      	ldr	r2, [r7, #28]
 8007364:	e841 2300 	strex	r3, r2, [r1]
 8007368:	617b      	str	r3, [r7, #20]
   return(result);
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d1e3      	bne.n	8007338 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2202      	movs	r2, #2
 8007374:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007376:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800737a:	4619      	mov	r1, r3
 800737c:	6878      	ldr	r0, [r7, #4]
 800737e:	f000 f847 	bl	8007410 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007382:	e023      	b.n	80073cc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007384:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007388:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800738c:	2b00      	cmp	r3, #0
 800738e:	d009      	beq.n	80073a4 <HAL_UART_IRQHandler+0x524>
 8007390:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007394:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007398:	2b00      	cmp	r3, #0
 800739a:	d003      	beq.n	80073a4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f000 fadd 	bl	800795c <UART_Transmit_IT>
    return;
 80073a2:	e014      	b.n	80073ce <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80073a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d00e      	beq.n	80073ce <HAL_UART_IRQHandler+0x54e>
 80073b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d008      	beq.n	80073ce <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80073bc:	6878      	ldr	r0, [r7, #4]
 80073be:	f000 fb1d 	bl	80079fc <UART_EndTransmit_IT>
    return;
 80073c2:	e004      	b.n	80073ce <HAL_UART_IRQHandler+0x54e>
    return;
 80073c4:	bf00      	nop
 80073c6:	e002      	b.n	80073ce <HAL_UART_IRQHandler+0x54e>
      return;
 80073c8:	bf00      	nop
 80073ca:	e000      	b.n	80073ce <HAL_UART_IRQHandler+0x54e>
      return;
 80073cc:	bf00      	nop
  }
}
 80073ce:	37e8      	adds	r7, #232	@ 0xe8
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}

080073d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b083      	sub	sp, #12
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b083      	sub	sp, #12
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80073f0:	bf00      	nop
 80073f2:	370c      	adds	r7, #12
 80073f4:	46bd      	mov	sp, r7
 80073f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fa:	4770      	bx	lr

080073fc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80073fc:	b480      	push	{r7}
 80073fe:	b083      	sub	sp, #12
 8007400:	af00      	add	r7, sp, #0
 8007402:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007404:	bf00      	nop
 8007406:	370c      	adds	r7, #12
 8007408:	46bd      	mov	sp, r7
 800740a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740e:	4770      	bx	lr

08007410 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	460b      	mov	r3, r1
 800741a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800741c:	bf00      	nop
 800741e:	370c      	adds	r7, #12
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr

08007428 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007428:	b580      	push	{r7, lr}
 800742a:	b09c      	sub	sp, #112	@ 0x70
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007434:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007440:	2b00      	cmp	r3, #0
 8007442:	d172      	bne.n	800752a <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007444:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007446:	2200      	movs	r2, #0
 8007448:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800744a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	330c      	adds	r3, #12
 8007450:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007452:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007454:	e853 3f00 	ldrex	r3, [r3]
 8007458:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800745a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800745c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007460:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007462:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	330c      	adds	r3, #12
 8007468:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800746a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800746c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800746e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007470:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007472:	e841 2300 	strex	r3, r2, [r1]
 8007476:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007478:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800747a:	2b00      	cmp	r3, #0
 800747c:	d1e5      	bne.n	800744a <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800747e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	3314      	adds	r3, #20
 8007484:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007488:	e853 3f00 	ldrex	r3, [r3]
 800748c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800748e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007490:	f023 0301 	bic.w	r3, r3, #1
 8007494:	667b      	str	r3, [r7, #100]	@ 0x64
 8007496:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	3314      	adds	r3, #20
 800749c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800749e:	647a      	str	r2, [r7, #68]	@ 0x44
 80074a0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80074a4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80074a6:	e841 2300 	strex	r3, r2, [r1]
 80074aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80074ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1e5      	bne.n	800747e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80074b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	3314      	adds	r3, #20
 80074b8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074bc:	e853 3f00 	ldrex	r3, [r3]
 80074c0:	623b      	str	r3, [r7, #32]
   return(result);
 80074c2:	6a3b      	ldr	r3, [r7, #32]
 80074c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80074c8:	663b      	str	r3, [r7, #96]	@ 0x60
 80074ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	3314      	adds	r3, #20
 80074d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80074d2:	633a      	str	r2, [r7, #48]	@ 0x30
 80074d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80074d8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074da:	e841 2300 	strex	r3, r2, [r1]
 80074de:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1e5      	bne.n	80074b2 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80074e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074e8:	2220      	movs	r2, #32
 80074ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074f2:	2b01      	cmp	r3, #1
 80074f4:	d119      	bne.n	800752a <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074f6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	330c      	adds	r3, #12
 80074fc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	e853 3f00 	ldrex	r3, [r3]
 8007504:	60fb      	str	r3, [r7, #12]
   return(result);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f023 0310 	bic.w	r3, r3, #16
 800750c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800750e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	330c      	adds	r3, #12
 8007514:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007516:	61fa      	str	r2, [r7, #28]
 8007518:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751a:	69b9      	ldr	r1, [r7, #24]
 800751c:	69fa      	ldr	r2, [r7, #28]
 800751e:	e841 2300 	strex	r3, r2, [r1]
 8007522:	617b      	str	r3, [r7, #20]
   return(result);
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1e5      	bne.n	80074f6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800752a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800752c:	2200      	movs	r2, #0
 800752e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007530:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007534:	2b01      	cmp	r3, #1
 8007536:	d106      	bne.n	8007546 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007538:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800753a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800753c:	4619      	mov	r1, r3
 800753e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007540:	f7ff ff66 	bl	8007410 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007544:	e002      	b.n	800754c <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007546:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007548:	f7fb f948 	bl	80027dc <HAL_UART_RxCpltCallback>
}
 800754c:	bf00      	nop
 800754e:	3770      	adds	r7, #112	@ 0x70
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}

08007554 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b084      	sub	sp, #16
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007560:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	2201      	movs	r2, #1
 8007566:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800756c:	2b01      	cmp	r3, #1
 800756e:	d108      	bne.n	8007582 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007574:	085b      	lsrs	r3, r3, #1
 8007576:	b29b      	uxth	r3, r3
 8007578:	4619      	mov	r1, r3
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	f7ff ff48 	bl	8007410 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007580:	e002      	b.n	8007588 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8007582:	68f8      	ldr	r0, [r7, #12]
 8007584:	f7ff ff30 	bl	80073e8 <HAL_UART_RxHalfCpltCallback>
}
 8007588:	bf00      	nop
 800758a:	3710      	adds	r7, #16
 800758c:	46bd      	mov	sp, r7
 800758e:	bd80      	pop	{r7, pc}

08007590 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007598:	2300      	movs	r3, #0
 800759a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075a0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	695b      	ldr	r3, [r3, #20]
 80075a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075ac:	2b80      	cmp	r3, #128	@ 0x80
 80075ae:	bf0c      	ite	eq
 80075b0:	2301      	moveq	r3, #1
 80075b2:	2300      	movne	r3, #0
 80075b4:	b2db      	uxtb	r3, r3
 80075b6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b21      	cmp	r3, #33	@ 0x21
 80075c2:	d108      	bne.n	80075d6 <UART_DMAError+0x46>
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d005      	beq.n	80075d6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	2200      	movs	r2, #0
 80075ce:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80075d0:	68b8      	ldr	r0, [r7, #8]
 80075d2:	f000 f927 	bl	8007824 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80075d6:	68bb      	ldr	r3, [r7, #8]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	695b      	ldr	r3, [r3, #20]
 80075dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075e0:	2b40      	cmp	r3, #64	@ 0x40
 80075e2:	bf0c      	ite	eq
 80075e4:	2301      	moveq	r3, #1
 80075e6:	2300      	movne	r3, #0
 80075e8:	b2db      	uxtb	r3, r3
 80075ea:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80075f2:	b2db      	uxtb	r3, r3
 80075f4:	2b22      	cmp	r3, #34	@ 0x22
 80075f6:	d108      	bne.n	800760a <UART_DMAError+0x7a>
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d005      	beq.n	800760a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80075fe:	68bb      	ldr	r3, [r7, #8]
 8007600:	2200      	movs	r2, #0
 8007602:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8007604:	68b8      	ldr	r0, [r7, #8]
 8007606:	f000 f935 	bl	8007874 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800760e:	f043 0210 	orr.w	r2, r3, #16
 8007612:	68bb      	ldr	r3, [r7, #8]
 8007614:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007616:	68b8      	ldr	r0, [r7, #8]
 8007618:	f7ff fef0 	bl	80073fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800761c:	bf00      	nop
 800761e:	3710      	adds	r7, #16
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b086      	sub	sp, #24
 8007628:	af00      	add	r7, sp, #0
 800762a:	60f8      	str	r0, [r7, #12]
 800762c:	60b9      	str	r1, [r7, #8]
 800762e:	603b      	str	r3, [r7, #0]
 8007630:	4613      	mov	r3, r2
 8007632:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007634:	e03b      	b.n	80076ae <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007636:	6a3b      	ldr	r3, [r7, #32]
 8007638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800763c:	d037      	beq.n	80076ae <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800763e:	f7fb ffc3 	bl	80035c8 <HAL_GetTick>
 8007642:	4602      	mov	r2, r0
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	6a3a      	ldr	r2, [r7, #32]
 800764a:	429a      	cmp	r2, r3
 800764c:	d302      	bcc.n	8007654 <UART_WaitOnFlagUntilTimeout+0x30>
 800764e:	6a3b      	ldr	r3, [r7, #32]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d101      	bne.n	8007658 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007654:	2303      	movs	r3, #3
 8007656:	e03a      	b.n	80076ce <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	68db      	ldr	r3, [r3, #12]
 800765e:	f003 0304 	and.w	r3, r3, #4
 8007662:	2b00      	cmp	r3, #0
 8007664:	d023      	beq.n	80076ae <UART_WaitOnFlagUntilTimeout+0x8a>
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	2b80      	cmp	r3, #128	@ 0x80
 800766a:	d020      	beq.n	80076ae <UART_WaitOnFlagUntilTimeout+0x8a>
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	2b40      	cmp	r3, #64	@ 0x40
 8007670:	d01d      	beq.n	80076ae <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	f003 0308 	and.w	r3, r3, #8
 800767c:	2b08      	cmp	r3, #8
 800767e:	d116      	bne.n	80076ae <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007680:	2300      	movs	r3, #0
 8007682:	617b      	str	r3, [r7, #20]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	617b      	str	r3, [r7, #20]
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	685b      	ldr	r3, [r3, #4]
 8007692:	617b      	str	r3, [r7, #20]
 8007694:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007696:	68f8      	ldr	r0, [r7, #12]
 8007698:	f000 f8ec 	bl	8007874 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2208      	movs	r2, #8
 80076a0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	e00f      	b.n	80076ce <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	4013      	ands	r3, r2
 80076b8:	68ba      	ldr	r2, [r7, #8]
 80076ba:	429a      	cmp	r2, r3
 80076bc:	bf0c      	ite	eq
 80076be:	2301      	moveq	r3, #1
 80076c0:	2300      	movne	r3, #0
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	461a      	mov	r2, r3
 80076c6:	79fb      	ldrb	r3, [r7, #7]
 80076c8:	429a      	cmp	r2, r3
 80076ca:	d0b4      	beq.n	8007636 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80076cc:	2300      	movs	r3, #0
}
 80076ce:	4618      	mov	r0, r3
 80076d0:	3718      	adds	r7, #24
 80076d2:	46bd      	mov	sp, r7
 80076d4:	bd80      	pop	{r7, pc}
	...

080076d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b098      	sub	sp, #96	@ 0x60
 80076dc:	af00      	add	r7, sp, #0
 80076de:	60f8      	str	r0, [r7, #12]
 80076e0:	60b9      	str	r1, [r7, #8]
 80076e2:	4613      	mov	r3, r2
 80076e4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	88fa      	ldrh	r2, [r7, #6]
 80076f0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2200      	movs	r2, #0
 80076f6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	2222      	movs	r2, #34	@ 0x22
 80076fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007704:	4a44      	ldr	r2, [pc, #272]	@ (8007818 <UART_Start_Receive_DMA+0x140>)
 8007706:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800770c:	4a43      	ldr	r2, [pc, #268]	@ (800781c <UART_Start_Receive_DMA+0x144>)
 800770e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007714:	4a42      	ldr	r2, [pc, #264]	@ (8007820 <UART_Start_Receive_DMA+0x148>)
 8007716:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800771c:	2200      	movs	r2, #0
 800771e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007720:	f107 0308 	add.w	r3, r7, #8
 8007724:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	3304      	adds	r3, #4
 8007730:	4619      	mov	r1, r3
 8007732:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007734:	681a      	ldr	r2, [r3, #0]
 8007736:	88fb      	ldrh	r3, [r7, #6]
 8007738:	f7fc f906 	bl	8003948 <HAL_DMA_Start_IT>
 800773c:	4603      	mov	r3, r0
 800773e:	2b00      	cmp	r3, #0
 8007740:	d008      	beq.n	8007754 <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2210      	movs	r2, #16
 8007746:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	2220      	movs	r2, #32
 800774c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8007750:	2301      	movs	r3, #1
 8007752:	e05d      	b.n	8007810 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007754:	2300      	movs	r3, #0
 8007756:	613b      	str	r3, [r7, #16]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	613b      	str	r3, [r7, #16]
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	613b      	str	r3, [r7, #16]
 8007768:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	691b      	ldr	r3, [r3, #16]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d019      	beq.n	80077a6 <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	330c      	adds	r3, #12
 8007778:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800777a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800777c:	e853 3f00 	ldrex	r3, [r3]
 8007780:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007782:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007784:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007788:	65bb      	str	r3, [r7, #88]	@ 0x58
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	330c      	adds	r3, #12
 8007790:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007792:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007794:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007796:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8007798:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800779a:	e841 2300 	strex	r3, r2, [r1]
 800779e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80077a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d1e5      	bne.n	8007772 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	3314      	adds	r3, #20
 80077ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b0:	e853 3f00 	ldrex	r3, [r3]
 80077b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80077b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b8:	f043 0301 	orr.w	r3, r3, #1
 80077bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	3314      	adds	r3, #20
 80077c4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80077c6:	63ba      	str	r2, [r7, #56]	@ 0x38
 80077c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ca:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80077cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077ce:	e841 2300 	strex	r3, r2, [r1]
 80077d2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d1e5      	bne.n	80077a6 <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3314      	adds	r3, #20
 80077e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e2:	69bb      	ldr	r3, [r7, #24]
 80077e4:	e853 3f00 	ldrex	r3, [r3]
 80077e8:	617b      	str	r3, [r7, #20]
   return(result);
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077f0:	653b      	str	r3, [r7, #80]	@ 0x50
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	3314      	adds	r3, #20
 80077f8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80077fa:	627a      	str	r2, [r7, #36]	@ 0x24
 80077fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077fe:	6a39      	ldr	r1, [r7, #32]
 8007800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007802:	e841 2300 	strex	r3, r2, [r1]
 8007806:	61fb      	str	r3, [r7, #28]
   return(result);
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d1e5      	bne.n	80077da <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800780e:	2300      	movs	r3, #0
}
 8007810:	4618      	mov	r0, r3
 8007812:	3760      	adds	r7, #96	@ 0x60
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}
 8007818:	08007429 	.word	0x08007429
 800781c:	08007555 	.word	0x08007555
 8007820:	08007591 	.word	0x08007591

08007824 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007824:	b480      	push	{r7}
 8007826:	b089      	sub	sp, #36	@ 0x24
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	330c      	adds	r3, #12
 8007832:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	e853 3f00 	ldrex	r3, [r3]
 800783a:	60bb      	str	r3, [r7, #8]
   return(result);
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007842:	61fb      	str	r3, [r7, #28]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	330c      	adds	r3, #12
 800784a:	69fa      	ldr	r2, [r7, #28]
 800784c:	61ba      	str	r2, [r7, #24]
 800784e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007850:	6979      	ldr	r1, [r7, #20]
 8007852:	69ba      	ldr	r2, [r7, #24]
 8007854:	e841 2300 	strex	r3, r2, [r1]
 8007858:	613b      	str	r3, [r7, #16]
   return(result);
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d1e5      	bne.n	800782c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2220      	movs	r2, #32
 8007864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8007868:	bf00      	nop
 800786a:	3724      	adds	r7, #36	@ 0x24
 800786c:	46bd      	mov	sp, r7
 800786e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007872:	4770      	bx	lr

08007874 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007874:	b480      	push	{r7}
 8007876:	b095      	sub	sp, #84	@ 0x54
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	330c      	adds	r3, #12
 8007882:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007886:	e853 3f00 	ldrex	r3, [r3]
 800788a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800788c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800788e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007892:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	330c      	adds	r3, #12
 800789a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800789c:	643a      	str	r2, [r7, #64]	@ 0x40
 800789e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80078a4:	e841 2300 	strex	r3, r2, [r1]
 80078a8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d1e5      	bne.n	800787c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	3314      	adds	r3, #20
 80078b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b8:	6a3b      	ldr	r3, [r7, #32]
 80078ba:	e853 3f00 	ldrex	r3, [r3]
 80078be:	61fb      	str	r3, [r7, #28]
   return(result);
 80078c0:	69fb      	ldr	r3, [r7, #28]
 80078c2:	f023 0301 	bic.w	r3, r3, #1
 80078c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	3314      	adds	r3, #20
 80078ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078d8:	e841 2300 	strex	r3, r2, [r1]
 80078dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d1e5      	bne.n	80078b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d119      	bne.n	8007920 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	330c      	adds	r3, #12
 80078f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	e853 3f00 	ldrex	r3, [r3]
 80078fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	f023 0310 	bic.w	r3, r3, #16
 8007902:	647b      	str	r3, [r7, #68]	@ 0x44
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	330c      	adds	r3, #12
 800790a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800790c:	61ba      	str	r2, [r7, #24]
 800790e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007910:	6979      	ldr	r1, [r7, #20]
 8007912:	69ba      	ldr	r2, [r7, #24]
 8007914:	e841 2300 	strex	r3, r2, [r1]
 8007918:	613b      	str	r3, [r7, #16]
   return(result);
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1e5      	bne.n	80078ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	2220      	movs	r2, #32
 8007924:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800792e:	bf00      	nop
 8007930:	3754      	adds	r7, #84	@ 0x54
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr

0800793a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800793a:	b580      	push	{r7, lr}
 800793c:	b084      	sub	sp, #16
 800793e:	af00      	add	r7, sp, #0
 8007940:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007946:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2200      	movs	r2, #0
 800794c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800794e:	68f8      	ldr	r0, [r7, #12]
 8007950:	f7ff fd54 	bl	80073fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007954:	bf00      	nop
 8007956:	3710      	adds	r7, #16
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800795c:	b480      	push	{r7}
 800795e:	b085      	sub	sp, #20
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800796a:	b2db      	uxtb	r3, r3
 800796c:	2b21      	cmp	r3, #33	@ 0x21
 800796e:	d13e      	bne.n	80079ee <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007978:	d114      	bne.n	80079a4 <UART_Transmit_IT+0x48>
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	691b      	ldr	r3, [r3, #16]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d110      	bne.n	80079a4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6a1b      	ldr	r3, [r3, #32]
 8007986:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	881b      	ldrh	r3, [r3, #0]
 800798c:	461a      	mov	r2, r3
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007996:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6a1b      	ldr	r3, [r3, #32]
 800799c:	1c9a      	adds	r2, r3, #2
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	621a      	str	r2, [r3, #32]
 80079a2:	e008      	b.n	80079b6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6a1b      	ldr	r3, [r3, #32]
 80079a8:	1c59      	adds	r1, r3, #1
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	6211      	str	r1, [r2, #32]
 80079ae:	781a      	ldrb	r2, [r3, #0]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	3b01      	subs	r3, #1
 80079be:	b29b      	uxth	r3, r3
 80079c0:	687a      	ldr	r2, [r7, #4]
 80079c2:	4619      	mov	r1, r3
 80079c4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d10f      	bne.n	80079ea <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68da      	ldr	r2, [r3, #12]
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80079d8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	68da      	ldr	r2, [r3, #12]
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079e8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079ea:	2300      	movs	r3, #0
 80079ec:	e000      	b.n	80079f0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079ee:	2302      	movs	r3, #2
  }
}
 80079f0:	4618      	mov	r0, r3
 80079f2:	3714      	adds	r7, #20
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr

080079fc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68da      	ldr	r2, [r3, #12]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a12:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2220      	movs	r2, #32
 8007a18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	f7ff fcd9 	bl	80073d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a22:	2300      	movs	r3, #0
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	3708      	adds	r7, #8
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bd80      	pop	{r7, pc}

08007a2c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b08c      	sub	sp, #48	@ 0x30
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007a34:	2300      	movs	r3, #0
 8007a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007a38:	2300      	movs	r3, #0
 8007a3a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a42:	b2db      	uxtb	r3, r3
 8007a44:	2b22      	cmp	r3, #34	@ 0x22
 8007a46:	f040 80aa 	bne.w	8007b9e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	689b      	ldr	r3, [r3, #8]
 8007a4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a52:	d115      	bne.n	8007a80 <UART_Receive_IT+0x54>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	691b      	ldr	r3, [r3, #16]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d111      	bne.n	8007a80 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a60:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	b29b      	uxth	r3, r3
 8007a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a6e:	b29a      	uxth	r2, r3
 8007a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a72:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a78:	1c9a      	adds	r2, r3, #2
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a7e:	e024      	b.n	8007aca <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a8e:	d007      	beq.n	8007aa0 <UART_Receive_IT+0x74>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d10a      	bne.n	8007aae <UART_Receive_IT+0x82>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d106      	bne.n	8007aae <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	b2da      	uxtb	r2, r3
 8007aa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007aaa:	701a      	strb	r2, [r3, #0]
 8007aac:	e008      	b.n	8007ac0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	685b      	ldr	r3, [r3, #4]
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007aba:	b2da      	uxtb	r2, r3
 8007abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007abe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ac4:	1c5a      	adds	r2, r3, #1
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ace:	b29b      	uxth	r3, r3
 8007ad0:	3b01      	subs	r3, #1
 8007ad2:	b29b      	uxth	r3, r3
 8007ad4:	687a      	ldr	r2, [r7, #4]
 8007ad6:	4619      	mov	r1, r3
 8007ad8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d15d      	bne.n	8007b9a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	68da      	ldr	r2, [r3, #12]
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f022 0220 	bic.w	r2, r2, #32
 8007aec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	68da      	ldr	r2, [r3, #12]
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007afc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	695a      	ldr	r2, [r3, #20]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f022 0201 	bic.w	r2, r2, #1
 8007b0c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2220      	movs	r2, #32
 8007b12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d135      	bne.n	8007b90 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	330c      	adds	r3, #12
 8007b30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	e853 3f00 	ldrex	r3, [r3]
 8007b38:	613b      	str	r3, [r7, #16]
   return(result);
 8007b3a:	693b      	ldr	r3, [r7, #16]
 8007b3c:	f023 0310 	bic.w	r3, r3, #16
 8007b40:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	330c      	adds	r3, #12
 8007b48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b4a:	623a      	str	r2, [r7, #32]
 8007b4c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b4e:	69f9      	ldr	r1, [r7, #28]
 8007b50:	6a3a      	ldr	r2, [r7, #32]
 8007b52:	e841 2300 	strex	r3, r2, [r1]
 8007b56:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b58:	69bb      	ldr	r3, [r7, #24]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d1e5      	bne.n	8007b2a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	f003 0310 	and.w	r3, r3, #16
 8007b68:	2b10      	cmp	r3, #16
 8007b6a:	d10a      	bne.n	8007b82 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	60fb      	str	r3, [r7, #12]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	60fb      	str	r3, [r7, #12]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	60fb      	str	r3, [r7, #12]
 8007b80:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b86:	4619      	mov	r1, r3
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f7ff fc41 	bl	8007410 <HAL_UARTEx_RxEventCallback>
 8007b8e:	e002      	b.n	8007b96 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b90:	6878      	ldr	r0, [r7, #4]
 8007b92:	f7fa fe23 	bl	80027dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b96:	2300      	movs	r3, #0
 8007b98:	e002      	b.n	8007ba0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	e000      	b.n	8007ba0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007b9e:	2302      	movs	r3, #2
  }
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	3730      	adds	r7, #48	@ 0x30
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	bd80      	pop	{r7, pc}

08007ba8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007ba8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007bac:	b0c0      	sub	sp, #256	@ 0x100
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	691b      	ldr	r3, [r3, #16]
 8007bbc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bc4:	68d9      	ldr	r1, [r3, #12]
 8007bc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bca:	681a      	ldr	r2, [r3, #0]
 8007bcc:	ea40 0301 	orr.w	r3, r0, r1
 8007bd0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bd6:	689a      	ldr	r2, [r3, #8]
 8007bd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bdc:	691b      	ldr	r3, [r3, #16]
 8007bde:	431a      	orrs	r2, r3
 8007be0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007be4:	695b      	ldr	r3, [r3, #20]
 8007be6:	431a      	orrs	r2, r3
 8007be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bec:	69db      	ldr	r3, [r3, #28]
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68db      	ldr	r3, [r3, #12]
 8007bfc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007c00:	f021 010c 	bic.w	r1, r1, #12
 8007c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007c0e:	430b      	orrs	r3, r1
 8007c10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	695b      	ldr	r3, [r3, #20]
 8007c1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007c1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c22:	6999      	ldr	r1, [r3, #24]
 8007c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	ea40 0301 	orr.w	r3, r0, r1
 8007c2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	4b8f      	ldr	r3, [pc, #572]	@ (8007e74 <UART_SetConfig+0x2cc>)
 8007c38:	429a      	cmp	r2, r3
 8007c3a:	d005      	beq.n	8007c48 <UART_SetConfig+0xa0>
 8007c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c40:	681a      	ldr	r2, [r3, #0]
 8007c42:	4b8d      	ldr	r3, [pc, #564]	@ (8007e78 <UART_SetConfig+0x2d0>)
 8007c44:	429a      	cmp	r2, r3
 8007c46:	d104      	bne.n	8007c52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007c48:	f7fe fcb0 	bl	80065ac <HAL_RCC_GetPCLK2Freq>
 8007c4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007c50:	e003      	b.n	8007c5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c52:	f7fe fc97 	bl	8006584 <HAL_RCC_GetPCLK1Freq>
 8007c56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007c5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c5e:	69db      	ldr	r3, [r3, #28]
 8007c60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007c64:	f040 810c 	bne.w	8007e80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007c68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c6c:	2200      	movs	r2, #0
 8007c6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007c72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007c76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007c7a:	4622      	mov	r2, r4
 8007c7c:	462b      	mov	r3, r5
 8007c7e:	1891      	adds	r1, r2, r2
 8007c80:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007c82:	415b      	adcs	r3, r3
 8007c84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007c8a:	4621      	mov	r1, r4
 8007c8c:	eb12 0801 	adds.w	r8, r2, r1
 8007c90:	4629      	mov	r1, r5
 8007c92:	eb43 0901 	adc.w	r9, r3, r1
 8007c96:	f04f 0200 	mov.w	r2, #0
 8007c9a:	f04f 0300 	mov.w	r3, #0
 8007c9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007ca2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007ca6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007caa:	4690      	mov	r8, r2
 8007cac:	4699      	mov	r9, r3
 8007cae:	4623      	mov	r3, r4
 8007cb0:	eb18 0303 	adds.w	r3, r8, r3
 8007cb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007cb8:	462b      	mov	r3, r5
 8007cba:	eb49 0303 	adc.w	r3, r9, r3
 8007cbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007cce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007cd2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	18db      	adds	r3, r3, r3
 8007cda:	653b      	str	r3, [r7, #80]	@ 0x50
 8007cdc:	4613      	mov	r3, r2
 8007cde:	eb42 0303 	adc.w	r3, r2, r3
 8007ce2:	657b      	str	r3, [r7, #84]	@ 0x54
 8007ce4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007ce8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007cec:	f7f8 ffae 	bl	8000c4c <__aeabi_uldivmod>
 8007cf0:	4602      	mov	r2, r0
 8007cf2:	460b      	mov	r3, r1
 8007cf4:	4b61      	ldr	r3, [pc, #388]	@ (8007e7c <UART_SetConfig+0x2d4>)
 8007cf6:	fba3 2302 	umull	r2, r3, r3, r2
 8007cfa:	095b      	lsrs	r3, r3, #5
 8007cfc:	011c      	lsls	r4, r3, #4
 8007cfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d02:	2200      	movs	r2, #0
 8007d04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007d0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007d10:	4642      	mov	r2, r8
 8007d12:	464b      	mov	r3, r9
 8007d14:	1891      	adds	r1, r2, r2
 8007d16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007d18:	415b      	adcs	r3, r3
 8007d1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007d20:	4641      	mov	r1, r8
 8007d22:	eb12 0a01 	adds.w	sl, r2, r1
 8007d26:	4649      	mov	r1, r9
 8007d28:	eb43 0b01 	adc.w	fp, r3, r1
 8007d2c:	f04f 0200 	mov.w	r2, #0
 8007d30:	f04f 0300 	mov.w	r3, #0
 8007d34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d40:	4692      	mov	sl, r2
 8007d42:	469b      	mov	fp, r3
 8007d44:	4643      	mov	r3, r8
 8007d46:	eb1a 0303 	adds.w	r3, sl, r3
 8007d4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007d4e:	464b      	mov	r3, r9
 8007d50:	eb4b 0303 	adc.w	r3, fp, r3
 8007d54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007d64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007d68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007d6c:	460b      	mov	r3, r1
 8007d6e:	18db      	adds	r3, r3, r3
 8007d70:	643b      	str	r3, [r7, #64]	@ 0x40
 8007d72:	4613      	mov	r3, r2
 8007d74:	eb42 0303 	adc.w	r3, r2, r3
 8007d78:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007d7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007d82:	f7f8 ff63 	bl	8000c4c <__aeabi_uldivmod>
 8007d86:	4602      	mov	r2, r0
 8007d88:	460b      	mov	r3, r1
 8007d8a:	4611      	mov	r1, r2
 8007d8c:	4b3b      	ldr	r3, [pc, #236]	@ (8007e7c <UART_SetConfig+0x2d4>)
 8007d8e:	fba3 2301 	umull	r2, r3, r3, r1
 8007d92:	095b      	lsrs	r3, r3, #5
 8007d94:	2264      	movs	r2, #100	@ 0x64
 8007d96:	fb02 f303 	mul.w	r3, r2, r3
 8007d9a:	1acb      	subs	r3, r1, r3
 8007d9c:	00db      	lsls	r3, r3, #3
 8007d9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007da2:	4b36      	ldr	r3, [pc, #216]	@ (8007e7c <UART_SetConfig+0x2d4>)
 8007da4:	fba3 2302 	umull	r2, r3, r3, r2
 8007da8:	095b      	lsrs	r3, r3, #5
 8007daa:	005b      	lsls	r3, r3, #1
 8007dac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007db0:	441c      	add	r4, r3
 8007db2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007db6:	2200      	movs	r2, #0
 8007db8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007dbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007dc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007dc4:	4642      	mov	r2, r8
 8007dc6:	464b      	mov	r3, r9
 8007dc8:	1891      	adds	r1, r2, r2
 8007dca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007dcc:	415b      	adcs	r3, r3
 8007dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007dd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007dd4:	4641      	mov	r1, r8
 8007dd6:	1851      	adds	r1, r2, r1
 8007dd8:	6339      	str	r1, [r7, #48]	@ 0x30
 8007dda:	4649      	mov	r1, r9
 8007ddc:	414b      	adcs	r3, r1
 8007dde:	637b      	str	r3, [r7, #52]	@ 0x34
 8007de0:	f04f 0200 	mov.w	r2, #0
 8007de4:	f04f 0300 	mov.w	r3, #0
 8007de8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007dec:	4659      	mov	r1, fp
 8007dee:	00cb      	lsls	r3, r1, #3
 8007df0:	4651      	mov	r1, sl
 8007df2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007df6:	4651      	mov	r1, sl
 8007df8:	00ca      	lsls	r2, r1, #3
 8007dfa:	4610      	mov	r0, r2
 8007dfc:	4619      	mov	r1, r3
 8007dfe:	4603      	mov	r3, r0
 8007e00:	4642      	mov	r2, r8
 8007e02:	189b      	adds	r3, r3, r2
 8007e04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e08:	464b      	mov	r3, r9
 8007e0a:	460a      	mov	r2, r1
 8007e0c:	eb42 0303 	adc.w	r3, r2, r3
 8007e10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007e20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007e24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007e28:	460b      	mov	r3, r1
 8007e2a:	18db      	adds	r3, r3, r3
 8007e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e2e:	4613      	mov	r3, r2
 8007e30:	eb42 0303 	adc.w	r3, r2, r3
 8007e34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007e3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007e3e:	f7f8 ff05 	bl	8000c4c <__aeabi_uldivmod>
 8007e42:	4602      	mov	r2, r0
 8007e44:	460b      	mov	r3, r1
 8007e46:	4b0d      	ldr	r3, [pc, #52]	@ (8007e7c <UART_SetConfig+0x2d4>)
 8007e48:	fba3 1302 	umull	r1, r3, r3, r2
 8007e4c:	095b      	lsrs	r3, r3, #5
 8007e4e:	2164      	movs	r1, #100	@ 0x64
 8007e50:	fb01 f303 	mul.w	r3, r1, r3
 8007e54:	1ad3      	subs	r3, r2, r3
 8007e56:	00db      	lsls	r3, r3, #3
 8007e58:	3332      	adds	r3, #50	@ 0x32
 8007e5a:	4a08      	ldr	r2, [pc, #32]	@ (8007e7c <UART_SetConfig+0x2d4>)
 8007e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e60:	095b      	lsrs	r3, r3, #5
 8007e62:	f003 0207 	and.w	r2, r3, #7
 8007e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4422      	add	r2, r4
 8007e6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007e70:	e106      	b.n	8008080 <UART_SetConfig+0x4d8>
 8007e72:	bf00      	nop
 8007e74:	40011000 	.word	0x40011000
 8007e78:	40011400 	.word	0x40011400
 8007e7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e84:	2200      	movs	r2, #0
 8007e86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007e8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007e8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007e92:	4642      	mov	r2, r8
 8007e94:	464b      	mov	r3, r9
 8007e96:	1891      	adds	r1, r2, r2
 8007e98:	6239      	str	r1, [r7, #32]
 8007e9a:	415b      	adcs	r3, r3
 8007e9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007ea2:	4641      	mov	r1, r8
 8007ea4:	1854      	adds	r4, r2, r1
 8007ea6:	4649      	mov	r1, r9
 8007ea8:	eb43 0501 	adc.w	r5, r3, r1
 8007eac:	f04f 0200 	mov.w	r2, #0
 8007eb0:	f04f 0300 	mov.w	r3, #0
 8007eb4:	00eb      	lsls	r3, r5, #3
 8007eb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007eba:	00e2      	lsls	r2, r4, #3
 8007ebc:	4614      	mov	r4, r2
 8007ebe:	461d      	mov	r5, r3
 8007ec0:	4643      	mov	r3, r8
 8007ec2:	18e3      	adds	r3, r4, r3
 8007ec4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007ec8:	464b      	mov	r3, r9
 8007eca:	eb45 0303 	adc.w	r3, r5, r3
 8007ece:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007ed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	2200      	movs	r2, #0
 8007eda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007ede:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007ee2:	f04f 0200 	mov.w	r2, #0
 8007ee6:	f04f 0300 	mov.w	r3, #0
 8007eea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007eee:	4629      	mov	r1, r5
 8007ef0:	008b      	lsls	r3, r1, #2
 8007ef2:	4621      	mov	r1, r4
 8007ef4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ef8:	4621      	mov	r1, r4
 8007efa:	008a      	lsls	r2, r1, #2
 8007efc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007f00:	f7f8 fea4 	bl	8000c4c <__aeabi_uldivmod>
 8007f04:	4602      	mov	r2, r0
 8007f06:	460b      	mov	r3, r1
 8007f08:	4b60      	ldr	r3, [pc, #384]	@ (800808c <UART_SetConfig+0x4e4>)
 8007f0a:	fba3 2302 	umull	r2, r3, r3, r2
 8007f0e:	095b      	lsrs	r3, r3, #5
 8007f10:	011c      	lsls	r4, r3, #4
 8007f12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f16:	2200      	movs	r2, #0
 8007f18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007f20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007f24:	4642      	mov	r2, r8
 8007f26:	464b      	mov	r3, r9
 8007f28:	1891      	adds	r1, r2, r2
 8007f2a:	61b9      	str	r1, [r7, #24]
 8007f2c:	415b      	adcs	r3, r3
 8007f2e:	61fb      	str	r3, [r7, #28]
 8007f30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f34:	4641      	mov	r1, r8
 8007f36:	1851      	adds	r1, r2, r1
 8007f38:	6139      	str	r1, [r7, #16]
 8007f3a:	4649      	mov	r1, r9
 8007f3c:	414b      	adcs	r3, r1
 8007f3e:	617b      	str	r3, [r7, #20]
 8007f40:	f04f 0200 	mov.w	r2, #0
 8007f44:	f04f 0300 	mov.w	r3, #0
 8007f48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007f4c:	4659      	mov	r1, fp
 8007f4e:	00cb      	lsls	r3, r1, #3
 8007f50:	4651      	mov	r1, sl
 8007f52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f56:	4651      	mov	r1, sl
 8007f58:	00ca      	lsls	r2, r1, #3
 8007f5a:	4610      	mov	r0, r2
 8007f5c:	4619      	mov	r1, r3
 8007f5e:	4603      	mov	r3, r0
 8007f60:	4642      	mov	r2, r8
 8007f62:	189b      	adds	r3, r3, r2
 8007f64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007f68:	464b      	mov	r3, r9
 8007f6a:	460a      	mov	r2, r1
 8007f6c:	eb42 0303 	adc.w	r3, r2, r3
 8007f70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007f74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007f7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007f80:	f04f 0200 	mov.w	r2, #0
 8007f84:	f04f 0300 	mov.w	r3, #0
 8007f88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007f8c:	4649      	mov	r1, r9
 8007f8e:	008b      	lsls	r3, r1, #2
 8007f90:	4641      	mov	r1, r8
 8007f92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f96:	4641      	mov	r1, r8
 8007f98:	008a      	lsls	r2, r1, #2
 8007f9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007f9e:	f7f8 fe55 	bl	8000c4c <__aeabi_uldivmod>
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	460b      	mov	r3, r1
 8007fa6:	4611      	mov	r1, r2
 8007fa8:	4b38      	ldr	r3, [pc, #224]	@ (800808c <UART_SetConfig+0x4e4>)
 8007faa:	fba3 2301 	umull	r2, r3, r3, r1
 8007fae:	095b      	lsrs	r3, r3, #5
 8007fb0:	2264      	movs	r2, #100	@ 0x64
 8007fb2:	fb02 f303 	mul.w	r3, r2, r3
 8007fb6:	1acb      	subs	r3, r1, r3
 8007fb8:	011b      	lsls	r3, r3, #4
 8007fba:	3332      	adds	r3, #50	@ 0x32
 8007fbc:	4a33      	ldr	r2, [pc, #204]	@ (800808c <UART_SetConfig+0x4e4>)
 8007fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8007fc2:	095b      	lsrs	r3, r3, #5
 8007fc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007fc8:	441c      	add	r4, r3
 8007fca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007fce:	2200      	movs	r2, #0
 8007fd0:	673b      	str	r3, [r7, #112]	@ 0x70
 8007fd2:	677a      	str	r2, [r7, #116]	@ 0x74
 8007fd4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007fd8:	4642      	mov	r2, r8
 8007fda:	464b      	mov	r3, r9
 8007fdc:	1891      	adds	r1, r2, r2
 8007fde:	60b9      	str	r1, [r7, #8]
 8007fe0:	415b      	adcs	r3, r3
 8007fe2:	60fb      	str	r3, [r7, #12]
 8007fe4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007fe8:	4641      	mov	r1, r8
 8007fea:	1851      	adds	r1, r2, r1
 8007fec:	6039      	str	r1, [r7, #0]
 8007fee:	4649      	mov	r1, r9
 8007ff0:	414b      	adcs	r3, r1
 8007ff2:	607b      	str	r3, [r7, #4]
 8007ff4:	f04f 0200 	mov.w	r2, #0
 8007ff8:	f04f 0300 	mov.w	r3, #0
 8007ffc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008000:	4659      	mov	r1, fp
 8008002:	00cb      	lsls	r3, r1, #3
 8008004:	4651      	mov	r1, sl
 8008006:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800800a:	4651      	mov	r1, sl
 800800c:	00ca      	lsls	r2, r1, #3
 800800e:	4610      	mov	r0, r2
 8008010:	4619      	mov	r1, r3
 8008012:	4603      	mov	r3, r0
 8008014:	4642      	mov	r2, r8
 8008016:	189b      	adds	r3, r3, r2
 8008018:	66bb      	str	r3, [r7, #104]	@ 0x68
 800801a:	464b      	mov	r3, r9
 800801c:	460a      	mov	r2, r1
 800801e:	eb42 0303 	adc.w	r3, r2, r3
 8008022:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	2200      	movs	r2, #0
 800802c:	663b      	str	r3, [r7, #96]	@ 0x60
 800802e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008030:	f04f 0200 	mov.w	r2, #0
 8008034:	f04f 0300 	mov.w	r3, #0
 8008038:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800803c:	4649      	mov	r1, r9
 800803e:	008b      	lsls	r3, r1, #2
 8008040:	4641      	mov	r1, r8
 8008042:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008046:	4641      	mov	r1, r8
 8008048:	008a      	lsls	r2, r1, #2
 800804a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800804e:	f7f8 fdfd 	bl	8000c4c <__aeabi_uldivmod>
 8008052:	4602      	mov	r2, r0
 8008054:	460b      	mov	r3, r1
 8008056:	4b0d      	ldr	r3, [pc, #52]	@ (800808c <UART_SetConfig+0x4e4>)
 8008058:	fba3 1302 	umull	r1, r3, r3, r2
 800805c:	095b      	lsrs	r3, r3, #5
 800805e:	2164      	movs	r1, #100	@ 0x64
 8008060:	fb01 f303 	mul.w	r3, r1, r3
 8008064:	1ad3      	subs	r3, r2, r3
 8008066:	011b      	lsls	r3, r3, #4
 8008068:	3332      	adds	r3, #50	@ 0x32
 800806a:	4a08      	ldr	r2, [pc, #32]	@ (800808c <UART_SetConfig+0x4e4>)
 800806c:	fba2 2303 	umull	r2, r3, r2, r3
 8008070:	095b      	lsrs	r3, r3, #5
 8008072:	f003 020f 	and.w	r2, r3, #15
 8008076:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4422      	add	r2, r4
 800807e:	609a      	str	r2, [r3, #8]
}
 8008080:	bf00      	nop
 8008082:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008086:	46bd      	mov	sp, r7
 8008088:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800808c:	51eb851f 	.word	0x51eb851f

08008090 <_ZSt4fabsf>:
  using ::fabs;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  fabs(float __x)
  { return __builtin_fabsf(__x); }
 8008090:	b480      	push	{r7}
 8008092:	b083      	sub	sp, #12
 8008094:	af00      	add	r7, sp, #0
 8008096:	ed87 0a01 	vstr	s0, [r7, #4]
 800809a:	edd7 7a01 	vldr	s15, [r7, #4]
 800809e:	eef0 7ae7 	vabs.f32	s15, s15
 80080a2:	eeb0 0a67 	vmov.f32	s0, s15
 80080a6:	370c      	adds	r7, #12
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr

080080b0 <_ZN3GPSC1EP20__UART_HandleTypeDef>:
#include <math.h>
#include <stdbool.h>

#define EARTH_RADIUS 6371000.0f  // Dnya yarap (metre)

GPS::GPS(UART_HandleTypeDef* huart)
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2200      	movs	r2, #0
 80080be:	701a      	strb	r2, [r3, #0]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	f04f 0200 	mov.w	r2, #0
 80080c6:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	f04f 0200 	mov.w	r2, #0
 80080d0:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	2200      	movs	r2, #0
 80080d8:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c
{
    this->huart_ = huart;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	683a      	ldr	r2, [r7, #0]
 80080e0:	605a      	str	r2, [r3, #4]
    this->rxIndex_u8 = 0;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2200      	movs	r2, #0
 80080e6:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    this->rxData_u8 = 0;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2200      	movs	r2, #0
 80080ee:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    this->latitude_f32 = 0;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f04f 0200 	mov.w	r2, #0
 80080f8:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    this->longitude_f32 = 0;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	f04f 0200 	mov.w	r2, #0
 8008102:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    this->gpsreset = false;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	701a      	strb	r2, [r3, #0]
}
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	4618      	mov	r0, r3
 8008110:	370c      	adds	r7, #12
 8008112:	46bd      	mov	sp, r7
 8008114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008118:	4770      	bx	lr

0800811a <_ZN3GPS10YapilandirEv>:

void GPS::Yapilandir()
{
 800811a:	b580      	push	{r7, lr}
 800811c:	b082      	sub	sp, #8
 800811e:	af00      	add	r7, sp, #0
 8008120:	6078      	str	r0, [r7, #4]
    lwgps_init(&gps_);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	3308      	adds	r3, #8
 8008126:	4618      	mov	r0, r3
 8008128:	f7fa f9c8 	bl	80024bc <lwgps_init>
    HAL_UART_Receive_DMA(huart_, &rxData_u8, 1);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6858      	ldr	r0, [r3, #4]
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f203 1339 	addw	r3, r3, #313	@ 0x139
 8008136:	2201      	movs	r2, #1
 8008138:	4619      	mov	r1, r3
 800813a:	f7fe fe7c 	bl	8006e36 <HAL_UART_Receive_DMA>
}
 800813e:	bf00      	nop
 8008140:	3708      	adds	r7, #8
 8008142:	46bd      	mov	sp, r7
 8008144:	bd80      	pop	{r7, pc}
	...

08008148 <_ZN3GPS7DataOkuEv>:

void GPS::DataOku()
{
 8008148:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800814c:	b082      	sub	sp, #8
 800814e:	af00      	add	r7, sp, #0
 8008150:	6078      	str	r0, [r7, #4]
    if (rxData_u8 != '\n' && rxIndex_u8 < sizeof(rxBuffer_u8))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f893 3139 	ldrb.w	r3, [r3, #313]	@ 0x139
 8008158:	2b0a      	cmp	r3, #10
 800815a:	d016      	beq.n	800818a <_ZN3GPS7DataOkuEv+0x42>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 8008162:	b25b      	sxtb	r3, r3
 8008164:	2b00      	cmp	r3, #0
 8008166:	db10      	blt.n	800818a <_ZN3GPS7DataOkuEv+0x42>
    {
        rxBuffer_u8[rxIndex_u8++] = rxData_u8;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 800816e:	1c5a      	adds	r2, r3, #1
 8008170:	b2d1      	uxtb	r1, r2
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	f882 1138 	strb.w	r1, [r2, #312]	@ 0x138
 8008178:	4619      	mov	r1, r3
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 2139 	ldrb.w	r2, [r3, #313]	@ 0x139
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	440b      	add	r3, r1
 8008184:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
 8008188:	e03a      	b.n	8008200 <_ZN3GPS7DataOkuEv+0xb8>
    }
    else
    {
        lwgps_process(&gps_, rxBuffer_u8, rxIndex_u8 + 1);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f103 0008 	add.w	r0, r3, #8
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f103 01b8 	add.w	r1, r3, #184	@ 0xb8
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 800819c:	3301      	adds	r3, #1
 800819e:	461a      	mov	r2, r3
 80081a0:	f7fa f99a 	bl	80024d8 <lwgps_process>
        GpsDataCek();
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f000 f83f 	bl	8008228 <_ZN3GPS10GpsDataCekEv>

        // Geerli GPS verisi geldi mi kontrol et
        if(fabs(gps_.longitude) >= 0.0001f && fabs(gps_.latitude) >= 0.0001f)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80081b0:	4690      	mov	r8, r2
 80081b2:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 80081b6:	a31a      	add	r3, pc, #104	@ (adr r3, 8008220 <_ZN3GPS7DataOkuEv+0xd8>)
 80081b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081bc:	4640      	mov	r0, r8
 80081be:	4649      	mov	r1, r9
 80081c0:	f7f8 fc98 	bl	8000af4 <__aeabi_dcmpge>
 80081c4:	4603      	mov	r3, r0
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d012      	beq.n	80081f0 <_ZN3GPS7DataOkuEv+0xa8>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80081d0:	4614      	mov	r4, r2
 80081d2:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 80081d6:	a312      	add	r3, pc, #72	@ (adr r3, 8008220 <_ZN3GPS7DataOkuEv+0xd8>)
 80081d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081dc:	4620      	mov	r0, r4
 80081de:	4629      	mov	r1, r5
 80081e0:	f7f8 fc88 	bl	8000af4 <__aeabi_dcmpge>
 80081e4:	4603      	mov	r3, r0
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d002      	beq.n	80081f0 <_ZN3GPS7DataOkuEv+0xa8>
        {
            gpsreset = true;  // Dead reckoning referans gncellenecek
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	701a      	strb	r2, [r3, #0]
        }

        rxIndex_u8 = 0;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2200      	movs	r2, #0
 80081f4:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
        rxData_u8 = 0;
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2200      	movs	r2, #0
 80081fc:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    }

    HAL_UART_Receive_DMA(huart_, &rxData_u8, 1);
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	6858      	ldr	r0, [r3, #4]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f203 1339 	addw	r3, r3, #313	@ 0x139
 800820a:	2201      	movs	r2, #1
 800820c:	4619      	mov	r1, r3
 800820e:	f7fe fe12 	bl	8006e36 <HAL_UART_Receive_DMA>
}
 8008212:	bf00      	nop
 8008214:	3708      	adds	r7, #8
 8008216:	46bd      	mov	sp, r7
 8008218:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800821c:	f3af 8000 	nop.w
 8008220:	e0000000 	.word	0xe0000000
 8008224:	3f1a36e2 	.word	0x3f1a36e2

08008228 <_ZN3GPS10GpsDataCekEv>:

void GPS::GpsDataCek()
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b082      	sub	sp, #8
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
    latitude_f32 = gps_.latitude;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8008236:	4610      	mov	r0, r2
 8008238:	4619      	mov	r1, r3
 800823a:	f7f8 fcb7 	bl	8000bac <__aeabi_d2f>
 800823e:	4602      	mov	r2, r0
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    longitude_f32 = gps_.longitude;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800824c:	4610      	mov	r0, r2
 800824e:	4619      	mov	r1, r3
 8008250:	f7f8 fcac 	bl	8000bac <__aeabi_d2f>
 8008254:	4602      	mov	r2, r0
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
}
 800825c:	bf00      	nop
 800825e:	3708      	adds	r7, #8
 8008260:	46bd      	mov	sp, r7
 8008262:	bd80      	pop	{r7, pc}
 8008264:	0000      	movs	r0, r0
	...

08008268 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_>:

void GPS::YeniKonumHesapla(float enlem_girdi, float boylam_girdi, float heading_deg,
                            float sag_hiz, float sol_hiz,
                            float dt, bool* gpsSifirla,
                            float* enlem_cikti, float* boylam_cikti)
{
 8008268:	b5b0      	push	{r4, r5, r7, lr}
 800826a:	ed2d 8b02 	vpush	{d8}
 800826e:	b08e      	sub	sp, #56	@ 0x38
 8008270:	af00      	add	r7, sp, #0
 8008272:	6278      	str	r0, [r7, #36]	@ 0x24
 8008274:	ed87 0a08 	vstr	s0, [r7, #32]
 8008278:	edc7 0a07 	vstr	s1, [r7, #28]
 800827c:	ed87 1a06 	vstr	s2, [r7, #24]
 8008280:	edc7 1a05 	vstr	s3, [r7, #20]
 8008284:	ed87 2a04 	vstr	s4, [r7, #16]
 8008288:	edc7 2a03 	vstr	s5, [r7, #12]
 800828c:	60b9      	str	r1, [r7, #8]
 800828e:	607a      	str	r2, [r7, #4]
 8008290:	603b      	str	r3, [r7, #0]
    static float x_ref = 0.0f;   // yerel dou-bat ekseni (metre)
    static float y_ref = 0.0f;   // yerel kuzey-gney ekseni (metre)

    // GPS geerli ve reset tetiklenmise
    if (*gpsSifirla && fabs(enlem_girdi) >= 0.0001f && fabs(boylam_girdi) >= 0.0001f)
 8008292:	68bb      	ldr	r3, [r7, #8]
 8008294:	781b      	ldrb	r3, [r3, #0]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d01b      	beq.n	80082d2 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x6a>
 800829a:	ed97 0a08 	vldr	s0, [r7, #32]
 800829e:	f7ff fef7 	bl	8008090 <_ZSt4fabsf>
 80082a2:	eef0 7a40 	vmov.f32	s15, s0
 80082a6:	ed9f 7a86 	vldr	s14, [pc, #536]	@ 80084c0 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x258>
 80082aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80082ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082b2:	db0e      	blt.n	80082d2 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x6a>
 80082b4:	ed97 0a07 	vldr	s0, [r7, #28]
 80082b8:	f7ff feea 	bl	8008090 <_ZSt4fabsf>
 80082bc:	eef0 7a40 	vmov.f32	s15, s0
 80082c0:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 80084c0 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x258>
 80082c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80082c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80082cc:	db01      	blt.n	80082d2 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x6a>
 80082ce:	2301      	movs	r3, #1
 80082d0:	e000      	b.n	80082d4 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x6c>
 80082d2:	2300      	movs	r3, #0
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d016      	beq.n	8008306 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x9e>
    {
        enlem_ref = enlem_girdi;
 80082d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082da:	6a3a      	ldr	r2, [r7, #32]
 80082dc:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
        boylam_ref = boylam_girdi;
 80082e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e2:	69fa      	ldr	r2, [r7, #28]
 80082e4:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
        x_ref = 0.0f;
 80082e8:	4b76      	ldr	r3, [pc, #472]	@ (80084c4 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x25c>)
 80082ea:	f04f 0200 	mov.w	r2, #0
 80082ee:	601a      	str	r2, [r3, #0]
        y_ref = 0.0f;
 80082f0:	4b75      	ldr	r3, [pc, #468]	@ (80084c8 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x260>)
 80082f2:	f04f 0200 	mov.w	r2, #0
 80082f6:	601a      	str	r2, [r3, #0]
        *gpsSifirla = false;
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	2200      	movs	r2, #0
 80082fc:	701a      	strb	r2, [r3, #0]
        gpsHazir = true;  // Dead reckoning artk gvenle balayabilir
 80082fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008300:	2201      	movs	r2, #1
 8008302:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c
    }

    // Eer GPS henz geerli deilse, dead reckoning yapma
    if (!gpsHazir)
 8008306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008308:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 800830c:	f083 0301 	eor.w	r3, r3, #1
 8008310:	b2db      	uxtb	r3, r3
 8008312:	2b00      	cmp	r3, #0
 8008314:	d00a      	beq.n	800832c <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0xc4>
    {
        *enlem_cikti = enlem_ref;
 8008316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008318:	f8d3 2144 	ldr.w	r2, [r3, #324]	@ 0x144
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	601a      	str	r2, [r3, #0]
        *boylam_cikti = boylam_ref;
 8008320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008322:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	601a      	str	r2, [r3, #0]
        return;
 800832a:	e0b8      	b.n	800849e <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x236>
    }

    // Ortalama hz ve mesafe hesapla
    float ortalama_hiz = (sag_hiz + sol_hiz) / 2.0f;
 800832c:	ed97 7a05 	vldr	s14, [r7, #20]
 8008330:	edd7 7a04 	vldr	s15, [r7, #16]
 8008334:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008338:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800833c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008340:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float mesafe = ortalama_hiz * dt;
 8008344:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8008348:	edd7 7a03 	vldr	s15, [r7, #12]
 800834c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008350:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float yon_rad = heading_deg * (M_PI / 180.0f);
 8008354:	69b8      	ldr	r0, [r7, #24]
 8008356:	f7f8 f8ef 	bl	8000538 <__aeabi_f2d>
 800835a:	a353      	add	r3, pc, #332	@ (adr r3, 80084a8 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x240>)
 800835c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008360:	f7f8 f942 	bl	80005e8 <__aeabi_dmul>
 8008364:	4602      	mov	r2, r0
 8008366:	460b      	mov	r3, r1
 8008368:	4610      	mov	r0, r2
 800836a:	4619      	mov	r1, r3
 800836c:	f7f8 fc1e 	bl	8000bac <__aeabi_d2f>
 8008370:	4603      	mov	r3, r0
 8008372:	62fb      	str	r3, [r7, #44]	@ 0x2c

    // Yerel x,y koordinatlarn gncelle
    x_ref += mesafe * sinf(yon_rad);  // dou (+)
 8008374:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8008378:	f003 fd76 	bl	800be68 <sinf>
 800837c:	eeb0 7a40 	vmov.f32	s14, s0
 8008380:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8008384:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008388:	4b4e      	ldr	r3, [pc, #312]	@ (80084c4 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x25c>)
 800838a:	edd3 7a00 	vldr	s15, [r3]
 800838e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008392:	4b4c      	ldr	r3, [pc, #304]	@ (80084c4 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x25c>)
 8008394:	edc3 7a00 	vstr	s15, [r3]
    y_ref += mesafe * cosf(yon_rad);  // kuzey (+)
 8008398:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800839c:	f003 fd18 	bl	800bdd0 <cosf>
 80083a0:	eeb0 7a40 	vmov.f32	s14, s0
 80083a4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80083a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80083ac:	4b46      	ldr	r3, [pc, #280]	@ (80084c8 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x260>)
 80083ae:	edd3 7a00 	vldr	s15, [r3]
 80083b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80083b6:	4b44      	ldr	r3, [pc, #272]	@ (80084c8 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x260>)
 80083b8:	edc3 7a00 	vstr	s15, [r3]

    // Metre cinsinden yerel koordinatlar tekrar enlem/boylama dntr
    *enlem_cikti = enlem_ref + (y_ref / EARTH_RADIUS) * (180.0f / M_PI);
 80083bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083be:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7f8 f8b8 	bl	8000538 <__aeabi_f2d>
 80083c8:	4604      	mov	r4, r0
 80083ca:	460d      	mov	r5, r1
 80083cc:	4b3e      	ldr	r3, [pc, #248]	@ (80084c8 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x260>)
 80083ce:	edd3 7a00 	vldr	s15, [r3]
 80083d2:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80084cc <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x264>
 80083d6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80083da:	ee16 0a90 	vmov	r0, s13
 80083de:	f7f8 f8ab 	bl	8000538 <__aeabi_f2d>
 80083e2:	a333      	add	r3, pc, #204	@ (adr r3, 80084b0 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x248>)
 80083e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e8:	f7f8 f8fe 	bl	80005e8 <__aeabi_dmul>
 80083ec:	4602      	mov	r2, r0
 80083ee:	460b      	mov	r3, r1
 80083f0:	4620      	mov	r0, r4
 80083f2:	4629      	mov	r1, r5
 80083f4:	f7f7 ff42 	bl	800027c <__adddf3>
 80083f8:	4602      	mov	r2, r0
 80083fa:	460b      	mov	r3, r1
 80083fc:	4610      	mov	r0, r2
 80083fe:	4619      	mov	r1, r3
 8008400:	f7f8 fbd4 	bl	8000bac <__aeabi_d2f>
 8008404:	4602      	mov	r2, r0
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	601a      	str	r2, [r3, #0]
    *boylam_cikti = boylam_ref + (x_ref / (EARTH_RADIUS * cosf(enlem_ref * M_PI / 180.0f))) * (180.0f / M_PI);
 800840a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800840c:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 8008410:	4618      	mov	r0, r3
 8008412:	f7f8 f891 	bl	8000538 <__aeabi_f2d>
 8008416:	4604      	mov	r4, r0
 8008418:	460d      	mov	r5, r1
 800841a:	4b2a      	ldr	r3, [pc, #168]	@ (80084c4 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x25c>)
 800841c:	ed93 8a00 	vldr	s16, [r3]
 8008420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008422:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8008426:	4618      	mov	r0, r3
 8008428:	f7f8 f886 	bl	8000538 <__aeabi_f2d>
 800842c:	a322      	add	r3, pc, #136	@ (adr r3, 80084b8 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x250>)
 800842e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008432:	f7f8 f8d9 	bl	80005e8 <__aeabi_dmul>
 8008436:	4602      	mov	r2, r0
 8008438:	460b      	mov	r3, r1
 800843a:	4610      	mov	r0, r2
 800843c:	4619      	mov	r1, r3
 800843e:	f04f 0200 	mov.w	r2, #0
 8008442:	4b23      	ldr	r3, [pc, #140]	@ (80084d0 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x268>)
 8008444:	f7f8 f9fa 	bl	800083c <__aeabi_ddiv>
 8008448:	4602      	mov	r2, r0
 800844a:	460b      	mov	r3, r1
 800844c:	4610      	mov	r0, r2
 800844e:	4619      	mov	r1, r3
 8008450:	f7f8 fbac 	bl	8000bac <__aeabi_d2f>
 8008454:	4603      	mov	r3, r0
 8008456:	ee00 3a10 	vmov	s0, r3
 800845a:	f003 fcb9 	bl	800bdd0 <cosf>
 800845e:	eef0 7a40 	vmov.f32	s15, s0
 8008462:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80084cc <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x264>
 8008466:	ee67 7a87 	vmul.f32	s15, s15, s14
 800846a:	ee88 7a27 	vdiv.f32	s14, s16, s15
 800846e:	ee17 0a10 	vmov	r0, s14
 8008472:	f7f8 f861 	bl	8000538 <__aeabi_f2d>
 8008476:	a30e      	add	r3, pc, #56	@ (adr r3, 80084b0 <_ZN3GPS16YeniKonumHesaplaEffffffPbPfS1_+0x248>)
 8008478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847c:	f7f8 f8b4 	bl	80005e8 <__aeabi_dmul>
 8008480:	4602      	mov	r2, r0
 8008482:	460b      	mov	r3, r1
 8008484:	4620      	mov	r0, r4
 8008486:	4629      	mov	r1, r5
 8008488:	f7f7 fef8 	bl	800027c <__adddf3>
 800848c:	4602      	mov	r2, r0
 800848e:	460b      	mov	r3, r1
 8008490:	4610      	mov	r0, r2
 8008492:	4619      	mov	r1, r3
 8008494:	f7f8 fb8a 	bl	8000bac <__aeabi_d2f>
 8008498:	4602      	mov	r2, r0
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	601a      	str	r2, [r3, #0]
}
 800849e:	3738      	adds	r7, #56	@ 0x38
 80084a0:	46bd      	mov	sp, r7
 80084a2:	ecbd 8b02 	vpop	{d8}
 80084a6:	bdb0      	pop	{r4, r5, r7, pc}
 80084a8:	a2529d39 	.word	0xa2529d39
 80084ac:	3f91df46 	.word	0x3f91df46
 80084b0:	1a63c1f8 	.word	0x1a63c1f8
 80084b4:	404ca5dc 	.word	0x404ca5dc
 80084b8:	54442d18 	.word	0x54442d18
 80084bc:	400921fb 	.word	0x400921fb
 80084c0:	38d1b717 	.word	0x38d1b717
 80084c4:	20001a9c 	.word	0x20001a9c
 80084c8:	20001aa0 	.word	0x20001aa0
 80084cc:	4ac26d70 	.word	0x4ac26d70
 80084d0:	40668000 	.word	0x40668000

080084d4 <_ZN3GPS10LatitudeAlEv>:
// =============================
// Latitude / Longitude Getter
// =============================

float* GPS::LatitudeAl()
{
 80084d4:	b480      	push	{r7}
 80084d6:	b083      	sub	sp, #12
 80084d8:	af00      	add	r7, sp, #0
 80084da:	6078      	str	r0, [r7, #4]
    return &latitude_f32;
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	f503 739e 	add.w	r3, r3, #316	@ 0x13c
}
 80084e2:	4618      	mov	r0, r3
 80084e4:	370c      	adds	r7, #12
 80084e6:	46bd      	mov	sp, r7
 80084e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ec:	4770      	bx	lr

080084ee <_ZN3GPS11LongitudeAlEv>:

float* GPS::LongitudeAl()
{
 80084ee:	b480      	push	{r7}
 80084f0:	b083      	sub	sp, #12
 80084f2:	af00      	add	r7, sp, #0
 80084f4:	6078      	str	r0, [r7, #4]
    return &longitude_f32;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
}
 80084fc:	4618      	mov	r0, r3
 80084fe:	370c      	adds	r7, #12
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <_ZN12MadgwickAHRS9updateIMUEfffffff>:
 */
#include "Madgwick.h"


void MadgwickAHRS::updateIMU(float gx, float gy, float gz, float ax, float ay, float az, float dt)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b0a2      	sub	sp, #136	@ 0x88
 800850c:	af00      	add	r7, sp, #0
 800850e:	61f8      	str	r0, [r7, #28]
 8008510:	ed87 0a06 	vstr	s0, [r7, #24]
 8008514:	edc7 0a05 	vstr	s1, [r7, #20]
 8008518:	ed87 1a04 	vstr	s2, [r7, #16]
 800851c:	edc7 1a03 	vstr	s3, [r7, #12]
 8008520:	ed87 2a02 	vstr	s4, [r7, #8]
 8008524:	edc7 2a01 	vstr	s5, [r7, #4]
 8008528:	ed87 3a00 	vstr	s6, [r7]
    float recipNorm;
    float s0, s1, s2, s3;
    float qDot1, qDot2, qDot3, qDot4;
    float _2q0 = 2.0f * q0;
 800852c:	69fb      	ldr	r3, [r7, #28]
 800852e:	edd3 7a01 	vldr	s15, [r3, #4]
 8008532:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008536:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
    float _2q1 = 2.0f * q1;
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	edd3 7a02 	vldr	s15, [r3, #8]
 8008540:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008544:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
    float _2q2 = 2.0f * q2;
 8008548:	69fb      	ldr	r3, [r7, #28]
 800854a:	edd3 7a03 	vldr	s15, [r3, #12]
 800854e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008552:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
    float _2q3 = 2.0f * q3;
 8008556:	69fb      	ldr	r3, [r7, #28]
 8008558:	edd3 7a04 	vldr	s15, [r3, #16]
 800855c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008560:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
    float _4q0 = 4.0f * q0;
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	edd3 7a01 	vldr	s15, [r3, #4]
 800856a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800856e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008572:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
    float _4q1 = 4.0f * q1;
 8008576:	69fb      	ldr	r3, [r7, #28]
 8008578:	edd3 7a02 	vldr	s15, [r3, #8]
 800857c:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008580:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008584:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
    float _4q2 = 4.0f * q2;
 8008588:	69fb      	ldr	r3, [r7, #28]
 800858a:	edd3 7a03 	vldr	s15, [r3, #12]
 800858e:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8008592:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008596:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
    float _8q1 = 8.0f * q1;
 800859a:	69fb      	ldr	r3, [r7, #28]
 800859c:	edd3 7a02 	vldr	s15, [r3, #8]
 80085a0:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80085a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085a8:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
    float _8q2 = 8.0f * q2;
 80085ac:	69fb      	ldr	r3, [r7, #28]
 80085ae:	edd3 7a03 	vldr	s15, [r3, #12]
 80085b2:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 80085b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085ba:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
    float q0q0 = q0 * q0;
 80085be:	69fb      	ldr	r3, [r7, #28]
 80085c0:	ed93 7a01 	vldr	s14, [r3, #4]
 80085c4:	69fb      	ldr	r3, [r7, #28]
 80085c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80085ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085ce:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
    float q1q1 = q1 * q1;
 80085d2:	69fb      	ldr	r3, [r7, #28]
 80085d4:	ed93 7a02 	vldr	s14, [r3, #8]
 80085d8:	69fb      	ldr	r3, [r7, #28]
 80085da:	edd3 7a02 	vldr	s15, [r3, #8]
 80085de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085e2:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
    float q2q2 = q2 * q2;
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	ed93 7a03 	vldr	s14, [r3, #12]
 80085ec:	69fb      	ldr	r3, [r7, #28]
 80085ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80085f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80085f6:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    float q3q3 = q3 * q3;
 80085fa:	69fb      	ldr	r3, [r7, #28]
 80085fc:	ed93 7a04 	vldr	s14, [r3, #16]
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	edd3 7a04 	vldr	s15, [r3, #16]
 8008606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800860a:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

    // Normalizasyon
    recipNorm = 1.0f / sqrtf(ax * ax + ay * ay + az * az);
 800860e:	edd7 7a03 	vldr	s15, [r7, #12]
 8008612:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8008616:	edd7 7a02 	vldr	s15, [r7, #8]
 800861a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800861e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008622:	edd7 7a01 	vldr	s15, [r7, #4]
 8008626:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800862a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800862e:	eeb0 0a67 	vmov.f32	s0, s15
 8008632:	f003 fbaf 	bl	800bd94 <sqrtf>
 8008636:	eeb0 7a40 	vmov.f32	s14, s0
 800863a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800863e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008642:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    ax *= recipNorm;
 8008646:	ed97 7a03 	vldr	s14, [r7, #12]
 800864a:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800864e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008652:	edc7 7a03 	vstr	s15, [r7, #12]
    ay *= recipNorm;
 8008656:	ed97 7a02 	vldr	s14, [r7, #8]
 800865a:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800865e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008662:	edc7 7a02 	vstr	s15, [r7, #8]
    az *= recipNorm;
 8008666:	ed97 7a01 	vldr	s14, [r7, #4]
 800866a:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 800866e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008672:	edc7 7a01 	vstr	s15, [r7, #4]

    // Gradient hesaplama
    float f1 = 2.0f * (q1 * q3 - q0 * q2) - ax;
 8008676:	69fb      	ldr	r3, [r7, #28]
 8008678:	ed93 7a02 	vldr	s14, [r3, #8]
 800867c:	69fb      	ldr	r3, [r7, #28]
 800867e:	edd3 7a04 	vldr	s15, [r3, #16]
 8008682:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008686:	69fb      	ldr	r3, [r7, #28]
 8008688:	edd3 6a01 	vldr	s13, [r3, #4]
 800868c:	69fb      	ldr	r3, [r7, #28]
 800868e:	edd3 7a03 	vldr	s15, [r3, #12]
 8008692:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008696:	ee77 7a67 	vsub.f32	s15, s14, s15
 800869a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800869e:	edd7 7a03 	vldr	s15, [r7, #12]
 80086a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80086a6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    float f2 = 2.0f * (q0 * q1 + q2 * q3) - ay;
 80086aa:	69fb      	ldr	r3, [r7, #28]
 80086ac:	ed93 7a01 	vldr	s14, [r3, #4]
 80086b0:	69fb      	ldr	r3, [r7, #28]
 80086b2:	edd3 7a02 	vldr	s15, [r3, #8]
 80086b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80086ba:	69fb      	ldr	r3, [r7, #28]
 80086bc:	edd3 6a03 	vldr	s13, [r3, #12]
 80086c0:	69fb      	ldr	r3, [r7, #28]
 80086c2:	edd3 7a04 	vldr	s15, [r3, #16]
 80086c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80086ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80086ce:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80086d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80086d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80086da:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    float f3 = 2.0f * (0.5f - q1q1 - q2q2) - az;
 80086de:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80086e2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80086e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80086ea:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80086ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80086f2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80086f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80086fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80086fe:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

    s0 = -_2q2 * f1 + _2q1 * f2;
 8008702:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8008706:	eeb1 7a67 	vneg.f32	s14, s15
 800870a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800870e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008712:	edd7 6a20 	vldr	s13, [r7, #128]	@ 0x80
 8008716:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800871a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800871e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008722:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    s1 = _2q3 * f1 + _2q0 * f2 - _4q1 * f3;
 8008726:	ed97 7a1e 	vldr	s14, [r7, #120]	@ 0x78
 800872a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800872e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008732:	edd7 6a21 	vldr	s13, [r7, #132]	@ 0x84
 8008736:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800873a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800873e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008742:	edd7 6a1c 	vldr	s13, [r7, #112]	@ 0x70
 8008746:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800874a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800874e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008752:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    s2 = -_2q0 * f1 + _2q3 * f2 - _4q2 * f3;
 8008756:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800875a:	eeb1 7a67 	vneg.f32	s14, s15
 800875e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8008762:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008766:	edd7 6a1e 	vldr	s13, [r7, #120]	@ 0x78
 800876a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800876e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008772:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008776:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 800877a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800877e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008782:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008786:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    s3 = _2q1 * f1 + _2q2 * f2;
 800878a:	ed97 7a20 	vldr	s14, [r7, #128]	@ 0x80
 800878e:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8008792:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008796:	edd7 6a1f 	vldr	s13, [r7, #124]	@ 0x7c
 800879a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800879e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80087a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087a6:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    recipNorm = 1.0f / sqrtf(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalize step magnitude
 80087aa:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80087ae:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80087b2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80087b6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80087ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80087be:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80087c2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80087c6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80087ca:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80087ce:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80087d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087d6:	eeb0 0a67 	vmov.f32	s0, s15
 80087da:	f003 fadb 	bl	800bd94 <sqrtf>
 80087de:	eeb0 7a40 	vmov.f32	s14, s0
 80087e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80087e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80087ea:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    s0 *= recipNorm;
 80087ee:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80087f2:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80087f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087fa:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    s1 *= recipNorm;
 80087fe:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8008802:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8008806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800880a:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    s2 *= recipNorm;
 800880e:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8008812:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8008816:	ee67 7a27 	vmul.f32	s15, s14, s15
 800881a:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    s3 *= recipNorm;
 800881e:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8008822:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8008826:	ee67 7a27 	vmul.f32	s15, s14, s15
 800882a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

    // Quaternion trevleri
    qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz) - beta * s0;
 800882e:	69fb      	ldr	r3, [r7, #28]
 8008830:	edd3 7a02 	vldr	s15, [r3, #8]
 8008834:	eeb1 7a67 	vneg.f32	s14, s15
 8008838:	edd7 7a06 	vldr	s15, [r7, #24]
 800883c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008840:	69fb      	ldr	r3, [r7, #28]
 8008842:	edd3 6a03 	vldr	s13, [r3, #12]
 8008846:	edd7 7a05 	vldr	s15, [r7, #20]
 800884a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800884e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008852:	69fb      	ldr	r3, [r7, #28]
 8008854:	edd3 6a04 	vldr	s13, [r3, #16]
 8008858:	edd7 7a04 	vldr	s15, [r7, #16]
 800885c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008860:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008864:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008868:	ee27 7a87 	vmul.f32	s14, s15, s14
 800886c:	69fb      	ldr	r3, [r7, #28]
 800886e:	edd3 6a00 	vldr	s13, [r3]
 8008872:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8008876:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800887a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800887e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy) - beta * s1;
 8008882:	69fb      	ldr	r3, [r7, #28]
 8008884:	ed93 7a01 	vldr	s14, [r3, #4]
 8008888:	edd7 7a06 	vldr	s15, [r7, #24]
 800888c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008890:	69fb      	ldr	r3, [r7, #28]
 8008892:	edd3 6a03 	vldr	s13, [r3, #12]
 8008896:	edd7 7a04 	vldr	s15, [r7, #16]
 800889a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800889e:	ee37 7a27 	vadd.f32	s14, s14, s15
 80088a2:	69fb      	ldr	r3, [r7, #28]
 80088a4:	edd3 6a04 	vldr	s13, [r3, #16]
 80088a8:	edd7 7a05 	vldr	s15, [r7, #20]
 80088ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80088b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80088b4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80088b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80088bc:	69fb      	ldr	r3, [r7, #28]
 80088be:	edd3 6a00 	vldr	s13, [r3]
 80088c2:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80088c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80088ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80088ce:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx) - beta * s2;
 80088d2:	69fb      	ldr	r3, [r7, #28]
 80088d4:	ed93 7a01 	vldr	s14, [r3, #4]
 80088d8:	edd7 7a05 	vldr	s15, [r7, #20]
 80088dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	edd3 6a02 	vldr	s13, [r3, #8]
 80088e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80088ea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80088ee:	ee37 7a67 	vsub.f32	s14, s14, s15
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	edd3 6a04 	vldr	s13, [r3, #16]
 80088f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80088fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008900:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008904:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008908:	ee27 7a87 	vmul.f32	s14, s15, s14
 800890c:	69fb      	ldr	r3, [r7, #28]
 800890e:	edd3 6a00 	vldr	s13, [r3]
 8008912:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8008916:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800891a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800891e:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx) - beta * s3;
 8008922:	69fb      	ldr	r3, [r7, #28]
 8008924:	ed93 7a01 	vldr	s14, [r3, #4]
 8008928:	edd7 7a04 	vldr	s15, [r7, #16]
 800892c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	edd3 6a02 	vldr	s13, [r3, #8]
 8008936:	edd7 7a05 	vldr	s15, [r7, #20]
 800893a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800893e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008942:	69fb      	ldr	r3, [r7, #28]
 8008944:	edd3 6a03 	vldr	s13, [r3, #12]
 8008948:	edd7 7a06 	vldr	s15, [r7, #24]
 800894c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008950:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008954:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8008958:	ee27 7a87 	vmul.f32	s14, s15, s14
 800895c:	69fb      	ldr	r3, [r7, #28]
 800895e:	edd3 6a00 	vldr	s13, [r3]
 8008962:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8008966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800896a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800896e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

    // Quaternion gncelle
    q0 += qDot1 * dt;
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	ed93 7a01 	vldr	s14, [r3, #4]
 8008978:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 800897c:	edd7 7a00 	vldr	s15, [r7]
 8008980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008984:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008988:	69fb      	ldr	r3, [r7, #28]
 800898a:	edc3 7a01 	vstr	s15, [r3, #4]
    q1 += qDot2 * dt;
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	ed93 7a02 	vldr	s14, [r3, #8]
 8008994:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8008998:	edd7 7a00 	vldr	s15, [r7]
 800899c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80089a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80089a4:	69fb      	ldr	r3, [r7, #28]
 80089a6:	edc3 7a02 	vstr	s15, [r3, #8]
    q2 += qDot3 * dt;
 80089aa:	69fb      	ldr	r3, [r7, #28]
 80089ac:	ed93 7a03 	vldr	s14, [r3, #12]
 80089b0:	edd7 6a0a 	vldr	s13, [r7, #40]	@ 0x28
 80089b4:	edd7 7a00 	vldr	s15, [r7]
 80089b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80089bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80089c0:	69fb      	ldr	r3, [r7, #28]
 80089c2:	edc3 7a03 	vstr	s15, [r3, #12]
    q3 += qDot4 * dt;
 80089c6:	69fb      	ldr	r3, [r7, #28]
 80089c8:	ed93 7a04 	vldr	s14, [r3, #16]
 80089cc:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80089d0:	edd7 7a00 	vldr	s15, [r7]
 80089d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80089d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80089dc:	69fb      	ldr	r3, [r7, #28]
 80089de:	edc3 7a04 	vstr	s15, [r3, #16]

    // Normalize quaternion
    recipNorm = 1.0f / sqrtf(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80089e2:	69fb      	ldr	r3, [r7, #28]
 80089e4:	ed93 7a01 	vldr	s14, [r3, #4]
 80089e8:	69fb      	ldr	r3, [r7, #28]
 80089ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80089ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	edd3 6a02 	vldr	s13, [r3, #8]
 80089f8:	69fb      	ldr	r3, [r7, #28]
 80089fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80089fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008a06:	69fb      	ldr	r3, [r7, #28]
 8008a08:	edd3 6a03 	vldr	s13, [r3, #12]
 8008a0c:	69fb      	ldr	r3, [r7, #28]
 8008a0e:	edd3 7a03 	vldr	s15, [r3, #12]
 8008a12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008a1a:	69fb      	ldr	r3, [r7, #28]
 8008a1c:	edd3 6a04 	vldr	s13, [r3, #16]
 8008a20:	69fb      	ldr	r3, [r7, #28]
 8008a22:	edd3 7a04 	vldr	s15, [r3, #16]
 8008a26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008a2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008a2e:	eeb0 0a67 	vmov.f32	s0, s15
 8008a32:	f003 f9af 	bl	800bd94 <sqrtf>
 8008a36:	eeb0 7a40 	vmov.f32	s14, s0
 8008a3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008a3e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008a42:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    q0 *= recipNorm;
 8008a46:	69fb      	ldr	r3, [r7, #28]
 8008a48:	ed93 7a01 	vldr	s14, [r3, #4]
 8008a4c:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8008a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a54:	69fb      	ldr	r3, [r7, #28]
 8008a56:	edc3 7a01 	vstr	s15, [r3, #4]
    q1 *= recipNorm;
 8008a5a:	69fb      	ldr	r3, [r7, #28]
 8008a5c:	ed93 7a02 	vldr	s14, [r3, #8]
 8008a60:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8008a64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a68:	69fb      	ldr	r3, [r7, #28]
 8008a6a:	edc3 7a02 	vstr	s15, [r3, #8]
    q2 *= recipNorm;
 8008a6e:	69fb      	ldr	r3, [r7, #28]
 8008a70:	ed93 7a03 	vldr	s14, [r3, #12]
 8008a74:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8008a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a7c:	69fb      	ldr	r3, [r7, #28]
 8008a7e:	edc3 7a03 	vstr	s15, [r3, #12]
    q3 *= recipNorm;
 8008a82:	69fb      	ldr	r3, [r7, #28]
 8008a84:	ed93 7a04 	vldr	s14, [r3, #16]
 8008a88:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8008a8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008a90:	69fb      	ldr	r3, [r7, #28]
 8008a92:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8008a96:	bf00      	nop
 8008a98:	3788      	adds	r7, #136	@ 0x88
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}
	...

08008aa0 <_ZN12MadgwickAHRS8getEulerERfS0_S0_>:

void MadgwickAHRS::getEuler(float &pitch, float &roll, float &yaw)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b086      	sub	sp, #24
 8008aa4:	af00      	add	r7, sp, #0
 8008aa6:	60f8      	str	r0, [r7, #12]
 8008aa8:	60b9      	str	r1, [r7, #8]
 8008aaa:	607a      	str	r2, [r7, #4]
 8008aac:	603b      	str	r3, [r7, #0]
    // roll (x-axis rotation)
    roll = atan2f(2.0f * (q0 * q1 + q2 * q3), 1.0f - 2.0f * (q1 * q1 + q2 * q2)) * 180.0f / PI;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	ed93 7a01 	vldr	s14, [r3, #4]
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	edd3 7a02 	vldr	s15, [r3, #8]
 8008aba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	edd3 6a03 	vldr	s13, [r3, #12]
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	edd3 7a04 	vldr	s15, [r3, #16]
 8008aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008ace:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008ad2:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	ed93 7a02 	vldr	s14, [r3, #8]
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	edd3 7a02 	vldr	s15, [r3, #8]
 8008ae2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	edd3 6a03 	vldr	s13, [r3, #12]
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	edd3 7a03 	vldr	s15, [r3, #12]
 8008af2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008af6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008afa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008afe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008b06:	eef0 0a67 	vmov.f32	s1, s15
 8008b0a:	eeb0 0a46 	vmov.f32	s0, s12
 8008b0e:	f003 f93f 	bl	800bd90 <atan2f>
 8008b12:	eef0 7a40 	vmov.f32	s15, s0
 8008b16:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8008c30 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x190>
 8008b1a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008b1e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8008c34 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x194>
 8008b22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	edc3 7a00 	vstr	s15, [r3]

    // pitch (y-axis rotation)
    float sinp = 2.0f * (q0 * q2 - q3 * q1);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	ed93 7a01 	vldr	s14, [r3, #4]
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	edd3 7a03 	vldr	s15, [r3, #12]
 8008b38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	edd3 6a04 	vldr	s13, [r3, #16]
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	edd3 7a02 	vldr	s15, [r3, #8]
 8008b48:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008b4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008b50:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008b54:	edc7 7a05 	vstr	s15, [r7, #20]
    if (fabs(sinp) >= 1)
 8008b58:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b5c:	eef0 7ae7 	vabs.f32	s15, s15
 8008b60:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008b64:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b6c:	db0b      	blt.n	8008b86 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0xe6>
        pitch = copysignf(90.0f, sinp);
 8008b6e:	edd7 0a05 	vldr	s1, [r7, #20]
 8008b72:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8008c38 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x198>
 8008b76:	f003 f9bd 	bl	800bef4 <copysignf>
 8008b7a:	eef0 7a40 	vmov.f32	s15, s0
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	edc3 7a00 	vstr	s15, [r3]
 8008b84:	e010      	b.n	8008ba8 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x108>
    else
        pitch = asinf(sinp) * 180.0f / PI;
 8008b86:	ed97 0a05 	vldr	s0, [r7, #20]
 8008b8a:	f003 f8d5 	bl	800bd38 <asinf>
 8008b8e:	eef0 7a40 	vmov.f32	s15, s0
 8008b92:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8008c30 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x190>
 8008b96:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008b9a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008c34 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x194>
 8008b9e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	edc3 7a00 	vstr	s15, [r3]

    // yaw (z-axis rotation)
    yaw = atan2f(2.0f * (q0 * q3 + q1 * q2), 1.0f - 2.0f * (q2 * q2 + q3 * q3)) * 180.0f / PI;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	ed93 7a01 	vldr	s14, [r3, #4]
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	edd3 7a04 	vldr	s15, [r3, #16]
 8008bb4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	edd3 6a02 	vldr	s13, [r3, #8]
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	edd3 7a03 	vldr	s15, [r3, #12]
 8008bc4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008bc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bcc:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	ed93 7a03 	vldr	s14, [r3, #12]
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	edd3 7a03 	vldr	s15, [r3, #12]
 8008bdc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	edd3 6a04 	vldr	s13, [r3, #16]
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	edd3 7a04 	vldr	s15, [r3, #16]
 8008bec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008bf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008bf4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8008bf8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008bfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008c00:	eef0 0a67 	vmov.f32	s1, s15
 8008c04:	eeb0 0a46 	vmov.f32	s0, s12
 8008c08:	f003 f8c2 	bl	800bd90 <atan2f>
 8008c0c:	eef0 7a40 	vmov.f32	s15, s0
 8008c10:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8008c30 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x190>
 8008c14:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008c18:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8008c34 <_ZN12MadgwickAHRS8getEulerERfS0_S0_+0x194>
 8008c1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	edc3 7a00 	vstr	s15, [r3]
}
 8008c26:	bf00      	nop
 8008c28:	3718      	adds	r7, #24
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bd80      	pop	{r7, pc}
 8008c2e:	bf00      	nop
 8008c30:	43340000 	.word	0x43340000
 8008c34:	40490e56 	.word	0x40490e56
 8008c38:	42b40000 	.word	0x42b40000

08008c3c <_ZN3MAGC1EP17I2C_HandleTypeDef>:

#include "Mag.h"

#define HMC5883L_ADDRESS 0x1E << 1 // I2C adresi

MAG::MAG(I2C_HandleTypeDef *hi2c)
 8008c3c:	b480      	push	{r7}
 8008c3e:	b083      	sub	sp, #12
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
 8008c44:	6039      	str	r1, [r7, #0]
{
  this->hi2c = hi2c;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	683a      	ldr	r2, [r7, #0]
 8008c4a:	635a      	str	r2, [r3, #52]	@ 0x34
  x_s16 = y_s16 = z_s16 = 0;
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2200      	movs	r2, #0
 8008c50:	821a      	strh	r2, [r3, #16]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	81da      	strh	r2, [r3, #14]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	819a      	strh	r2, [r3, #12]
  heading_f = headingAcisi_f = 0.0f;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f04f 0200 	mov.w	r2, #0
 8008c6c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	639a      	str	r2, [r3, #56]	@ 0x38
  xOffset_f = yOffset_f = 0.0f;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	f04f 0200 	mov.w	r2, #0
 8008c7c:	605a      	str	r2, [r3, #4]
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	685a      	ldr	r2, [r3, #4]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	601a      	str	r2, [r3, #0]
  xScaleFactor_f = yScaleFactor_f = 1.0f;
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8008c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	4618      	mov	r0, r3
 8008c9a:	370c      	adds	r7, #12
 8008c9c:	46bd      	mov	sp, r7
 8008c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca2:	4770      	bx	lr

08008ca4 <_ZN3MAG10YapilandirEv>:

void MAG::Yapilandir()
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b088      	sub	sp, #32
 8008ca8:	af02      	add	r7, sp, #8
 8008caa:	6078      	str	r0, [r7, #4]
  // Configuration Register A
  uint8_t dataCRA[2] = {HMC5883_REGISTER_MAG_CRA_REG_M, 0x78}; // 8 ortalama, 15 Hz, normal lm
 8008cac:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8008cb0:	82bb      	strh	r3, [r7, #20]
  HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataCRA, 2, 100);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8008cb6:	f107 0214 	add.w	r2, r7, #20
 8008cba:	2364      	movs	r3, #100	@ 0x64
 8008cbc:	9300      	str	r3, [sp, #0]
 8008cbe:	2302      	movs	r3, #2
 8008cc0:	213c      	movs	r1, #60	@ 0x3c
 8008cc2:	f7fb fc8f 	bl	80045e4 <HAL_I2C_Master_Transmit>

  // Configuration Register B
  uint8_t dataCRB[2] = {HMC5883_REGISTER_MAG_CRB_REG_M, HMC5883_MAGGAIN_1_3}; // Kazan = +/- 1.3
 8008cc6:	f242 0301 	movw	r3, #8193	@ 0x2001
 8008cca:	823b      	strh	r3, [r7, #16]
  HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataCRB, 2, 100);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8008cd0:	f107 0210 	add.w	r2, r7, #16
 8008cd4:	2364      	movs	r3, #100	@ 0x64
 8008cd6:	9300      	str	r3, [sp, #0]
 8008cd8:	2302      	movs	r3, #2
 8008cda:	213c      	movs	r1, #60	@ 0x3c
 8008cdc:	f7fb fc82 	bl	80045e4 <HAL_I2C_Master_Transmit>

  // Mode Register
  uint8_t dataMR[2] = {HMC5883_REGISTER_MAG_MR_REG_M, 0x00}; // Srekli lm modu
 8008ce0:	2302      	movs	r3, #2
 8008ce2:	81bb      	strh	r3, [r7, #12]
  HAL_I2C_Master_Transmit(hi2c, HMC5883L_ADDRESS, dataMR, 2, 100);
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8008ce8:	f107 020c 	add.w	r2, r7, #12
 8008cec:	2364      	movs	r3, #100	@ 0x64
 8008cee:	9300      	str	r3, [sp, #0]
 8008cf0:	2302      	movs	r3, #2
 8008cf2:	213c      	movs	r1, #60	@ 0x3c
 8008cf4:	f7fb fc76 	bl	80045e4 <HAL_I2C_Master_Transmit>
}
 8008cf8:	bf00      	nop
 8008cfa:	3718      	adds	r7, #24
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <_ZN3MAG10MagDataOkuEPsS0_S0_>:

void MAG::MagDataOku(int16_t *x_s16, int16_t *y_s16, int16_t *z_s16)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b08a      	sub	sp, #40	@ 0x28
 8008d04:	af04      	add	r7, sp, #16
 8008d06:	60f8      	str	r0, [r7, #12]
 8008d08:	60b9      	str	r1, [r7, #8]
 8008d0a:	607a      	str	r2, [r7, #4]
 8008d0c:	603b      	str	r3, [r7, #0]
  uint8_t buffer[6];
  HAL_I2C_Mem_Read(hi2c, HMC5883L_ADDRESS, HMC5883_REGISTER_MAG_OUT_X_H_M, 1, buffer, 6, 100);
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8008d12:	2364      	movs	r3, #100	@ 0x64
 8008d14:	9302      	str	r3, [sp, #8]
 8008d16:	2306      	movs	r3, #6
 8008d18:	9301      	str	r3, [sp, #4]
 8008d1a:	f107 0310 	add.w	r3, r7, #16
 8008d1e:	9300      	str	r3, [sp, #0]
 8008d20:	2301      	movs	r3, #1
 8008d22:	2203      	movs	r2, #3
 8008d24:	213c      	movs	r1, #60	@ 0x3c
 8008d26:	f7fc f887 	bl	8004e38 <HAL_I2C_Mem_Read>

  *x_s16 = (int16_t)((buffer[0] << 8) | buffer[1]);
 8008d2a:	7c3b      	ldrb	r3, [r7, #16]
 8008d2c:	b21b      	sxth	r3, r3
 8008d2e:	021b      	lsls	r3, r3, #8
 8008d30:	b21a      	sxth	r2, r3
 8008d32:	7c7b      	ldrb	r3, [r7, #17]
 8008d34:	b21b      	sxth	r3, r3
 8008d36:	4313      	orrs	r3, r2
 8008d38:	b21a      	sxth	r2, r3
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	801a      	strh	r2, [r3, #0]
  *z_s16 = (int16_t)((buffer[2] << 8) | buffer[3]);
 8008d3e:	7cbb      	ldrb	r3, [r7, #18]
 8008d40:	b21b      	sxth	r3, r3
 8008d42:	021b      	lsls	r3, r3, #8
 8008d44:	b21a      	sxth	r2, r3
 8008d46:	7cfb      	ldrb	r3, [r7, #19]
 8008d48:	b21b      	sxth	r3, r3
 8008d4a:	4313      	orrs	r3, r2
 8008d4c:	b21a      	sxth	r2, r3
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	801a      	strh	r2, [r3, #0]
  *y_s16 = (int16_t)((buffer[4] << 8) | buffer[5]);
 8008d52:	7d3b      	ldrb	r3, [r7, #20]
 8008d54:	b21b      	sxth	r3, r3
 8008d56:	021b      	lsls	r3, r3, #8
 8008d58:	b21a      	sxth	r2, r3
 8008d5a:	7d7b      	ldrb	r3, [r7, #21]
 8008d5c:	b21b      	sxth	r3, r3
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	b21a      	sxth	r2, r3
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	801a      	strh	r2, [r3, #0]
}
 8008d66:	bf00      	nop
 8008d68:	3718      	adds	r7, #24
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	bd80      	pop	{r7, pc}

08008d6e <_ZN3MAG13XveYKalibreEtEv>:

void MAG::XveYKalibreEt()
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b08c      	sub	sp, #48	@ 0x30
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
  int16_t xEksen_s16, yEksen_s16, zEksen_s16;
  int16_t xMin = 3200, yMin = 3200;
 8008d76:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8008d7a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8008d7c:	f44f 6348 	mov.w	r3, #3200	@ 0xc80
 8008d80:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  int16_t xMax = -3200, yMax = -3200;
 8008d82:	f24f 3380 	movw	r3, #62336	@ 0xf380
 8008d86:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8008d88:	f24f 3380 	movw	r3, #62336	@ 0xf380
 8008d8c:	853b      	strh	r3, [r7, #40]	@ 0x28

  // 2000 rnek alarak min/max bul
  for (int i = 0; i < 2000; i++)
 8008d8e:	2300      	movs	r3, #0
 8008d90:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d92:	e03b      	b.n	8008e0c <_ZN3MAG13XveYKalibreEtEv+0x9e>
  {
    uint32_t startTick = HAL_GetTick();
 8008d94:	f7fa fc18 	bl	80035c8 <HAL_GetTick>
 8008d98:	6178      	str	r0, [r7, #20]
    MagDataOku(&xEksen_s16, &yEksen_s16, &zEksen_s16);
 8008d9a:	f107 030e 	add.w	r3, r7, #14
 8008d9e:	f107 0210 	add.w	r2, r7, #16
 8008da2:	f107 0112 	add.w	r1, r7, #18
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f7ff ffaa 	bl	8008d00 <_ZN3MAG10MagDataOkuEPsS0_S0_>

    if (xEksen_s16 < xMin) xMin = xEksen_s16;
 8008dac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008db0:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	@ 0x2e
 8008db4:	429a      	cmp	r2, r3
 8008db6:	dd01      	ble.n	8008dbc <_ZN3MAG13XveYKalibreEtEv+0x4e>
 8008db8:	8a7b      	ldrh	r3, [r7, #18]
 8008dba:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (xEksen_s16 > xMax) xMax = xEksen_s16;
 8008dbc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008dc0:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	da01      	bge.n	8008dcc <_ZN3MAG13XveYKalibreEtEv+0x5e>
 8008dc8:	8a7b      	ldrh	r3, [r7, #18]
 8008dca:	857b      	strh	r3, [r7, #42]	@ 0x2a
    if (yEksen_s16 < yMin) yMin = yEksen_s16;
 8008dcc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008dd0:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	@ 0x2c
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	dd01      	ble.n	8008ddc <_ZN3MAG13XveYKalibreEtEv+0x6e>
 8008dd8:	8a3b      	ldrh	r3, [r7, #16]
 8008dda:	85bb      	strh	r3, [r7, #44]	@ 0x2c
    if (yEksen_s16 > yMax) yMax = yEksen_s16;
 8008ddc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008de0:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 8008de4:	429a      	cmp	r2, r3
 8008de6:	da01      	bge.n	8008dec <_ZN3MAG13XveYKalibreEtEv+0x7e>
 8008de8:	8a3b      	ldrh	r3, [r7, #16]
 8008dea:	853b      	strh	r3, [r7, #40]	@ 0x28

    while ((HAL_GetTick() - startTick) < 5) {}
 8008dec:	bf00      	nop
 8008dee:	f7fa fbeb 	bl	80035c8 <HAL_GetTick>
 8008df2:	4602      	mov	r2, r0
 8008df4:	697b      	ldr	r3, [r7, #20]
 8008df6:	1ad3      	subs	r3, r2, r3
 8008df8:	2b04      	cmp	r3, #4
 8008dfa:	bf94      	ite	ls
 8008dfc:	2301      	movls	r3, #1
 8008dfe:	2300      	movhi	r3, #0
 8008e00:	b2db      	uxtb	r3, r3
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d1f3      	bne.n	8008dee <_ZN3MAG13XveYKalibreEtEv+0x80>
  for (int i = 0; i < 2000; i++)
 8008e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e08:	3301      	adds	r3, #1
 8008e0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e0e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8008e12:	dbbf      	blt.n	8008d94 <_ZN3MAG13XveYKalibreEtEv+0x26>
  }

  // Offset (merkez) hesapla
  xOffset_f = (xMax + xMin) / 2.0f;
 8008e14:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8008e18:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8008e1c:	4413      	add	r3, r2
 8008e1e:	ee07 3a90 	vmov	s15, r3
 8008e22:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008e26:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008e2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	edc3 7a00 	vstr	s15, [r3]
  yOffset_f = (yMax + yMin) / 2.0f;
 8008e34:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 8008e38:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8008e3c:	4413      	add	r3, r2
 8008e3e:	ee07 3a90 	vmov	s15, r3
 8008e42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008e46:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008e4a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	edc3 7a01 	vstr	s15, [r3, #4]

  // lek (yarap) hesapla
  float xScale = (xMax - xMin) / 2.0f;
 8008e54:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8008e58:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8008e5c:	1ad3      	subs	r3, r2, r3
 8008e5e:	ee07 3a90 	vmov	s15, r3
 8008e62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008e66:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008e6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008e6e:	edc7 7a08 	vstr	s15, [r7, #32]
  float yScale = (yMax - yMin) / 2.0f;
 8008e72:	f9b7 2028 	ldrsh.w	r2, [r7, #40]	@ 0x28
 8008e76:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8008e7a:	1ad3      	subs	r3, r2, r3
 8008e7c:	ee07 3a90 	vmov	s15, r3
 8008e80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008e84:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008e88:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008e8c:	edc7 7a07 	vstr	s15, [r7, #28]

  // Ortalama lek deeri
  float avgScale = (xScale + yScale) / 2.0f;
 8008e90:	ed97 7a08 	vldr	s14, [r7, #32]
 8008e94:	edd7 7a07 	vldr	s15, [r7, #28]
 8008e98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e9c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8008ea0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008ea4:	edc7 7a06 	vstr	s15, [r7, #24]

  // Her eksen iin lek faktr
  xScaleFactor_f = avgScale / xScale;
 8008ea8:	edd7 6a06 	vldr	s13, [r7, #24]
 8008eac:	ed97 7a08 	vldr	s14, [r7, #32]
 8008eb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
  yScaleFactor_f = avgScale / yScale;
 8008eba:	edd7 6a06 	vldr	s13, [r7, #24]
 8008ebe:	ed97 7a07 	vldr	s14, [r7, #28]
 8008ec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
}
 8008ecc:	bf00      	nop
 8008ece:	3730      	adds	r7, #48	@ 0x30
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <_ZN3MAG14HeadingOlusturEff>:

}


float* MAG::HeadingOlustur(float pitch, float roll)
{
 8008ed4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008ed8:	b086      	sub	sp, #24
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	60f8      	str	r0, [r7, #12]
 8008ede:	ed87 0a02 	vstr	s0, [r7, #8]
 8008ee2:	edc7 0a01 	vstr	s1, [r7, #4]

  float phi, theta;

  // Manyetometre verilerini oku
  MagDataOku(&x_s16, &y_s16, &z_s16);
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f103 010c 	add.w	r1, r3, #12
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f103 020e 	add.w	r2, r3, #14
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	3310      	adds	r3, #16
 8008ef6:	68f8      	ldr	r0, [r7, #12]
 8008ef8:	f7ff ff02 	bl	8008d00 <_ZN3MAG10MagDataOkuEPsS0_S0_>

  // Kalibrasyon offset ve lek dzeltmeleri uygula
  kalibreliX_f = (x_s16 - xOffset_f) * xScaleFactor_f;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8008f02:	ee07 3a90 	vmov	s15, r3
 8008f06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	edd3 7a00 	vldr	s15, [r3]
 8008f10:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8008f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	edc3 7a07 	vstr	s15, [r3, #28]
  kalibreliY_f = (y_s16 - yOffset_f) * yScaleFactor_f;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8008f2a:	ee07 3a90 	vmov	s15, r3
 8008f2e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	edd3 7a01 	vldr	s15, [r3, #4]
 8008f38:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8008f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	edc3 7a08 	vstr	s15, [r3, #32]
  kalibreliZ_f = z_s16;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8008f52:	ee07 3a90 	vmov	s15, r3
 8008f56:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
//  kalibreliZ_f = (z_s16 - zOffset_f) * zScaleFactor_f;
  // Pitch ve Roll alarn radyana evir
  phi = pitch * (PI / 180.0f);   // pitch = X ekseni etrafnda dnme
 8008f60:	edd7 7a02 	vldr	s15, [r7, #8]
 8008f64:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 80091c4 <_ZN3MAG14HeadingOlusturEff+0x2f0>
 8008f68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008f6c:	edc7 7a05 	vstr	s15, [r7, #20]
  theta = roll * (PI / 180.0f);  // roll = Y ekseni etrafnda dnme
 8008f70:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f74:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 80091c4 <_ZN3MAG14HeadingOlusturEff+0x2f0>
 8008f78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008f7c:	edc7 7a04 	vstr	s15, [r7, #16]

  // Tilt kompanzasyon formlleri
  Xh = kalibreliX_f * cos(phi) + kalibreliZ_f * sin(phi);
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	69db      	ldr	r3, [r3, #28]
 8008f84:	4618      	mov	r0, r3
 8008f86:	f7f7 fad7 	bl	8000538 <__aeabi_f2d>
 8008f8a:	4604      	mov	r4, r0
 8008f8c:	460d      	mov	r5, r1
 8008f8e:	6978      	ldr	r0, [r7, #20]
 8008f90:	f7f7 fad2 	bl	8000538 <__aeabi_f2d>
 8008f94:	4602      	mov	r2, r0
 8008f96:	460b      	mov	r3, r1
 8008f98:	ec43 2b10 	vmov	d0, r2, r3
 8008f9c:	f002 fe24 	bl	800bbe8 <cos>
 8008fa0:	ec53 2b10 	vmov	r2, r3, d0
 8008fa4:	4620      	mov	r0, r4
 8008fa6:	4629      	mov	r1, r5
 8008fa8:	f7f7 fb1e 	bl	80005e8 <__aeabi_dmul>
 8008fac:	4602      	mov	r2, r0
 8008fae:	460b      	mov	r3, r1
 8008fb0:	4690      	mov	r8, r2
 8008fb2:	4699      	mov	r9, r3
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f7f7 fabd 	bl	8000538 <__aeabi_f2d>
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	460d      	mov	r5, r1
 8008fc2:	6978      	ldr	r0, [r7, #20]
 8008fc4:	f7f7 fab8 	bl	8000538 <__aeabi_f2d>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	460b      	mov	r3, r1
 8008fcc:	ec43 2b10 	vmov	d0, r2, r3
 8008fd0:	f002 fe5e 	bl	800bc90 <sin>
 8008fd4:	ec53 2b10 	vmov	r2, r3, d0
 8008fd8:	4620      	mov	r0, r4
 8008fda:	4629      	mov	r1, r5
 8008fdc:	f7f7 fb04 	bl	80005e8 <__aeabi_dmul>
 8008fe0:	4602      	mov	r2, r0
 8008fe2:	460b      	mov	r3, r1
 8008fe4:	4640      	mov	r0, r8
 8008fe6:	4649      	mov	r1, r9
 8008fe8:	f7f7 f948 	bl	800027c <__adddf3>
 8008fec:	4602      	mov	r2, r0
 8008fee:	460b      	mov	r3, r1
 8008ff0:	4610      	mov	r0, r2
 8008ff2:	4619      	mov	r1, r3
 8008ff4:	f7f7 fdda 	bl	8000bac <__aeabi_d2f>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	615a      	str	r2, [r3, #20]
  Yh = kalibreliX_f * sin(theta) * sin(phi) + kalibreliY_f * cos(theta) + kalibreliZ_f * sin(theta) * cos(phi);
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	69db      	ldr	r3, [r3, #28]
 8009002:	4618      	mov	r0, r3
 8009004:	f7f7 fa98 	bl	8000538 <__aeabi_f2d>
 8009008:	4604      	mov	r4, r0
 800900a:	460d      	mov	r5, r1
 800900c:	6938      	ldr	r0, [r7, #16]
 800900e:	f7f7 fa93 	bl	8000538 <__aeabi_f2d>
 8009012:	4602      	mov	r2, r0
 8009014:	460b      	mov	r3, r1
 8009016:	ec43 2b10 	vmov	d0, r2, r3
 800901a:	f002 fe39 	bl	800bc90 <sin>
 800901e:	ec53 2b10 	vmov	r2, r3, d0
 8009022:	4620      	mov	r0, r4
 8009024:	4629      	mov	r1, r5
 8009026:	f7f7 fadf 	bl	80005e8 <__aeabi_dmul>
 800902a:	4602      	mov	r2, r0
 800902c:	460b      	mov	r3, r1
 800902e:	4614      	mov	r4, r2
 8009030:	461d      	mov	r5, r3
 8009032:	6978      	ldr	r0, [r7, #20]
 8009034:	f7f7 fa80 	bl	8000538 <__aeabi_f2d>
 8009038:	4602      	mov	r2, r0
 800903a:	460b      	mov	r3, r1
 800903c:	ec43 2b10 	vmov	d0, r2, r3
 8009040:	f002 fe26 	bl	800bc90 <sin>
 8009044:	ec53 2b10 	vmov	r2, r3, d0
 8009048:	4620      	mov	r0, r4
 800904a:	4629      	mov	r1, r5
 800904c:	f7f7 facc 	bl	80005e8 <__aeabi_dmul>
 8009050:	4602      	mov	r2, r0
 8009052:	460b      	mov	r3, r1
 8009054:	4690      	mov	r8, r2
 8009056:	4699      	mov	r9, r3
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	6a1b      	ldr	r3, [r3, #32]
 800905c:	4618      	mov	r0, r3
 800905e:	f7f7 fa6b 	bl	8000538 <__aeabi_f2d>
 8009062:	4604      	mov	r4, r0
 8009064:	460d      	mov	r5, r1
 8009066:	6938      	ldr	r0, [r7, #16]
 8009068:	f7f7 fa66 	bl	8000538 <__aeabi_f2d>
 800906c:	4602      	mov	r2, r0
 800906e:	460b      	mov	r3, r1
 8009070:	ec43 2b10 	vmov	d0, r2, r3
 8009074:	f002 fdb8 	bl	800bbe8 <cos>
 8009078:	ec53 2b10 	vmov	r2, r3, d0
 800907c:	4620      	mov	r0, r4
 800907e:	4629      	mov	r1, r5
 8009080:	f7f7 fab2 	bl	80005e8 <__aeabi_dmul>
 8009084:	4602      	mov	r2, r0
 8009086:	460b      	mov	r3, r1
 8009088:	4640      	mov	r0, r8
 800908a:	4649      	mov	r1, r9
 800908c:	f7f7 f8f6 	bl	800027c <__adddf3>
 8009090:	4602      	mov	r2, r0
 8009092:	460b      	mov	r3, r1
 8009094:	4690      	mov	r8, r2
 8009096:	4699      	mov	r9, r3
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800909c:	4618      	mov	r0, r3
 800909e:	f7f7 fa4b 	bl	8000538 <__aeabi_f2d>
 80090a2:	4604      	mov	r4, r0
 80090a4:	460d      	mov	r5, r1
 80090a6:	6938      	ldr	r0, [r7, #16]
 80090a8:	f7f7 fa46 	bl	8000538 <__aeabi_f2d>
 80090ac:	4602      	mov	r2, r0
 80090ae:	460b      	mov	r3, r1
 80090b0:	ec43 2b10 	vmov	d0, r2, r3
 80090b4:	f002 fdec 	bl	800bc90 <sin>
 80090b8:	ec53 2b10 	vmov	r2, r3, d0
 80090bc:	4620      	mov	r0, r4
 80090be:	4629      	mov	r1, r5
 80090c0:	f7f7 fa92 	bl	80005e8 <__aeabi_dmul>
 80090c4:	4602      	mov	r2, r0
 80090c6:	460b      	mov	r3, r1
 80090c8:	4614      	mov	r4, r2
 80090ca:	461d      	mov	r5, r3
 80090cc:	6978      	ldr	r0, [r7, #20]
 80090ce:	f7f7 fa33 	bl	8000538 <__aeabi_f2d>
 80090d2:	4602      	mov	r2, r0
 80090d4:	460b      	mov	r3, r1
 80090d6:	ec43 2b10 	vmov	d0, r2, r3
 80090da:	f002 fd85 	bl	800bbe8 <cos>
 80090de:	ec53 2b10 	vmov	r2, r3, d0
 80090e2:	4620      	mov	r0, r4
 80090e4:	4629      	mov	r1, r5
 80090e6:	f7f7 fa7f 	bl	80005e8 <__aeabi_dmul>
 80090ea:	4602      	mov	r2, r0
 80090ec:	460b      	mov	r3, r1
 80090ee:	4640      	mov	r0, r8
 80090f0:	4649      	mov	r1, r9
 80090f2:	f7f7 f8c3 	bl	800027c <__adddf3>
 80090f6:	4602      	mov	r2, r0
 80090f8:	460b      	mov	r3, r1
 80090fa:	4610      	mov	r0, r2
 80090fc:	4619      	mov	r1, r3
 80090fe:	f7f7 fd55 	bl	8000bac <__aeabi_d2f>
 8009102:	4602      	mov	r2, r0
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	619a      	str	r2, [r3, #24]

  // Balk (heading) as hesapla
  heading_f = atan2(Yh, Xh);
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	699b      	ldr	r3, [r3, #24]
 800910c:	4618      	mov	r0, r3
 800910e:	f7f7 fa13 	bl	8000538 <__aeabi_f2d>
 8009112:	4604      	mov	r4, r0
 8009114:	460d      	mov	r5, r1
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	695b      	ldr	r3, [r3, #20]
 800911a:	4618      	mov	r0, r3
 800911c:	f7f7 fa0c 	bl	8000538 <__aeabi_f2d>
 8009120:	4602      	mov	r2, r0
 8009122:	460b      	mov	r3, r1
 8009124:	ec43 2b11 	vmov	d1, r2, r3
 8009128:	ec45 4b10 	vmov	d0, r4, r5
 800912c:	f002 fd58 	bl	800bbe0 <atan2>
 8009130:	ec53 2b10 	vmov	r2, r3, d0
 8009134:	4610      	mov	r0, r2
 8009136:	4619      	mov	r1, r3
 8009138:	f7f7 fd38 	bl	8000bac <__aeabi_d2f>
 800913c:	4602      	mov	r2, r0
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	639a      	str	r2, [r3, #56]	@ 0x38

  // Manyetik sapma dzeltmesi (stanbul ~ +6)
  heading_f += 6.03f * (PI / 180.0f);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8009148:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80091c8 <_ZN3MAG14HeadingOlusturEff+0x2f4>
 800914c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

  if (heading_f < 0)
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800915c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009164:	d509      	bpl.n	800917a <_ZN3MAG14HeadingOlusturEff+0x2a6>
      heading_f += 2 * PI;
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 800916c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80091cc <_ZN3MAG14HeadingOlusturEff+0x2f8>
 8009170:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38
  if (heading_f > 2 * PI)
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8009180:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80091cc <_ZN3MAG14HeadingOlusturEff+0x2f8>
 8009184:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800918c:	dd09      	ble.n	80091a2 <_ZN3MAG14HeadingOlusturEff+0x2ce>
      heading_f -= 2 * PI;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8009194:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80091cc <_ZN3MAG14HeadingOlusturEff+0x2f8>
 8009198:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

  headingAcisi_f = heading_f * (180.0f / PI);  // derece cinsinden
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80091a8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80091d0 <_ZN3MAG14HeadingOlusturEff+0x2fc>
 80091ac:	ee67 7a87 	vmul.f32	s15, s15, s14
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	edc3 7a0f 	vstr	s15, [r3, #60]	@ 0x3c


  return &headingAcisi_f;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	333c      	adds	r3, #60	@ 0x3c
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3718      	adds	r7, #24
 80091be:	46bd      	mov	sp, r7
 80091c0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80091c4:	3c8ee7a7 	.word	0x3c8ee7a7
 80091c8:	3dd76ddc 	.word	0x3dd76ddc
 80091cc:	40c8f5c3 	.word	0x40c8f5c3
 80091d0:	42654ca3 	.word	0x42654ca3

080091d4 <_ZN12MadgwickAHRSC1Ef>:
private:
    float beta;          // algoritma sabiti (grlt seviyesine bal)


public:
    MadgwickAHRS(float beta = 0.2f) : beta(beta), q0(1.0f), q1(0.0f), q2(0.0f), q3(0.0f) {}
 80091d4:	b480      	push	{r7}
 80091d6:	b083      	sub	sp, #12
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	ed87 0a00 	vstr	s0, [r7]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	683a      	ldr	r2, [r7, #0]
 80091e4:	601a      	str	r2, [r3, #0]
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80091ec:	605a      	str	r2, [r3, #4]
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	f04f 0200 	mov.w	r2, #0
 80091f4:	609a      	str	r2, [r3, #8]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	f04f 0200 	mov.w	r2, #0
 80091fc:	60da      	str	r2, [r3, #12]
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	f04f 0200 	mov.w	r2, #0
 8009204:	611a      	str	r2, [r3, #16]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	4618      	mov	r0, r3
 800920a:	370c      	adds	r7, #12
 800920c:	46bd      	mov	sp, r7
 800920e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009212:	4770      	bx	lr

08009214 <_ZN3IMUC1EP17I2C_HandleTypeDef>:
#define MPU6500_ADDRESS 0x68<< 1
#define WHO_AM_I 0x75
#define RESET_BIT 0x80
#define EARTH_RADIUS 6378137.0 // Dnya yarap (metre)

IMU::IMU(I2C_HandleTypeDef *hi2c)
 8009214:	b580      	push	{r7, lr}
 8009216:	b082      	sub	sp, #8
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
//	  kalmanax(0.05, 0.5, 10),
//	  kalmanay(0.05, 0.5, 10),
//	  kalmangx(0.05, 0.5, 10),
//	  kalmangy(0.05, 0.5, 10),
	  hizX(0.0f), hizY(0.0f),
	  enlem_f(0.0f), boylam_f(0.0f){}
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8009288 <_ZN3IMUC1EP17I2C_HandleTypeDef+0x74>
 8009224:	4618      	mov	r0, r3
 8009226:	f7ff ffd5 	bl	80091d4 <_ZN12MadgwickAHRSC1Ef>
	  mag(hi2c),
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	3314      	adds	r3, #20
 800922e:	6839      	ldr	r1, [r7, #0]
 8009230:	4618      	mov	r0, r3
 8009232:	f7ff fd03 	bl	8008c3c <_ZN3MAGC1EP17I2C_HandleTypeDef>
	  hizX(0.0f), hizY(0.0f),
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f04f 0200 	mov.w	r2, #0
 800923c:	655a      	str	r2, [r3, #84]	@ 0x54
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f04f 0200 	mov.w	r2, #0
 8009244:	659a      	str	r2, [r3, #88]	@ 0x58
    : hi2c(hi2c),
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	683a      	ldr	r2, [r7, #0]
 800924a:	67da      	str	r2, [r3, #124]	@ 0x7c
	  enlem_f(0.0f), boylam_f(0.0f){}
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	f04f 0200 	mov.w	r2, #0
 8009252:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f04f 0200 	mov.w	r2, #0
 800925c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f04f 0200 	mov.w	r2, #0
 8009266:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	f04f 0200 	mov.w	r2, #0
 8009270:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	f04f 0200 	mov.w	r2, #0
 800927a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	4618      	mov	r0, r3
 8009282:	3708      	adds	r7, #8
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}
 8009288:	3e4ccccd 	.word	0x3e4ccccd

0800928c <_ZN3IMU10YapilandirEv>:


void IMU::Yapilandir()
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b088      	sub	sp, #32
 8009290:	af04      	add	r7, sp, #16
 8009292:	6078      	str	r0, [r7, #4]
	uint8_t kontrol_u8;

	HAL_I2C_Mem_Read(hi2c, MPU6500_ADDRESS , WHO_AM_I, 1, &kontrol_u8, 1, 1000);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009298:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800929c:	9302      	str	r3, [sp, #8]
 800929e:	2301      	movs	r3, #1
 80092a0:	9301      	str	r3, [sp, #4]
 80092a2:	f107 030f 	add.w	r3, r7, #15
 80092a6:	9300      	str	r3, [sp, #0]
 80092a8:	2301      	movs	r3, #1
 80092aa:	2275      	movs	r2, #117	@ 0x75
 80092ac:	21d0      	movs	r1, #208	@ 0xd0
 80092ae:	f7fb fdc3 	bl	8004e38 <HAL_I2C_Mem_Read>
	if (kontrol_u8 == 0x70)
 80092b2:	7bfb      	ldrb	r3, [r7, #15]
 80092b4:	2b70      	cmp	r3, #112	@ 0x70
 80092b6:	d14b      	bne.n	8009350 <_ZN3IMU10YapilandirEv+0xc4>
	{
		data_u8 = 0x00;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , PWR_MGMT_1_REG, 1, &data_u8, 1, 1000);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	3380      	adds	r3, #128	@ 0x80
 80092c8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80092cc:	9202      	str	r2, [sp, #8]
 80092ce:	2201      	movs	r2, #1
 80092d0:	9201      	str	r2, [sp, #4]
 80092d2:	9300      	str	r3, [sp, #0]
 80092d4:	2301      	movs	r3, #1
 80092d6:	226b      	movs	r2, #107	@ 0x6b
 80092d8:	21d0      	movs	r1, #208	@ 0xd0
 80092da:	f7fb fcb3 	bl	8004c44 <HAL_I2C_Mem_Write>
		// SMPLRT_DIV register
		data_u8 = 0x07;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	2207      	movs	r2, #7
 80092e2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS ,SMPLRT_DIV_REG, 1, &data_u8, 1, 1000);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	3380      	adds	r3, #128	@ 0x80
 80092ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80092f2:	9202      	str	r2, [sp, #8]
 80092f4:	2201      	movs	r2, #1
 80092f6:	9201      	str	r2, [sp, #4]
 80092f8:	9300      	str	r3, [sp, #0]
 80092fa:	2301      	movs	r3, #1
 80092fc:	2219      	movs	r2, #25
 80092fe:	21d0      	movs	r1, #208	@ 0xd0
 8009300:	f7fb fca0 	bl	8004c44 <HAL_I2C_Mem_Write>
		//  ACCEL_CONFIG Register 2g(00),4g(01),8g(10),16g(11) 4:3
		data_u8 = 0x00;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS, ACC_CNFG_REG, 1, &data_u8, 1, 1000);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	3380      	adds	r3, #128	@ 0x80
 8009314:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009318:	9202      	str	r2, [sp, #8]
 800931a:	2201      	movs	r2, #1
 800931c:	9201      	str	r2, [sp, #4]
 800931e:	9300      	str	r3, [sp, #0]
 8009320:	2301      	movs	r3, #1
 8009322:	221c      	movs	r2, #28
 8009324:	21d0      	movs	r1, #208	@ 0xd0
 8009326:	f7fb fc8d 	bl	8004c44 <HAL_I2C_Mem_Write>
		//  GYRO_CONFIG Register +250dps(00),+500dps(01),+1000dps(10),+2000dps(11) 4:3
		data_u8 = 0x00;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2200      	movs	r2, #0
 800932e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
		HAL_I2C_Mem_Write(hi2c, MPU6500_ADDRESS , GYRO_CNFG_REG, 1, &data_u8, 1, 1000);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	3380      	adds	r3, #128	@ 0x80
 800933a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800933e:	9202      	str	r2, [sp, #8]
 8009340:	2201      	movs	r2, #1
 8009342:	9201      	str	r2, [sp, #4]
 8009344:	9300      	str	r3, [sp, #0]
 8009346:	2301      	movs	r3, #1
 8009348:	221b      	movs	r2, #27
 800934a:	21d0      	movs	r1, #208	@ 0xd0
 800934c:	f7fb fc7a 	bl	8004c44 <HAL_I2C_Mem_Write>
	}
}
 8009350:	bf00      	nop
 8009352:	3710      	adds	r7, #16
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <_ZN3IMU6accOkuEv>:

void IMU::accOku()
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b086      	sub	sp, #24
 800935c:	af02      	add	r7, sp, #8
 800935e:	6078      	str	r0, [r7, #4]
	uint8_t accBuffer[6];

	accBuffer[0] = 0x3B;
 8009360:	233b      	movs	r3, #59	@ 0x3b
 8009362:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, accBuffer, 1, 10);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009368:	f107 0208 	add.w	r2, r7, #8
 800936c:	230a      	movs	r3, #10
 800936e:	9300      	str	r3, [sp, #0]
 8009370:	2301      	movs	r3, #1
 8009372:	21d0      	movs	r1, #208	@ 0xd0
 8009374:	f7fb f936 	bl	80045e4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, accBuffer, 6, 10);
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800937c:	f107 0208 	add.w	r2, r7, #8
 8009380:	230a      	movs	r3, #10
 8009382:	9300      	str	r3, [sp, #0]
 8009384:	2306      	movs	r3, #6
 8009386:	21d0      	movs	r1, #208	@ 0xd0
 8009388:	f7fb fa2a 	bl	80047e0 <HAL_I2C_Master_Receive>
	accEksen[0] = (accBuffer[0] << 8 | accBuffer[1]);
 800938c:	7a3b      	ldrb	r3, [r7, #8]
 800938e:	b21b      	sxth	r3, r3
 8009390:	021b      	lsls	r3, r3, #8
 8009392:	b21a      	sxth	r2, r3
 8009394:	7a7b      	ldrb	r3, [r7, #9]
 8009396:	b21b      	sxth	r3, r3
 8009398:	4313      	orrs	r3, r2
 800939a:	b21a      	sxth	r2, r3
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
	accEksen[1] = (accBuffer[2] << 8 | accBuffer[3]);
 80093a2:	7abb      	ldrb	r3, [r7, #10]
 80093a4:	b21b      	sxth	r3, r3
 80093a6:	021b      	lsls	r3, r3, #8
 80093a8:	b21a      	sxth	r2, r3
 80093aa:	7afb      	ldrb	r3, [r7, #11]
 80093ac:	b21b      	sxth	r3, r3
 80093ae:	4313      	orrs	r3, r2
 80093b0:	b21a      	sxth	r2, r3
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
	accEksen[2] = (accBuffer[4] << 8 | accBuffer[5]);
 80093b8:	7b3b      	ldrb	r3, [r7, #12]
 80093ba:	b21b      	sxth	r3, r3
 80093bc:	021b      	lsls	r3, r3, #8
 80093be:	b21a      	sxth	r2, r3
 80093c0:	7b7b      	ldrb	r3, [r7, #13]
 80093c2:	b21b      	sxth	r3, r3
 80093c4:	4313      	orrs	r3, r2
 80093c6:	b21a      	sxth	r2, r3
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
}
 80093ce:	bf00      	nop
 80093d0:	3710      	adds	r7, #16
 80093d2:	46bd      	mov	sp, r7
 80093d4:	bd80      	pop	{r7, pc}
	...

080093d8 <_ZN3IMU11sicaklikOkuEv>:

void IMU::sicaklikOku()
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b086      	sub	sp, #24
 80093dc:	af02      	add	r7, sp, #8
 80093de:	6078      	str	r0, [r7, #4]
	uint8_t sicaklikBuffer[2];

	sicaklikBuffer[0] = 0x41;
 80093e0:	2341      	movs	r3, #65	@ 0x41
 80093e2:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, sicaklikBuffer, 1, 10);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80093e8:	f107 020c 	add.w	r2, r7, #12
 80093ec:	230a      	movs	r3, #10
 80093ee:	9300      	str	r3, [sp, #0]
 80093f0:	2301      	movs	r3, #1
 80093f2:	21d0      	movs	r1, #208	@ 0xd0
 80093f4:	f7fb f8f6 	bl	80045e4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, sicaklikBuffer, 2, 10);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80093fc:	f107 020c 	add.w	r2, r7, #12
 8009400:	230a      	movs	r3, #10
 8009402:	9300      	str	r3, [sp, #0]
 8009404:	2302      	movs	r3, #2
 8009406:	21d0      	movs	r1, #208	@ 0xd0
 8009408:	f7fb f9ea 	bl	80047e0 <HAL_I2C_Master_Receive>
	hamSicaklik_u16 = (sicaklikBuffer[0] << 8 | sicaklikBuffer[1]);
 800940c:	7b3b      	ldrb	r3, [r7, #12]
 800940e:	b21b      	sxth	r3, r3
 8009410:	021b      	lsls	r3, r3, #8
 8009412:	b21a      	sxth	r2, r3
 8009414:	7b7b      	ldrb	r3, [r7, #13]
 8009416:	b21b      	sxth	r3, r3
 8009418:	4313      	orrs	r3, r2
 800941a:	b21b      	sxth	r3, r3
 800941c:	b29a      	uxth	r2, r3
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
	Sicaklik_f=((float)((float)hamSicaklik_u16 / 333.87f)) + 21.f;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8b3 30cc 	ldrh.w	r3, [r3, #204]	@ 0xcc
 800942a:	ee07 3a90 	vmov	s15, r3
 800942e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8009432:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8009450 <_ZN3IMU11sicaklikOkuEv+0x78>
 8009436:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800943a:	eeb3 7a05 	vmov.f32	s14, #53	@ 0x41a80000  21.0
 800943e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	edc3 7a34 	vstr	s15, [r3, #208]	@ 0xd0
}
 8009448:	bf00      	nop
 800944a:	3710      	adds	r7, #16
 800944c:	46bd      	mov	sp, r7
 800944e:	bd80      	pop	{r7, pc}
 8009450:	43a6ef5c 	.word	0x43a6ef5c

08009454 <_ZN3IMU7gyroOkuEv>:

void IMU::gyroOku()
{
 8009454:	b580      	push	{r7, lr}
 8009456:	b086      	sub	sp, #24
 8009458:	af02      	add	r7, sp, #8
 800945a:	6078      	str	r0, [r7, #4]
	uint8_t gyroBuffer[6];

	gyroBuffer[0] = 0x43;
 800945c:	2343      	movs	r3, #67	@ 0x43
 800945e:	723b      	strb	r3, [r7, #8]
	HAL_I2C_Master_Transmit(hi2c, MPU6500_ADDRESS, gyroBuffer, 1, 10);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009464:	f107 0208 	add.w	r2, r7, #8
 8009468:	230a      	movs	r3, #10
 800946a:	9300      	str	r3, [sp, #0]
 800946c:	2301      	movs	r3, #1
 800946e:	21d0      	movs	r1, #208	@ 0xd0
 8009470:	f7fb f8b8 	bl	80045e4 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(hi2c, MPU6500_ADDRESS, gyroBuffer, 6, 10);
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8009478:	f107 0208 	add.w	r2, r7, #8
 800947c:	230a      	movs	r3, #10
 800947e:	9300      	str	r3, [sp, #0]
 8009480:	2306      	movs	r3, #6
 8009482:	21d0      	movs	r1, #208	@ 0xd0
 8009484:	f7fb f9ac 	bl	80047e0 <HAL_I2C_Master_Receive>
	gyroEksen[0] = (gyroBuffer[0] << 8 | gyroBuffer[1]);
 8009488:	7a3b      	ldrb	r3, [r7, #8]
 800948a:	b21b      	sxth	r3, r3
 800948c:	021b      	lsls	r3, r3, #8
 800948e:	b21a      	sxth	r2, r3
 8009490:	7a7b      	ldrb	r3, [r7, #9]
 8009492:	b21b      	sxth	r3, r3
 8009494:	4313      	orrs	r3, r2
 8009496:	b21a      	sxth	r2, r3
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
	gyroEksen[1] = (gyroBuffer[2] << 8 | gyroBuffer[3]);
 800949e:	7abb      	ldrb	r3, [r7, #10]
 80094a0:	b21b      	sxth	r3, r3
 80094a2:	021b      	lsls	r3, r3, #8
 80094a4:	b21a      	sxth	r2, r3
 80094a6:	7afb      	ldrb	r3, [r7, #11]
 80094a8:	b21b      	sxth	r3, r3
 80094aa:	4313      	orrs	r3, r2
 80094ac:	b21a      	sxth	r2, r3
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
	gyroEksen[2] = (gyroBuffer[4] << 8 | gyroBuffer[5]);
 80094b4:	7b3b      	ldrb	r3, [r7, #12]
 80094b6:	b21b      	sxth	r3, r3
 80094b8:	021b      	lsls	r3, r3, #8
 80094ba:	b21a      	sxth	r2, r3
 80094bc:	7b7b      	ldrb	r3, [r7, #13]
 80094be:	b21b      	sxth	r3, r3
 80094c0:	4313      	orrs	r3, r2
 80094c2:	b21a      	sxth	r2, r3
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86

}
 80094ca:	bf00      	nop
 80094cc:	3710      	adds	r7, #16
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
	...

080094d4 <_ZN3IMU9kalibreEtEv>:

void IMU::kalibreEt()
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < 500; i++)
 80094dc:	2300      	movs	r3, #0
 80094de:	60fb      	str	r3, [r7, #12]
 80094e0:	e048      	b.n	8009574 <_ZN3IMU9kalibreEtEv+0xa0>
    {
        GPIOD->ODR ^= GPIO_PIN_12;
 80094e2:	4b37      	ldr	r3, [pc, #220]	@ (80095c0 <_ZN3IMU9kalibreEtEv+0xec>)
 80094e4:	695b      	ldr	r3, [r3, #20]
 80094e6:	4a36      	ldr	r2, [pc, #216]	@ (80095c0 <_ZN3IMU9kalibreEtEv+0xec>)
 80094e8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80094ec:	6153      	str	r3, [r2, #20]

        uint32_t startTick = HAL_GetTick();
 80094ee:	f7fa f86b 	bl	80035c8 <HAL_GetTick>
 80094f2:	60b8      	str	r0, [r7, #8]
        gyroOku();
 80094f4:	6878      	ldr	r0, [r7, #4]
 80094f6:	f7ff ffad 	bl	8009454 <_ZN3IMU7gyroOkuEv>
        gyroHesap[0] += gyroEksen[0];
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	@ 0x82
 8009506:	ee07 3a90 	vmov	s15, r3
 800950a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800950e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90
        gyroHesap[1] += gyroEksen[1];
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	@ 0x84
 8009524:	ee07 3a90 	vmov	s15, r3
 8009528:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800952c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94
        gyroHesap[2] += gyroEksen[2];
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	ed93 7a26 	vldr	s14, [r3, #152]	@ 0x98
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	@ 0x86
 8009542:	ee07 3a90 	vmov	s15, r3
 8009546:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800954a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98

//        accOku();
//        accHesap[0] += accEksen[0];
//        accHesap[1] += accEksen[1];

        while ((HAL_GetTick() - startTick) < 10) {}
 8009554:	bf00      	nop
 8009556:	f7fa f837 	bl	80035c8 <HAL_GetTick>
 800955a:	4602      	mov	r2, r0
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	1ad3      	subs	r3, r2, r3
 8009560:	2b09      	cmp	r3, #9
 8009562:	bf94      	ite	ls
 8009564:	2301      	movls	r3, #1
 8009566:	2300      	movhi	r3, #0
 8009568:	b2db      	uxtb	r3, r3
 800956a:	2b00      	cmp	r3, #0
 800956c:	d1f3      	bne.n	8009556 <_ZN3IMU9kalibreEtEv+0x82>
    for (int i = 0; i < 500; i++)
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	3301      	adds	r3, #1
 8009572:	60fb      	str	r3, [r7, #12]
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800957a:	dbb2      	blt.n	80094e2 <_ZN3IMU9kalibreEtEv+0xe>
    }

    gyroHesap[0] /= 1000.f;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	ed93 7a24 	vldr	s14, [r3, #144]	@ 0x90
 8009582:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80095c4 <_ZN3IMU9kalibreEtEv+0xf0>
 8009586:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90
    gyroHesap[1] /= 1000.f;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	ed93 7a25 	vldr	s14, [r3, #148]	@ 0x94
 8009596:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 80095c4 <_ZN3IMU9kalibreEtEv+0xf0>
 800959a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	edc3 7a25 	vstr	s15, [r3, #148]	@ 0x94
    gyroHesap[2] /= 1000.f;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	ed93 7a26 	vldr	s14, [r3, #152]	@ 0x98
 80095aa:	eddf 6a06 	vldr	s13, [pc, #24]	@ 80095c4 <_ZN3IMU9kalibreEtEv+0xf0>
 80095ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98

//    accHesap[0] /= 1000;
//    accHesap[1] /= 1000;
}
 80095b8:	bf00      	nop
 80095ba:	3710      	adds	r7, #16
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}
 80095c0:	40020c00 	.word	0x40020c00
 80095c4:	447a0000 	.word	0x447a0000

080095c8 <_ZN3IMU13gercekDataOkuEv>:


void IMU::gercekDataOku()
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
    accOku();
 80095d0:	6878      	ldr	r0, [r7, #4]
 80095d2:	f7ff fec1 	bl	8009358 <_ZN3IMU6accOkuEv>
    sicaklikOku();
 80095d6:	6878      	ldr	r0, [r7, #4]
 80095d8:	f7ff fefe 	bl	80093d8 <_ZN3IMU11sicaklikOkuEv>
    gyroOku();
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f7ff ff39 	bl	8009454 <_ZN3IMU7gyroOkuEv>
    gyroEksen[0] -= gyroHesap[0];
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	@ 0x82
 80095e8:	ee07 3a90 	vmov	s15, r3
 80095ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 80095f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80095fa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80095fe:	ee17 3a90 	vmov	r3, s15
 8009602:	b21a      	sxth	r2, r3
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
    gyroEksen[1] -= gyroHesap[1];
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	@ 0x84
 8009610:	ee07 3a90 	vmov	s15, r3
 8009614:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 800961e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009622:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009626:	ee17 3a90 	vmov	r3, s15
 800962a:	b21a      	sxth	r2, r3
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
    gyroEksen[2] -= gyroHesap[2];
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	@ 0x86
 8009638:	ee07 3a90 	vmov	s15, r3
 800963c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	edd3 7a26 	vldr	s15, [r3, #152]	@ 0x98
 8009646:	ee77 7a67 	vsub.f32	s15, s14, s15
 800964a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800964e:	ee17 3a90 	vmov	r3, s15
 8009652:	b21a      	sxth	r2, r3
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
    //gyroEksen[0]=kalmangx.veriGuncelle(gyroEksen[0]);
    //gyroEksen[1]=kalmangy.veriGuncelle(gyroEksen[1]);
    //accEksen[0]=lpfax.uygula(accEksen[0]);
    //accEksen[1]=lpfay.uygula(accEksen[1]);

}
 800965a:	bf00      	nop
 800965c:	3708      	adds	r7, #8
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
	...

08009664 <_ZN3IMU6aciBulEv>:
    AccToKonum(accEksen[0], accEksen[1], accEksen[2]);
}
*/

void IMU::aciBul()
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b08a      	sub	sp, #40	@ 0x28
 8009668:	af00      	add	r7, sp, #0
 800966a:	6078      	str	r0, [r7, #4]
	gercekDataOku();
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f7ff ffab 	bl	80095c8 <_ZN3IMU13gercekDataOkuEv>

	float gx = gyroEksen[0] / 131.0f * (PI / 180.0f); // jiroskop datas degeri dps -> rad/s (MPU6500 iin 131 LSB/dps @ 250 dps)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	f9b3 3082 	ldrsh.w	r3, [r3, #130]	@ 0x82
 8009678:	ee07 3a90 	vmov	s15, r3
 800967c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009680:	eddf 6a53 	vldr	s13, [pc, #332]	@ 80097d0 <_ZN3IMU6aciBulEv+0x16c>
 8009684:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009688:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80097d4 <_ZN3IMU6aciBulEv+0x170>
 800968c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009690:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float gy = gyroEksen[1] / 131.0f * (PI / 180.0f);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f9b3 3084 	ldrsh.w	r3, [r3, #132]	@ 0x84
 800969a:	ee07 3a90 	vmov	s15, r3
 800969e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80096a2:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 80097d0 <_ZN3IMU6aciBulEv+0x16c>
 80096a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096aa:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80097d4 <_ZN3IMU6aciBulEv+0x170>
 80096ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80096b2:	edc7 7a08 	vstr	s15, [r7, #32]
	float gz = gyroEksen[2] / 131.0f * (PI / 180.0f);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	@ 0x86
 80096bc:	ee07 3a90 	vmov	s15, r3
 80096c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80096c4:	eddf 6a42 	vldr	s13, [pc, #264]	@ 80097d0 <_ZN3IMU6aciBulEv+0x16c>
 80096c8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096cc:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 80097d4 <_ZN3IMU6aciBulEv+0x170>
 80096d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80096d4:	edc7 7a07 	vstr	s15, [r7, #28]

	float ax = accEksen[0] / 16384.0f;  // vmeler deerini g birimine dntr (2g)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f9b3 3088 	ldrsh.w	r3, [r3, #136]	@ 0x88
 80096de:	ee07 3a90 	vmov	s15, r3
 80096e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80096e6:	eddf 6a3c 	vldr	s13, [pc, #240]	@ 80097d8 <_ZN3IMU6aciBulEv+0x174>
 80096ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096ee:	edc7 7a06 	vstr	s15, [r7, #24]
	float ay = accEksen[1] / 16384.0f;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	@ 0x8a
 80096f8:	ee07 3a90 	vmov	s15, r3
 80096fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009700:	eddf 6a35 	vldr	s13, [pc, #212]	@ 80097d8 <_ZN3IMU6aciBulEv+0x174>
 8009704:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009708:	edc7 7a05 	vstr	s15, [r7, #20]
	float az = accEksen[2] / 16384.0f;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	@ 0x8c
 8009712:	ee07 3a90 	vmov	s15, r3
 8009716:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800971a:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 80097d8 <_ZN3IMU6aciBulEv+0x174>
 800971e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009722:	edc7 7a04 	vstr	s15, [r7, #16]

	float dt = 0.01f;
 8009726:	4b2d      	ldr	r3, [pc, #180]	@ (80097dc <_ZN3IMU6aciBulEv+0x178>)
 8009728:	60fb      	str	r3, [r7, #12]
//	mag.kalibreliZ_f = (mz - mag.zOffset_f) * mag.zScaleFactor_f;
//
//	madgwick.update(gx, gy, gz, ax, ay, az, mag.kalibreliX_f,  mag.kalibreliY_f, -mz);
//	madgwick.getEulerAngles(rollAci_f, pitchAcisi_f, yawAci_f);

	madgwick.updateIMU(gx, gy, gz, ax, ay, az,dt);
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	ed97 3a03 	vldr	s6, [r7, #12]
 8009730:	edd7 2a04 	vldr	s5, [r7, #16]
 8009734:	ed97 2a05 	vldr	s4, [r7, #20]
 8009738:	edd7 1a06 	vldr	s3, [r7, #24]
 800973c:	ed97 1a07 	vldr	s2, [r7, #28]
 8009740:	edd7 0a08 	vldr	s1, [r7, #32]
 8009744:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8009748:	4618      	mov	r0, r3
 800974a:	f7fe fedd 	bl	8008508 <_ZN12MadgwickAHRS9updateIMUEfffffff>
	madgwick.getEuler(rollAci_f, pitchAcisi_f, yawAci_f);
 800974e:	6878      	ldr	r0, [r7, #4]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f103 01c0 	add.w	r1, r3, #192	@ 0xc0
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	f103 02c4 	add.w	r2, r3, #196	@ 0xc4
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	33c8      	adds	r3, #200	@ 0xc8
 8009760:	f7ff f99e 	bl	8008aa0 <_ZN12MadgwickAHRS8getEulerERfS0_S0_>
	yawAci_f *= 1.75f;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 800976a:	eeb7 7a0c 	vmov.f32	s14, #124	@ 0x3fe00000  1.750
 800976e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8

	if (yawAci_f < 0.0f) yawAci_f += 360.0f;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 800977e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009786:	d509      	bpl.n	800979c <_ZN3IMU6aciBulEv+0x138>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 800978e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80097e0 <_ZN3IMU6aciBulEv+0x17c>
 8009792:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8
	if (yawAci_f >= 360.0f) yawAci_f -= 360.0f;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 80097a2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80097e0 <_ZN3IMU6aciBulEv+0x17c>
 80097a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097ae:	da00      	bge.n	80097b2 <_ZN3IMU6aciBulEv+0x14e>

}
 80097b0:	e009      	b.n	80097c6 <_ZN3IMU6aciBulEv+0x162>
	if (yawAci_f >= 360.0f) yawAci_f -= 360.0f;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	edd3 7a32 	vldr	s15, [r3, #200]	@ 0xc8
 80097b8:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80097e0 <_ZN3IMU6aciBulEv+0x17c>
 80097bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	edc3 7a32 	vstr	s15, [r3, #200]	@ 0xc8
}
 80097c6:	bf00      	nop
 80097c8:	3728      	adds	r7, #40	@ 0x28
 80097ca:	46bd      	mov	sp, r7
 80097cc:	bd80      	pop	{r7, pc}
 80097ce:	bf00      	nop
 80097d0:	43030000 	.word	0x43030000
 80097d4:	3c8ee7a7 	.word	0x3c8ee7a7
 80097d8:	46800000 	.word	0x46800000
 80097dc:	3c23d70a 	.word	0x3c23d70a
 80097e0:	43b40000 	.word	0x43b40000

080097e4 <_ZN3IMU10AccToKonumEf>:

void IMU::AccToKonum(float dt)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b08d      	sub	sp, #52	@ 0x34
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	ed87 0a00 	vstr	s0, [r7]
    // --- 1 Madgwick quaternion bileenleri ---
    float q0 = madgwick.q0;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float q1 = madgwick.q1;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	689b      	ldr	r3, [r3, #8]
 80097fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    float q2 = madgwick.q2;
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	68db      	ldr	r3, [r3, #12]
 8009800:	627b      	str	r3, [r7, #36]	@ 0x24
    float q3 = madgwick.q3;
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	691b      	ldr	r3, [r3, #16]
 8009806:	623b      	str	r3, [r7, #32]

    // --- 2 Gravity vektr ---
    float gX = 2.0f * (q1 * q3 - q0 * q2);
 8009808:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800980c:	edd7 7a08 	vldr	s15, [r7, #32]
 8009810:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009814:	edd7 6a0b 	vldr	s13, [r7, #44]	@ 0x2c
 8009818:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800981c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009820:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009824:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009828:	edc7 7a07 	vstr	s15, [r7, #28]
    float gY = 2.0f * (q0 * q1 + q2 * q3);
 800982c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8009830:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8009834:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009838:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800983c:	edd7 7a08 	vldr	s15, [r7, #32]
 8009840:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009844:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009848:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800984c:	edc7 7a06 	vstr	s15, [r7, #24]
    float gZ = q0*q0 - q1*q1 - q2*q2 + q3*q3;
 8009850:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8009854:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8009858:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800985c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009860:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009864:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8009868:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800986c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009870:	edd7 7a08 	vldr	s15, [r7, #32]
 8009874:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8009878:	ee77 7a27 	vadd.f32	s15, s14, s15
 800987c:	edc7 7a05 	vstr	s15, [r7, #20]

    // --- 3 Accel verisi ---
    float ax = (accEksen[0]/16384.0f)*9.8066f;
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	f9b3 3088 	ldrsh.w	r3, [r3, #136]	@ 0x88
 8009886:	ee07 3a90 	vmov	s15, r3
 800988a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800988e:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 80099b8 <_ZN3IMU10AccToKonumEf+0x1d4>
 8009892:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009896:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80099bc <_ZN3IMU10AccToKonumEf+0x1d8>
 800989a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800989e:	edc7 7a04 	vstr	s15, [r7, #16]
    float ay = (accEksen[1]/16384.0f)*9.8066f;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	f9b3 308a 	ldrsh.w	r3, [r3, #138]	@ 0x8a
 80098a8:	ee07 3a90 	vmov	s15, r3
 80098ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80098b0:	eddf 6a41 	vldr	s13, [pc, #260]	@ 80099b8 <_ZN3IMU10AccToKonumEf+0x1d4>
 80098b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80098b8:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80099bc <_ZN3IMU10AccToKonumEf+0x1d8>
 80098bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80098c0:	edc7 7a03 	vstr	s15, [r7, #12]
    float az = (accEksen[2]/16384.0f)*9.8066f;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f9b3 308c 	ldrsh.w	r3, [r3, #140]	@ 0x8c
 80098ca:	ee07 3a90 	vmov	s15, r3
 80098ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80098d2:	eddf 6a39 	vldr	s13, [pc, #228]	@ 80099b8 <_ZN3IMU10AccToKonumEf+0x1d4>
 80098d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80098da:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80099bc <_ZN3IMU10AccToKonumEf+0x1d8>
 80098de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80098e2:	edc7 7a02 	vstr	s15, [r7, #8]

    // --- 4 Lineer ivme ---
    ivmeX = ax - gX*9.8066f;
 80098e6:	edd7 7a07 	vldr	s15, [r7, #28]
 80098ea:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80099bc <_ZN3IMU10AccToKonumEf+0x1d8>
 80098ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80098f2:	ed97 7a04 	vldr	s14, [r7, #16]
 80098f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
    ivmeY = ay - gY*9.8066f;
 8009900:	edd7 7a06 	vldr	s15, [r7, #24]
 8009904:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 80099bc <_ZN3IMU10AccToKonumEf+0x1d8>
 8009908:	ee67 7a87 	vmul.f32	s15, s15, s14
 800990c:	ed97 7a03 	vldr	s14, [r7, #12]
 8009910:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68
    ivmeZ = az - gZ*9.8066f;
 800991a:	edd7 7a05 	vldr	s15, [r7, #20]
 800991e:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80099bc <_ZN3IMU10AccToKonumEf+0x1d8>
 8009922:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009926:	ed97 7a02 	vldr	s14, [r7, #8]
 800992a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	edc3 7a1b 	vstr	s15, [r3, #108]	@ 0x6c

    // --- 5 Hz entegrasyonu ---
    hizX += ivmeX * dt;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	edd3 6a19 	vldr	s13, [r3, #100]	@ 0x64
 8009940:	edd7 7a00 	vldr	s15, [r7]
 8009944:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009948:	ee77 7a27 	vadd.f32	s15, s14, s15
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
    hizY += ivmeY * dt;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	edd3 6a1a 	vldr	s13, [r3, #104]	@ 0x68
 800995e:	edd7 7a00 	vldr	s15, [r7]
 8009962:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009966:	ee77 7a27 	vadd.f32	s15, s14, s15
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

    // --- 6 Konum entegrasyonu ---
    konumX += hizX * dt;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	edd3 6a15 	vldr	s13, [r3, #84]	@ 0x54
 800997c:	edd7 7a00 	vldr	s15, [r7]
 8009980:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009984:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c
    konumY += hizY * dt;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	edd3 6a16 	vldr	s13, [r3, #88]	@ 0x58
 800999a:	edd7 7a00 	vldr	s15, [r7]
 800999e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80099a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	edc3 7a18 	vstr	s15, [r3, #96]	@ 0x60
}
 80099ac:	bf00      	nop
 80099ae:	3734      	adds	r7, #52	@ 0x34
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr
 80099b8:	46800000 	.word	0x46800000
 80099bc:	411ce7d5 	.word	0x411ce7d5

080099c0 <_ZN3IMU7PitchAlEv>:
    float deltaLon = (dx / (EARTH_RADIUS * cos(M_PI * enlem_f / 180.0))) * (180.0 / M_PI);
    this->enlem_f = enlem_f + deltaLat;
    this->boylam_f = boylam_f + deltaLon;

}
float* IMU::PitchAl(){ return &pitchAcisi_f;}
 80099c0:	b480      	push	{r7}
 80099c2:	b083      	sub	sp, #12
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	33c4      	adds	r3, #196	@ 0xc4
 80099cc:	4618      	mov	r0, r3
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr

080099d8 <_ZN3IMU6RollAlEv>:
float* IMU::RollAl(){return &rollAci_f;}
 80099d8:	b480      	push	{r7}
 80099da:	b083      	sub	sp, #12
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	33c0      	adds	r3, #192	@ 0xc0
 80099e4:	4618      	mov	r0, r3
 80099e6:	370c      	adds	r7, #12
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <_ZN3IMU5YawAlEv>:
float* IMU::YawAl(){return &yawAci_f;}
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	33c8      	adds	r3, #200	@ 0xc8
 80099fc:	4618      	mov	r0, r3
 80099fe:	370c      	adds	r7, #12
 8009a00:	46bd      	mov	sp, r7
 8009a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a06:	4770      	bx	lr

08009a08 <_ZN3IMU10SicaklikAlEv>:
float* IMU::SicaklikAl(){return &Sicaklik_f;}
 8009a08:	b480      	push	{r7}
 8009a0a:	b083      	sub	sp, #12
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	33d0      	adds	r3, #208	@ 0xd0
 8009a14:	4618      	mov	r0, r3
 8009a16:	370c      	adds	r7, #12
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009a20:	b480      	push	{r7}
 8009a22:	b085      	sub	sp, #20
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	4603      	mov	r3, r0
 8009a28:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8009a2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009a32:	2b84      	cmp	r3, #132	@ 0x84
 8009a34:	d005      	beq.n	8009a42 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009a36:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	4413      	add	r3, r2
 8009a3e:	3303      	adds	r3, #3
 8009a40:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009a42:	68fb      	ldr	r3, [r7, #12]
}
 8009a44:	4618      	mov	r0, r3
 8009a46:	3714      	adds	r7, #20
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4e:	4770      	bx	lr

08009a50 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009a54:	f000 fb48 	bl	800a0e8 <vTaskStartScheduler>
  
  return osOK;
 8009a58:	2300      	movs	r3, #0
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	bd80      	pop	{r7, pc}

08009a5e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8009a5e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a60:	b089      	sub	sp, #36	@ 0x24
 8009a62:	af04      	add	r7, sp, #16
 8009a64:	6078      	str	r0, [r7, #4]
 8009a66:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	695b      	ldr	r3, [r3, #20]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d020      	beq.n	8009ab2 <osThreadCreate+0x54>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	699b      	ldr	r3, [r3, #24]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d01c      	beq.n	8009ab2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	685c      	ldr	r4, [r3, #4]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	691e      	ldr	r6, [r3, #16]
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	f7ff ffc8 	bl	8009a20 <makeFreeRtosPriority>
 8009a90:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	695b      	ldr	r3, [r3, #20]
 8009a96:	687a      	ldr	r2, [r7, #4]
 8009a98:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009a9a:	9202      	str	r2, [sp, #8]
 8009a9c:	9301      	str	r3, [sp, #4]
 8009a9e:	9100      	str	r1, [sp, #0]
 8009aa0:	683b      	ldr	r3, [r7, #0]
 8009aa2:	4632      	mov	r2, r6
 8009aa4:	4629      	mov	r1, r5
 8009aa6:	4620      	mov	r0, r4
 8009aa8:	f000 f8ef 	bl	8009c8a <xTaskCreateStatic>
 8009aac:	4603      	mov	r3, r0
 8009aae:	60fb      	str	r3, [r7, #12]
 8009ab0:	e01c      	b.n	8009aec <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	685c      	ldr	r4, [r3, #4]
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009abe:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7ff ffaa 	bl	8009a20 <makeFreeRtosPriority>
 8009acc:	4602      	mov	r2, r0
 8009ace:	f107 030c 	add.w	r3, r7, #12
 8009ad2:	9301      	str	r3, [sp, #4]
 8009ad4:	9200      	str	r2, [sp, #0]
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	4632      	mov	r2, r6
 8009ada:	4629      	mov	r1, r5
 8009adc:	4620      	mov	r0, r4
 8009ade:	f000 f934 	bl	8009d4a <xTaskCreate>
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d001      	beq.n	8009aec <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8009ae8:	2300      	movs	r3, #0
 8009aea:	e000      	b.n	8009aee <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8009aec:	68fb      	ldr	r3, [r7, #12]
}
 8009aee:	4618      	mov	r0, r3
 8009af0:	3714      	adds	r7, #20
 8009af2:	46bd      	mov	sp, r7
 8009af4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08009af6 <osDelayUntil>:
*          prior to its first use (PreviousWakeTime = osKernelSysTick() )
* @param   millisec    time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelayUntil (uint32_t *PreviousWakeTime, uint32_t millisec)
{
 8009af6:	b580      	push	{r7, lr}
 8009af8:	b084      	sub	sp, #16
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
 8009afe:	6039      	str	r1, [r7, #0]
#if INCLUDE_vTaskDelayUntil
  TickType_t ticks = (millisec / portTICK_PERIOD_MS);
 8009b00:	683b      	ldr	r3, [r7, #0]
 8009b02:	60fb      	str	r3, [r7, #12]
  vTaskDelayUntil((TickType_t *) PreviousWakeTime, ticks ? ticks : 1);
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d001      	beq.n	8009b0e <osDelayUntil+0x18>
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	e000      	b.n	8009b10 <osDelayUntil+0x1a>
 8009b0e:	2301      	movs	r3, #1
 8009b10:	4619      	mov	r1, r3
 8009b12:	6878      	ldr	r0, [r7, #4]
 8009b14:	f000 fa68 	bl	8009fe8 <vTaskDelayUntil>
  
  return osOK;
 8009b18:	2300      	movs	r3, #0
  (void) millisec;
  (void) PreviousWakeTime;
  
  return osErrorResource;
#endif
}
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	3710      	adds	r7, #16
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	bd80      	pop	{r7, pc}

08009b22 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009b22:	b480      	push	{r7}
 8009b24:	b083      	sub	sp, #12
 8009b26:	af00      	add	r7, sp, #0
 8009b28:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	f103 0208 	add.w	r2, r3, #8
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f04f 32ff 	mov.w	r2, #4294967295
 8009b3a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	f103 0208 	add.w	r2, r3, #8
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f103 0208 	add.w	r2, r3, #8
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2200      	movs	r2, #0
 8009b54:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009b56:	bf00      	nop
 8009b58:	370c      	adds	r7, #12
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b60:	4770      	bx	lr

08009b62 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009b62:	b480      	push	{r7}
 8009b64:	b083      	sub	sp, #12
 8009b66:	af00      	add	r7, sp, #0
 8009b68:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	2200      	movs	r2, #0
 8009b6e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009b70:	bf00      	nop
 8009b72:	370c      	adds	r7, #12
 8009b74:	46bd      	mov	sp, r7
 8009b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b7a:	4770      	bx	lr

08009b7c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	b085      	sub	sp, #20
 8009b80:	af00      	add	r7, sp, #0
 8009b82:	6078      	str	r0, [r7, #4]
 8009b84:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	685b      	ldr	r3, [r3, #4]
 8009b8a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	68fa      	ldr	r2, [r7, #12]
 8009b90:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	689a      	ldr	r2, [r3, #8]
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	689b      	ldr	r3, [r3, #8]
 8009b9e:	683a      	ldr	r2, [r7, #0]
 8009ba0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	683a      	ldr	r2, [r7, #0]
 8009ba6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	687a      	ldr	r2, [r7, #4]
 8009bac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	1c5a      	adds	r2, r3, #1
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	601a      	str	r2, [r3, #0]
}
 8009bb8:	bf00      	nop
 8009bba:	3714      	adds	r7, #20
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc2:	4770      	bx	lr

08009bc4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009bc4:	b480      	push	{r7}
 8009bc6:	b085      	sub	sp, #20
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
 8009bcc:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009bd4:	68bb      	ldr	r3, [r7, #8]
 8009bd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bda:	d103      	bne.n	8009be4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	691b      	ldr	r3, [r3, #16]
 8009be0:	60fb      	str	r3, [r7, #12]
 8009be2:	e00c      	b.n	8009bfe <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	3308      	adds	r3, #8
 8009be8:	60fb      	str	r3, [r7, #12]
 8009bea:	e002      	b.n	8009bf2 <vListInsert+0x2e>
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	60fb      	str	r3, [r7, #12]
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	68ba      	ldr	r2, [r7, #8]
 8009bfa:	429a      	cmp	r2, r3
 8009bfc:	d2f6      	bcs.n	8009bec <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	685a      	ldr	r2, [r3, #4]
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009c06:	683b      	ldr	r3, [r7, #0]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	683a      	ldr	r2, [r7, #0]
 8009c0c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	68fa      	ldr	r2, [r7, #12]
 8009c12:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	683a      	ldr	r2, [r7, #0]
 8009c18:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	687a      	ldr	r2, [r7, #4]
 8009c1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	1c5a      	adds	r2, r3, #1
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	601a      	str	r2, [r3, #0]
}
 8009c2a:	bf00      	nop
 8009c2c:	3714      	adds	r7, #20
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr

08009c36 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009c36:	b480      	push	{r7}
 8009c38:	b085      	sub	sp, #20
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	691b      	ldr	r3, [r3, #16]
 8009c42:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	685b      	ldr	r3, [r3, #4]
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	6892      	ldr	r2, [r2, #8]
 8009c4c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	689b      	ldr	r3, [r3, #8]
 8009c52:	687a      	ldr	r2, [r7, #4]
 8009c54:	6852      	ldr	r2, [r2, #4]
 8009c56:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	687a      	ldr	r2, [r7, #4]
 8009c5e:	429a      	cmp	r2, r3
 8009c60:	d103      	bne.n	8009c6a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	689a      	ldr	r2, [r3, #8]
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	1e5a      	subs	r2, r3, #1
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	681b      	ldr	r3, [r3, #0]
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3714      	adds	r7, #20
 8009c82:	46bd      	mov	sp, r7
 8009c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c88:	4770      	bx	lr

08009c8a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009c8a:	b580      	push	{r7, lr}
 8009c8c:	b08e      	sub	sp, #56	@ 0x38
 8009c8e:	af04      	add	r7, sp, #16
 8009c90:	60f8      	str	r0, [r7, #12]
 8009c92:	60b9      	str	r1, [r7, #8]
 8009c94:	607a      	str	r2, [r7, #4]
 8009c96:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009c98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d10b      	bne.n	8009cb6 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ca2:	f383 8811 	msr	BASEPRI, r3
 8009ca6:	f3bf 8f6f 	isb	sy
 8009caa:	f3bf 8f4f 	dsb	sy
 8009cae:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009cb0:	bf00      	nop
 8009cb2:	bf00      	nop
 8009cb4:	e7fd      	b.n	8009cb2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d10b      	bne.n	8009cd4 <xTaskCreateStatic+0x4a>
	__asm volatile
 8009cbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cc0:	f383 8811 	msr	BASEPRI, r3
 8009cc4:	f3bf 8f6f 	isb	sy
 8009cc8:	f3bf 8f4f 	dsb	sy
 8009ccc:	61fb      	str	r3, [r7, #28]
}
 8009cce:	bf00      	nop
 8009cd0:	bf00      	nop
 8009cd2:	e7fd      	b.n	8009cd0 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009cd4:	23a0      	movs	r3, #160	@ 0xa0
 8009cd6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009cd8:	693b      	ldr	r3, [r7, #16]
 8009cda:	2ba0      	cmp	r3, #160	@ 0xa0
 8009cdc:	d00b      	beq.n	8009cf6 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009cde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ce2:	f383 8811 	msr	BASEPRI, r3
 8009ce6:	f3bf 8f6f 	isb	sy
 8009cea:	f3bf 8f4f 	dsb	sy
 8009cee:	61bb      	str	r3, [r7, #24]
}
 8009cf0:	bf00      	nop
 8009cf2:	bf00      	nop
 8009cf4:	e7fd      	b.n	8009cf2 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009cf6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009cf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d01e      	beq.n	8009d3c <xTaskCreateStatic+0xb2>
 8009cfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d01b      	beq.n	8009d3c <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009d04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d06:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009d0c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d10:	2202      	movs	r2, #2
 8009d12:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009d16:	2300      	movs	r3, #0
 8009d18:	9303      	str	r3, [sp, #12]
 8009d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d1c:	9302      	str	r3, [sp, #8]
 8009d1e:	f107 0314 	add.w	r3, r7, #20
 8009d22:	9301      	str	r3, [sp, #4]
 8009d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d26:	9300      	str	r3, [sp, #0]
 8009d28:	683b      	ldr	r3, [r7, #0]
 8009d2a:	687a      	ldr	r2, [r7, #4]
 8009d2c:	68b9      	ldr	r1, [r7, #8]
 8009d2e:	68f8      	ldr	r0, [r7, #12]
 8009d30:	f000 f850 	bl	8009dd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009d34:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009d36:	f000 f8ed 	bl	8009f14 <prvAddNewTaskToReadyList>
 8009d3a:	e001      	b.n	8009d40 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009d3c:	2300      	movs	r3, #0
 8009d3e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009d40:	697b      	ldr	r3, [r7, #20]
	}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3728      	adds	r7, #40	@ 0x28
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}

08009d4a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009d4a:	b580      	push	{r7, lr}
 8009d4c:	b08c      	sub	sp, #48	@ 0x30
 8009d4e:	af04      	add	r7, sp, #16
 8009d50:	60f8      	str	r0, [r7, #12]
 8009d52:	60b9      	str	r1, [r7, #8]
 8009d54:	603b      	str	r3, [r7, #0]
 8009d56:	4613      	mov	r3, r2
 8009d58:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009d5a:	88fb      	ldrh	r3, [r7, #6]
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f000 ff5a 	bl	800ac18 <pvPortMalloc>
 8009d64:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009d66:	697b      	ldr	r3, [r7, #20]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d00e      	beq.n	8009d8a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009d6c:	20a0      	movs	r0, #160	@ 0xa0
 8009d6e:	f000 ff53 	bl	800ac18 <pvPortMalloc>
 8009d72:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009d74:	69fb      	ldr	r3, [r7, #28]
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d003      	beq.n	8009d82 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009d7a:	69fb      	ldr	r3, [r7, #28]
 8009d7c:	697a      	ldr	r2, [r7, #20]
 8009d7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8009d80:	e005      	b.n	8009d8e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009d82:	6978      	ldr	r0, [r7, #20]
 8009d84:	f001 f816 	bl	800adb4 <vPortFree>
 8009d88:	e001      	b.n	8009d8e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009d8e:	69fb      	ldr	r3, [r7, #28]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d017      	beq.n	8009dc4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009d94:	69fb      	ldr	r3, [r7, #28]
 8009d96:	2200      	movs	r2, #0
 8009d98:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009d9c:	88fa      	ldrh	r2, [r7, #6]
 8009d9e:	2300      	movs	r3, #0
 8009da0:	9303      	str	r3, [sp, #12]
 8009da2:	69fb      	ldr	r3, [r7, #28]
 8009da4:	9302      	str	r3, [sp, #8]
 8009da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009da8:	9301      	str	r3, [sp, #4]
 8009daa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009dac:	9300      	str	r3, [sp, #0]
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	68b9      	ldr	r1, [r7, #8]
 8009db2:	68f8      	ldr	r0, [r7, #12]
 8009db4:	f000 f80e 	bl	8009dd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009db8:	69f8      	ldr	r0, [r7, #28]
 8009dba:	f000 f8ab 	bl	8009f14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009dbe:	2301      	movs	r3, #1
 8009dc0:	61bb      	str	r3, [r7, #24]
 8009dc2:	e002      	b.n	8009dca <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8009dc8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009dca:	69bb      	ldr	r3, [r7, #24]
	}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3720      	adds	r7, #32
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}

08009dd4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b088      	sub	sp, #32
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	60f8      	str	r0, [r7, #12]
 8009ddc:	60b9      	str	r1, [r7, #8]
 8009dde:	607a      	str	r2, [r7, #4]
 8009de0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009de2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009de4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009dec:	3b01      	subs	r3, #1
 8009dee:	009b      	lsls	r3, r3, #2
 8009df0:	4413      	add	r3, r2
 8009df2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009df4:	69bb      	ldr	r3, [r7, #24]
 8009df6:	f023 0307 	bic.w	r3, r3, #7
 8009dfa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009dfc:	69bb      	ldr	r3, [r7, #24]
 8009dfe:	f003 0307 	and.w	r3, r3, #7
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d00b      	beq.n	8009e1e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e0a:	f383 8811 	msr	BASEPRI, r3
 8009e0e:	f3bf 8f6f 	isb	sy
 8009e12:	f3bf 8f4f 	dsb	sy
 8009e16:	617b      	str	r3, [r7, #20]
}
 8009e18:	bf00      	nop
 8009e1a:	bf00      	nop
 8009e1c:	e7fd      	b.n	8009e1a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009e1e:	68bb      	ldr	r3, [r7, #8]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d01f      	beq.n	8009e64 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e24:	2300      	movs	r3, #0
 8009e26:	61fb      	str	r3, [r7, #28]
 8009e28:	e012      	b.n	8009e50 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009e2a:	68ba      	ldr	r2, [r7, #8]
 8009e2c:	69fb      	ldr	r3, [r7, #28]
 8009e2e:	4413      	add	r3, r2
 8009e30:	7819      	ldrb	r1, [r3, #0]
 8009e32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009e34:	69fb      	ldr	r3, [r7, #28]
 8009e36:	4413      	add	r3, r2
 8009e38:	3334      	adds	r3, #52	@ 0x34
 8009e3a:	460a      	mov	r2, r1
 8009e3c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009e3e:	68ba      	ldr	r2, [r7, #8]
 8009e40:	69fb      	ldr	r3, [r7, #28]
 8009e42:	4413      	add	r3, r2
 8009e44:	781b      	ldrb	r3, [r3, #0]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d006      	beq.n	8009e58 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009e4a:	69fb      	ldr	r3, [r7, #28]
 8009e4c:	3301      	adds	r3, #1
 8009e4e:	61fb      	str	r3, [r7, #28]
 8009e50:	69fb      	ldr	r3, [r7, #28]
 8009e52:	2b0f      	cmp	r3, #15
 8009e54:	d9e9      	bls.n	8009e2a <prvInitialiseNewTask+0x56>
 8009e56:	e000      	b.n	8009e5a <prvInitialiseNewTask+0x86>
			{
				break;
 8009e58:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009e62:	e003      	b.n	8009e6c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e66:	2200      	movs	r2, #0
 8009e68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009e6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e6e:	2b06      	cmp	r3, #6
 8009e70:	d901      	bls.n	8009e76 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009e72:	2306      	movs	r3, #6
 8009e74:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009e76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e7a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009e80:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e84:	2200      	movs	r2, #0
 8009e86:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e8a:	3304      	adds	r3, #4
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	f7ff fe68 	bl	8009b62 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e94:	3318      	adds	r3, #24
 8009e96:	4618      	mov	r0, r3
 8009e98:	f7ff fe63 	bl	8009b62 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ea0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea4:	f1c3 0207 	rsb	r2, r3, #7
 8009ea8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eaa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009eb0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ebc:	2200      	movs	r2, #0
 8009ebe:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009ec2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec4:	334c      	adds	r3, #76	@ 0x4c
 8009ec6:	224c      	movs	r2, #76	@ 0x4c
 8009ec8:	2100      	movs	r1, #0
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f005 f8a5 	bl	800f01a <memset>
 8009ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed2:	4a0d      	ldr	r2, [pc, #52]	@ (8009f08 <prvInitialiseNewTask+0x134>)
 8009ed4:	651a      	str	r2, [r3, #80]	@ 0x50
 8009ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed8:	4a0c      	ldr	r2, [pc, #48]	@ (8009f0c <prvInitialiseNewTask+0x138>)
 8009eda:	655a      	str	r2, [r3, #84]	@ 0x54
 8009edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ede:	4a0c      	ldr	r2, [pc, #48]	@ (8009f10 <prvInitialiseNewTask+0x13c>)
 8009ee0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009ee2:	683a      	ldr	r2, [r7, #0]
 8009ee4:	68f9      	ldr	r1, [r7, #12]
 8009ee6:	69b8      	ldr	r0, [r7, #24]
 8009ee8:	f000 fc84 	bl	800a7f4 <pxPortInitialiseStack>
 8009eec:	4602      	mov	r2, r0
 8009eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009ef2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d002      	beq.n	8009efe <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009efa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009efc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009efe:	bf00      	nop
 8009f00:	3720      	adds	r7, #32
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}
 8009f06:	bf00      	nop
 8009f08:	20006bfc 	.word	0x20006bfc
 8009f0c:	20006c64 	.word	0x20006c64
 8009f10:	20006ccc 	.word	0x20006ccc

08009f14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b082      	sub	sp, #8
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009f1c:	f000 fd9c 	bl	800aa58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009f20:	4b2a      	ldr	r3, [pc, #168]	@ (8009fcc <prvAddNewTaskToReadyList+0xb8>)
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	3301      	adds	r3, #1
 8009f26:	4a29      	ldr	r2, [pc, #164]	@ (8009fcc <prvAddNewTaskToReadyList+0xb8>)
 8009f28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009f2a:	4b29      	ldr	r3, [pc, #164]	@ (8009fd0 <prvAddNewTaskToReadyList+0xbc>)
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d109      	bne.n	8009f46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009f32:	4a27      	ldr	r2, [pc, #156]	@ (8009fd0 <prvAddNewTaskToReadyList+0xbc>)
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009f38:	4b24      	ldr	r3, [pc, #144]	@ (8009fcc <prvAddNewTaskToReadyList+0xb8>)
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d110      	bne.n	8009f62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009f40:	f000 fb2e 	bl	800a5a0 <prvInitialiseTaskLists>
 8009f44:	e00d      	b.n	8009f62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009f46:	4b23      	ldr	r3, [pc, #140]	@ (8009fd4 <prvAddNewTaskToReadyList+0xc0>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d109      	bne.n	8009f62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009f4e:	4b20      	ldr	r3, [pc, #128]	@ (8009fd0 <prvAddNewTaskToReadyList+0xbc>)
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d802      	bhi.n	8009f62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009f5c:	4a1c      	ldr	r2, [pc, #112]	@ (8009fd0 <prvAddNewTaskToReadyList+0xbc>)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009f62:	4b1d      	ldr	r3, [pc, #116]	@ (8009fd8 <prvAddNewTaskToReadyList+0xc4>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	3301      	adds	r3, #1
 8009f68:	4a1b      	ldr	r2, [pc, #108]	@ (8009fd8 <prvAddNewTaskToReadyList+0xc4>)
 8009f6a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f70:	2201      	movs	r2, #1
 8009f72:	409a      	lsls	r2, r3
 8009f74:	4b19      	ldr	r3, [pc, #100]	@ (8009fdc <prvAddNewTaskToReadyList+0xc8>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	4313      	orrs	r3, r2
 8009f7a:	4a18      	ldr	r2, [pc, #96]	@ (8009fdc <prvAddNewTaskToReadyList+0xc8>)
 8009f7c:	6013      	str	r3, [r2, #0]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f82:	4613      	mov	r3, r2
 8009f84:	009b      	lsls	r3, r3, #2
 8009f86:	4413      	add	r3, r2
 8009f88:	009b      	lsls	r3, r3, #2
 8009f8a:	4a15      	ldr	r2, [pc, #84]	@ (8009fe0 <prvAddNewTaskToReadyList+0xcc>)
 8009f8c:	441a      	add	r2, r3
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	3304      	adds	r3, #4
 8009f92:	4619      	mov	r1, r3
 8009f94:	4610      	mov	r0, r2
 8009f96:	f7ff fdf1 	bl	8009b7c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009f9a:	f000 fd8f 	bl	800aabc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009fd4 <prvAddNewTaskToReadyList+0xc0>)
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d00e      	beq.n	8009fc4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009fa6:	4b0a      	ldr	r3, [pc, #40]	@ (8009fd0 <prvAddNewTaskToReadyList+0xbc>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009fb0:	429a      	cmp	r2, r3
 8009fb2:	d207      	bcs.n	8009fc4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8009fe4 <prvAddNewTaskToReadyList+0xd0>)
 8009fb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fba:	601a      	str	r2, [r3, #0]
 8009fbc:	f3bf 8f4f 	dsb	sy
 8009fc0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009fc4:	bf00      	nop
 8009fc6:	3708      	adds	r7, #8
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}
 8009fcc:	20001ba4 	.word	0x20001ba4
 8009fd0:	20001aa4 	.word	0x20001aa4
 8009fd4:	20001bb0 	.word	0x20001bb0
 8009fd8:	20001bc0 	.word	0x20001bc0
 8009fdc:	20001bac 	.word	0x20001bac
 8009fe0:	20001aa8 	.word	0x20001aa8
 8009fe4:	e000ed04 	.word	0xe000ed04

08009fe8 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b08a      	sub	sp, #40	@ 0x28
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
 8009ff0:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d10b      	bne.n	800a014 <vTaskDelayUntil+0x2c>
	__asm volatile
 8009ffc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a000:	f383 8811 	msr	BASEPRI, r3
 800a004:	f3bf 8f6f 	isb	sy
 800a008:	f3bf 8f4f 	dsb	sy
 800a00c:	617b      	str	r3, [r7, #20]
}
 800a00e:	bf00      	nop
 800a010:	bf00      	nop
 800a012:	e7fd      	b.n	800a010 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d10b      	bne.n	800a032 <vTaskDelayUntil+0x4a>
	__asm volatile
 800a01a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a01e:	f383 8811 	msr	BASEPRI, r3
 800a022:	f3bf 8f6f 	isb	sy
 800a026:	f3bf 8f4f 	dsb	sy
 800a02a:	613b      	str	r3, [r7, #16]
}
 800a02c:	bf00      	nop
 800a02e:	bf00      	nop
 800a030:	e7fd      	b.n	800a02e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800a032:	4b2a      	ldr	r3, [pc, #168]	@ (800a0dc <vTaskDelayUntil+0xf4>)
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	2b00      	cmp	r3, #0
 800a038:	d00b      	beq.n	800a052 <vTaskDelayUntil+0x6a>
	__asm volatile
 800a03a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03e:	f383 8811 	msr	BASEPRI, r3
 800a042:	f3bf 8f6f 	isb	sy
 800a046:	f3bf 8f4f 	dsb	sy
 800a04a:	60fb      	str	r3, [r7, #12]
}
 800a04c:	bf00      	nop
 800a04e:	bf00      	nop
 800a050:	e7fd      	b.n	800a04e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800a052:	f000 f8b3 	bl	800a1bc <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a056:	4b22      	ldr	r3, [pc, #136]	@ (800a0e0 <vTaskDelayUntil+0xf8>)
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	683a      	ldr	r2, [r7, #0]
 800a062:	4413      	add	r3, r2
 800a064:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	6a3a      	ldr	r2, [r7, #32]
 800a06c:	429a      	cmp	r2, r3
 800a06e:	d20b      	bcs.n	800a088 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	69fa      	ldr	r2, [r7, #28]
 800a076:	429a      	cmp	r2, r3
 800a078:	d211      	bcs.n	800a09e <vTaskDelayUntil+0xb6>
 800a07a:	69fa      	ldr	r2, [r7, #28]
 800a07c:	6a3b      	ldr	r3, [r7, #32]
 800a07e:	429a      	cmp	r2, r3
 800a080:	d90d      	bls.n	800a09e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a082:	2301      	movs	r3, #1
 800a084:	627b      	str	r3, [r7, #36]	@ 0x24
 800a086:	e00a      	b.n	800a09e <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	69fa      	ldr	r2, [r7, #28]
 800a08e:	429a      	cmp	r2, r3
 800a090:	d303      	bcc.n	800a09a <vTaskDelayUntil+0xb2>
 800a092:	69fa      	ldr	r2, [r7, #28]
 800a094:	6a3b      	ldr	r3, [r7, #32]
 800a096:	429a      	cmp	r2, r3
 800a098:	d901      	bls.n	800a09e <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a09a:	2301      	movs	r3, #1
 800a09c:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	69fa      	ldr	r2, [r7, #28]
 800a0a2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a0a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d006      	beq.n	800a0b8 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a0aa:	69fa      	ldr	r2, [r7, #28]
 800a0ac:	6a3b      	ldr	r3, [r7, #32]
 800a0ae:	1ad3      	subs	r3, r2, r3
 800a0b0:	2100      	movs	r1, #0
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	f000 fb38 	bl	800a728 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a0b8:	f000 f88e 	bl	800a1d8 <xTaskResumeAll>
 800a0bc:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a0be:	69bb      	ldr	r3, [r7, #24]
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d107      	bne.n	800a0d4 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 800a0c4:	4b07      	ldr	r3, [pc, #28]	@ (800a0e4 <vTaskDelayUntil+0xfc>)
 800a0c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0ca:	601a      	str	r2, [r3, #0]
 800a0cc:	f3bf 8f4f 	dsb	sy
 800a0d0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a0d4:	bf00      	nop
 800a0d6:	3728      	adds	r7, #40	@ 0x28
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	bd80      	pop	{r7, pc}
 800a0dc:	20001bcc 	.word	0x20001bcc
 800a0e0:	20001ba8 	.word	0x20001ba8
 800a0e4:	e000ed04 	.word	0xe000ed04

0800a0e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b08a      	sub	sp, #40	@ 0x28
 800a0ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a0f6:	463a      	mov	r2, r7
 800a0f8:	1d39      	adds	r1, r7, #4
 800a0fa:	f107 0308 	add.w	r3, r7, #8
 800a0fe:	4618      	mov	r0, r3
 800a100:	f7f6 ffc8 	bl	8001094 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a104:	6839      	ldr	r1, [r7, #0]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	68ba      	ldr	r2, [r7, #8]
 800a10a:	9202      	str	r2, [sp, #8]
 800a10c:	9301      	str	r3, [sp, #4]
 800a10e:	2300      	movs	r3, #0
 800a110:	9300      	str	r3, [sp, #0]
 800a112:	2300      	movs	r3, #0
 800a114:	460a      	mov	r2, r1
 800a116:	4921      	ldr	r1, [pc, #132]	@ (800a19c <vTaskStartScheduler+0xb4>)
 800a118:	4821      	ldr	r0, [pc, #132]	@ (800a1a0 <vTaskStartScheduler+0xb8>)
 800a11a:	f7ff fdb6 	bl	8009c8a <xTaskCreateStatic>
 800a11e:	4603      	mov	r3, r0
 800a120:	4a20      	ldr	r2, [pc, #128]	@ (800a1a4 <vTaskStartScheduler+0xbc>)
 800a122:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a124:	4b1f      	ldr	r3, [pc, #124]	@ (800a1a4 <vTaskStartScheduler+0xbc>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d002      	beq.n	800a132 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a12c:	2301      	movs	r3, #1
 800a12e:	617b      	str	r3, [r7, #20]
 800a130:	e001      	b.n	800a136 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a132:	2300      	movs	r3, #0
 800a134:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a136:	697b      	ldr	r3, [r7, #20]
 800a138:	2b01      	cmp	r3, #1
 800a13a:	d11b      	bne.n	800a174 <vTaskStartScheduler+0x8c>
	__asm volatile
 800a13c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a140:	f383 8811 	msr	BASEPRI, r3
 800a144:	f3bf 8f6f 	isb	sy
 800a148:	f3bf 8f4f 	dsb	sy
 800a14c:	613b      	str	r3, [r7, #16]
}
 800a14e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a150:	4b15      	ldr	r3, [pc, #84]	@ (800a1a8 <vTaskStartScheduler+0xc0>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	334c      	adds	r3, #76	@ 0x4c
 800a156:	4a15      	ldr	r2, [pc, #84]	@ (800a1ac <vTaskStartScheduler+0xc4>)
 800a158:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a15a:	4b15      	ldr	r3, [pc, #84]	@ (800a1b0 <vTaskStartScheduler+0xc8>)
 800a15c:	f04f 32ff 	mov.w	r2, #4294967295
 800a160:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a162:	4b14      	ldr	r3, [pc, #80]	@ (800a1b4 <vTaskStartScheduler+0xcc>)
 800a164:	2201      	movs	r2, #1
 800a166:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a168:	4b13      	ldr	r3, [pc, #76]	@ (800a1b8 <vTaskStartScheduler+0xd0>)
 800a16a:	2200      	movs	r2, #0
 800a16c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a16e:	f000 fbcf 	bl	800a910 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a172:	e00f      	b.n	800a194 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a17a:	d10b      	bne.n	800a194 <vTaskStartScheduler+0xac>
	__asm volatile
 800a17c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a180:	f383 8811 	msr	BASEPRI, r3
 800a184:	f3bf 8f6f 	isb	sy
 800a188:	f3bf 8f4f 	dsb	sy
 800a18c:	60fb      	str	r3, [r7, #12]
}
 800a18e:	bf00      	nop
 800a190:	bf00      	nop
 800a192:	e7fd      	b.n	800a190 <vTaskStartScheduler+0xa8>
}
 800a194:	bf00      	nop
 800a196:	3718      	adds	r7, #24
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}
 800a19c:	08010f80 	.word	0x08010f80
 800a1a0:	0800a571 	.word	0x0800a571
 800a1a4:	20001bc8 	.word	0x20001bc8
 800a1a8:	20001aa4 	.word	0x20001aa4
 800a1ac:	2000018c 	.word	0x2000018c
 800a1b0:	20001bc4 	.word	0x20001bc4
 800a1b4:	20001bb0 	.word	0x20001bb0
 800a1b8:	20001ba8 	.word	0x20001ba8

0800a1bc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a1bc:	b480      	push	{r7}
 800a1be:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a1c0:	4b04      	ldr	r3, [pc, #16]	@ (800a1d4 <vTaskSuspendAll+0x18>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	3301      	adds	r3, #1
 800a1c6:	4a03      	ldr	r2, [pc, #12]	@ (800a1d4 <vTaskSuspendAll+0x18>)
 800a1c8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a1ca:	bf00      	nop
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d2:	4770      	bx	lr
 800a1d4:	20001bcc 	.word	0x20001bcc

0800a1d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b084      	sub	sp, #16
 800a1dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a1de:	2300      	movs	r3, #0
 800a1e0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a1e6:	4b42      	ldr	r3, [pc, #264]	@ (800a2f0 <xTaskResumeAll+0x118>)
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d10b      	bne.n	800a206 <xTaskResumeAll+0x2e>
	__asm volatile
 800a1ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f2:	f383 8811 	msr	BASEPRI, r3
 800a1f6:	f3bf 8f6f 	isb	sy
 800a1fa:	f3bf 8f4f 	dsb	sy
 800a1fe:	603b      	str	r3, [r7, #0]
}
 800a200:	bf00      	nop
 800a202:	bf00      	nop
 800a204:	e7fd      	b.n	800a202 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a206:	f000 fc27 	bl	800aa58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a20a:	4b39      	ldr	r3, [pc, #228]	@ (800a2f0 <xTaskResumeAll+0x118>)
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	3b01      	subs	r3, #1
 800a210:	4a37      	ldr	r2, [pc, #220]	@ (800a2f0 <xTaskResumeAll+0x118>)
 800a212:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a214:	4b36      	ldr	r3, [pc, #216]	@ (800a2f0 <xTaskResumeAll+0x118>)
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d161      	bne.n	800a2e0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a21c:	4b35      	ldr	r3, [pc, #212]	@ (800a2f4 <xTaskResumeAll+0x11c>)
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d05d      	beq.n	800a2e0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a224:	e02e      	b.n	800a284 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a226:	4b34      	ldr	r3, [pc, #208]	@ (800a2f8 <xTaskResumeAll+0x120>)
 800a228:	68db      	ldr	r3, [r3, #12]
 800a22a:	68db      	ldr	r3, [r3, #12]
 800a22c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	3318      	adds	r3, #24
 800a232:	4618      	mov	r0, r3
 800a234:	f7ff fcff 	bl	8009c36 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	3304      	adds	r3, #4
 800a23c:	4618      	mov	r0, r3
 800a23e:	f7ff fcfa 	bl	8009c36 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a246:	2201      	movs	r2, #1
 800a248:	409a      	lsls	r2, r3
 800a24a:	4b2c      	ldr	r3, [pc, #176]	@ (800a2fc <xTaskResumeAll+0x124>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	4313      	orrs	r3, r2
 800a250:	4a2a      	ldr	r2, [pc, #168]	@ (800a2fc <xTaskResumeAll+0x124>)
 800a252:	6013      	str	r3, [r2, #0]
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a258:	4613      	mov	r3, r2
 800a25a:	009b      	lsls	r3, r3, #2
 800a25c:	4413      	add	r3, r2
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	4a27      	ldr	r2, [pc, #156]	@ (800a300 <xTaskResumeAll+0x128>)
 800a262:	441a      	add	r2, r3
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	3304      	adds	r3, #4
 800a268:	4619      	mov	r1, r3
 800a26a:	4610      	mov	r0, r2
 800a26c:	f7ff fc86 	bl	8009b7c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a274:	4b23      	ldr	r3, [pc, #140]	@ (800a304 <xTaskResumeAll+0x12c>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a27a:	429a      	cmp	r2, r3
 800a27c:	d302      	bcc.n	800a284 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800a27e:	4b22      	ldr	r3, [pc, #136]	@ (800a308 <xTaskResumeAll+0x130>)
 800a280:	2201      	movs	r2, #1
 800a282:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a284:	4b1c      	ldr	r3, [pc, #112]	@ (800a2f8 <xTaskResumeAll+0x120>)
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d1cc      	bne.n	800a226 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d001      	beq.n	800a296 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a292:	f000 fa29 	bl	800a6e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a296:	4b1d      	ldr	r3, [pc, #116]	@ (800a30c <xTaskResumeAll+0x134>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d010      	beq.n	800a2c4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a2a2:	f000 f847 	bl	800a334 <xTaskIncrementTick>
 800a2a6:	4603      	mov	r3, r0
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d002      	beq.n	800a2b2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800a2ac:	4b16      	ldr	r3, [pc, #88]	@ (800a308 <xTaskResumeAll+0x130>)
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	3b01      	subs	r3, #1
 800a2b6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d1f1      	bne.n	800a2a2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800a2be:	4b13      	ldr	r3, [pc, #76]	@ (800a30c <xTaskResumeAll+0x134>)
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a2c4:	4b10      	ldr	r3, [pc, #64]	@ (800a308 <xTaskResumeAll+0x130>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d009      	beq.n	800a2e0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a2d0:	4b0f      	ldr	r3, [pc, #60]	@ (800a310 <xTaskResumeAll+0x138>)
 800a2d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2d6:	601a      	str	r2, [r3, #0]
 800a2d8:	f3bf 8f4f 	dsb	sy
 800a2dc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a2e0:	f000 fbec 	bl	800aabc <vPortExitCritical>

	return xAlreadyYielded;
 800a2e4:	68bb      	ldr	r3, [r7, #8]
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3710      	adds	r7, #16
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	bd80      	pop	{r7, pc}
 800a2ee:	bf00      	nop
 800a2f0:	20001bcc 	.word	0x20001bcc
 800a2f4:	20001ba4 	.word	0x20001ba4
 800a2f8:	20001b64 	.word	0x20001b64
 800a2fc:	20001bac 	.word	0x20001bac
 800a300:	20001aa8 	.word	0x20001aa8
 800a304:	20001aa4 	.word	0x20001aa4
 800a308:	20001bb8 	.word	0x20001bb8
 800a30c:	20001bb4 	.word	0x20001bb4
 800a310:	e000ed04 	.word	0xe000ed04

0800a314 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a314:	b480      	push	{r7}
 800a316:	b083      	sub	sp, #12
 800a318:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a31a:	4b05      	ldr	r3, [pc, #20]	@ (800a330 <xTaskGetTickCount+0x1c>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a320:	687b      	ldr	r3, [r7, #4]
}
 800a322:	4618      	mov	r0, r3
 800a324:	370c      	adds	r7, #12
 800a326:	46bd      	mov	sp, r7
 800a328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32c:	4770      	bx	lr
 800a32e:	bf00      	nop
 800a330:	20001ba8 	.word	0x20001ba8

0800a334 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b086      	sub	sp, #24
 800a338:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a33a:	2300      	movs	r3, #0
 800a33c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a33e:	4b4f      	ldr	r3, [pc, #316]	@ (800a47c <xTaskIncrementTick+0x148>)
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	2b00      	cmp	r3, #0
 800a344:	f040 808f 	bne.w	800a466 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a348:	4b4d      	ldr	r3, [pc, #308]	@ (800a480 <xTaskIncrementTick+0x14c>)
 800a34a:	681b      	ldr	r3, [r3, #0]
 800a34c:	3301      	adds	r3, #1
 800a34e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a350:	4a4b      	ldr	r2, [pc, #300]	@ (800a480 <xTaskIncrementTick+0x14c>)
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a356:	693b      	ldr	r3, [r7, #16]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d121      	bne.n	800a3a0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800a35c:	4b49      	ldr	r3, [pc, #292]	@ (800a484 <xTaskIncrementTick+0x150>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d00b      	beq.n	800a37e <xTaskIncrementTick+0x4a>
	__asm volatile
 800a366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a36a:	f383 8811 	msr	BASEPRI, r3
 800a36e:	f3bf 8f6f 	isb	sy
 800a372:	f3bf 8f4f 	dsb	sy
 800a376:	603b      	str	r3, [r7, #0]
}
 800a378:	bf00      	nop
 800a37a:	bf00      	nop
 800a37c:	e7fd      	b.n	800a37a <xTaskIncrementTick+0x46>
 800a37e:	4b41      	ldr	r3, [pc, #260]	@ (800a484 <xTaskIncrementTick+0x150>)
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	60fb      	str	r3, [r7, #12]
 800a384:	4b40      	ldr	r3, [pc, #256]	@ (800a488 <xTaskIncrementTick+0x154>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	4a3e      	ldr	r2, [pc, #248]	@ (800a484 <xTaskIncrementTick+0x150>)
 800a38a:	6013      	str	r3, [r2, #0]
 800a38c:	4a3e      	ldr	r2, [pc, #248]	@ (800a488 <xTaskIncrementTick+0x154>)
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	6013      	str	r3, [r2, #0]
 800a392:	4b3e      	ldr	r3, [pc, #248]	@ (800a48c <xTaskIncrementTick+0x158>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	3301      	adds	r3, #1
 800a398:	4a3c      	ldr	r2, [pc, #240]	@ (800a48c <xTaskIncrementTick+0x158>)
 800a39a:	6013      	str	r3, [r2, #0]
 800a39c:	f000 f9a4 	bl	800a6e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a3a0:	4b3b      	ldr	r3, [pc, #236]	@ (800a490 <xTaskIncrementTick+0x15c>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	693a      	ldr	r2, [r7, #16]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d348      	bcc.n	800a43c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a3aa:	4b36      	ldr	r3, [pc, #216]	@ (800a484 <xTaskIncrementTick+0x150>)
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d104      	bne.n	800a3be <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3b4:	4b36      	ldr	r3, [pc, #216]	@ (800a490 <xTaskIncrementTick+0x15c>)
 800a3b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a3ba:	601a      	str	r2, [r3, #0]
					break;
 800a3bc:	e03e      	b.n	800a43c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3be:	4b31      	ldr	r3, [pc, #196]	@ (800a484 <xTaskIncrementTick+0x150>)
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	68db      	ldr	r3, [r3, #12]
 800a3c4:	68db      	ldr	r3, [r3, #12]
 800a3c6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	685b      	ldr	r3, [r3, #4]
 800a3cc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a3ce:	693a      	ldr	r2, [r7, #16]
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	429a      	cmp	r2, r3
 800a3d4:	d203      	bcs.n	800a3de <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a3d6:	4a2e      	ldr	r2, [pc, #184]	@ (800a490 <xTaskIncrementTick+0x15c>)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a3dc:	e02e      	b.n	800a43c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a3de:	68bb      	ldr	r3, [r7, #8]
 800a3e0:	3304      	adds	r3, #4
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	f7ff fc27 	bl	8009c36 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d004      	beq.n	800a3fa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	3318      	adds	r3, #24
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	f7ff fc1e 	bl	8009c36 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3fe:	2201      	movs	r2, #1
 800a400:	409a      	lsls	r2, r3
 800a402:	4b24      	ldr	r3, [pc, #144]	@ (800a494 <xTaskIncrementTick+0x160>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	4313      	orrs	r3, r2
 800a408:	4a22      	ldr	r2, [pc, #136]	@ (800a494 <xTaskIncrementTick+0x160>)
 800a40a:	6013      	str	r3, [r2, #0]
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a410:	4613      	mov	r3, r2
 800a412:	009b      	lsls	r3, r3, #2
 800a414:	4413      	add	r3, r2
 800a416:	009b      	lsls	r3, r3, #2
 800a418:	4a1f      	ldr	r2, [pc, #124]	@ (800a498 <xTaskIncrementTick+0x164>)
 800a41a:	441a      	add	r2, r3
 800a41c:	68bb      	ldr	r3, [r7, #8]
 800a41e:	3304      	adds	r3, #4
 800a420:	4619      	mov	r1, r3
 800a422:	4610      	mov	r0, r2
 800a424:	f7ff fbaa 	bl	8009b7c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a42c:	4b1b      	ldr	r3, [pc, #108]	@ (800a49c <xTaskIncrementTick+0x168>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a432:	429a      	cmp	r2, r3
 800a434:	d3b9      	bcc.n	800a3aa <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a436:	2301      	movs	r3, #1
 800a438:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a43a:	e7b6      	b.n	800a3aa <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a43c:	4b17      	ldr	r3, [pc, #92]	@ (800a49c <xTaskIncrementTick+0x168>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a442:	4915      	ldr	r1, [pc, #84]	@ (800a498 <xTaskIncrementTick+0x164>)
 800a444:	4613      	mov	r3, r2
 800a446:	009b      	lsls	r3, r3, #2
 800a448:	4413      	add	r3, r2
 800a44a:	009b      	lsls	r3, r3, #2
 800a44c:	440b      	add	r3, r1
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	2b01      	cmp	r3, #1
 800a452:	d901      	bls.n	800a458 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800a454:	2301      	movs	r3, #1
 800a456:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a458:	4b11      	ldr	r3, [pc, #68]	@ (800a4a0 <xTaskIncrementTick+0x16c>)
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d007      	beq.n	800a470 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800a460:	2301      	movs	r3, #1
 800a462:	617b      	str	r3, [r7, #20]
 800a464:	e004      	b.n	800a470 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a466:	4b0f      	ldr	r3, [pc, #60]	@ (800a4a4 <xTaskIncrementTick+0x170>)
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	3301      	adds	r3, #1
 800a46c:	4a0d      	ldr	r2, [pc, #52]	@ (800a4a4 <xTaskIncrementTick+0x170>)
 800a46e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a470:	697b      	ldr	r3, [r7, #20]
}
 800a472:	4618      	mov	r0, r3
 800a474:	3718      	adds	r7, #24
 800a476:	46bd      	mov	sp, r7
 800a478:	bd80      	pop	{r7, pc}
 800a47a:	bf00      	nop
 800a47c:	20001bcc 	.word	0x20001bcc
 800a480:	20001ba8 	.word	0x20001ba8
 800a484:	20001b5c 	.word	0x20001b5c
 800a488:	20001b60 	.word	0x20001b60
 800a48c:	20001bbc 	.word	0x20001bbc
 800a490:	20001bc4 	.word	0x20001bc4
 800a494:	20001bac 	.word	0x20001bac
 800a498:	20001aa8 	.word	0x20001aa8
 800a49c:	20001aa4 	.word	0x20001aa4
 800a4a0:	20001bb8 	.word	0x20001bb8
 800a4a4:	20001bb4 	.word	0x20001bb4

0800a4a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a4a8:	b480      	push	{r7}
 800a4aa:	b087      	sub	sp, #28
 800a4ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a4ae:	4b2a      	ldr	r3, [pc, #168]	@ (800a558 <vTaskSwitchContext+0xb0>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d003      	beq.n	800a4be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a4b6:	4b29      	ldr	r3, [pc, #164]	@ (800a55c <vTaskSwitchContext+0xb4>)
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a4bc:	e045      	b.n	800a54a <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800a4be:	4b27      	ldr	r3, [pc, #156]	@ (800a55c <vTaskSwitchContext+0xb4>)
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a4c4:	4b26      	ldr	r3, [pc, #152]	@ (800a560 <vTaskSwitchContext+0xb8>)
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	fab3 f383 	clz	r3, r3
 800a4d0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a4d2:	7afb      	ldrb	r3, [r7, #11]
 800a4d4:	f1c3 031f 	rsb	r3, r3, #31
 800a4d8:	617b      	str	r3, [r7, #20]
 800a4da:	4922      	ldr	r1, [pc, #136]	@ (800a564 <vTaskSwitchContext+0xbc>)
 800a4dc:	697a      	ldr	r2, [r7, #20]
 800a4de:	4613      	mov	r3, r2
 800a4e0:	009b      	lsls	r3, r3, #2
 800a4e2:	4413      	add	r3, r2
 800a4e4:	009b      	lsls	r3, r3, #2
 800a4e6:	440b      	add	r3, r1
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d10b      	bne.n	800a506 <vTaskSwitchContext+0x5e>
	__asm volatile
 800a4ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4f2:	f383 8811 	msr	BASEPRI, r3
 800a4f6:	f3bf 8f6f 	isb	sy
 800a4fa:	f3bf 8f4f 	dsb	sy
 800a4fe:	607b      	str	r3, [r7, #4]
}
 800a500:	bf00      	nop
 800a502:	bf00      	nop
 800a504:	e7fd      	b.n	800a502 <vTaskSwitchContext+0x5a>
 800a506:	697a      	ldr	r2, [r7, #20]
 800a508:	4613      	mov	r3, r2
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	4413      	add	r3, r2
 800a50e:	009b      	lsls	r3, r3, #2
 800a510:	4a14      	ldr	r2, [pc, #80]	@ (800a564 <vTaskSwitchContext+0xbc>)
 800a512:	4413      	add	r3, r2
 800a514:	613b      	str	r3, [r7, #16]
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	685b      	ldr	r3, [r3, #4]
 800a51a:	685a      	ldr	r2, [r3, #4]
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	605a      	str	r2, [r3, #4]
 800a520:	693b      	ldr	r3, [r7, #16]
 800a522:	685a      	ldr	r2, [r3, #4]
 800a524:	693b      	ldr	r3, [r7, #16]
 800a526:	3308      	adds	r3, #8
 800a528:	429a      	cmp	r2, r3
 800a52a:	d104      	bne.n	800a536 <vTaskSwitchContext+0x8e>
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	685a      	ldr	r2, [r3, #4]
 800a532:	693b      	ldr	r3, [r7, #16]
 800a534:	605a      	str	r2, [r3, #4]
 800a536:	693b      	ldr	r3, [r7, #16]
 800a538:	685b      	ldr	r3, [r3, #4]
 800a53a:	68db      	ldr	r3, [r3, #12]
 800a53c:	4a0a      	ldr	r2, [pc, #40]	@ (800a568 <vTaskSwitchContext+0xc0>)
 800a53e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a540:	4b09      	ldr	r3, [pc, #36]	@ (800a568 <vTaskSwitchContext+0xc0>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	334c      	adds	r3, #76	@ 0x4c
 800a546:	4a09      	ldr	r2, [pc, #36]	@ (800a56c <vTaskSwitchContext+0xc4>)
 800a548:	6013      	str	r3, [r2, #0]
}
 800a54a:	bf00      	nop
 800a54c:	371c      	adds	r7, #28
 800a54e:	46bd      	mov	sp, r7
 800a550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a554:	4770      	bx	lr
 800a556:	bf00      	nop
 800a558:	20001bcc 	.word	0x20001bcc
 800a55c:	20001bb8 	.word	0x20001bb8
 800a560:	20001bac 	.word	0x20001bac
 800a564:	20001aa8 	.word	0x20001aa8
 800a568:	20001aa4 	.word	0x20001aa4
 800a56c:	2000018c 	.word	0x2000018c

0800a570 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b082      	sub	sp, #8
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a578:	f000 f852 	bl	800a620 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a57c:	4b06      	ldr	r3, [pc, #24]	@ (800a598 <prvIdleTask+0x28>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	2b01      	cmp	r3, #1
 800a582:	d9f9      	bls.n	800a578 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a584:	4b05      	ldr	r3, [pc, #20]	@ (800a59c <prvIdleTask+0x2c>)
 800a586:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a58a:	601a      	str	r2, [r3, #0]
 800a58c:	f3bf 8f4f 	dsb	sy
 800a590:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a594:	e7f0      	b.n	800a578 <prvIdleTask+0x8>
 800a596:	bf00      	nop
 800a598:	20001aa8 	.word	0x20001aa8
 800a59c:	e000ed04 	.word	0xe000ed04

0800a5a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b082      	sub	sp, #8
 800a5a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a5a6:	2300      	movs	r3, #0
 800a5a8:	607b      	str	r3, [r7, #4]
 800a5aa:	e00c      	b.n	800a5c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a5ac:	687a      	ldr	r2, [r7, #4]
 800a5ae:	4613      	mov	r3, r2
 800a5b0:	009b      	lsls	r3, r3, #2
 800a5b2:	4413      	add	r3, r2
 800a5b4:	009b      	lsls	r3, r3, #2
 800a5b6:	4a12      	ldr	r2, [pc, #72]	@ (800a600 <prvInitialiseTaskLists+0x60>)
 800a5b8:	4413      	add	r3, r2
 800a5ba:	4618      	mov	r0, r3
 800a5bc:	f7ff fab1 	bl	8009b22 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	607b      	str	r3, [r7, #4]
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	2b06      	cmp	r3, #6
 800a5ca:	d9ef      	bls.n	800a5ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a5cc:	480d      	ldr	r0, [pc, #52]	@ (800a604 <prvInitialiseTaskLists+0x64>)
 800a5ce:	f7ff faa8 	bl	8009b22 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a5d2:	480d      	ldr	r0, [pc, #52]	@ (800a608 <prvInitialiseTaskLists+0x68>)
 800a5d4:	f7ff faa5 	bl	8009b22 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a5d8:	480c      	ldr	r0, [pc, #48]	@ (800a60c <prvInitialiseTaskLists+0x6c>)
 800a5da:	f7ff faa2 	bl	8009b22 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a5de:	480c      	ldr	r0, [pc, #48]	@ (800a610 <prvInitialiseTaskLists+0x70>)
 800a5e0:	f7ff fa9f 	bl	8009b22 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a5e4:	480b      	ldr	r0, [pc, #44]	@ (800a614 <prvInitialiseTaskLists+0x74>)
 800a5e6:	f7ff fa9c 	bl	8009b22 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a5ea:	4b0b      	ldr	r3, [pc, #44]	@ (800a618 <prvInitialiseTaskLists+0x78>)
 800a5ec:	4a05      	ldr	r2, [pc, #20]	@ (800a604 <prvInitialiseTaskLists+0x64>)
 800a5ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a5f0:	4b0a      	ldr	r3, [pc, #40]	@ (800a61c <prvInitialiseTaskLists+0x7c>)
 800a5f2:	4a05      	ldr	r2, [pc, #20]	@ (800a608 <prvInitialiseTaskLists+0x68>)
 800a5f4:	601a      	str	r2, [r3, #0]
}
 800a5f6:	bf00      	nop
 800a5f8:	3708      	adds	r7, #8
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}
 800a5fe:	bf00      	nop
 800a600:	20001aa8 	.word	0x20001aa8
 800a604:	20001b34 	.word	0x20001b34
 800a608:	20001b48 	.word	0x20001b48
 800a60c:	20001b64 	.word	0x20001b64
 800a610:	20001b78 	.word	0x20001b78
 800a614:	20001b90 	.word	0x20001b90
 800a618:	20001b5c 	.word	0x20001b5c
 800a61c:	20001b60 	.word	0x20001b60

0800a620 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b082      	sub	sp, #8
 800a624:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a626:	e019      	b.n	800a65c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a628:	f000 fa16 	bl	800aa58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a62c:	4b10      	ldr	r3, [pc, #64]	@ (800a670 <prvCheckTasksWaitingTermination+0x50>)
 800a62e:	68db      	ldr	r3, [r3, #12]
 800a630:	68db      	ldr	r3, [r3, #12]
 800a632:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	3304      	adds	r3, #4
 800a638:	4618      	mov	r0, r3
 800a63a:	f7ff fafc 	bl	8009c36 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a63e:	4b0d      	ldr	r3, [pc, #52]	@ (800a674 <prvCheckTasksWaitingTermination+0x54>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	3b01      	subs	r3, #1
 800a644:	4a0b      	ldr	r2, [pc, #44]	@ (800a674 <prvCheckTasksWaitingTermination+0x54>)
 800a646:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a648:	4b0b      	ldr	r3, [pc, #44]	@ (800a678 <prvCheckTasksWaitingTermination+0x58>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	3b01      	subs	r3, #1
 800a64e:	4a0a      	ldr	r2, [pc, #40]	@ (800a678 <prvCheckTasksWaitingTermination+0x58>)
 800a650:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a652:	f000 fa33 	bl	800aabc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 f810 	bl	800a67c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a65c:	4b06      	ldr	r3, [pc, #24]	@ (800a678 <prvCheckTasksWaitingTermination+0x58>)
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d1e1      	bne.n	800a628 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop
 800a668:	3708      	adds	r7, #8
 800a66a:	46bd      	mov	sp, r7
 800a66c:	bd80      	pop	{r7, pc}
 800a66e:	bf00      	nop
 800a670:	20001b78 	.word	0x20001b78
 800a674:	20001ba4 	.word	0x20001ba4
 800a678:	20001b8c 	.word	0x20001b8c

0800a67c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b084      	sub	sp, #16
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	334c      	adds	r3, #76	@ 0x4c
 800a688:	4618      	mov	r0, r3
 800a68a:	f004 fcf1 	bl	800f070 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a694:	2b00      	cmp	r3, #0
 800a696:	d108      	bne.n	800a6aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a69c:	4618      	mov	r0, r3
 800a69e:	f000 fb89 	bl	800adb4 <vPortFree>
				vPortFree( pxTCB );
 800a6a2:	6878      	ldr	r0, [r7, #4]
 800a6a4:	f000 fb86 	bl	800adb4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a6a8:	e019      	b.n	800a6de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	d103      	bne.n	800a6bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f000 fb7d 	bl	800adb4 <vPortFree>
	}
 800a6ba:	e010      	b.n	800a6de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a6c2:	2b02      	cmp	r3, #2
 800a6c4:	d00b      	beq.n	800a6de <prvDeleteTCB+0x62>
	__asm volatile
 800a6c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ca:	f383 8811 	msr	BASEPRI, r3
 800a6ce:	f3bf 8f6f 	isb	sy
 800a6d2:	f3bf 8f4f 	dsb	sy
 800a6d6:	60fb      	str	r3, [r7, #12]
}
 800a6d8:	bf00      	nop
 800a6da:	bf00      	nop
 800a6dc:	e7fd      	b.n	800a6da <prvDeleteTCB+0x5e>
	}
 800a6de:	bf00      	nop
 800a6e0:	3710      	adds	r7, #16
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}
	...

0800a6e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b083      	sub	sp, #12
 800a6ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a6ee:	4b0c      	ldr	r3, [pc, #48]	@ (800a720 <prvResetNextTaskUnblockTime+0x38>)
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d104      	bne.n	800a702 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a6f8:	4b0a      	ldr	r3, [pc, #40]	@ (800a724 <prvResetNextTaskUnblockTime+0x3c>)
 800a6fa:	f04f 32ff 	mov.w	r2, #4294967295
 800a6fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a700:	e008      	b.n	800a714 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a702:	4b07      	ldr	r3, [pc, #28]	@ (800a720 <prvResetNextTaskUnblockTime+0x38>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	68db      	ldr	r3, [r3, #12]
 800a708:	68db      	ldr	r3, [r3, #12]
 800a70a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	685b      	ldr	r3, [r3, #4]
 800a710:	4a04      	ldr	r2, [pc, #16]	@ (800a724 <prvResetNextTaskUnblockTime+0x3c>)
 800a712:	6013      	str	r3, [r2, #0]
}
 800a714:	bf00      	nop
 800a716:	370c      	adds	r7, #12
 800a718:	46bd      	mov	sp, r7
 800a71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a71e:	4770      	bx	lr
 800a720:	20001b5c 	.word	0x20001b5c
 800a724:	20001bc4 	.word	0x20001bc4

0800a728 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b084      	sub	sp, #16
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
 800a730:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a732:	4b29      	ldr	r3, [pc, #164]	@ (800a7d8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a738:	4b28      	ldr	r3, [pc, #160]	@ (800a7dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	3304      	adds	r3, #4
 800a73e:	4618      	mov	r0, r3
 800a740:	f7ff fa79 	bl	8009c36 <uxListRemove>
 800a744:	4603      	mov	r3, r0
 800a746:	2b00      	cmp	r3, #0
 800a748:	d10b      	bne.n	800a762 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a74a:	4b24      	ldr	r3, [pc, #144]	@ (800a7dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a750:	2201      	movs	r2, #1
 800a752:	fa02 f303 	lsl.w	r3, r2, r3
 800a756:	43da      	mvns	r2, r3
 800a758:	4b21      	ldr	r3, [pc, #132]	@ (800a7e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	4013      	ands	r3, r2
 800a75e:	4a20      	ldr	r2, [pc, #128]	@ (800a7e0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a760:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a768:	d10a      	bne.n	800a780 <prvAddCurrentTaskToDelayedList+0x58>
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d007      	beq.n	800a780 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a770:	4b1a      	ldr	r3, [pc, #104]	@ (800a7dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	3304      	adds	r3, #4
 800a776:	4619      	mov	r1, r3
 800a778:	481a      	ldr	r0, [pc, #104]	@ (800a7e4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a77a:	f7ff f9ff 	bl	8009b7c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a77e:	e026      	b.n	800a7ce <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a780:	68fa      	ldr	r2, [r7, #12]
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	4413      	add	r3, r2
 800a786:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a788:	4b14      	ldr	r3, [pc, #80]	@ (800a7dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	68ba      	ldr	r2, [r7, #8]
 800a78e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a790:	68ba      	ldr	r2, [r7, #8]
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	429a      	cmp	r2, r3
 800a796:	d209      	bcs.n	800a7ac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a798:	4b13      	ldr	r3, [pc, #76]	@ (800a7e8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a79a:	681a      	ldr	r2, [r3, #0]
 800a79c:	4b0f      	ldr	r3, [pc, #60]	@ (800a7dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	3304      	adds	r3, #4
 800a7a2:	4619      	mov	r1, r3
 800a7a4:	4610      	mov	r0, r2
 800a7a6:	f7ff fa0d 	bl	8009bc4 <vListInsert>
}
 800a7aa:	e010      	b.n	800a7ce <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a7ac:	4b0f      	ldr	r3, [pc, #60]	@ (800a7ec <prvAddCurrentTaskToDelayedList+0xc4>)
 800a7ae:	681a      	ldr	r2, [r3, #0]
 800a7b0:	4b0a      	ldr	r3, [pc, #40]	@ (800a7dc <prvAddCurrentTaskToDelayedList+0xb4>)
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	3304      	adds	r3, #4
 800a7b6:	4619      	mov	r1, r3
 800a7b8:	4610      	mov	r0, r2
 800a7ba:	f7ff fa03 	bl	8009bc4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a7be:	4b0c      	ldr	r3, [pc, #48]	@ (800a7f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	68ba      	ldr	r2, [r7, #8]
 800a7c4:	429a      	cmp	r2, r3
 800a7c6:	d202      	bcs.n	800a7ce <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a7c8:	4a09      	ldr	r2, [pc, #36]	@ (800a7f0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a7ca:	68bb      	ldr	r3, [r7, #8]
 800a7cc:	6013      	str	r3, [r2, #0]
}
 800a7ce:	bf00      	nop
 800a7d0:	3710      	adds	r7, #16
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	bd80      	pop	{r7, pc}
 800a7d6:	bf00      	nop
 800a7d8:	20001ba8 	.word	0x20001ba8
 800a7dc:	20001aa4 	.word	0x20001aa4
 800a7e0:	20001bac 	.word	0x20001bac
 800a7e4:	20001b90 	.word	0x20001b90
 800a7e8:	20001b60 	.word	0x20001b60
 800a7ec:	20001b5c 	.word	0x20001b5c
 800a7f0:	20001bc4 	.word	0x20001bc4

0800a7f4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b085      	sub	sp, #20
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	60f8      	str	r0, [r7, #12]
 800a7fc:	60b9      	str	r1, [r7, #8]
 800a7fe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	3b04      	subs	r3, #4
 800a804:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a80c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	3b04      	subs	r3, #4
 800a812:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a814:	68bb      	ldr	r3, [r7, #8]
 800a816:	f023 0201 	bic.w	r2, r3, #1
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	3b04      	subs	r3, #4
 800a822:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a824:	4a0c      	ldr	r2, [pc, #48]	@ (800a858 <pxPortInitialiseStack+0x64>)
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	3b14      	subs	r3, #20
 800a82e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	3b04      	subs	r3, #4
 800a83a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f06f 0202 	mvn.w	r2, #2
 800a842:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	3b20      	subs	r3, #32
 800a848:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a84a:	68fb      	ldr	r3, [r7, #12]
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3714      	adds	r7, #20
 800a850:	46bd      	mov	sp, r7
 800a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a856:	4770      	bx	lr
 800a858:	0800a85d 	.word	0x0800a85d

0800a85c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a85c:	b480      	push	{r7}
 800a85e:	b085      	sub	sp, #20
 800a860:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a862:	2300      	movs	r3, #0
 800a864:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a866:	4b13      	ldr	r3, [pc, #76]	@ (800a8b4 <prvTaskExitError+0x58>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a86e:	d00b      	beq.n	800a888 <prvTaskExitError+0x2c>
	__asm volatile
 800a870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a874:	f383 8811 	msr	BASEPRI, r3
 800a878:	f3bf 8f6f 	isb	sy
 800a87c:	f3bf 8f4f 	dsb	sy
 800a880:	60fb      	str	r3, [r7, #12]
}
 800a882:	bf00      	nop
 800a884:	bf00      	nop
 800a886:	e7fd      	b.n	800a884 <prvTaskExitError+0x28>
	__asm volatile
 800a888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a88c:	f383 8811 	msr	BASEPRI, r3
 800a890:	f3bf 8f6f 	isb	sy
 800a894:	f3bf 8f4f 	dsb	sy
 800a898:	60bb      	str	r3, [r7, #8]
}
 800a89a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a89c:	bf00      	nop
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d0fc      	beq.n	800a89e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a8a4:	bf00      	nop
 800a8a6:	bf00      	nop
 800a8a8:	3714      	adds	r7, #20
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b0:	4770      	bx	lr
 800a8b2:	bf00      	nop
 800a8b4:	2000000c 	.word	0x2000000c
	...

0800a8c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a8c0:	4b07      	ldr	r3, [pc, #28]	@ (800a8e0 <pxCurrentTCBConst2>)
 800a8c2:	6819      	ldr	r1, [r3, #0]
 800a8c4:	6808      	ldr	r0, [r1, #0]
 800a8c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ca:	f380 8809 	msr	PSP, r0
 800a8ce:	f3bf 8f6f 	isb	sy
 800a8d2:	f04f 0000 	mov.w	r0, #0
 800a8d6:	f380 8811 	msr	BASEPRI, r0
 800a8da:	4770      	bx	lr
 800a8dc:	f3af 8000 	nop.w

0800a8e0 <pxCurrentTCBConst2>:
 800a8e0:	20001aa4 	.word	0x20001aa4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a8e4:	bf00      	nop
 800a8e6:	bf00      	nop

0800a8e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a8e8:	4808      	ldr	r0, [pc, #32]	@ (800a90c <prvPortStartFirstTask+0x24>)
 800a8ea:	6800      	ldr	r0, [r0, #0]
 800a8ec:	6800      	ldr	r0, [r0, #0]
 800a8ee:	f380 8808 	msr	MSP, r0
 800a8f2:	f04f 0000 	mov.w	r0, #0
 800a8f6:	f380 8814 	msr	CONTROL, r0
 800a8fa:	b662      	cpsie	i
 800a8fc:	b661      	cpsie	f
 800a8fe:	f3bf 8f4f 	dsb	sy
 800a902:	f3bf 8f6f 	isb	sy
 800a906:	df00      	svc	0
 800a908:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a90a:	bf00      	nop
 800a90c:	e000ed08 	.word	0xe000ed08

0800a910 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a910:	b580      	push	{r7, lr}
 800a912:	b086      	sub	sp, #24
 800a914:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a916:	4b47      	ldr	r3, [pc, #284]	@ (800aa34 <xPortStartScheduler+0x124>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	4a47      	ldr	r2, [pc, #284]	@ (800aa38 <xPortStartScheduler+0x128>)
 800a91c:	4293      	cmp	r3, r2
 800a91e:	d10b      	bne.n	800a938 <xPortStartScheduler+0x28>
	__asm volatile
 800a920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a924:	f383 8811 	msr	BASEPRI, r3
 800a928:	f3bf 8f6f 	isb	sy
 800a92c:	f3bf 8f4f 	dsb	sy
 800a930:	60fb      	str	r3, [r7, #12]
}
 800a932:	bf00      	nop
 800a934:	bf00      	nop
 800a936:	e7fd      	b.n	800a934 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a938:	4b3e      	ldr	r3, [pc, #248]	@ (800aa34 <xPortStartScheduler+0x124>)
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	4a3f      	ldr	r2, [pc, #252]	@ (800aa3c <xPortStartScheduler+0x12c>)
 800a93e:	4293      	cmp	r3, r2
 800a940:	d10b      	bne.n	800a95a <xPortStartScheduler+0x4a>
	__asm volatile
 800a942:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a946:	f383 8811 	msr	BASEPRI, r3
 800a94a:	f3bf 8f6f 	isb	sy
 800a94e:	f3bf 8f4f 	dsb	sy
 800a952:	613b      	str	r3, [r7, #16]
}
 800a954:	bf00      	nop
 800a956:	bf00      	nop
 800a958:	e7fd      	b.n	800a956 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a95a:	4b39      	ldr	r3, [pc, #228]	@ (800aa40 <xPortStartScheduler+0x130>)
 800a95c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a95e:	697b      	ldr	r3, [r7, #20]
 800a960:	781b      	ldrb	r3, [r3, #0]
 800a962:	b2db      	uxtb	r3, r3
 800a964:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	22ff      	movs	r2, #255	@ 0xff
 800a96a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a96c:	697b      	ldr	r3, [r7, #20]
 800a96e:	781b      	ldrb	r3, [r3, #0]
 800a970:	b2db      	uxtb	r3, r3
 800a972:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a974:	78fb      	ldrb	r3, [r7, #3]
 800a976:	b2db      	uxtb	r3, r3
 800a978:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a97c:	b2da      	uxtb	r2, r3
 800a97e:	4b31      	ldr	r3, [pc, #196]	@ (800aa44 <xPortStartScheduler+0x134>)
 800a980:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a982:	4b31      	ldr	r3, [pc, #196]	@ (800aa48 <xPortStartScheduler+0x138>)
 800a984:	2207      	movs	r2, #7
 800a986:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a988:	e009      	b.n	800a99e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a98a:	4b2f      	ldr	r3, [pc, #188]	@ (800aa48 <xPortStartScheduler+0x138>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	3b01      	subs	r3, #1
 800a990:	4a2d      	ldr	r2, [pc, #180]	@ (800aa48 <xPortStartScheduler+0x138>)
 800a992:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a994:	78fb      	ldrb	r3, [r7, #3]
 800a996:	b2db      	uxtb	r3, r3
 800a998:	005b      	lsls	r3, r3, #1
 800a99a:	b2db      	uxtb	r3, r3
 800a99c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a99e:	78fb      	ldrb	r3, [r7, #3]
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9a6:	2b80      	cmp	r3, #128	@ 0x80
 800a9a8:	d0ef      	beq.n	800a98a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a9aa:	4b27      	ldr	r3, [pc, #156]	@ (800aa48 <xPortStartScheduler+0x138>)
 800a9ac:	681b      	ldr	r3, [r3, #0]
 800a9ae:	f1c3 0307 	rsb	r3, r3, #7
 800a9b2:	2b04      	cmp	r3, #4
 800a9b4:	d00b      	beq.n	800a9ce <xPortStartScheduler+0xbe>
	__asm volatile
 800a9b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ba:	f383 8811 	msr	BASEPRI, r3
 800a9be:	f3bf 8f6f 	isb	sy
 800a9c2:	f3bf 8f4f 	dsb	sy
 800a9c6:	60bb      	str	r3, [r7, #8]
}
 800a9c8:	bf00      	nop
 800a9ca:	bf00      	nop
 800a9cc:	e7fd      	b.n	800a9ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a9ce:	4b1e      	ldr	r3, [pc, #120]	@ (800aa48 <xPortStartScheduler+0x138>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	021b      	lsls	r3, r3, #8
 800a9d4:	4a1c      	ldr	r2, [pc, #112]	@ (800aa48 <xPortStartScheduler+0x138>)
 800a9d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a9d8:	4b1b      	ldr	r3, [pc, #108]	@ (800aa48 <xPortStartScheduler+0x138>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a9e0:	4a19      	ldr	r2, [pc, #100]	@ (800aa48 <xPortStartScheduler+0x138>)
 800a9e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	b2da      	uxtb	r2, r3
 800a9e8:	697b      	ldr	r3, [r7, #20]
 800a9ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a9ec:	4b17      	ldr	r3, [pc, #92]	@ (800aa4c <xPortStartScheduler+0x13c>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	4a16      	ldr	r2, [pc, #88]	@ (800aa4c <xPortStartScheduler+0x13c>)
 800a9f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a9f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a9f8:	4b14      	ldr	r3, [pc, #80]	@ (800aa4c <xPortStartScheduler+0x13c>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	4a13      	ldr	r2, [pc, #76]	@ (800aa4c <xPortStartScheduler+0x13c>)
 800a9fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800aa02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800aa04:	f000 f8da 	bl	800abbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800aa08:	4b11      	ldr	r3, [pc, #68]	@ (800aa50 <xPortStartScheduler+0x140>)
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800aa0e:	f000 f8f9 	bl	800ac04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800aa12:	4b10      	ldr	r3, [pc, #64]	@ (800aa54 <xPortStartScheduler+0x144>)
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	4a0f      	ldr	r2, [pc, #60]	@ (800aa54 <xPortStartScheduler+0x144>)
 800aa18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800aa1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800aa1e:	f7ff ff63 	bl	800a8e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800aa22:	f7ff fd41 	bl	800a4a8 <vTaskSwitchContext>
	prvTaskExitError();
 800aa26:	f7ff ff19 	bl	800a85c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800aa2a:	2300      	movs	r3, #0
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	3718      	adds	r7, #24
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}
 800aa34:	e000ed00 	.word	0xe000ed00
 800aa38:	410fc271 	.word	0x410fc271
 800aa3c:	410fc270 	.word	0x410fc270
 800aa40:	e000e400 	.word	0xe000e400
 800aa44:	20001bd0 	.word	0x20001bd0
 800aa48:	20001bd4 	.word	0x20001bd4
 800aa4c:	e000ed20 	.word	0xe000ed20
 800aa50:	2000000c 	.word	0x2000000c
 800aa54:	e000ef34 	.word	0xe000ef34

0800aa58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800aa58:	b480      	push	{r7}
 800aa5a:	b083      	sub	sp, #12
 800aa5c:	af00      	add	r7, sp, #0
	__asm volatile
 800aa5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa62:	f383 8811 	msr	BASEPRI, r3
 800aa66:	f3bf 8f6f 	isb	sy
 800aa6a:	f3bf 8f4f 	dsb	sy
 800aa6e:	607b      	str	r3, [r7, #4]
}
 800aa70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800aa72:	4b10      	ldr	r3, [pc, #64]	@ (800aab4 <vPortEnterCritical+0x5c>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	3301      	adds	r3, #1
 800aa78:	4a0e      	ldr	r2, [pc, #56]	@ (800aab4 <vPortEnterCritical+0x5c>)
 800aa7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800aa7c:	4b0d      	ldr	r3, [pc, #52]	@ (800aab4 <vPortEnterCritical+0x5c>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d110      	bne.n	800aaa6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800aa84:	4b0c      	ldr	r3, [pc, #48]	@ (800aab8 <vPortEnterCritical+0x60>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	b2db      	uxtb	r3, r3
 800aa8a:	2b00      	cmp	r3, #0
 800aa8c:	d00b      	beq.n	800aaa6 <vPortEnterCritical+0x4e>
	__asm volatile
 800aa8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa92:	f383 8811 	msr	BASEPRI, r3
 800aa96:	f3bf 8f6f 	isb	sy
 800aa9a:	f3bf 8f4f 	dsb	sy
 800aa9e:	603b      	str	r3, [r7, #0]
}
 800aaa0:	bf00      	nop
 800aaa2:	bf00      	nop
 800aaa4:	e7fd      	b.n	800aaa2 <vPortEnterCritical+0x4a>
	}
}
 800aaa6:	bf00      	nop
 800aaa8:	370c      	adds	r7, #12
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab0:	4770      	bx	lr
 800aab2:	bf00      	nop
 800aab4:	2000000c 	.word	0x2000000c
 800aab8:	e000ed04 	.word	0xe000ed04

0800aabc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800aabc:	b480      	push	{r7}
 800aabe:	b083      	sub	sp, #12
 800aac0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800aac2:	4b12      	ldr	r3, [pc, #72]	@ (800ab0c <vPortExitCritical+0x50>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d10b      	bne.n	800aae2 <vPortExitCritical+0x26>
	__asm volatile
 800aaca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aace:	f383 8811 	msr	BASEPRI, r3
 800aad2:	f3bf 8f6f 	isb	sy
 800aad6:	f3bf 8f4f 	dsb	sy
 800aada:	607b      	str	r3, [r7, #4]
}
 800aadc:	bf00      	nop
 800aade:	bf00      	nop
 800aae0:	e7fd      	b.n	800aade <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800aae2:	4b0a      	ldr	r3, [pc, #40]	@ (800ab0c <vPortExitCritical+0x50>)
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	3b01      	subs	r3, #1
 800aae8:	4a08      	ldr	r2, [pc, #32]	@ (800ab0c <vPortExitCritical+0x50>)
 800aaea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800aaec:	4b07      	ldr	r3, [pc, #28]	@ (800ab0c <vPortExitCritical+0x50>)
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d105      	bne.n	800ab00 <vPortExitCritical+0x44>
 800aaf4:	2300      	movs	r3, #0
 800aaf6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800aafe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ab00:	bf00      	nop
 800ab02:	370c      	adds	r7, #12
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr
 800ab0c:	2000000c 	.word	0x2000000c

0800ab10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ab10:	f3ef 8009 	mrs	r0, PSP
 800ab14:	f3bf 8f6f 	isb	sy
 800ab18:	4b15      	ldr	r3, [pc, #84]	@ (800ab70 <pxCurrentTCBConst>)
 800ab1a:	681a      	ldr	r2, [r3, #0]
 800ab1c:	f01e 0f10 	tst.w	lr, #16
 800ab20:	bf08      	it	eq
 800ab22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ab26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab2a:	6010      	str	r0, [r2, #0]
 800ab2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ab30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ab34:	f380 8811 	msr	BASEPRI, r0
 800ab38:	f3bf 8f4f 	dsb	sy
 800ab3c:	f3bf 8f6f 	isb	sy
 800ab40:	f7ff fcb2 	bl	800a4a8 <vTaskSwitchContext>
 800ab44:	f04f 0000 	mov.w	r0, #0
 800ab48:	f380 8811 	msr	BASEPRI, r0
 800ab4c:	bc09      	pop	{r0, r3}
 800ab4e:	6819      	ldr	r1, [r3, #0]
 800ab50:	6808      	ldr	r0, [r1, #0]
 800ab52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab56:	f01e 0f10 	tst.w	lr, #16
 800ab5a:	bf08      	it	eq
 800ab5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ab60:	f380 8809 	msr	PSP, r0
 800ab64:	f3bf 8f6f 	isb	sy
 800ab68:	4770      	bx	lr
 800ab6a:	bf00      	nop
 800ab6c:	f3af 8000 	nop.w

0800ab70 <pxCurrentTCBConst>:
 800ab70:	20001aa4 	.word	0x20001aa4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ab74:	bf00      	nop
 800ab76:	bf00      	nop

0800ab78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ab78:	b580      	push	{r7, lr}
 800ab7a:	b082      	sub	sp, #8
 800ab7c:	af00      	add	r7, sp, #0
	__asm volatile
 800ab7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab82:	f383 8811 	msr	BASEPRI, r3
 800ab86:	f3bf 8f6f 	isb	sy
 800ab8a:	f3bf 8f4f 	dsb	sy
 800ab8e:	607b      	str	r3, [r7, #4]
}
 800ab90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ab92:	f7ff fbcf 	bl	800a334 <xTaskIncrementTick>
 800ab96:	4603      	mov	r3, r0
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d003      	beq.n	800aba4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ab9c:	4b06      	ldr	r3, [pc, #24]	@ (800abb8 <SysTick_Handler+0x40>)
 800ab9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aba2:	601a      	str	r2, [r3, #0]
 800aba4:	2300      	movs	r3, #0
 800aba6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	f383 8811 	msr	BASEPRI, r3
}
 800abae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800abb0:	bf00      	nop
 800abb2:	3708      	adds	r7, #8
 800abb4:	46bd      	mov	sp, r7
 800abb6:	bd80      	pop	{r7, pc}
 800abb8:	e000ed04 	.word	0xe000ed04

0800abbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800abbc:	b480      	push	{r7}
 800abbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800abc0:	4b0b      	ldr	r3, [pc, #44]	@ (800abf0 <vPortSetupTimerInterrupt+0x34>)
 800abc2:	2200      	movs	r2, #0
 800abc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800abc6:	4b0b      	ldr	r3, [pc, #44]	@ (800abf4 <vPortSetupTimerInterrupt+0x38>)
 800abc8:	2200      	movs	r2, #0
 800abca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800abcc:	4b0a      	ldr	r3, [pc, #40]	@ (800abf8 <vPortSetupTimerInterrupt+0x3c>)
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4a0a      	ldr	r2, [pc, #40]	@ (800abfc <vPortSetupTimerInterrupt+0x40>)
 800abd2:	fba2 2303 	umull	r2, r3, r2, r3
 800abd6:	099b      	lsrs	r3, r3, #6
 800abd8:	4a09      	ldr	r2, [pc, #36]	@ (800ac00 <vPortSetupTimerInterrupt+0x44>)
 800abda:	3b01      	subs	r3, #1
 800abdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800abde:	4b04      	ldr	r3, [pc, #16]	@ (800abf0 <vPortSetupTimerInterrupt+0x34>)
 800abe0:	2207      	movs	r2, #7
 800abe2:	601a      	str	r2, [r3, #0]
}
 800abe4:	bf00      	nop
 800abe6:	46bd      	mov	sp, r7
 800abe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abec:	4770      	bx	lr
 800abee:	bf00      	nop
 800abf0:	e000e010 	.word	0xe000e010
 800abf4:	e000e018 	.word	0xe000e018
 800abf8:	20000000 	.word	0x20000000
 800abfc:	10624dd3 	.word	0x10624dd3
 800ac00:	e000e014 	.word	0xe000e014

0800ac04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ac04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ac14 <vPortEnableVFP+0x10>
 800ac08:	6801      	ldr	r1, [r0, #0]
 800ac0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ac0e:	6001      	str	r1, [r0, #0]
 800ac10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ac12:	bf00      	nop
 800ac14:	e000ed88 	.word	0xe000ed88

0800ac18 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ac18:	b580      	push	{r7, lr}
 800ac1a:	b08a      	sub	sp, #40	@ 0x28
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ac20:	2300      	movs	r3, #0
 800ac22:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ac24:	f7ff faca 	bl	800a1bc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ac28:	4b5c      	ldr	r3, [pc, #368]	@ (800ad9c <pvPortMalloc+0x184>)
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d101      	bne.n	800ac34 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ac30:	f000 f924 	bl	800ae7c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ac34:	4b5a      	ldr	r3, [pc, #360]	@ (800ada0 <pvPortMalloc+0x188>)
 800ac36:	681a      	ldr	r2, [r3, #0]
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	4013      	ands	r3, r2
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	f040 8095 	bne.w	800ad6c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d01e      	beq.n	800ac86 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ac48:	2208      	movs	r2, #8
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	4413      	add	r3, r2
 800ac4e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f003 0307 	and.w	r3, r3, #7
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d015      	beq.n	800ac86 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f023 0307 	bic.w	r3, r3, #7
 800ac60:	3308      	adds	r3, #8
 800ac62:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f003 0307 	and.w	r3, r3, #7
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d00b      	beq.n	800ac86 <pvPortMalloc+0x6e>
	__asm volatile
 800ac6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac72:	f383 8811 	msr	BASEPRI, r3
 800ac76:	f3bf 8f6f 	isb	sy
 800ac7a:	f3bf 8f4f 	dsb	sy
 800ac7e:	617b      	str	r3, [r7, #20]
}
 800ac80:	bf00      	nop
 800ac82:	bf00      	nop
 800ac84:	e7fd      	b.n	800ac82 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d06f      	beq.n	800ad6c <pvPortMalloc+0x154>
 800ac8c:	4b45      	ldr	r3, [pc, #276]	@ (800ada4 <pvPortMalloc+0x18c>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	687a      	ldr	r2, [r7, #4]
 800ac92:	429a      	cmp	r2, r3
 800ac94:	d86a      	bhi.n	800ad6c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ac96:	4b44      	ldr	r3, [pc, #272]	@ (800ada8 <pvPortMalloc+0x190>)
 800ac98:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ac9a:	4b43      	ldr	r3, [pc, #268]	@ (800ada8 <pvPortMalloc+0x190>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aca0:	e004      	b.n	800acac <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800aca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800acac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acae:	685b      	ldr	r3, [r3, #4]
 800acb0:	687a      	ldr	r2, [r7, #4]
 800acb2:	429a      	cmp	r2, r3
 800acb4:	d903      	bls.n	800acbe <pvPortMalloc+0xa6>
 800acb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d1f1      	bne.n	800aca2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800acbe:	4b37      	ldr	r3, [pc, #220]	@ (800ad9c <pvPortMalloc+0x184>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acc4:	429a      	cmp	r2, r3
 800acc6:	d051      	beq.n	800ad6c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800acc8:	6a3b      	ldr	r3, [r7, #32]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	2208      	movs	r2, #8
 800acce:	4413      	add	r3, r2
 800acd0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800acd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acd4:	681a      	ldr	r2, [r3, #0]
 800acd6:	6a3b      	ldr	r3, [r7, #32]
 800acd8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800acda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acdc:	685a      	ldr	r2, [r3, #4]
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	1ad2      	subs	r2, r2, r3
 800ace2:	2308      	movs	r3, #8
 800ace4:	005b      	lsls	r3, r3, #1
 800ace6:	429a      	cmp	r2, r3
 800ace8:	d920      	bls.n	800ad2c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800acea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	4413      	add	r3, r2
 800acf0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800acf2:	69bb      	ldr	r3, [r7, #24]
 800acf4:	f003 0307 	and.w	r3, r3, #7
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d00b      	beq.n	800ad14 <pvPortMalloc+0xfc>
	__asm volatile
 800acfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad00:	f383 8811 	msr	BASEPRI, r3
 800ad04:	f3bf 8f6f 	isb	sy
 800ad08:	f3bf 8f4f 	dsb	sy
 800ad0c:	613b      	str	r3, [r7, #16]
}
 800ad0e:	bf00      	nop
 800ad10:	bf00      	nop
 800ad12:	e7fd      	b.n	800ad10 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ad14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad16:	685a      	ldr	r2, [r3, #4]
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	1ad2      	subs	r2, r2, r3
 800ad1c:	69bb      	ldr	r3, [r7, #24]
 800ad1e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ad20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad22:	687a      	ldr	r2, [r7, #4]
 800ad24:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ad26:	69b8      	ldr	r0, [r7, #24]
 800ad28:	f000 f90a 	bl	800af40 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ad2c:	4b1d      	ldr	r3, [pc, #116]	@ (800ada4 <pvPortMalloc+0x18c>)
 800ad2e:	681a      	ldr	r2, [r3, #0]
 800ad30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad32:	685b      	ldr	r3, [r3, #4]
 800ad34:	1ad3      	subs	r3, r2, r3
 800ad36:	4a1b      	ldr	r2, [pc, #108]	@ (800ada4 <pvPortMalloc+0x18c>)
 800ad38:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ad3a:	4b1a      	ldr	r3, [pc, #104]	@ (800ada4 <pvPortMalloc+0x18c>)
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	4b1b      	ldr	r3, [pc, #108]	@ (800adac <pvPortMalloc+0x194>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	429a      	cmp	r2, r3
 800ad44:	d203      	bcs.n	800ad4e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ad46:	4b17      	ldr	r3, [pc, #92]	@ (800ada4 <pvPortMalloc+0x18c>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	4a18      	ldr	r2, [pc, #96]	@ (800adac <pvPortMalloc+0x194>)
 800ad4c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ad4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad50:	685a      	ldr	r2, [r3, #4]
 800ad52:	4b13      	ldr	r3, [pc, #76]	@ (800ada0 <pvPortMalloc+0x188>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	431a      	orrs	r2, r3
 800ad58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad5a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ad5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad5e:	2200      	movs	r2, #0
 800ad60:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ad62:	4b13      	ldr	r3, [pc, #76]	@ (800adb0 <pvPortMalloc+0x198>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	3301      	adds	r3, #1
 800ad68:	4a11      	ldr	r2, [pc, #68]	@ (800adb0 <pvPortMalloc+0x198>)
 800ad6a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ad6c:	f7ff fa34 	bl	800a1d8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad70:	69fb      	ldr	r3, [r7, #28]
 800ad72:	f003 0307 	and.w	r3, r3, #7
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d00b      	beq.n	800ad92 <pvPortMalloc+0x17a>
	__asm volatile
 800ad7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad7e:	f383 8811 	msr	BASEPRI, r3
 800ad82:	f3bf 8f6f 	isb	sy
 800ad86:	f3bf 8f4f 	dsb	sy
 800ad8a:	60fb      	str	r3, [r7, #12]
}
 800ad8c:	bf00      	nop
 800ad8e:	bf00      	nop
 800ad90:	e7fd      	b.n	800ad8e <pvPortMalloc+0x176>
	return pvReturn;
 800ad92:	69fb      	ldr	r3, [r7, #28]
}
 800ad94:	4618      	mov	r0, r3
 800ad96:	3728      	adds	r7, #40	@ 0x28
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}
 800ad9c:	20006be0 	.word	0x20006be0
 800ada0:	20006bf4 	.word	0x20006bf4
 800ada4:	20006be4 	.word	0x20006be4
 800ada8:	20006bd8 	.word	0x20006bd8
 800adac:	20006be8 	.word	0x20006be8
 800adb0:	20006bec 	.word	0x20006bec

0800adb4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b086      	sub	sp, #24
 800adb8:	af00      	add	r7, sp, #0
 800adba:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d04f      	beq.n	800ae66 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800adc6:	2308      	movs	r3, #8
 800adc8:	425b      	negs	r3, r3
 800adca:	697a      	ldr	r2, [r7, #20]
 800adcc:	4413      	add	r3, r2
 800adce:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800add0:	697b      	ldr	r3, [r7, #20]
 800add2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800add4:	693b      	ldr	r3, [r7, #16]
 800add6:	685a      	ldr	r2, [r3, #4]
 800add8:	4b25      	ldr	r3, [pc, #148]	@ (800ae70 <vPortFree+0xbc>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	4013      	ands	r3, r2
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d10b      	bne.n	800adfa <vPortFree+0x46>
	__asm volatile
 800ade2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ade6:	f383 8811 	msr	BASEPRI, r3
 800adea:	f3bf 8f6f 	isb	sy
 800adee:	f3bf 8f4f 	dsb	sy
 800adf2:	60fb      	str	r3, [r7, #12]
}
 800adf4:	bf00      	nop
 800adf6:	bf00      	nop
 800adf8:	e7fd      	b.n	800adf6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d00b      	beq.n	800ae1a <vPortFree+0x66>
	__asm volatile
 800ae02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae06:	f383 8811 	msr	BASEPRI, r3
 800ae0a:	f3bf 8f6f 	isb	sy
 800ae0e:	f3bf 8f4f 	dsb	sy
 800ae12:	60bb      	str	r3, [r7, #8]
}
 800ae14:	bf00      	nop
 800ae16:	bf00      	nop
 800ae18:	e7fd      	b.n	800ae16 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ae1a:	693b      	ldr	r3, [r7, #16]
 800ae1c:	685a      	ldr	r2, [r3, #4]
 800ae1e:	4b14      	ldr	r3, [pc, #80]	@ (800ae70 <vPortFree+0xbc>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	4013      	ands	r3, r2
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d01e      	beq.n	800ae66 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ae28:	693b      	ldr	r3, [r7, #16]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d11a      	bne.n	800ae66 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ae30:	693b      	ldr	r3, [r7, #16]
 800ae32:	685a      	ldr	r2, [r3, #4]
 800ae34:	4b0e      	ldr	r3, [pc, #56]	@ (800ae70 <vPortFree+0xbc>)
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	43db      	mvns	r3, r3
 800ae3a:	401a      	ands	r2, r3
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ae40:	f7ff f9bc 	bl	800a1bc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ae44:	693b      	ldr	r3, [r7, #16]
 800ae46:	685a      	ldr	r2, [r3, #4]
 800ae48:	4b0a      	ldr	r3, [pc, #40]	@ (800ae74 <vPortFree+0xc0>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	4413      	add	r3, r2
 800ae4e:	4a09      	ldr	r2, [pc, #36]	@ (800ae74 <vPortFree+0xc0>)
 800ae50:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ae52:	6938      	ldr	r0, [r7, #16]
 800ae54:	f000 f874 	bl	800af40 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ae58:	4b07      	ldr	r3, [pc, #28]	@ (800ae78 <vPortFree+0xc4>)
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	3301      	adds	r3, #1
 800ae5e:	4a06      	ldr	r2, [pc, #24]	@ (800ae78 <vPortFree+0xc4>)
 800ae60:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ae62:	f7ff f9b9 	bl	800a1d8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ae66:	bf00      	nop
 800ae68:	3718      	adds	r7, #24
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	bd80      	pop	{r7, pc}
 800ae6e:	bf00      	nop
 800ae70:	20006bf4 	.word	0x20006bf4
 800ae74:	20006be4 	.word	0x20006be4
 800ae78:	20006bf0 	.word	0x20006bf0

0800ae7c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	b085      	sub	sp, #20
 800ae80:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ae82:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800ae86:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ae88:	4b27      	ldr	r3, [pc, #156]	@ (800af28 <prvHeapInit+0xac>)
 800ae8a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	f003 0307 	and.w	r3, r3, #7
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d00c      	beq.n	800aeb0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	3307      	adds	r3, #7
 800ae9a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	f023 0307 	bic.w	r3, r3, #7
 800aea2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aea4:	68ba      	ldr	r2, [r7, #8]
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	1ad3      	subs	r3, r2, r3
 800aeaa:	4a1f      	ldr	r2, [pc, #124]	@ (800af28 <prvHeapInit+0xac>)
 800aeac:	4413      	add	r3, r2
 800aeae:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aeb4:	4a1d      	ldr	r2, [pc, #116]	@ (800af2c <prvHeapInit+0xb0>)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aeba:	4b1c      	ldr	r3, [pc, #112]	@ (800af2c <prvHeapInit+0xb0>)
 800aebc:	2200      	movs	r2, #0
 800aebe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	68ba      	ldr	r2, [r7, #8]
 800aec4:	4413      	add	r3, r2
 800aec6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aec8:	2208      	movs	r2, #8
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	1a9b      	subs	r3, r3, r2
 800aece:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	f023 0307 	bic.w	r3, r3, #7
 800aed6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	4a15      	ldr	r2, [pc, #84]	@ (800af30 <prvHeapInit+0xb4>)
 800aedc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aede:	4b14      	ldr	r3, [pc, #80]	@ (800af30 <prvHeapInit+0xb4>)
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	2200      	movs	r2, #0
 800aee4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aee6:	4b12      	ldr	r3, [pc, #72]	@ (800af30 <prvHeapInit+0xb4>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	2200      	movs	r2, #0
 800aeec:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	68fa      	ldr	r2, [r7, #12]
 800aef6:	1ad2      	subs	r2, r2, r3
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aefc:	4b0c      	ldr	r3, [pc, #48]	@ (800af30 <prvHeapInit+0xb4>)
 800aefe:	681a      	ldr	r2, [r3, #0]
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	685b      	ldr	r3, [r3, #4]
 800af08:	4a0a      	ldr	r2, [pc, #40]	@ (800af34 <prvHeapInit+0xb8>)
 800af0a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	685b      	ldr	r3, [r3, #4]
 800af10:	4a09      	ldr	r2, [pc, #36]	@ (800af38 <prvHeapInit+0xbc>)
 800af12:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800af14:	4b09      	ldr	r3, [pc, #36]	@ (800af3c <prvHeapInit+0xc0>)
 800af16:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800af1a:	601a      	str	r2, [r3, #0]
}
 800af1c:	bf00      	nop
 800af1e:	3714      	adds	r7, #20
 800af20:	46bd      	mov	sp, r7
 800af22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af26:	4770      	bx	lr
 800af28:	20001bd8 	.word	0x20001bd8
 800af2c:	20006bd8 	.word	0x20006bd8
 800af30:	20006be0 	.word	0x20006be0
 800af34:	20006be8 	.word	0x20006be8
 800af38:	20006be4 	.word	0x20006be4
 800af3c:	20006bf4 	.word	0x20006bf4

0800af40 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800af40:	b480      	push	{r7}
 800af42:	b085      	sub	sp, #20
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800af48:	4b28      	ldr	r3, [pc, #160]	@ (800afec <prvInsertBlockIntoFreeList+0xac>)
 800af4a:	60fb      	str	r3, [r7, #12]
 800af4c:	e002      	b.n	800af54 <prvInsertBlockIntoFreeList+0x14>
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	60fb      	str	r3, [r7, #12]
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	687a      	ldr	r2, [r7, #4]
 800af5a:	429a      	cmp	r2, r3
 800af5c:	d8f7      	bhi.n	800af4e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	685b      	ldr	r3, [r3, #4]
 800af66:	68ba      	ldr	r2, [r7, #8]
 800af68:	4413      	add	r3, r2
 800af6a:	687a      	ldr	r2, [r7, #4]
 800af6c:	429a      	cmp	r2, r3
 800af6e:	d108      	bne.n	800af82 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800af70:	68fb      	ldr	r3, [r7, #12]
 800af72:	685a      	ldr	r2, [r3, #4]
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	685b      	ldr	r3, [r3, #4]
 800af78:	441a      	add	r2, r3
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	685b      	ldr	r3, [r3, #4]
 800af8a:	68ba      	ldr	r2, [r7, #8]
 800af8c:	441a      	add	r2, r3
 800af8e:	68fb      	ldr	r3, [r7, #12]
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	429a      	cmp	r2, r3
 800af94:	d118      	bne.n	800afc8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681a      	ldr	r2, [r3, #0]
 800af9a:	4b15      	ldr	r3, [pc, #84]	@ (800aff0 <prvInsertBlockIntoFreeList+0xb0>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	429a      	cmp	r2, r3
 800afa0:	d00d      	beq.n	800afbe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	685a      	ldr	r2, [r3, #4]
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	441a      	add	r2, r3
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	681a      	ldr	r2, [r3, #0]
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	601a      	str	r2, [r3, #0]
 800afbc:	e008      	b.n	800afd0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800afbe:	4b0c      	ldr	r3, [pc, #48]	@ (800aff0 <prvInsertBlockIntoFreeList+0xb0>)
 800afc0:	681a      	ldr	r2, [r3, #0]
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	601a      	str	r2, [r3, #0]
 800afc6:	e003      	b.n	800afd0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	681a      	ldr	r2, [r3, #0]
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800afd0:	68fa      	ldr	r2, [r7, #12]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	429a      	cmp	r2, r3
 800afd6:	d002      	beq.n	800afde <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800afde:	bf00      	nop
 800afe0:	3714      	adds	r7, #20
 800afe2:	46bd      	mov	sp, r7
 800afe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe8:	4770      	bx	lr
 800afea:	bf00      	nop
 800afec:	20006bd8 	.word	0x20006bd8
 800aff0:	20006be0 	.word	0x20006be0

0800aff4 <_ZN5PaketC1EP20__UART_HandleTypeDef>:
//	ROTA =0x05,
//	SISTEM=0x06,
//	KOMUT=0x07
//};

Paket::Paket(UART_HandleTypeDef* huart)
 800aff4:	b480      	push	{r7}
 800aff6:	b083      	sub	sp, #12
 800aff8:	af00      	add	r7, sp, #0
 800affa:	6078      	str	r0, [r7, #4]
 800affc:	6039      	str	r1, [r7, #0]
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	2200      	movs	r2, #0
 800b002:	701a      	strb	r2, [r3, #0]
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	2200      	movs	r2, #0
 800b008:	705a      	strb	r2, [r3, #1]
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2200      	movs	r2, #0
 800b00e:	709a      	strb	r2, [r3, #2]
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	2200      	movs	r2, #0
 800b014:	70da      	strb	r2, [r3, #3]
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2200      	movs	r2, #0
 800b01a:	711a      	strb	r2, [r3, #4]
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2200      	movs	r2, #0
 800b020:	715a      	strb	r2, [r3, #5]
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2200      	movs	r2, #0
 800b026:	719a      	strb	r2, [r3, #6]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2200      	movs	r2, #0
 800b02c:	71da      	strb	r2, [r3, #7]
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2200      	movs	r2, #0
 800b032:	721a      	strb	r2, [r3, #8]
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	2200      	movs	r2, #0
 800b038:	725a      	strb	r2, [r3, #9]
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	2200      	movs	r2, #0
 800b03e:	729a      	strb	r2, [r3, #10]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	2200      	movs	r2, #0
 800b044:	72da      	strb	r2, [r3, #11]
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	2200      	movs	r2, #0
 800b04a:	731a      	strb	r2, [r3, #12]
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	f04f 0200 	mov.w	r2, #0
 800b052:	611a      	str	r2, [r3, #16]
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f04f 0200 	mov.w	r2, #0
 800b05a:	615a      	str	r2, [r3, #20]
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	2200      	movs	r2, #0
 800b060:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	2200      	movs	r2, #0
 800b068:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	2200      	movs	r2, #0
 800b070:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2200      	movs	r2, #0
 800b078:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2200      	movs	r2, #0
 800b080:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	2200      	movs	r2, #0
 800b088:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f04f 0200 	mov.w	r2, #0
 800b092:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f04f 0200 	mov.w	r2, #0
 800b09c:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	f04f 0200 	mov.w	r2, #0
 800b0a6:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
{
	this->huart=huart;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	683a      	ldr	r2, [r7, #0]
 800b0ae:	619a      	str	r2, [r3, #24]
}
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	370c      	adds	r7, #12
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0bc:	4770      	bx	lr

0800b0be <_ZN5PaketC1Ehhhh>:

Paket::Paket(uint8_t baslik1_u8, uint8_t baslik2_u8, uint8_t paketTipi_u8, uint8_t dataBoyutu_u8)
 800b0be:	b480      	push	{r7}
 800b0c0:	b083      	sub	sp, #12
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	6078      	str	r0, [r7, #4]
 800b0c6:	4608      	mov	r0, r1
 800b0c8:	4611      	mov	r1, r2
 800b0ca:	461a      	mov	r2, r3
 800b0cc:	4603      	mov	r3, r0
 800b0ce:	70fb      	strb	r3, [r7, #3]
 800b0d0:	460b      	mov	r3, r1
 800b0d2:	70bb      	strb	r3, [r7, #2]
 800b0d4:	4613      	mov	r3, r2
 800b0d6:	707b      	strb	r3, [r7, #1]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	701a      	strb	r2, [r3, #0]
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	705a      	strb	r2, [r3, #1]
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2200      	movs	r2, #0
 800b0e8:	709a      	strb	r2, [r3, #2]
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	2200      	movs	r2, #0
 800b0ee:	70da      	strb	r2, [r3, #3]
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	711a      	strb	r2, [r3, #4]
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2200      	movs	r2, #0
 800b0fa:	715a      	strb	r2, [r3, #5]
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2200      	movs	r2, #0
 800b100:	719a      	strb	r2, [r3, #6]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	2200      	movs	r2, #0
 800b106:	71da      	strb	r2, [r3, #7]
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	2200      	movs	r2, #0
 800b10c:	721a      	strb	r2, [r3, #8]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2200      	movs	r2, #0
 800b112:	725a      	strb	r2, [r3, #9]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	2200      	movs	r2, #0
 800b118:	729a      	strb	r2, [r3, #10]
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2200      	movs	r2, #0
 800b11e:	72da      	strb	r2, [r3, #11]
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2200      	movs	r2, #0
 800b124:	731a      	strb	r2, [r3, #12]
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	f04f 0200 	mov.w	r2, #0
 800b12c:	611a      	str	r2, [r3, #16]
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f04f 0200 	mov.w	r2, #0
 800b134:	615a      	str	r2, [r3, #20]
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	2200      	movs	r2, #0
 800b13a:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	2200      	movs	r2, #0
 800b142:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2200      	movs	r2, #0
 800b14a:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2200      	movs	r2, #0
 800b152:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	2200      	movs	r2, #0
 800b15a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2200      	movs	r2, #0
 800b162:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	f04f 0200 	mov.w	r2, #0
 800b16c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	f04f 0200 	mov.w	r2, #0
 800b176:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	f04f 0200 	mov.w	r2, #0
 800b180:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
{
	this->baslik1_u8=baslik1_u8;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	78fa      	ldrb	r2, [r7, #3]
 800b188:	f883 20bb 	strb.w	r2, [r3, #187]	@ 0xbb
	this->baslik2_u8=baslik2_u8;
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	78ba      	ldrb	r2, [r7, #2]
 800b190:	f883 20bc 	strb.w	r2, [r3, #188]	@ 0xbc
	this->paketTipi_u8=paketTipi_u8;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	787a      	ldrb	r2, [r7, #1]
 800b198:	f883 20bd 	strb.w	r2, [r3, #189]	@ 0xbd
	this->dataBoyutu_u8=dataBoyutu_u8;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	7c3a      	ldrb	r2, [r7, #16]
 800b1a0:	f883 20be 	strb.w	r2, [r3, #190]	@ 0xbe
}
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	370c      	adds	r7, #12
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1b0:	4770      	bx	lr

0800b1b2 <_ZN5Paket20PaketKesmeYapilandirEv>:

void Paket::PaketKesmeYapilandir()
{
 800b1b2:	b580      	push	{r7, lr}
 800b1b4:	b082      	sub	sp, #8
 800b1b6:	af00      	add	r7, sp, #0
 800b1b8:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(huart, &Data,1);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6998      	ldr	r0, [r3, #24]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	331c      	adds	r3, #28
 800b1c2:	2201      	movs	r2, #1
 800b1c4:	4619      	mov	r1, r3
 800b1c6:	f7fb fe36 	bl	8006e36 <HAL_UART_Receive_DMA>
}
 800b1ca:	bf00      	nop
 800b1cc:	3708      	adds	r7, #8
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	bd80      	pop	{r7, pc}

0800b1d2 <_ZN5Paket15GpsPaketOlusturEffff>:

void Paket::GpsPaketOlustur(float latitude,float longitude,float altitude,float derece)
{
 800b1d2:	b580      	push	{r7, lr}
 800b1d4:	b086      	sub	sp, #24
 800b1d6:	af00      	add	r7, sp, #0
 800b1d8:	6178      	str	r0, [r7, #20]
 800b1da:	ed87 0a04 	vstr	s0, [r7, #16]
 800b1de:	edc7 0a03 	vstr	s1, [r7, #12]
 800b1e2:	ed87 1a02 	vstr	s2, [r7, #8]
 800b1e6:	edc7 1a01 	vstr	s3, [r7, #4]
    gpspaket[0] = baslik1_u8;
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 800b1f0:	697b      	ldr	r3, [r7, #20]
 800b1f2:	f883 20d8 	strb.w	r2, [r3, #216]	@ 0xd8
    gpspaket[1] = baslik2_u8;
 800b1f6:	697b      	ldr	r3, [r7, #20]
 800b1f8:	f893 20bc 	ldrb.w	r2, [r3, #188]	@ 0xbc
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	f883 20d9 	strb.w	r2, [r3, #217]	@ 0xd9
    gpspaket[2] = paketTipi_u8;
 800b202:	697b      	ldr	r3, [r7, #20]
 800b204:	f893 20bd 	ldrb.w	r2, [r3, #189]	@ 0xbd
 800b208:	697b      	ldr	r3, [r7, #20]
 800b20a:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
    gpspaket[3] = dataBoyutu_u8;
 800b20e:	697b      	ldr	r3, [r7, #20]
 800b210:	f893 20be 	ldrb.w	r2, [r3, #190]	@ 0xbe
 800b214:	697b      	ldr	r3, [r7, #20]
 800b216:	f883 20db 	strb.w	r2, [r3, #219]	@ 0xdb

    floatToBytes(&latitude, latBytes_u8);
 800b21a:	697b      	ldr	r3, [r7, #20]
 800b21c:	f503 72a4 	add.w	r2, r3, #328	@ 0x148
 800b220:	f107 0310 	add.w	r3, r7, #16
 800b224:	4619      	mov	r1, r3
 800b226:	6978      	ldr	r0, [r7, #20]
 800b228:	f000 fcba 	bl	800bba0 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&longitude, lonBytes_u8);
 800b22c:	697b      	ldr	r3, [r7, #20]
 800b22e:	f503 72a6 	add.w	r2, r3, #332	@ 0x14c
 800b232:	f107 030c 	add.w	r3, r7, #12
 800b236:	4619      	mov	r1, r3
 800b238:	6978      	ldr	r0, [r7, #20]
 800b23a:	f000 fcb1 	bl	800bba0 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&altitude, altBytes_u8);
 800b23e:	697b      	ldr	r3, [r7, #20]
 800b240:	f503 72a8 	add.w	r2, r3, #336	@ 0x150
 800b244:	f107 0308 	add.w	r3, r7, #8
 800b248:	4619      	mov	r1, r3
 800b24a:	6978      	ldr	r0, [r7, #20]
 800b24c:	f000 fca8 	bl	800bba0 <_ZN5Paket12floatToBytesEPfPh>

    memcpy(gpspaket + 4, latBytes_u8, 4);
 800b250:	697b      	ldr	r3, [r7, #20]
 800b252:	33d8      	adds	r3, #216	@ 0xd8
 800b254:	3304      	adds	r3, #4
 800b256:	697a      	ldr	r2, [r7, #20]
 800b258:	f502 72a4 	add.w	r2, r2, #328	@ 0x148
 800b25c:	6812      	ldr	r2, [r2, #0]
 800b25e:	601a      	str	r2, [r3, #0]
    memcpy(gpspaket + 8, lonBytes_u8, 4);
 800b260:	697b      	ldr	r3, [r7, #20]
 800b262:	33d8      	adds	r3, #216	@ 0xd8
 800b264:	3308      	adds	r3, #8
 800b266:	697a      	ldr	r2, [r7, #20]
 800b268:	f502 72a6 	add.w	r2, r2, #332	@ 0x14c
 800b26c:	6812      	ldr	r2, [r2, #0]
 800b26e:	601a      	str	r2, [r3, #0]
    memcpy(gpspaket + 12, altBytes_u8, 4);
 800b270:	697b      	ldr	r3, [r7, #20]
 800b272:	33d8      	adds	r3, #216	@ 0xd8
 800b274:	330c      	adds	r3, #12
 800b276:	697a      	ldr	r2, [r7, #20]
 800b278:	f502 72a8 	add.w	r2, r2, #336	@ 0x150
 800b27c:	6812      	ldr	r2, [r2, #0]
 800b27e:	601a      	str	r2, [r3, #0]

    gpspaket[16]=CRC8Hesaplama(gpspaket,4, 16);
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	f103 01d8 	add.w	r1, r3, #216	@ 0xd8
 800b286:	2310      	movs	r3, #16
 800b288:	2204      	movs	r2, #4
 800b28a:	6978      	ldr	r0, [r7, #20]
 800b28c:	f000 fbf0 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b290:	4603      	mov	r3, r0
 800b292:	461a      	mov	r2, r3
 800b294:	697b      	ldr	r3, [r7, #20]
 800b296:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
}
 800b29a:	bf00      	nop
 800b29c:	3718      	adds	r7, #24
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}

0800b2a2 <_ZN5Paket15ImuPaketOlusturEffff>:

void Paket::ImuPaketOlustur(float pitch,float roll,float heading,float sicaklik)
{
 800b2a2:	b580      	push	{r7, lr}
 800b2a4:	b086      	sub	sp, #24
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6178      	str	r0, [r7, #20]
 800b2aa:	ed87 0a04 	vstr	s0, [r7, #16]
 800b2ae:	edc7 0a03 	vstr	s1, [r7, #12]
 800b2b2:	ed87 1a02 	vstr	s2, [r7, #8]
 800b2b6:	edc7 1a01 	vstr	s3, [r7, #4]
    imupaket[0] = baslik1_u8;
 800b2ba:	697b      	ldr	r3, [r7, #20]
 800b2bc:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    imupaket[1] = baslik2_u8;
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	f893 20bc 	ldrb.w	r2, [r3, #188]	@ 0xbc
 800b2cc:	697b      	ldr	r3, [r7, #20]
 800b2ce:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    imupaket[2] = paketTipi_u8;
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	f893 20bd 	ldrb.w	r2, [r3, #189]	@ 0xbd
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    imupaket[3] = dataBoyutu_u8;
 800b2de:	697b      	ldr	r3, [r7, #20]
 800b2e0:	f893 20be 	ldrb.w	r2, [r3, #190]	@ 0xbe
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec

    floatToBytes(&pitch, pitchBytes_u8);
 800b2ea:	697b      	ldr	r3, [r7, #20]
 800b2ec:	f503 729a 	add.w	r2, r3, #308	@ 0x134
 800b2f0:	f107 0310 	add.w	r3, r7, #16
 800b2f4:	4619      	mov	r1, r3
 800b2f6:	6978      	ldr	r0, [r7, #20]
 800b2f8:	f000 fc52 	bl	800bba0 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&roll, rollBytes_u8);
 800b2fc:	697b      	ldr	r3, [r7, #20]
 800b2fe:	f503 729c 	add.w	r2, r3, #312	@ 0x138
 800b302:	f107 030c 	add.w	r3, r7, #12
 800b306:	4619      	mov	r1, r3
 800b308:	6978      	ldr	r0, [r7, #20]
 800b30a:	f000 fc49 	bl	800bba0 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&heading, headingBytes_u8);
 800b30e:	697b      	ldr	r3, [r7, #20]
 800b310:	f503 729e 	add.w	r2, r3, #316	@ 0x13c
 800b314:	f107 0308 	add.w	r3, r7, #8
 800b318:	4619      	mov	r1, r3
 800b31a:	6978      	ldr	r0, [r7, #20]
 800b31c:	f000 fc40 	bl	800bba0 <_ZN5Paket12floatToBytesEPfPh>
    floatToBytes(&sicaklik, sicaklikBytes_u8);
 800b320:	697b      	ldr	r3, [r7, #20]
 800b322:	f503 72a0 	add.w	r2, r3, #320	@ 0x140
 800b326:	1d3b      	adds	r3, r7, #4
 800b328:	4619      	mov	r1, r3
 800b32a:	6978      	ldr	r0, [r7, #20]
 800b32c:	f000 fc38 	bl	800bba0 <_ZN5Paket12floatToBytesEPfPh>

    memcpy(imupaket + 4, pitchBytes_u8, 4);
 800b330:	697b      	ldr	r3, [r7, #20]
 800b332:	33e9      	adds	r3, #233	@ 0xe9
 800b334:	3304      	adds	r3, #4
 800b336:	697a      	ldr	r2, [r7, #20]
 800b338:	f502 729a 	add.w	r2, r2, #308	@ 0x134
 800b33c:	6812      	ldr	r2, [r2, #0]
 800b33e:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 8, rollBytes_u8, 4);
 800b340:	697b      	ldr	r3, [r7, #20]
 800b342:	33e9      	adds	r3, #233	@ 0xe9
 800b344:	3308      	adds	r3, #8
 800b346:	697a      	ldr	r2, [r7, #20]
 800b348:	f502 729c 	add.w	r2, r2, #312	@ 0x138
 800b34c:	6812      	ldr	r2, [r2, #0]
 800b34e:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 12, headingBytes_u8, 4);
 800b350:	697b      	ldr	r3, [r7, #20]
 800b352:	33e9      	adds	r3, #233	@ 0xe9
 800b354:	330c      	adds	r3, #12
 800b356:	697a      	ldr	r2, [r7, #20]
 800b358:	f502 729e 	add.w	r2, r2, #316	@ 0x13c
 800b35c:	6812      	ldr	r2, [r2, #0]
 800b35e:	601a      	str	r2, [r3, #0]
    memcpy(imupaket + 16, sicaklikBytes_u8, 4);
 800b360:	697b      	ldr	r3, [r7, #20]
 800b362:	33e9      	adds	r3, #233	@ 0xe9
 800b364:	3310      	adds	r3, #16
 800b366:	697a      	ldr	r2, [r7, #20]
 800b368:	f502 72a0 	add.w	r2, r2, #320	@ 0x140
 800b36c:	6812      	ldr	r2, [r2, #0]
 800b36e:	601a      	str	r2, [r3, #0]

    imupaket[20] = CRC8Hesaplama(imupaket, 4,20);
 800b370:	697b      	ldr	r3, [r7, #20]
 800b372:	f103 01e9 	add.w	r1, r3, #233	@ 0xe9
 800b376:	2314      	movs	r3, #20
 800b378:	2204      	movs	r2, #4
 800b37a:	6978      	ldr	r0, [r7, #20]
 800b37c:	f000 fb78 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b380:	4603      	mov	r3, r0
 800b382:	461a      	mov	r2, r3
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
}
 800b38a:	bf00      	nop
 800b38c:	3718      	adds	r7, #24
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}

0800b392 <_ZN5Paket20VersiyonPaketOlusturEhhh>:

void Paket::VersiyonPaketOlustur(uint8_t b,uint8_t o,uint8_t s)
{
 800b392:	b580      	push	{r7, lr}
 800b394:	b082      	sub	sp, #8
 800b396:	af00      	add	r7, sp, #0
 800b398:	6078      	str	r0, [r7, #4]
 800b39a:	4608      	mov	r0, r1
 800b39c:	4611      	mov	r1, r2
 800b39e:	461a      	mov	r2, r3
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	70fb      	strb	r3, [r7, #3]
 800b3a4:	460b      	mov	r3, r1
 800b3a6:	70bb      	strb	r3, [r7, #2]
 800b3a8:	4613      	mov	r3, r2
 800b3aa:	707b      	strb	r3, [r7, #1]
	versiyonpaket[0] = baslik1_u8;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
	versiyonpaket[1] = baslik2_u8;
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	f893 20bc 	ldrb.w	r2, [r3, #188]	@ 0xbc
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
	versiyonpaket[2] = paketTipi_u8;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	f893 20bd 	ldrb.w	r2, [r3, #189]	@ 0xbd
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
	versiyonpaket[3] = dataBoyutu_u8;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	f893 20be 	ldrb.w	r2, [r3, #190]	@ 0xbe
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
	versiyonpaket[4] = b;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	78fa      	ldrb	r2, [r7, #3]
 800b3e0:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
	versiyonpaket[5] = o;
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	78ba      	ldrb	r2, [r7, #2]
 800b3e8:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
	versiyonpaket[6] = s;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	787a      	ldrb	r2, [r7, #1]
 800b3f0:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
	versiyonpaket[7] = CRC8Hesaplama(versiyonpaket, 4,7);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	f103 01fe 	add.w	r1, r3, #254	@ 0xfe
 800b3fa:	2307      	movs	r3, #7
 800b3fc:	2204      	movs	r2, #4
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f000 fb36 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b404:	4603      	mov	r3, r0
 800b406:	461a      	mov	r2, r3
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
}
 800b40e:	bf00      	nop
 800b410:	3708      	adds	r7, #8
 800b412:	46bd      	mov	sp, r7
 800b414:	bd80      	pop	{r7, pc}

0800b416 <_ZN5Paket19YoklamaPaketOlusturEv>:

void Paket::YoklamaPaketOlustur()
{
 800b416:	b580      	push	{r7, lr}
 800b418:	b082      	sub	sp, #8
 800b41a:	af00      	add	r7, sp, #0
 800b41c:	6078      	str	r0, [r7, #4]
	yoklamapaket[0] = baslik1_u8;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
	yoklamapaket[1] = baslik2_u8;
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	f893 20bc 	ldrb.w	r2, [r3, #188]	@ 0xbc
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
	yoklamapaket[2] = paketTipi_u8;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	f893 20bd 	ldrb.w	r2, [r3, #189]	@ 0xbd
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
	yoklamapaket[3] = dataBoyutu_u8;
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	f893 20be 	ldrb.w	r2, [r3, #190]	@ 0xbe
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
	yoklamapaket[4] = 0x01;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2201      	movs	r2, #1
 800b452:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
	yoklamapaket[5] = 0x02;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2202      	movs	r2, #2
 800b45a:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
	yoklamapaket[6] = 0x03;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2203      	movs	r2, #3
 800b462:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
	yoklamapaket[7] = CRC8Hesaplama(yoklamapaket, 4,7);
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f503 7183 	add.w	r1, r3, #262	@ 0x106
 800b46c:	2307      	movs	r3, #7
 800b46e:	2204      	movs	r2, #4
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f000 fafd 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b476:	4603      	mov	r3, r0
 800b478:	461a      	mov	r2, r3
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
}
 800b480:	bf00      	nop
 800b482:	3708      	adds	r7, #8
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}

0800b488 <_ZN5Paket16RotaPaketOlusturEv>:

void Paket::RotaPaketOlustur()
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b082      	sub	sp, #8
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
	rotapaket[0] = baslik1_u8;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
	rotapaket[1] = baslik2_u8;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	f893 20bc 	ldrb.w	r2, [r3, #188]	@ 0xbc
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
	rotapaket[2] = paketTipi_u8;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f893 20bd 	ldrb.w	r2, [r3, #189]	@ 0xbd
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
	rotapaket[3] = dataBoyutu_u8;
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f893 20be 	ldrb.w	r2, [r3, #190]	@ 0xbe
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
	rotapaket[4] = 0x11;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2211      	movs	r2, #17
 800b4c4:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
	rotapaket[5] = 0x22;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2222      	movs	r2, #34	@ 0x22
 800b4cc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
	rotapaket[6] = 0x33;
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	2233      	movs	r2, #51	@ 0x33
 800b4d4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
	rotapaket[7] = CRC8Hesaplama(rotapaket, 4,7);
 800b4d8:	687b      	ldr	r3, [r7, #4]
 800b4da:	f503 7187 	add.w	r1, r3, #270	@ 0x10e
 800b4de:	2307      	movs	r3, #7
 800b4e0:	2204      	movs	r2, #4
 800b4e2:	6878      	ldr	r0, [r7, #4]
 800b4e4:	f000 fac4 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b4e8:	4603      	mov	r3, r0
 800b4ea:	461a      	mov	r2, r3
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
}
 800b4f2:	bf00      	nop
 800b4f4:	3708      	adds	r7, #8
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}

0800b4fa <_ZN5Paket17KomutPaketOlusturEfff>:

	sistempaket[12] = CRC8Hesaplama(sistempaket, 4,12);
}

void Paket::KomutPaketOlustur(float yon, float rpmSag, float rpmSol)
{
 800b4fa:	b580      	push	{r7, lr}
 800b4fc:	b084      	sub	sp, #16
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	60f8      	str	r0, [r7, #12]
 800b502:	ed87 0a02 	vstr	s0, [r7, #8]
 800b506:	edc7 0a01 	vstr	s1, [r7, #4]
 800b50a:	ed87 1a00 	vstr	s2, [r7]
	komutpaket[0] = baslik1_u8;
 800b50e:	68fb      	ldr	r3, [r7, #12]
 800b510:	f893 20bb 	ldrb.w	r2, [r3, #187]	@ 0xbb
 800b514:	68fb      	ldr	r3, [r7, #12]
 800b516:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
	komutpaket[1] = baslik2_u8;
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	f893 20bc 	ldrb.w	r2, [r3, #188]	@ 0xbc
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
	komutpaket[2] = paketTipi_u8;
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	f893 20bd 	ldrb.w	r2, [r3, #189]	@ 0xbd
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
	komutpaket[3] = dataBoyutu_u8;
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	f893 20be 	ldrb.w	r2, [r3, #190]	@ 0xbe
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
	floatToBytes(&yon, yonBytes_u8);
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	f503 72ac 	add.w	r2, r3, #344	@ 0x158
 800b544:	f107 0308 	add.w	r3, r7, #8
 800b548:	4619      	mov	r1, r3
 800b54a:	68f8      	ldr	r0, [r7, #12]
 800b54c:	f000 fb28 	bl	800bba0 <_ZN5Paket12floatToBytesEPfPh>
	floatToBytes(&rpmSag, rpmSagBytes_u8);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	f503 72ae 	add.w	r2, r3, #348	@ 0x15c
 800b556:	1d3b      	adds	r3, r7, #4
 800b558:	4619      	mov	r1, r3
 800b55a:	68f8      	ldr	r0, [r7, #12]
 800b55c:	f000 fb20 	bl	800bba0 <_ZN5Paket12floatToBytesEPfPh>
	floatToBytes(&rpmSol, rpmSolBytes_u8);
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	f503 72b0 	add.w	r2, r3, #352	@ 0x160
 800b566:	463b      	mov	r3, r7
 800b568:	4619      	mov	r1, r3
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	f000 fb18 	bl	800bba0 <_ZN5Paket12floatToBytesEPfPh>
	memcpy(komutpaket + 4, yonBytes_u8, 4);
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	f203 1323 	addw	r3, r3, #291	@ 0x123
 800b576:	3304      	adds	r3, #4
 800b578:	68fa      	ldr	r2, [r7, #12]
 800b57a:	f502 72ac 	add.w	r2, r2, #344	@ 0x158
 800b57e:	6812      	ldr	r2, [r2, #0]
 800b580:	601a      	str	r2, [r3, #0]
	memcpy(komutpaket + 8, rpmSagBytes_u8, 4);
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	f203 1323 	addw	r3, r3, #291	@ 0x123
 800b588:	3308      	adds	r3, #8
 800b58a:	68fa      	ldr	r2, [r7, #12]
 800b58c:	f502 72ae 	add.w	r2, r2, #348	@ 0x15c
 800b590:	6812      	ldr	r2, [r2, #0]
 800b592:	601a      	str	r2, [r3, #0]
	memcpy(komutpaket + 12, rpmSolBytes_u8, 4);
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	f203 1323 	addw	r3, r3, #291	@ 0x123
 800b59a:	330c      	adds	r3, #12
 800b59c:	68fa      	ldr	r2, [r7, #12]
 800b59e:	f502 72b0 	add.w	r2, r2, #352	@ 0x160
 800b5a2:	6812      	ldr	r2, [r2, #0]
 800b5a4:	601a      	str	r2, [r3, #0]

	komutpaket[16] = CRC8Hesaplama(komutpaket, 4,16);
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	f203 1123 	addw	r1, r3, #291	@ 0x123
 800b5ac:	2310      	movs	r3, #16
 800b5ae:	2204      	movs	r2, #4
 800b5b0:	68f8      	ldr	r0, [r7, #12]
 800b5b2:	f000 fa5d 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	461a      	mov	r2, r3
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	f883 2133 	strb.w	r2, [r3, #307]	@ 0x133
}
 800b5c0:	bf00      	nop
 800b5c2:	3710      	adds	r7, #16
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}

0800b5c8 <_ZN5Paket13gpsPaketCagirEPh>:

void Paket::gpsPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, gpspaket, sizeof(gpspaket));}
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b082      	sub	sp, #8
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
 800b5d0:	6039      	str	r1, [r7, #0]
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	33d8      	adds	r3, #216	@ 0xd8
 800b5d6:	2211      	movs	r2, #17
 800b5d8:	4619      	mov	r1, r3
 800b5da:	6838      	ldr	r0, [r7, #0]
 800b5dc:	f003 fe09 	bl	800f1f2 <memcpy>
 800b5e0:	bf00      	nop
 800b5e2:	3708      	adds	r7, #8
 800b5e4:	46bd      	mov	sp, r7
 800b5e6:	bd80      	pop	{r7, pc}

0800b5e8 <_ZN5Paket13imuPaketCagirEPh>:
void Paket::imuPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, imupaket, sizeof(imupaket));}
 800b5e8:	b580      	push	{r7, lr}
 800b5ea:	b082      	sub	sp, #8
 800b5ec:	af00      	add	r7, sp, #0
 800b5ee:	6078      	str	r0, [r7, #4]
 800b5f0:	6039      	str	r1, [r7, #0]
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	33e9      	adds	r3, #233	@ 0xe9
 800b5f6:	2215      	movs	r2, #21
 800b5f8:	4619      	mov	r1, r3
 800b5fa:	6838      	ldr	r0, [r7, #0]
 800b5fc:	f003 fdf9 	bl	800f1f2 <memcpy>
 800b600:	bf00      	nop
 800b602:	3708      	adds	r7, #8
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}

0800b608 <_ZN5Paket18versiyonPaketCagirEPh>:
void Paket::versiyonPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, versiyonpaket, sizeof(versiyonpaket));}
 800b608:	b580      	push	{r7, lr}
 800b60a:	b082      	sub	sp, #8
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	6078      	str	r0, [r7, #4]
 800b610:	6039      	str	r1, [r7, #0]
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	33fe      	adds	r3, #254	@ 0xfe
 800b616:	2208      	movs	r2, #8
 800b618:	4619      	mov	r1, r3
 800b61a:	6838      	ldr	r0, [r7, #0]
 800b61c:	f003 fde9 	bl	800f1f2 <memcpy>
 800b620:	bf00      	nop
 800b622:	3708      	adds	r7, #8
 800b624:	46bd      	mov	sp, r7
 800b626:	bd80      	pop	{r7, pc}

0800b628 <_ZN5Paket17yoklamaPaketCagirEPh>:
void Paket::yoklamaPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, yoklamapaket, sizeof(yoklamapaket));}
 800b628:	b580      	push	{r7, lr}
 800b62a:	b082      	sub	sp, #8
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	6039      	str	r1, [r7, #0]
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	f503 7383 	add.w	r3, r3, #262	@ 0x106
 800b638:	2208      	movs	r2, #8
 800b63a:	4619      	mov	r1, r3
 800b63c:	6838      	ldr	r0, [r7, #0]
 800b63e:	f003 fdd8 	bl	800f1f2 <memcpy>
 800b642:	bf00      	nop
 800b644:	3708      	adds	r7, #8
 800b646:	46bd      	mov	sp, r7
 800b648:	bd80      	pop	{r7, pc}

0800b64a <_ZN5Paket14rotaPaketCagirEPh>:
void Paket::rotaPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, rotapaket, sizeof(rotapaket));}
 800b64a:	b580      	push	{r7, lr}
 800b64c:	b082      	sub	sp, #8
 800b64e:	af00      	add	r7, sp, #0
 800b650:	6078      	str	r0, [r7, #4]
 800b652:	6039      	str	r1, [r7, #0]
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	f503 7387 	add.w	r3, r3, #270	@ 0x10e
 800b65a:	2208      	movs	r2, #8
 800b65c:	4619      	mov	r1, r3
 800b65e:	6838      	ldr	r0, [r7, #0]
 800b660:	f003 fdc7 	bl	800f1f2 <memcpy>
 800b664:	bf00      	nop
 800b666:	3708      	adds	r7, #8
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd80      	pop	{r7, pc}

0800b66c <_ZN5Paket15komutPaketCagirEPh>:
void Paket::sistemPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, sistempaket, sizeof(sistempaket));}
void Paket::komutPaketCagir(uint8_t *kopyaDizi){memcpy(kopyaDizi, komutpaket, sizeof(komutpaket));}
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b082      	sub	sp, #8
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
 800b674:	6039      	str	r1, [r7, #0]
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	f203 1323 	addw	r3, r3, #291	@ 0x123
 800b67c:	2211      	movs	r2, #17
 800b67e:	4619      	mov	r1, r3
 800b680:	6838      	ldr	r0, [r7, #0]
 800b682:	f003 fdb6 	bl	800f1f2 <memcpy>
 800b686:	bf00      	nop
 800b688:	3708      	adds	r7, #8
 800b68a:	46bd      	mov	sp, r7
 800b68c:	bd80      	pop	{r7, pc}
	...

0800b690 <_ZN5Paket20DataAlveBayrakKaldirEv>:

void Paket::DataAlveBayrakKaldir()
{
 800b690:	b580      	push	{r7, lr}
 800b692:	b082      	sub	sp, #8
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
    ArayuzBuffer_u8[writeIndex_u16] = Data;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 800b69e:	4619      	mov	r1, r3
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	7f1a      	ldrb	r2, [r3, #28]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	440b      	add	r3, r1
 800b6a8:	775a      	strb	r2, [r3, #29]
    writeIndex_u16 = (writeIndex_u16 + 1) % sizeof(ArayuzBuffer_u8);
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 800b6b0:	3301      	adds	r3, #1
 800b6b2:	4619      	mov	r1, r3
 800b6b4:	4b0c      	ldr	r3, [pc, #48]	@ (800b6e8 <_ZN5Paket20DataAlveBayrakKaldirEv+0x58>)
 800b6b6:	fba3 2301 	umull	r2, r3, r3, r1
 800b6ba:	099a      	lsrs	r2, r3, #6
 800b6bc:	4613      	mov	r3, r2
 800b6be:	011b      	lsls	r3, r3, #4
 800b6c0:	1a9b      	subs	r3, r3, r2
 800b6c2:	00db      	lsls	r3, r3, #3
 800b6c4:	1aca      	subs	r2, r1, r3
 800b6c6:	b292      	uxth	r2, r2
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98

    HAL_UART_Receive_DMA(huart, &Data, 1);
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	6998      	ldr	r0, [r3, #24]
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	331c      	adds	r3, #28
 800b6d6:	2201      	movs	r2, #1
 800b6d8:	4619      	mov	r1, r3
 800b6da:	f7fb fbac 	bl	8006e36 <HAL_UART_Receive_DMA>
}
 800b6de:	bf00      	nop
 800b6e0:	3708      	adds	r7, #8
 800b6e2:	46bd      	mov	sp, r7
 800b6e4:	bd80      	pop	{r7, pc}
 800b6e6:	bf00      	nop
 800b6e8:	88888889 	.word	0x88888889

0800b6ec <_ZN5Paket8PaketCozEv>:

void Paket::PaketCoz()
{
 800b6ec:	b590      	push	{r4, r7, lr}
 800b6ee:	b085      	sub	sp, #20
 800b6f0:	af00      	add	r7, sp, #0
 800b6f2:	6078      	str	r0, [r7, #4]
    static Durumlar Durum = Baslik1Coz;
    static GelenPaketler Paket = VERSIYON;

    while (readIndex_u16 != writeIndex_u16)
 800b6f4:	e1ab      	b.n	800ba4e <_ZN5Paket8PaketCozEv+0x362>
    {
        uint8_t byte = ArayuzBuffer_u8[readIndex_u16];
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	f8b3 3096 	ldrh.w	r3, [r3, #150]	@ 0x96
 800b6fc:	461a      	mov	r2, r3
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	4413      	add	r3, r2
 800b702:	7f5b      	ldrb	r3, [r3, #29]
 800b704:	73fb      	strb	r3, [r7, #15]
        readIndex_u16 = (readIndex_u16 + 1) % sizeof(ArayuzBuffer_u8);
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	f8b3 3096 	ldrh.w	r3, [r3, #150]	@ 0x96
 800b70c:	3301      	adds	r3, #1
 800b70e:	4619      	mov	r1, r3
 800b710:	4bb7      	ldr	r3, [pc, #732]	@ (800b9f0 <_ZN5Paket8PaketCozEv+0x304>)
 800b712:	fba3 2301 	umull	r2, r3, r3, r1
 800b716:	099a      	lsrs	r2, r3, #6
 800b718:	4613      	mov	r3, r2
 800b71a:	011b      	lsls	r3, r3, #4
 800b71c:	1a9b      	subs	r3, r3, r2
 800b71e:	00db      	lsls	r3, r3, #3
 800b720:	1aca      	subs	r2, r1, r3
 800b722:	b292      	uxth	r2, r2
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96

        switch (Durum)
 800b72a:	4bb2      	ldr	r3, [pc, #712]	@ (800b9f4 <_ZN5Paket8PaketCozEv+0x308>)
 800b72c:	781b      	ldrb	r3, [r3, #0]
 800b72e:	2b04      	cmp	r3, #4
 800b730:	f200 818d 	bhi.w	800ba4e <_ZN5Paket8PaketCozEv+0x362>
 800b734:	a201      	add	r2, pc, #4	@ (adr r2, 800b73c <_ZN5Paket8PaketCozEv+0x50>)
 800b736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b73a:	bf00      	nop
 800b73c:	0800b751 	.word	0x0800b751
 800b740:	0800b761 	.word	0x0800b761
 800b744:	0800b777 	.word	0x0800b777
 800b748:	0800b785 	.word	0x0800b785
 800b74c:	0800b79f 	.word	0x0800b79f
        {
            // -------------------- HEADER 1 --------------------
            case Baslik1Coz:
                if (byte == 0x12)
 800b750:	7bfb      	ldrb	r3, [r7, #15]
 800b752:	2b12      	cmp	r3, #18
 800b754:	f040 8178 	bne.w	800ba48 <_ZN5Paket8PaketCozEv+0x35c>
                    Durum = Baslik2Coz;
 800b758:	4ba6      	ldr	r3, [pc, #664]	@ (800b9f4 <_ZN5Paket8PaketCozEv+0x308>)
 800b75a:	2201      	movs	r2, #1
 800b75c:	701a      	strb	r2, [r3, #0]
                break;
 800b75e:	e173      	b.n	800ba48 <_ZN5Paket8PaketCozEv+0x35c>

            // -------------------- HEADER 2 --------------------
            case Baslik2Coz:
                if (byte == 0x34)
 800b760:	7bfb      	ldrb	r3, [r7, #15]
 800b762:	2b34      	cmp	r3, #52	@ 0x34
 800b764:	d103      	bne.n	800b76e <_ZN5Paket8PaketCozEv+0x82>
                    Durum = PaketTuruSec;
 800b766:	4ba3      	ldr	r3, [pc, #652]	@ (800b9f4 <_ZN5Paket8PaketCozEv+0x308>)
 800b768:	2202      	movs	r2, #2
 800b76a:	701a      	strb	r2, [r3, #0]
                else
                    Durum = Baslik1Coz;
                break;
 800b76c:	e16f      	b.n	800ba4e <_ZN5Paket8PaketCozEv+0x362>
                    Durum = Baslik1Coz;
 800b76e:	4ba1      	ldr	r3, [pc, #644]	@ (800b9f4 <_ZN5Paket8PaketCozEv+0x308>)
 800b770:	2200      	movs	r2, #0
 800b772:	701a      	strb	r2, [r3, #0]
                break;
 800b774:	e16b      	b.n	800ba4e <_ZN5Paket8PaketCozEv+0x362>

            // -------------------- PAKET TR --------------------
            case PaketTuruSec:
                Paket = (GelenPaketler)byte;
 800b776:	4aa0      	ldr	r2, [pc, #640]	@ (800b9f8 <_ZN5Paket8PaketCozEv+0x30c>)
 800b778:	7bfb      	ldrb	r3, [r7, #15]
 800b77a:	7013      	strb	r3, [r2, #0]
                Durum = DataBoyutuAl;
 800b77c:	4b9d      	ldr	r3, [pc, #628]	@ (800b9f4 <_ZN5Paket8PaketCozEv+0x308>)
 800b77e:	2203      	movs	r2, #3
 800b780:	701a      	strb	r2, [r3, #0]
                break;
 800b782:	e164      	b.n	800ba4e <_ZN5Paket8PaketCozEv+0x362>

            // -------------------- DATA BOYUTU --------------------
            case DataBoyutuAl:
                dataLength_s16 = byte;
 800b784:	7bfb      	ldrb	r3, [r7, #15]
 800b786:	b21a      	sxth	r2, r3
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
                tempIndex = 0;
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2200      	movs	r2, #0
 800b792:	f883 20ba 	strb.w	r2, [r3, #186]	@ 0xba
                Durum = DataOku;
 800b796:	4b97      	ldr	r3, [pc, #604]	@ (800b9f4 <_ZN5Paket8PaketCozEv+0x308>)
 800b798:	2204      	movs	r2, #4
 800b79a:	701a      	strb	r2, [r3, #0]
                break;
 800b79c:	e157      	b.n	800ba4e <_ZN5Paket8PaketCozEv+0x362>

            // -------------------- DATA OKUMA --------------------
            case DataOku:
                tempBuffer[tempIndex++] = byte;
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 800b7a4:	1c5a      	adds	r2, r3, #1
 800b7a6:	b2d1      	uxtb	r1, r2
 800b7a8:	687a      	ldr	r2, [r7, #4]
 800b7aa:	f882 10ba 	strb.w	r1, [r2, #186]	@ 0xba
 800b7ae:	461a      	mov	r2, r3
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	4413      	add	r3, r2
 800b7b4:	7bfa      	ldrb	r2, [r7, #15]
 800b7b6:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

                if (tempIndex >= dataLength_s16)
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f893 30ba 	ldrb.w	r3, [r3, #186]	@ 0xba
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	f9b3 30c0 	ldrsh.w	r3, [r3, #192]	@ 0xc0
 800b7c8:	429a      	cmp	r2, r3
 800b7ca:	f2c0 813f 	blt.w	800ba4c <_ZN5Paket8PaketCozEv+0x360>
                {
                    bool crcDogru = false;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	73bb      	strb	r3, [r7, #14]

                    switch (Paket)
 800b7d2:	4b89      	ldr	r3, [pc, #548]	@ (800b9f8 <_ZN5Paket8PaketCozEv+0x30c>)
 800b7d4:	781b      	ldrb	r3, [r3, #0]
 800b7d6:	3b01      	subs	r3, #1
 800b7d8:	2b05      	cmp	r3, #5
 800b7da:	f200 8124 	bhi.w	800ba26 <_ZN5Paket8PaketCozEv+0x33a>
 800b7de:	a201      	add	r2, pc, #4	@ (adr r2, 800b7e4 <_ZN5Paket8PaketCozEv+0xf8>)
 800b7e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7e4:	0800b861 	.word	0x0800b861
 800b7e8:	0800b8df 	.word	0x0800b8df
 800b7ec:	0800b919 	.word	0x0800b919
 800b7f0:	0800b957 	.word	0x0800b957
 800b7f4:	0800b98f 	.word	0x0800b98f
 800b7f8:	0800b7fd 	.word	0x0800b7fd
                    {
                    	// -------------------- TEKER --------------------
						case TEKER:
							if (dataLength_s16 == 9 &&tempBuffer[8] == CRC8Hesaplama(tempBuffer, 0, 8))
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	f9b3 30c0 	ldrsh.w	r3, [r3, #192]	@ 0xc0
 800b802:	2b09      	cmp	r3, #9
 800b804:	d10f      	bne.n	800b826 <_ZN5Paket8PaketCozEv+0x13a>
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f893 40a2 	ldrb.w	r4, [r3, #162]	@ 0xa2
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	f103 019a 	add.w	r1, r3, #154	@ 0x9a
 800b812:	2308      	movs	r3, #8
 800b814:	2200      	movs	r2, #0
 800b816:	6878      	ldr	r0, [r7, #4]
 800b818:	f000 f92a 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b81c:	4603      	mov	r3, r0
 800b81e:	429c      	cmp	r4, r3
 800b820:	d101      	bne.n	800b826 <_ZN5Paket8PaketCozEv+0x13a>
 800b822:	2301      	movs	r3, #1
 800b824:	e000      	b.n	800b828 <_ZN5Paket8PaketCozEv+0x13c>
 800b826:	2300      	movs	r3, #0
 800b828:	2b00      	cmp	r3, #0
 800b82a:	f000 80fe 	beq.w	800ba2a <_ZN5Paket8PaketCozEv+0x33e>
							{
								saghiz_f = bytesToFloat(tempBuffer, 0);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	339a      	adds	r3, #154	@ 0x9a
 800b832:	2200      	movs	r2, #0
 800b834:	4619      	mov	r1, r3
 800b836:	6878      	ldr	r0, [r7, #4]
 800b838:	f000 f958 	bl	800baec <_ZN5Paket12bytesToFloatEPhl>
 800b83c:	eef0 7a40 	vmov.f32	s15, s0
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	edc3 7a04 	vstr	s15, [r3, #16]
								solhiz_f = bytesToFloat(tempBuffer, 4);
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	339a      	adds	r3, #154	@ 0x9a
 800b84a:	2204      	movs	r2, #4
 800b84c:	4619      	mov	r1, r3
 800b84e:	6878      	ldr	r0, [r7, #4]
 800b850:	f000 f94c 	bl	800baec <_ZN5Paket12bytesToFloatEPhl>
 800b854:	eef0 7a40 	vmov.f32	s15, s0
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	edc3 7a05 	vstr	s15, [r3, #20]
							}
							break;
 800b85e:	e0e4      	b.n	800ba2a <_ZN5Paket8PaketCozEv+0x33e>
                        // -------------------- ROTA --------------------
                        case ROTA:
                            if (dataLength_s16 == 9 && tempBuffer[8] == CRC8Hesaplama(tempBuffer, 0, 8))
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f9b3 30c0 	ldrsh.w	r3, [r3, #192]	@ 0xc0
 800b866:	2b09      	cmp	r3, #9
 800b868:	d10f      	bne.n	800b88a <_ZN5Paket8PaketCozEv+0x19e>
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	f893 40a2 	ldrb.w	r4, [r3, #162]	@ 0xa2
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	f103 019a 	add.w	r1, r3, #154	@ 0x9a
 800b876:	2308      	movs	r3, #8
 800b878:	2200      	movs	r2, #0
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	f000 f8f8 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b880:	4603      	mov	r3, r0
 800b882:	429c      	cmp	r4, r3
 800b884:	d101      	bne.n	800b88a <_ZN5Paket8PaketCozEv+0x19e>
 800b886:	2301      	movs	r3, #1
 800b888:	e000      	b.n	800b88c <_ZN5Paket8PaketCozEv+0x1a0>
 800b88a:	2300      	movs	r3, #0
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	f000 80ce 	beq.w	800ba2e <_ZN5Paket8PaketCozEv+0x342>
                            {
                                if (!GidilecekNoktaBayrak)
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	78db      	ldrb	r3, [r3, #3]
 800b896:	f083 0301 	eor.w	r3, r3, #1
 800b89a:	b2db      	uxtb	r3, r3
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d017      	beq.n	800b8d0 <_ZN5Paket8PaketCozEv+0x1e4>
                                {
                                    ArayuzEnlem_f = bytesToFloat(tempBuffer, 0);
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	339a      	adds	r3, #154	@ 0x9a
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	4619      	mov	r1, r3
 800b8a8:	6878      	ldr	r0, [r7, #4]
 800b8aa:	f000 f91f 	bl	800baec <_ZN5Paket12bytesToFloatEPhl>
 800b8ae:	eef0 7a40 	vmov.f32	s15, s0
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	edc3 7a34 	vstr	s15, [r3, #208]	@ 0xd0
                                    ArayuzBoylam_f = bytesToFloat(tempBuffer, 4);
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	339a      	adds	r3, #154	@ 0x9a
 800b8bc:	2204      	movs	r2, #4
 800b8be:	4619      	mov	r1, r3
 800b8c0:	6878      	ldr	r0, [r7, #4]
 800b8c2:	f000 f913 	bl	800baec <_ZN5Paket12bytesToFloatEPhl>
 800b8c6:	eef0 7a40 	vmov.f32	s15, s0
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	edc3 7a35 	vstr	s15, [r3, #212]	@ 0xd4
                                }
                                GidilecekNoktaBayrak = true;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2201      	movs	r2, #1
 800b8d4:	70da      	strb	r2, [r3, #3]
                                RotaGeldiBayrak = true;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	2201      	movs	r2, #1
 800b8da:	715a      	strb	r2, [r3, #5]
                            }
                            break;
 800b8dc:	e0a7      	b.n	800ba2e <_ZN5Paket8PaketCozEv+0x342>

                        // -------------------- VERSYON --------------------
                        case VERSIYON:
                            if (dataLength_s16 == 4 && tempBuffer[3] == CRC8Hesaplama(tempBuffer, 0, 3))
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	f9b3 30c0 	ldrsh.w	r3, [r3, #192]	@ 0xc0
 800b8e4:	2b04      	cmp	r3, #4
 800b8e6:	d10f      	bne.n	800b908 <_ZN5Paket8PaketCozEv+0x21c>
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	f893 409d 	ldrb.w	r4, [r3, #157]	@ 0x9d
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f103 019a 	add.w	r1, r3, #154	@ 0x9a
 800b8f4:	2303      	movs	r3, #3
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 f8b9 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b8fe:	4603      	mov	r3, r0
 800b900:	429c      	cmp	r4, r3
 800b902:	d101      	bne.n	800b908 <_ZN5Paket8PaketCozEv+0x21c>
 800b904:	2301      	movs	r3, #1
 800b906:	e000      	b.n	800b90a <_ZN5Paket8PaketCozEv+0x21e>
 800b908:	2300      	movs	r3, #0
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	f000 8091 	beq.w	800ba32 <_ZN5Paket8PaketCozEv+0x346>
                            {
                                VersiyonPaketBayrak = true;
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	2201      	movs	r2, #1
 800b914:	705a      	strb	r2, [r3, #1]
                            }
                            break;
 800b916:	e08c      	b.n	800ba32 <_ZN5Paket8PaketCozEv+0x346>

                        // -------------------- YOKLAMA --------------------
                        case YOKLAMA:
                            if (dataLength_s16 == 4 &&
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	f9b3 30c0 	ldrsh.w	r3, [r3, #192]	@ 0xc0
 800b91e:	2b04      	cmp	r3, #4
 800b920:	d10f      	bne.n	800b942 <_ZN5Paket8PaketCozEv+0x256>
                                tempBuffer[3] == CRC8Hesaplama(tempBuffer, 0, 3))
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	f893 409d 	ldrb.w	r4, [r3, #157]	@ 0x9d
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	f103 019a 	add.w	r1, r3, #154	@ 0x9a
 800b92e:	2303      	movs	r3, #3
 800b930:	2200      	movs	r2, #0
 800b932:	6878      	ldr	r0, [r7, #4]
 800b934:	f000 f89c 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b938:	4603      	mov	r3, r0
                            if (dataLength_s16 == 4 &&
 800b93a:	429c      	cmp	r4, r3
 800b93c:	d101      	bne.n	800b942 <_ZN5Paket8PaketCozEv+0x256>
 800b93e:	2301      	movs	r3, #1
 800b940:	e000      	b.n	800b944 <_ZN5Paket8PaketCozEv+0x258>
 800b942:	2300      	movs	r3, #0
 800b944:	2b00      	cmp	r3, #0
 800b946:	d076      	beq.n	800ba36 <_ZN5Paket8PaketCozEv+0x34a>
                            {
                                YoklamaFlag = true;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	2201      	movs	r2, #1
 800b94c:	709a      	strb	r2, [r3, #2]
                                YoklamaPaketFlag = true;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2201      	movs	r2, #1
 800b952:	711a      	strb	r2, [r3, #4]
                            }
                            break;
 800b954:	e06f      	b.n	800ba36 <_ZN5Paket8PaketCozEv+0x34a>

                        // -------------------- DUR --------------------
                        case DUR:
                            if (dataLength_s16 == 4 &&
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	f9b3 30c0 	ldrsh.w	r3, [r3, #192]	@ 0xc0
 800b95c:	2b04      	cmp	r3, #4
 800b95e:	d10f      	bne.n	800b980 <_ZN5Paket8PaketCozEv+0x294>
                                tempBuffer[3] == CRC8Hesaplama(tempBuffer, 0, 3))
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	f893 409d 	ldrb.w	r4, [r3, #157]	@ 0x9d
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	f103 019a 	add.w	r1, r3, #154	@ 0x9a
 800b96c:	2303      	movs	r3, #3
 800b96e:	2200      	movs	r2, #0
 800b970:	6878      	ldr	r0, [r7, #4]
 800b972:	f000 f87d 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b976:	4603      	mov	r3, r0
                            if (dataLength_s16 == 4 &&
 800b978:	429c      	cmp	r4, r3
 800b97a:	d101      	bne.n	800b980 <_ZN5Paket8PaketCozEv+0x294>
 800b97c:	2301      	movs	r3, #1
 800b97e:	e000      	b.n	800b982 <_ZN5Paket8PaketCozEv+0x296>
 800b980:	2300      	movs	r3, #0
 800b982:	2b00      	cmp	r3, #0
 800b984:	d059      	beq.n	800ba3a <_ZN5Paket8PaketCozEv+0x34e>
                            {
                                arabaDurBayrak = true;
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	2201      	movs	r2, #1
 800b98a:	719a      	strb	r2, [r3, #6]
                            }
                            break;
 800b98c:	e055      	b.n	800ba3a <_ZN5Paket8PaketCozEv+0x34e>

                        // -------------------- YN --------------------
                        case YON:
                            if (dataLength_s16 == 4 &&
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f9b3 30c0 	ldrsh.w	r3, [r3, #192]	@ 0xc0
 800b994:	2b04      	cmp	r3, #4
 800b996:	d10f      	bne.n	800b9b8 <_ZN5Paket8PaketCozEv+0x2cc>
                                tempBuffer[3] == CRC8Hesaplama(tempBuffer, 0, 3))
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	f893 409d 	ldrb.w	r4, [r3, #157]	@ 0x9d
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	f103 019a 	add.w	r1, r3, #154	@ 0x9a
 800b9a4:	2303      	movs	r3, #3
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	6878      	ldr	r0, [r7, #4]
 800b9aa:	f000 f861 	bl	800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>
 800b9ae:	4603      	mov	r3, r0
                            if (dataLength_s16 == 4 &&
 800b9b0:	429c      	cmp	r4, r3
 800b9b2:	d101      	bne.n	800b9b8 <_ZN5Paket8PaketCozEv+0x2cc>
 800b9b4:	2301      	movs	r3, #1
 800b9b6:	e000      	b.n	800b9ba <_ZN5Paket8PaketCozEv+0x2ce>
 800b9b8:	2300      	movs	r3, #0
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d03f      	beq.n	800ba3e <_ZN5Paket8PaketCozEv+0x352>
                            {
                                switch (tempBuffer[0])
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800b9c4:	3b01      	subs	r3, #1
 800b9c6:	2b05      	cmp	r3, #5
 800b9c8:	d839      	bhi.n	800ba3e <_ZN5Paket8PaketCozEv+0x352>
 800b9ca:	a201      	add	r2, pc, #4	@ (adr r2, 800b9d0 <_ZN5Paket8PaketCozEv+0x2e4>)
 800b9cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9d0:	0800b9e9 	.word	0x0800b9e9
 800b9d4:	0800b9fd 	.word	0x0800b9fd
 800b9d8:	0800ba05 	.word	0x0800ba05
 800b9dc:	0800ba0d 	.word	0x0800ba0d
 800b9e0:	0800ba15 	.word	0x0800ba15
 800b9e4:	0800ba1d 	.word	0x0800ba1d
                                {
                                    case 0x01: ileriGitBayrak = true; break;
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	2201      	movs	r2, #1
 800b9ec:	71da      	strb	r2, [r3, #7]
 800b9ee:	e019      	b.n	800ba24 <_ZN5Paket8PaketCozEv+0x338>
 800b9f0:	88888889 	.word	0x88888889
 800b9f4:	20006bf8 	.word	0x20006bf8
 800b9f8:	20000010 	.word	0x20000010
                                    case 0x02: geriGitBayrak = true; break;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2201      	movs	r2, #1
 800ba00:	721a      	strb	r2, [r3, #8]
 800ba02:	e00f      	b.n	800ba24 <_ZN5Paket8PaketCozEv+0x338>
                                    case 0x03: sagaGitBayrak = true; break;
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	2201      	movs	r2, #1
 800ba08:	725a      	strb	r2, [r3, #9]
 800ba0a:	e00b      	b.n	800ba24 <_ZN5Paket8PaketCozEv+0x338>
                                    case 0x04: solaGitBayrak = true; break;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2201      	movs	r2, #1
 800ba10:	729a      	strb	r2, [r3, #10]
 800ba12:	e007      	b.n	800ba24 <_ZN5Paket8PaketCozEv+0x338>
                                    case 0x05: ileriDurBayrak = true; break;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2201      	movs	r2, #1
 800ba18:	72da      	strb	r2, [r3, #11]
 800ba1a:	e003      	b.n	800ba24 <_ZN5Paket8PaketCozEv+0x338>
                                    case 0x06: geriDurBayrak = true; break;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2201      	movs	r2, #1
 800ba20:	731a      	strb	r2, [r3, #12]
 800ba22:	bf00      	nop
                                }
                            }
                            break;
 800ba24:	e00b      	b.n	800ba3e <_ZN5Paket8PaketCozEv+0x352>

                        default:
                            // Tanmsz paket tipi
                            break;
 800ba26:	bf00      	nop
 800ba28:	e00a      	b.n	800ba40 <_ZN5Paket8PaketCozEv+0x354>
							break;
 800ba2a:	bf00      	nop
 800ba2c:	e008      	b.n	800ba40 <_ZN5Paket8PaketCozEv+0x354>
                            break;
 800ba2e:	bf00      	nop
 800ba30:	e006      	b.n	800ba40 <_ZN5Paket8PaketCozEv+0x354>
                            break;
 800ba32:	bf00      	nop
 800ba34:	e004      	b.n	800ba40 <_ZN5Paket8PaketCozEv+0x354>
                            break;
 800ba36:	bf00      	nop
 800ba38:	e002      	b.n	800ba40 <_ZN5Paket8PaketCozEv+0x354>
                            break;
 800ba3a:	bf00      	nop
 800ba3c:	e000      	b.n	800ba40 <_ZN5Paket8PaketCozEv+0x354>
                            break;
 800ba3e:	bf00      	nop
                    }

                    Durum = Baslik1Coz;
 800ba40:	4b0a      	ldr	r3, [pc, #40]	@ (800ba6c <_ZN5Paket8PaketCozEv+0x380>)
 800ba42:	2200      	movs	r2, #0
 800ba44:	701a      	strb	r2, [r3, #0]
                }
                break;
 800ba46:	e001      	b.n	800ba4c <_ZN5Paket8PaketCozEv+0x360>
                break;
 800ba48:	bf00      	nop
 800ba4a:	e000      	b.n	800ba4e <_ZN5Paket8PaketCozEv+0x362>
                break;
 800ba4c:	bf00      	nop
    while (readIndex_u16 != writeIndex_u16)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	f8b3 2096 	ldrh.w	r2, [r3, #150]	@ 0x96
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8b3 3098 	ldrh.w	r3, [r3, #152]	@ 0x98
 800ba5a:	429a      	cmp	r2, r3
 800ba5c:	f47f ae4b 	bne.w	800b6f6 <_ZN5Paket8PaketCozEv+0xa>
        }
    }
}
 800ba60:	bf00      	nop
 800ba62:	bf00      	nop
 800ba64:	3714      	adds	r7, #20
 800ba66:	46bd      	mov	sp, r7
 800ba68:	bd90      	pop	{r4, r7, pc}
 800ba6a:	bf00      	nop
 800ba6c:	20006bf8 	.word	0x20006bf8

0800ba70 <_ZN5Paket13CRC8HesaplamaEPhhh>:

float *Paket::ArayuzLatAl(){return &ArayuzEnlem_f;}
float *Paket::ArayuzLonAl(){return &ArayuzBoylam_f;}

uint8_t Paket::CRC8Hesaplama(uint8_t *data, uint8_t baslangic ,uint8_t bitis)
{
 800ba70:	b480      	push	{r7}
 800ba72:	b087      	sub	sp, #28
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	60f8      	str	r0, [r7, #12]
 800ba78:	60b9      	str	r1, [r7, #8]
 800ba7a:	4611      	mov	r1, r2
 800ba7c:	461a      	mov	r2, r3
 800ba7e:	460b      	mov	r3, r1
 800ba80:	71fb      	strb	r3, [r7, #7]
 800ba82:	4613      	mov	r3, r2
 800ba84:	71bb      	strb	r3, [r7, #6]
    uint8_t crc = 0x00;
 800ba86:	2300      	movs	r3, #0
 800ba88:	75fb      	strb	r3, [r7, #23]

    for (uint8_t i = baslangic; i < bitis; i++)
 800ba8a:	79fb      	ldrb	r3, [r7, #7]
 800ba8c:	75bb      	strb	r3, [r7, #22]
 800ba8e:	e022      	b.n	800bad6 <_ZN5Paket13CRC8HesaplamaEPhhh+0x66>
    {
        crc ^= data[i]; // CRC deerini, dizinin bir sonraki byte ile XOR
 800ba90:	7dbb      	ldrb	r3, [r7, #22]
 800ba92:	68ba      	ldr	r2, [r7, #8]
 800ba94:	4413      	add	r3, r2
 800ba96:	781a      	ldrb	r2, [r3, #0]
 800ba98:	7dfb      	ldrb	r3, [r7, #23]
 800ba9a:	4053      	eors	r3, r2
 800ba9c:	75fb      	strb	r3, [r7, #23]
        for (uint8_t j = 0; j < 8; j++) //Her bir byte iin dng
 800ba9e:	2300      	movs	r3, #0
 800baa0:	757b      	strb	r3, [r7, #21]
 800baa2:	e012      	b.n	800baca <_ZN5Paket13CRC8HesaplamaEPhhh+0x5a>
        {
            if (crc & 0x80)//CRC deerinin en soldaki biti 1 mi
 800baa4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	da08      	bge.n	800babe <_ZN5Paket13CRC8HesaplamaEPhhh+0x4e>
            {
                crc = (crc << 1) ^ 0X07; //En yksek bit birse CRC deerini bir bit sola kaydr ve XOR ilemi yap
 800baac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bab0:	005b      	lsls	r3, r3, #1
 800bab2:	b25b      	sxtb	r3, r3
 800bab4:	f083 0307 	eor.w	r3, r3, #7
 800bab8:	b25b      	sxtb	r3, r3
 800baba:	75fb      	strb	r3, [r7, #23]
 800babc:	e002      	b.n	800bac4 <_ZN5Paket13CRC8HesaplamaEPhhh+0x54>
            }
            else
            {
                crc <<= 1; //En yksek bit sfrsa CRC deerini bir bit sola kaydr
 800babe:	7dfb      	ldrb	r3, [r7, #23]
 800bac0:	005b      	lsls	r3, r3, #1
 800bac2:	75fb      	strb	r3, [r7, #23]
        for (uint8_t j = 0; j < 8; j++) //Her bir byte iin dng
 800bac4:	7d7b      	ldrb	r3, [r7, #21]
 800bac6:	3301      	adds	r3, #1
 800bac8:	757b      	strb	r3, [r7, #21]
 800baca:	7d7b      	ldrb	r3, [r7, #21]
 800bacc:	2b07      	cmp	r3, #7
 800bace:	d9e9      	bls.n	800baa4 <_ZN5Paket13CRC8HesaplamaEPhhh+0x34>
    for (uint8_t i = baslangic; i < bitis; i++)
 800bad0:	7dbb      	ldrb	r3, [r7, #22]
 800bad2:	3301      	adds	r3, #1
 800bad4:	75bb      	strb	r3, [r7, #22]
 800bad6:	7dba      	ldrb	r2, [r7, #22]
 800bad8:	79bb      	ldrb	r3, [r7, #6]
 800bada:	429a      	cmp	r2, r3
 800badc:	d3d8      	bcc.n	800ba90 <_ZN5Paket13CRC8HesaplamaEPhhh+0x20>
            }
        }
    }
    return crc;
 800bade:	7dfb      	ldrb	r3, [r7, #23]
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	371c      	adds	r7, #28
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr

0800baec <_ZN5Paket12bytesToFloatEPhl>:

float Paket::bytesToFloat(uint8_t* buffer_u8, int32_t startIndex_s32)
{
 800baec:	b480      	push	{r7}
 800baee:	b087      	sub	sp, #28
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	60f8      	str	r0, [r7, #12]
 800baf4:	60b9      	str	r1, [r7, #8]
 800baf6:	607a      	str	r2, [r7, #4]
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3)% sizeof(ArayuzBuffer_u8)] << 24) |
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	3303      	adds	r3, #3
 800bafc:	4619      	mov	r1, r3
 800bafe:	4b27      	ldr	r3, [pc, #156]	@ (800bb9c <_ZN5Paket12bytesToFloatEPhl+0xb0>)
 800bb00:	fba3 2301 	umull	r2, r3, r3, r1
 800bb04:	099a      	lsrs	r2, r3, #6
 800bb06:	4613      	mov	r3, r2
 800bb08:	011b      	lsls	r3, r3, #4
 800bb0a:	1a9b      	subs	r3, r3, r2
 800bb0c:	00db      	lsls	r3, r3, #3
 800bb0e:	1aca      	subs	r2, r1, r3
 800bb10:	68bb      	ldr	r3, [r7, #8]
 800bb12:	4413      	add	r3, r2
 800bb14:	781b      	ldrb	r3, [r3, #0]
 800bb16:	0618      	lsls	r0, r3, #24
    					(buffer_u8[(startIndex_s32 + 2) % sizeof(ArayuzBuffer_u8)] << 16) |
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	3302      	adds	r3, #2
 800bb1c:	4619      	mov	r1, r3
 800bb1e:	4b1f      	ldr	r3, [pc, #124]	@ (800bb9c <_ZN5Paket12bytesToFloatEPhl+0xb0>)
 800bb20:	fba3 2301 	umull	r2, r3, r3, r1
 800bb24:	099a      	lsrs	r2, r3, #6
 800bb26:	4613      	mov	r3, r2
 800bb28:	011b      	lsls	r3, r3, #4
 800bb2a:	1a9b      	subs	r3, r3, r2
 800bb2c:	00db      	lsls	r3, r3, #3
 800bb2e:	1aca      	subs	r2, r1, r3
 800bb30:	68bb      	ldr	r3, [r7, #8]
 800bb32:	4413      	add	r3, r2
 800bb34:	781b      	ldrb	r3, [r3, #0]
 800bb36:	041b      	lsls	r3, r3, #16
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3)% sizeof(ArayuzBuffer_u8)] << 24) |
 800bb38:	4318      	orrs	r0, r3
						(buffer_u8[(startIndex_s32 + 1) % sizeof(ArayuzBuffer_u8)] << 8)  |
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	3301      	adds	r3, #1
 800bb3e:	4619      	mov	r1, r3
 800bb40:	4b16      	ldr	r3, [pc, #88]	@ (800bb9c <_ZN5Paket12bytesToFloatEPhl+0xb0>)
 800bb42:	fba3 2301 	umull	r2, r3, r3, r1
 800bb46:	099a      	lsrs	r2, r3, #6
 800bb48:	4613      	mov	r3, r2
 800bb4a:	011b      	lsls	r3, r3, #4
 800bb4c:	1a9b      	subs	r3, r3, r2
 800bb4e:	00db      	lsls	r3, r3, #3
 800bb50:	1aca      	subs	r2, r1, r3
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	4413      	add	r3, r2
 800bb56:	781b      	ldrb	r3, [r3, #0]
 800bb58:	021b      	lsls	r3, r3, #8
    					(buffer_u8[(startIndex_s32 + 2) % sizeof(ArayuzBuffer_u8)] << 16) |
 800bb5a:	4318      	orrs	r0, r3
						(buffer_u8[(startIndex_s32 + 0) % sizeof(ArayuzBuffer_u8)] << 0)  ;
 800bb5c:	6879      	ldr	r1, [r7, #4]
 800bb5e:	4b0f      	ldr	r3, [pc, #60]	@ (800bb9c <_ZN5Paket12bytesToFloatEPhl+0xb0>)
 800bb60:	fba3 2301 	umull	r2, r3, r3, r1
 800bb64:	099a      	lsrs	r2, r3, #6
 800bb66:	4613      	mov	r3, r2
 800bb68:	011b      	lsls	r3, r3, #4
 800bb6a:	1a9b      	subs	r3, r3, r2
 800bb6c:	00db      	lsls	r3, r3, #3
 800bb6e:	1aca      	subs	r2, r1, r3
 800bb70:	68bb      	ldr	r3, [r7, #8]
 800bb72:	4413      	add	r3, r2
 800bb74:	781b      	ldrb	r3, [r3, #0]
						(buffer_u8[(startIndex_s32 + 1) % sizeof(ArayuzBuffer_u8)] << 8)  |
 800bb76:	4303      	orrs	r3, r0
	uint32_t intBits_u32 =(buffer_u8[(startIndex_s32 + 3)% sizeof(ArayuzBuffer_u8)] << 24) |
 800bb78:	617b      	str	r3, [r7, #20]

    memcpy(&floatsonuc_f, &intBits_u32, sizeof(floatsonuc_f));
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	33cc      	adds	r3, #204	@ 0xcc
 800bb7e:	697a      	ldr	r2, [r7, #20]
 800bb80:	601a      	str	r2, [r3, #0]
    return floatsonuc_f;
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 800bb88:	ee07 3a90 	vmov	s15, r3
}
 800bb8c:	eeb0 0a67 	vmov.f32	s0, s15
 800bb90:	371c      	adds	r7, #28
 800bb92:	46bd      	mov	sp, r7
 800bb94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb98:	4770      	bx	lr
 800bb9a:	bf00      	nop
 800bb9c:	88888889 	.word	0x88888889

0800bba0 <_ZN5Paket12floatToBytesEPfPh>:

void Paket::floatToBytes(float *Deger_f, uint8_t* bytes)
{
 800bba0:	b480      	push	{r7}
 800bba2:	b087      	sub	sp, #28
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	60f8      	str	r0, [r7, #12]
 800bba8:	60b9      	str	r1, [r7, #8]
 800bbaa:	607a      	str	r2, [r7, #4]
    uint8_t* p = (uint8_t*)Deger_f;
 800bbac:	68bb      	ldr	r3, [r7, #8]
 800bbae:	613b      	str	r3, [r7, #16]
    for (int i = 0; i < 4; i++)
 800bbb0:	2300      	movs	r3, #0
 800bbb2:	617b      	str	r3, [r7, #20]
 800bbb4:	e00a      	b.n	800bbcc <_ZN5Paket12floatToBytesEPfPh+0x2c>
    {
        bytes[i] = p[i];
 800bbb6:	697b      	ldr	r3, [r7, #20]
 800bbb8:	693a      	ldr	r2, [r7, #16]
 800bbba:	441a      	add	r2, r3
 800bbbc:	697b      	ldr	r3, [r7, #20]
 800bbbe:	6879      	ldr	r1, [r7, #4]
 800bbc0:	440b      	add	r3, r1
 800bbc2:	7812      	ldrb	r2, [r2, #0]
 800bbc4:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++)
 800bbc6:	697b      	ldr	r3, [r7, #20]
 800bbc8:	3301      	adds	r3, #1
 800bbca:	617b      	str	r3, [r7, #20]
 800bbcc:	697b      	ldr	r3, [r7, #20]
 800bbce:	2b03      	cmp	r3, #3
 800bbd0:	ddf1      	ble.n	800bbb6 <_ZN5Paket12floatToBytesEPfPh+0x16>
    }
}
 800bbd2:	bf00      	nop
 800bbd4:	bf00      	nop
 800bbd6:	371c      	adds	r7, #28
 800bbd8:	46bd      	mov	sp, r7
 800bbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbde:	4770      	bx	lr

0800bbe0 <atan2>:
 800bbe0:	f000 bb22 	b.w	800c228 <__ieee754_atan2>
 800bbe4:	0000      	movs	r0, r0
	...

0800bbe8 <cos>:
 800bbe8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bbea:	ec53 2b10 	vmov	r2, r3, d0
 800bbee:	4826      	ldr	r0, [pc, #152]	@ (800bc88 <cos+0xa0>)
 800bbf0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800bbf4:	4281      	cmp	r1, r0
 800bbf6:	d806      	bhi.n	800bc06 <cos+0x1e>
 800bbf8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800bc80 <cos+0x98>
 800bbfc:	b005      	add	sp, #20
 800bbfe:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc02:	f000 b98d 	b.w	800bf20 <__kernel_cos>
 800bc06:	4821      	ldr	r0, [pc, #132]	@ (800bc8c <cos+0xa4>)
 800bc08:	4281      	cmp	r1, r0
 800bc0a:	d908      	bls.n	800bc1e <cos+0x36>
 800bc0c:	4610      	mov	r0, r2
 800bc0e:	4619      	mov	r1, r3
 800bc10:	f7f4 fb32 	bl	8000278 <__aeabi_dsub>
 800bc14:	ec41 0b10 	vmov	d0, r0, r1
 800bc18:	b005      	add	sp, #20
 800bc1a:	f85d fb04 	ldr.w	pc, [sp], #4
 800bc1e:	4668      	mov	r0, sp
 800bc20:	f000 fbca 	bl	800c3b8 <__ieee754_rem_pio2>
 800bc24:	f000 0003 	and.w	r0, r0, #3
 800bc28:	2801      	cmp	r0, #1
 800bc2a:	d00b      	beq.n	800bc44 <cos+0x5c>
 800bc2c:	2802      	cmp	r0, #2
 800bc2e:	d015      	beq.n	800bc5c <cos+0x74>
 800bc30:	b9d8      	cbnz	r0, 800bc6a <cos+0x82>
 800bc32:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bc36:	ed9d 0b00 	vldr	d0, [sp]
 800bc3a:	f000 f971 	bl	800bf20 <__kernel_cos>
 800bc3e:	ec51 0b10 	vmov	r0, r1, d0
 800bc42:	e7e7      	b.n	800bc14 <cos+0x2c>
 800bc44:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bc48:	ed9d 0b00 	vldr	d0, [sp]
 800bc4c:	f000 fa30 	bl	800c0b0 <__kernel_sin>
 800bc50:	ec53 2b10 	vmov	r2, r3, d0
 800bc54:	4610      	mov	r0, r2
 800bc56:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800bc5a:	e7db      	b.n	800bc14 <cos+0x2c>
 800bc5c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bc60:	ed9d 0b00 	vldr	d0, [sp]
 800bc64:	f000 f95c 	bl	800bf20 <__kernel_cos>
 800bc68:	e7f2      	b.n	800bc50 <cos+0x68>
 800bc6a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bc6e:	ed9d 0b00 	vldr	d0, [sp]
 800bc72:	2001      	movs	r0, #1
 800bc74:	f000 fa1c 	bl	800c0b0 <__kernel_sin>
 800bc78:	e7e1      	b.n	800bc3e <cos+0x56>
 800bc7a:	bf00      	nop
 800bc7c:	f3af 8000 	nop.w
	...
 800bc88:	3fe921fb 	.word	0x3fe921fb
 800bc8c:	7fefffff 	.word	0x7fefffff

0800bc90 <sin>:
 800bc90:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bc92:	ec53 2b10 	vmov	r2, r3, d0
 800bc96:	4826      	ldr	r0, [pc, #152]	@ (800bd30 <sin+0xa0>)
 800bc98:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800bc9c:	4281      	cmp	r1, r0
 800bc9e:	d807      	bhi.n	800bcb0 <sin+0x20>
 800bca0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800bd28 <sin+0x98>
 800bca4:	2000      	movs	r0, #0
 800bca6:	b005      	add	sp, #20
 800bca8:	f85d eb04 	ldr.w	lr, [sp], #4
 800bcac:	f000 ba00 	b.w	800c0b0 <__kernel_sin>
 800bcb0:	4820      	ldr	r0, [pc, #128]	@ (800bd34 <sin+0xa4>)
 800bcb2:	4281      	cmp	r1, r0
 800bcb4:	d908      	bls.n	800bcc8 <sin+0x38>
 800bcb6:	4610      	mov	r0, r2
 800bcb8:	4619      	mov	r1, r3
 800bcba:	f7f4 fadd 	bl	8000278 <__aeabi_dsub>
 800bcbe:	ec41 0b10 	vmov	d0, r0, r1
 800bcc2:	b005      	add	sp, #20
 800bcc4:	f85d fb04 	ldr.w	pc, [sp], #4
 800bcc8:	4668      	mov	r0, sp
 800bcca:	f000 fb75 	bl	800c3b8 <__ieee754_rem_pio2>
 800bcce:	f000 0003 	and.w	r0, r0, #3
 800bcd2:	2801      	cmp	r0, #1
 800bcd4:	d00c      	beq.n	800bcf0 <sin+0x60>
 800bcd6:	2802      	cmp	r0, #2
 800bcd8:	d011      	beq.n	800bcfe <sin+0x6e>
 800bcda:	b9e8      	cbnz	r0, 800bd18 <sin+0x88>
 800bcdc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bce0:	ed9d 0b00 	vldr	d0, [sp]
 800bce4:	2001      	movs	r0, #1
 800bce6:	f000 f9e3 	bl	800c0b0 <__kernel_sin>
 800bcea:	ec51 0b10 	vmov	r0, r1, d0
 800bcee:	e7e6      	b.n	800bcbe <sin+0x2e>
 800bcf0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bcf4:	ed9d 0b00 	vldr	d0, [sp]
 800bcf8:	f000 f912 	bl	800bf20 <__kernel_cos>
 800bcfc:	e7f5      	b.n	800bcea <sin+0x5a>
 800bcfe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bd02:	ed9d 0b00 	vldr	d0, [sp]
 800bd06:	2001      	movs	r0, #1
 800bd08:	f000 f9d2 	bl	800c0b0 <__kernel_sin>
 800bd0c:	ec53 2b10 	vmov	r2, r3, d0
 800bd10:	4610      	mov	r0, r2
 800bd12:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800bd16:	e7d2      	b.n	800bcbe <sin+0x2e>
 800bd18:	ed9d 1b02 	vldr	d1, [sp, #8]
 800bd1c:	ed9d 0b00 	vldr	d0, [sp]
 800bd20:	f000 f8fe 	bl	800bf20 <__kernel_cos>
 800bd24:	e7f2      	b.n	800bd0c <sin+0x7c>
 800bd26:	bf00      	nop
	...
 800bd30:	3fe921fb 	.word	0x3fe921fb
 800bd34:	7fefffff 	.word	0x7fefffff

0800bd38 <asinf>:
 800bd38:	b508      	push	{r3, lr}
 800bd3a:	ed2d 8b02 	vpush	{d8}
 800bd3e:	eeb0 8a40 	vmov.f32	s16, s0
 800bd42:	f000 ff75 	bl	800cc30 <__ieee754_asinf>
 800bd46:	eeb4 8a48 	vcmp.f32	s16, s16
 800bd4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd4e:	eef0 8a40 	vmov.f32	s17, s0
 800bd52:	d615      	bvs.n	800bd80 <asinf+0x48>
 800bd54:	eeb0 0a48 	vmov.f32	s0, s16
 800bd58:	f000 f87e 	bl	800be58 <fabsf>
 800bd5c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800bd60:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800bd64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd68:	dd0a      	ble.n	800bd80 <asinf+0x48>
 800bd6a:	f003 fa15 	bl	800f198 <__errno>
 800bd6e:	ecbd 8b02 	vpop	{d8}
 800bd72:	2321      	movs	r3, #33	@ 0x21
 800bd74:	6003      	str	r3, [r0, #0]
 800bd76:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800bd7a:	4804      	ldr	r0, [pc, #16]	@ (800bd8c <asinf+0x54>)
 800bd7c:	f000 b8c6 	b.w	800bf0c <nanf>
 800bd80:	eeb0 0a68 	vmov.f32	s0, s17
 800bd84:	ecbd 8b02 	vpop	{d8}
 800bd88:	bd08      	pop	{r3, pc}
 800bd8a:	bf00      	nop
 800bd8c:	080110da 	.word	0x080110da

0800bd90 <atan2f>:
 800bd90:	f001 b832 	b.w	800cdf8 <__ieee754_atan2f>

0800bd94 <sqrtf>:
 800bd94:	b508      	push	{r3, lr}
 800bd96:	ed2d 8b02 	vpush	{d8}
 800bd9a:	eeb0 8a40 	vmov.f32	s16, s0
 800bd9e:	f000 f8bb 	bl	800bf18 <__ieee754_sqrtf>
 800bda2:	eeb4 8a48 	vcmp.f32	s16, s16
 800bda6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdaa:	d60c      	bvs.n	800bdc6 <sqrtf+0x32>
 800bdac:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800bdcc <sqrtf+0x38>
 800bdb0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bdb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdb8:	d505      	bpl.n	800bdc6 <sqrtf+0x32>
 800bdba:	f003 f9ed 	bl	800f198 <__errno>
 800bdbe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bdc2:	2321      	movs	r3, #33	@ 0x21
 800bdc4:	6003      	str	r3, [r0, #0]
 800bdc6:	ecbd 8b02 	vpop	{d8}
 800bdca:	bd08      	pop	{r3, pc}
 800bdcc:	00000000 	.word	0x00000000

0800bdd0 <cosf>:
 800bdd0:	ee10 3a10 	vmov	r3, s0
 800bdd4:	b507      	push	{r0, r1, r2, lr}
 800bdd6:	4a1e      	ldr	r2, [pc, #120]	@ (800be50 <cosf+0x80>)
 800bdd8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bddc:	4293      	cmp	r3, r2
 800bdde:	d806      	bhi.n	800bdee <cosf+0x1e>
 800bde0:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800be54 <cosf+0x84>
 800bde4:	b003      	add	sp, #12
 800bde6:	f85d eb04 	ldr.w	lr, [sp], #4
 800bdea:	f000 be81 	b.w	800caf0 <__kernel_cosf>
 800bdee:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800bdf2:	d304      	bcc.n	800bdfe <cosf+0x2e>
 800bdf4:	ee30 0a40 	vsub.f32	s0, s0, s0
 800bdf8:	b003      	add	sp, #12
 800bdfa:	f85d fb04 	ldr.w	pc, [sp], #4
 800bdfe:	4668      	mov	r0, sp
 800be00:	f001 f89a 	bl	800cf38 <__ieee754_rem_pio2f>
 800be04:	f000 0003 	and.w	r0, r0, #3
 800be08:	2801      	cmp	r0, #1
 800be0a:	d009      	beq.n	800be20 <cosf+0x50>
 800be0c:	2802      	cmp	r0, #2
 800be0e:	d010      	beq.n	800be32 <cosf+0x62>
 800be10:	b9b0      	cbnz	r0, 800be40 <cosf+0x70>
 800be12:	eddd 0a01 	vldr	s1, [sp, #4]
 800be16:	ed9d 0a00 	vldr	s0, [sp]
 800be1a:	f000 fe69 	bl	800caf0 <__kernel_cosf>
 800be1e:	e7eb      	b.n	800bdf8 <cosf+0x28>
 800be20:	eddd 0a01 	vldr	s1, [sp, #4]
 800be24:	ed9d 0a00 	vldr	s0, [sp]
 800be28:	f000 feba 	bl	800cba0 <__kernel_sinf>
 800be2c:	eeb1 0a40 	vneg.f32	s0, s0
 800be30:	e7e2      	b.n	800bdf8 <cosf+0x28>
 800be32:	eddd 0a01 	vldr	s1, [sp, #4]
 800be36:	ed9d 0a00 	vldr	s0, [sp]
 800be3a:	f000 fe59 	bl	800caf0 <__kernel_cosf>
 800be3e:	e7f5      	b.n	800be2c <cosf+0x5c>
 800be40:	eddd 0a01 	vldr	s1, [sp, #4]
 800be44:	ed9d 0a00 	vldr	s0, [sp]
 800be48:	2001      	movs	r0, #1
 800be4a:	f000 fea9 	bl	800cba0 <__kernel_sinf>
 800be4e:	e7d3      	b.n	800bdf8 <cosf+0x28>
 800be50:	3f490fd8 	.word	0x3f490fd8
 800be54:	00000000 	.word	0x00000000

0800be58 <fabsf>:
 800be58:	ee10 3a10 	vmov	r3, s0
 800be5c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800be60:	ee00 3a10 	vmov	s0, r3
 800be64:	4770      	bx	lr
	...

0800be68 <sinf>:
 800be68:	ee10 3a10 	vmov	r3, s0
 800be6c:	b507      	push	{r0, r1, r2, lr}
 800be6e:	4a1f      	ldr	r2, [pc, #124]	@ (800beec <sinf+0x84>)
 800be70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800be74:	4293      	cmp	r3, r2
 800be76:	d807      	bhi.n	800be88 <sinf+0x20>
 800be78:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800bef0 <sinf+0x88>
 800be7c:	2000      	movs	r0, #0
 800be7e:	b003      	add	sp, #12
 800be80:	f85d eb04 	ldr.w	lr, [sp], #4
 800be84:	f000 be8c 	b.w	800cba0 <__kernel_sinf>
 800be88:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800be8c:	d304      	bcc.n	800be98 <sinf+0x30>
 800be8e:	ee30 0a40 	vsub.f32	s0, s0, s0
 800be92:	b003      	add	sp, #12
 800be94:	f85d fb04 	ldr.w	pc, [sp], #4
 800be98:	4668      	mov	r0, sp
 800be9a:	f001 f84d 	bl	800cf38 <__ieee754_rem_pio2f>
 800be9e:	f000 0003 	and.w	r0, r0, #3
 800bea2:	2801      	cmp	r0, #1
 800bea4:	d00a      	beq.n	800bebc <sinf+0x54>
 800bea6:	2802      	cmp	r0, #2
 800bea8:	d00f      	beq.n	800beca <sinf+0x62>
 800beaa:	b9c0      	cbnz	r0, 800bede <sinf+0x76>
 800beac:	eddd 0a01 	vldr	s1, [sp, #4]
 800beb0:	ed9d 0a00 	vldr	s0, [sp]
 800beb4:	2001      	movs	r0, #1
 800beb6:	f000 fe73 	bl	800cba0 <__kernel_sinf>
 800beba:	e7ea      	b.n	800be92 <sinf+0x2a>
 800bebc:	eddd 0a01 	vldr	s1, [sp, #4]
 800bec0:	ed9d 0a00 	vldr	s0, [sp]
 800bec4:	f000 fe14 	bl	800caf0 <__kernel_cosf>
 800bec8:	e7e3      	b.n	800be92 <sinf+0x2a>
 800beca:	eddd 0a01 	vldr	s1, [sp, #4]
 800bece:	ed9d 0a00 	vldr	s0, [sp]
 800bed2:	2001      	movs	r0, #1
 800bed4:	f000 fe64 	bl	800cba0 <__kernel_sinf>
 800bed8:	eeb1 0a40 	vneg.f32	s0, s0
 800bedc:	e7d9      	b.n	800be92 <sinf+0x2a>
 800bede:	eddd 0a01 	vldr	s1, [sp, #4]
 800bee2:	ed9d 0a00 	vldr	s0, [sp]
 800bee6:	f000 fe03 	bl	800caf0 <__kernel_cosf>
 800beea:	e7f5      	b.n	800bed8 <sinf+0x70>
 800beec:	3f490fd8 	.word	0x3f490fd8
 800bef0:	00000000 	.word	0x00000000

0800bef4 <copysignf>:
 800bef4:	ee10 2a10 	vmov	r2, s0
 800bef8:	ee10 3a90 	vmov	r3, s1
 800befc:	f362 031e 	bfi	r3, r2, #0, #31
 800bf00:	ee00 3a90 	vmov	s1, r3
 800bf04:	eeb0 0a60 	vmov.f32	s0, s1
 800bf08:	4770      	bx	lr
	...

0800bf0c <nanf>:
 800bf0c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bf14 <nanf+0x8>
 800bf10:	4770      	bx	lr
 800bf12:	bf00      	nop
 800bf14:	7fc00000 	.word	0x7fc00000

0800bf18 <__ieee754_sqrtf>:
 800bf18:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800bf1c:	4770      	bx	lr
	...

0800bf20 <__kernel_cos>:
 800bf20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf24:	ec57 6b10 	vmov	r6, r7, d0
 800bf28:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bf2c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800bf30:	ed8d 1b00 	vstr	d1, [sp]
 800bf34:	d206      	bcs.n	800bf44 <__kernel_cos+0x24>
 800bf36:	4630      	mov	r0, r6
 800bf38:	4639      	mov	r1, r7
 800bf3a:	f7f4 fdef 	bl	8000b1c <__aeabi_d2iz>
 800bf3e:	2800      	cmp	r0, #0
 800bf40:	f000 8088 	beq.w	800c054 <__kernel_cos+0x134>
 800bf44:	4632      	mov	r2, r6
 800bf46:	463b      	mov	r3, r7
 800bf48:	4630      	mov	r0, r6
 800bf4a:	4639      	mov	r1, r7
 800bf4c:	f7f4 fb4c 	bl	80005e8 <__aeabi_dmul>
 800bf50:	4b51      	ldr	r3, [pc, #324]	@ (800c098 <__kernel_cos+0x178>)
 800bf52:	2200      	movs	r2, #0
 800bf54:	4604      	mov	r4, r0
 800bf56:	460d      	mov	r5, r1
 800bf58:	f7f4 fb46 	bl	80005e8 <__aeabi_dmul>
 800bf5c:	a340      	add	r3, pc, #256	@ (adr r3, 800c060 <__kernel_cos+0x140>)
 800bf5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf62:	4682      	mov	sl, r0
 800bf64:	468b      	mov	fp, r1
 800bf66:	4620      	mov	r0, r4
 800bf68:	4629      	mov	r1, r5
 800bf6a:	f7f4 fb3d 	bl	80005e8 <__aeabi_dmul>
 800bf6e:	a33e      	add	r3, pc, #248	@ (adr r3, 800c068 <__kernel_cos+0x148>)
 800bf70:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf74:	f7f4 f982 	bl	800027c <__adddf3>
 800bf78:	4622      	mov	r2, r4
 800bf7a:	462b      	mov	r3, r5
 800bf7c:	f7f4 fb34 	bl	80005e8 <__aeabi_dmul>
 800bf80:	a33b      	add	r3, pc, #236	@ (adr r3, 800c070 <__kernel_cos+0x150>)
 800bf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf86:	f7f4 f977 	bl	8000278 <__aeabi_dsub>
 800bf8a:	4622      	mov	r2, r4
 800bf8c:	462b      	mov	r3, r5
 800bf8e:	f7f4 fb2b 	bl	80005e8 <__aeabi_dmul>
 800bf92:	a339      	add	r3, pc, #228	@ (adr r3, 800c078 <__kernel_cos+0x158>)
 800bf94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf98:	f7f4 f970 	bl	800027c <__adddf3>
 800bf9c:	4622      	mov	r2, r4
 800bf9e:	462b      	mov	r3, r5
 800bfa0:	f7f4 fb22 	bl	80005e8 <__aeabi_dmul>
 800bfa4:	a336      	add	r3, pc, #216	@ (adr r3, 800c080 <__kernel_cos+0x160>)
 800bfa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfaa:	f7f4 f965 	bl	8000278 <__aeabi_dsub>
 800bfae:	4622      	mov	r2, r4
 800bfb0:	462b      	mov	r3, r5
 800bfb2:	f7f4 fb19 	bl	80005e8 <__aeabi_dmul>
 800bfb6:	a334      	add	r3, pc, #208	@ (adr r3, 800c088 <__kernel_cos+0x168>)
 800bfb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bfbc:	f7f4 f95e 	bl	800027c <__adddf3>
 800bfc0:	4622      	mov	r2, r4
 800bfc2:	462b      	mov	r3, r5
 800bfc4:	f7f4 fb10 	bl	80005e8 <__aeabi_dmul>
 800bfc8:	4622      	mov	r2, r4
 800bfca:	462b      	mov	r3, r5
 800bfcc:	f7f4 fb0c 	bl	80005e8 <__aeabi_dmul>
 800bfd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bfd4:	4604      	mov	r4, r0
 800bfd6:	460d      	mov	r5, r1
 800bfd8:	4630      	mov	r0, r6
 800bfda:	4639      	mov	r1, r7
 800bfdc:	f7f4 fb04 	bl	80005e8 <__aeabi_dmul>
 800bfe0:	460b      	mov	r3, r1
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	4629      	mov	r1, r5
 800bfe6:	4620      	mov	r0, r4
 800bfe8:	f7f4 f946 	bl	8000278 <__aeabi_dsub>
 800bfec:	4b2b      	ldr	r3, [pc, #172]	@ (800c09c <__kernel_cos+0x17c>)
 800bfee:	4598      	cmp	r8, r3
 800bff0:	4606      	mov	r6, r0
 800bff2:	460f      	mov	r7, r1
 800bff4:	d810      	bhi.n	800c018 <__kernel_cos+0xf8>
 800bff6:	4602      	mov	r2, r0
 800bff8:	460b      	mov	r3, r1
 800bffa:	4650      	mov	r0, sl
 800bffc:	4659      	mov	r1, fp
 800bffe:	f7f4 f93b 	bl	8000278 <__aeabi_dsub>
 800c002:	460b      	mov	r3, r1
 800c004:	4926      	ldr	r1, [pc, #152]	@ (800c0a0 <__kernel_cos+0x180>)
 800c006:	4602      	mov	r2, r0
 800c008:	2000      	movs	r0, #0
 800c00a:	f7f4 f935 	bl	8000278 <__aeabi_dsub>
 800c00e:	ec41 0b10 	vmov	d0, r0, r1
 800c012:	b003      	add	sp, #12
 800c014:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c018:	4b22      	ldr	r3, [pc, #136]	@ (800c0a4 <__kernel_cos+0x184>)
 800c01a:	4921      	ldr	r1, [pc, #132]	@ (800c0a0 <__kernel_cos+0x180>)
 800c01c:	4598      	cmp	r8, r3
 800c01e:	bf8c      	ite	hi
 800c020:	4d21      	ldrhi	r5, [pc, #132]	@ (800c0a8 <__kernel_cos+0x188>)
 800c022:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800c026:	2400      	movs	r4, #0
 800c028:	4622      	mov	r2, r4
 800c02a:	462b      	mov	r3, r5
 800c02c:	2000      	movs	r0, #0
 800c02e:	f7f4 f923 	bl	8000278 <__aeabi_dsub>
 800c032:	4622      	mov	r2, r4
 800c034:	4680      	mov	r8, r0
 800c036:	4689      	mov	r9, r1
 800c038:	462b      	mov	r3, r5
 800c03a:	4650      	mov	r0, sl
 800c03c:	4659      	mov	r1, fp
 800c03e:	f7f4 f91b 	bl	8000278 <__aeabi_dsub>
 800c042:	4632      	mov	r2, r6
 800c044:	463b      	mov	r3, r7
 800c046:	f7f4 f917 	bl	8000278 <__aeabi_dsub>
 800c04a:	4602      	mov	r2, r0
 800c04c:	460b      	mov	r3, r1
 800c04e:	4640      	mov	r0, r8
 800c050:	4649      	mov	r1, r9
 800c052:	e7da      	b.n	800c00a <__kernel_cos+0xea>
 800c054:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800c090 <__kernel_cos+0x170>
 800c058:	e7db      	b.n	800c012 <__kernel_cos+0xf2>
 800c05a:	bf00      	nop
 800c05c:	f3af 8000 	nop.w
 800c060:	be8838d4 	.word	0xbe8838d4
 800c064:	bda8fae9 	.word	0xbda8fae9
 800c068:	bdb4b1c4 	.word	0xbdb4b1c4
 800c06c:	3e21ee9e 	.word	0x3e21ee9e
 800c070:	809c52ad 	.word	0x809c52ad
 800c074:	3e927e4f 	.word	0x3e927e4f
 800c078:	19cb1590 	.word	0x19cb1590
 800c07c:	3efa01a0 	.word	0x3efa01a0
 800c080:	16c15177 	.word	0x16c15177
 800c084:	3f56c16c 	.word	0x3f56c16c
 800c088:	5555554c 	.word	0x5555554c
 800c08c:	3fa55555 	.word	0x3fa55555
 800c090:	00000000 	.word	0x00000000
 800c094:	3ff00000 	.word	0x3ff00000
 800c098:	3fe00000 	.word	0x3fe00000
 800c09c:	3fd33332 	.word	0x3fd33332
 800c0a0:	3ff00000 	.word	0x3ff00000
 800c0a4:	3fe90000 	.word	0x3fe90000
 800c0a8:	3fd20000 	.word	0x3fd20000
 800c0ac:	00000000 	.word	0x00000000

0800c0b0 <__kernel_sin>:
 800c0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0b4:	ec55 4b10 	vmov	r4, r5, d0
 800c0b8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800c0bc:	b085      	sub	sp, #20
 800c0be:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800c0c2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800c0c6:	4680      	mov	r8, r0
 800c0c8:	d205      	bcs.n	800c0d6 <__kernel_sin+0x26>
 800c0ca:	4620      	mov	r0, r4
 800c0cc:	4629      	mov	r1, r5
 800c0ce:	f7f4 fd25 	bl	8000b1c <__aeabi_d2iz>
 800c0d2:	2800      	cmp	r0, #0
 800c0d4:	d052      	beq.n	800c17c <__kernel_sin+0xcc>
 800c0d6:	4622      	mov	r2, r4
 800c0d8:	462b      	mov	r3, r5
 800c0da:	4620      	mov	r0, r4
 800c0dc:	4629      	mov	r1, r5
 800c0de:	f7f4 fa83 	bl	80005e8 <__aeabi_dmul>
 800c0e2:	4682      	mov	sl, r0
 800c0e4:	468b      	mov	fp, r1
 800c0e6:	4602      	mov	r2, r0
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	4620      	mov	r0, r4
 800c0ec:	4629      	mov	r1, r5
 800c0ee:	f7f4 fa7b 	bl	80005e8 <__aeabi_dmul>
 800c0f2:	a342      	add	r3, pc, #264	@ (adr r3, 800c1fc <__kernel_sin+0x14c>)
 800c0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f8:	e9cd 0100 	strd	r0, r1, [sp]
 800c0fc:	4650      	mov	r0, sl
 800c0fe:	4659      	mov	r1, fp
 800c100:	f7f4 fa72 	bl	80005e8 <__aeabi_dmul>
 800c104:	a33f      	add	r3, pc, #252	@ (adr r3, 800c204 <__kernel_sin+0x154>)
 800c106:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c10a:	f7f4 f8b5 	bl	8000278 <__aeabi_dsub>
 800c10e:	4652      	mov	r2, sl
 800c110:	465b      	mov	r3, fp
 800c112:	f7f4 fa69 	bl	80005e8 <__aeabi_dmul>
 800c116:	a33d      	add	r3, pc, #244	@ (adr r3, 800c20c <__kernel_sin+0x15c>)
 800c118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11c:	f7f4 f8ae 	bl	800027c <__adddf3>
 800c120:	4652      	mov	r2, sl
 800c122:	465b      	mov	r3, fp
 800c124:	f7f4 fa60 	bl	80005e8 <__aeabi_dmul>
 800c128:	a33a      	add	r3, pc, #232	@ (adr r3, 800c214 <__kernel_sin+0x164>)
 800c12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c12e:	f7f4 f8a3 	bl	8000278 <__aeabi_dsub>
 800c132:	4652      	mov	r2, sl
 800c134:	465b      	mov	r3, fp
 800c136:	f7f4 fa57 	bl	80005e8 <__aeabi_dmul>
 800c13a:	a338      	add	r3, pc, #224	@ (adr r3, 800c21c <__kernel_sin+0x16c>)
 800c13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c140:	f7f4 f89c 	bl	800027c <__adddf3>
 800c144:	4606      	mov	r6, r0
 800c146:	460f      	mov	r7, r1
 800c148:	f1b8 0f00 	cmp.w	r8, #0
 800c14c:	d11b      	bne.n	800c186 <__kernel_sin+0xd6>
 800c14e:	4602      	mov	r2, r0
 800c150:	460b      	mov	r3, r1
 800c152:	4650      	mov	r0, sl
 800c154:	4659      	mov	r1, fp
 800c156:	f7f4 fa47 	bl	80005e8 <__aeabi_dmul>
 800c15a:	a325      	add	r3, pc, #148	@ (adr r3, 800c1f0 <__kernel_sin+0x140>)
 800c15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c160:	f7f4 f88a 	bl	8000278 <__aeabi_dsub>
 800c164:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c168:	f7f4 fa3e 	bl	80005e8 <__aeabi_dmul>
 800c16c:	4602      	mov	r2, r0
 800c16e:	460b      	mov	r3, r1
 800c170:	4620      	mov	r0, r4
 800c172:	4629      	mov	r1, r5
 800c174:	f7f4 f882 	bl	800027c <__adddf3>
 800c178:	4604      	mov	r4, r0
 800c17a:	460d      	mov	r5, r1
 800c17c:	ec45 4b10 	vmov	d0, r4, r5
 800c180:	b005      	add	sp, #20
 800c182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c186:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c18a:	4b1b      	ldr	r3, [pc, #108]	@ (800c1f8 <__kernel_sin+0x148>)
 800c18c:	2200      	movs	r2, #0
 800c18e:	f7f4 fa2b 	bl	80005e8 <__aeabi_dmul>
 800c192:	4632      	mov	r2, r6
 800c194:	4680      	mov	r8, r0
 800c196:	4689      	mov	r9, r1
 800c198:	463b      	mov	r3, r7
 800c19a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c19e:	f7f4 fa23 	bl	80005e8 <__aeabi_dmul>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	460b      	mov	r3, r1
 800c1a6:	4640      	mov	r0, r8
 800c1a8:	4649      	mov	r1, r9
 800c1aa:	f7f4 f865 	bl	8000278 <__aeabi_dsub>
 800c1ae:	4652      	mov	r2, sl
 800c1b0:	465b      	mov	r3, fp
 800c1b2:	f7f4 fa19 	bl	80005e8 <__aeabi_dmul>
 800c1b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c1ba:	f7f4 f85d 	bl	8000278 <__aeabi_dsub>
 800c1be:	a30c      	add	r3, pc, #48	@ (adr r3, 800c1f0 <__kernel_sin+0x140>)
 800c1c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1c4:	4606      	mov	r6, r0
 800c1c6:	460f      	mov	r7, r1
 800c1c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c1cc:	f7f4 fa0c 	bl	80005e8 <__aeabi_dmul>
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	460b      	mov	r3, r1
 800c1d4:	4630      	mov	r0, r6
 800c1d6:	4639      	mov	r1, r7
 800c1d8:	f7f4 f850 	bl	800027c <__adddf3>
 800c1dc:	4602      	mov	r2, r0
 800c1de:	460b      	mov	r3, r1
 800c1e0:	4620      	mov	r0, r4
 800c1e2:	4629      	mov	r1, r5
 800c1e4:	f7f4 f848 	bl	8000278 <__aeabi_dsub>
 800c1e8:	e7c6      	b.n	800c178 <__kernel_sin+0xc8>
 800c1ea:	bf00      	nop
 800c1ec:	f3af 8000 	nop.w
 800c1f0:	55555549 	.word	0x55555549
 800c1f4:	3fc55555 	.word	0x3fc55555
 800c1f8:	3fe00000 	.word	0x3fe00000
 800c1fc:	5acfd57c 	.word	0x5acfd57c
 800c200:	3de5d93a 	.word	0x3de5d93a
 800c204:	8a2b9ceb 	.word	0x8a2b9ceb
 800c208:	3e5ae5e6 	.word	0x3e5ae5e6
 800c20c:	57b1fe7d 	.word	0x57b1fe7d
 800c210:	3ec71de3 	.word	0x3ec71de3
 800c214:	19c161d5 	.word	0x19c161d5
 800c218:	3f2a01a0 	.word	0x3f2a01a0
 800c21c:	1110f8a6 	.word	0x1110f8a6
 800c220:	3f811111 	.word	0x3f811111
 800c224:	00000000 	.word	0x00000000

0800c228 <__ieee754_atan2>:
 800c228:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c22c:	ec57 6b11 	vmov	r6, r7, d1
 800c230:	4273      	negs	r3, r6
 800c232:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800c3b0 <__ieee754_atan2+0x188>
 800c236:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800c23a:	4333      	orrs	r3, r6
 800c23c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800c240:	4543      	cmp	r3, r8
 800c242:	ec51 0b10 	vmov	r0, r1, d0
 800c246:	4635      	mov	r5, r6
 800c248:	d809      	bhi.n	800c25e <__ieee754_atan2+0x36>
 800c24a:	4244      	negs	r4, r0
 800c24c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c250:	4304      	orrs	r4, r0
 800c252:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800c256:	4544      	cmp	r4, r8
 800c258:	468e      	mov	lr, r1
 800c25a:	4681      	mov	r9, r0
 800c25c:	d907      	bls.n	800c26e <__ieee754_atan2+0x46>
 800c25e:	4632      	mov	r2, r6
 800c260:	463b      	mov	r3, r7
 800c262:	f7f4 f80b 	bl	800027c <__adddf3>
 800c266:	ec41 0b10 	vmov	d0, r0, r1
 800c26a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c26e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800c272:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800c276:	4334      	orrs	r4, r6
 800c278:	d103      	bne.n	800c282 <__ieee754_atan2+0x5a>
 800c27a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c27e:	f000 ba97 	b.w	800c7b0 <atan>
 800c282:	17bc      	asrs	r4, r7, #30
 800c284:	f004 0402 	and.w	r4, r4, #2
 800c288:	ea53 0909 	orrs.w	r9, r3, r9
 800c28c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800c290:	d107      	bne.n	800c2a2 <__ieee754_atan2+0x7a>
 800c292:	2c02      	cmp	r4, #2
 800c294:	d05f      	beq.n	800c356 <__ieee754_atan2+0x12e>
 800c296:	2c03      	cmp	r4, #3
 800c298:	d1e5      	bne.n	800c266 <__ieee754_atan2+0x3e>
 800c29a:	a143      	add	r1, pc, #268	@ (adr r1, 800c3a8 <__ieee754_atan2+0x180>)
 800c29c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2a0:	e7e1      	b.n	800c266 <__ieee754_atan2+0x3e>
 800c2a2:	4315      	orrs	r5, r2
 800c2a4:	d106      	bne.n	800c2b4 <__ieee754_atan2+0x8c>
 800c2a6:	f1be 0f00 	cmp.w	lr, #0
 800c2aa:	db5f      	blt.n	800c36c <__ieee754_atan2+0x144>
 800c2ac:	a136      	add	r1, pc, #216	@ (adr r1, 800c388 <__ieee754_atan2+0x160>)
 800c2ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c2b2:	e7d8      	b.n	800c266 <__ieee754_atan2+0x3e>
 800c2b4:	4542      	cmp	r2, r8
 800c2b6:	d10f      	bne.n	800c2d8 <__ieee754_atan2+0xb0>
 800c2b8:	4293      	cmp	r3, r2
 800c2ba:	f104 34ff 	add.w	r4, r4, #4294967295
 800c2be:	d107      	bne.n	800c2d0 <__ieee754_atan2+0xa8>
 800c2c0:	2c02      	cmp	r4, #2
 800c2c2:	d84c      	bhi.n	800c35e <__ieee754_atan2+0x136>
 800c2c4:	4b36      	ldr	r3, [pc, #216]	@ (800c3a0 <__ieee754_atan2+0x178>)
 800c2c6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c2ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 800c2ce:	e7ca      	b.n	800c266 <__ieee754_atan2+0x3e>
 800c2d0:	2c02      	cmp	r4, #2
 800c2d2:	d848      	bhi.n	800c366 <__ieee754_atan2+0x13e>
 800c2d4:	4b33      	ldr	r3, [pc, #204]	@ (800c3a4 <__ieee754_atan2+0x17c>)
 800c2d6:	e7f6      	b.n	800c2c6 <__ieee754_atan2+0x9e>
 800c2d8:	4543      	cmp	r3, r8
 800c2da:	d0e4      	beq.n	800c2a6 <__ieee754_atan2+0x7e>
 800c2dc:	1a9b      	subs	r3, r3, r2
 800c2de:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800c2e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800c2e6:	da1e      	bge.n	800c326 <__ieee754_atan2+0xfe>
 800c2e8:	2f00      	cmp	r7, #0
 800c2ea:	da01      	bge.n	800c2f0 <__ieee754_atan2+0xc8>
 800c2ec:	323c      	adds	r2, #60	@ 0x3c
 800c2ee:	db1e      	blt.n	800c32e <__ieee754_atan2+0x106>
 800c2f0:	4632      	mov	r2, r6
 800c2f2:	463b      	mov	r3, r7
 800c2f4:	f7f4 faa2 	bl	800083c <__aeabi_ddiv>
 800c2f8:	ec41 0b10 	vmov	d0, r0, r1
 800c2fc:	f000 fbf0 	bl	800cae0 <fabs>
 800c300:	f000 fa56 	bl	800c7b0 <atan>
 800c304:	ec51 0b10 	vmov	r0, r1, d0
 800c308:	2c01      	cmp	r4, #1
 800c30a:	d013      	beq.n	800c334 <__ieee754_atan2+0x10c>
 800c30c:	2c02      	cmp	r4, #2
 800c30e:	d015      	beq.n	800c33c <__ieee754_atan2+0x114>
 800c310:	2c00      	cmp	r4, #0
 800c312:	d0a8      	beq.n	800c266 <__ieee754_atan2+0x3e>
 800c314:	a318      	add	r3, pc, #96	@ (adr r3, 800c378 <__ieee754_atan2+0x150>)
 800c316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c31a:	f7f3 ffad 	bl	8000278 <__aeabi_dsub>
 800c31e:	a318      	add	r3, pc, #96	@ (adr r3, 800c380 <__ieee754_atan2+0x158>)
 800c320:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c324:	e014      	b.n	800c350 <__ieee754_atan2+0x128>
 800c326:	a118      	add	r1, pc, #96	@ (adr r1, 800c388 <__ieee754_atan2+0x160>)
 800c328:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c32c:	e7ec      	b.n	800c308 <__ieee754_atan2+0xe0>
 800c32e:	2000      	movs	r0, #0
 800c330:	2100      	movs	r1, #0
 800c332:	e7e9      	b.n	800c308 <__ieee754_atan2+0xe0>
 800c334:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c338:	4619      	mov	r1, r3
 800c33a:	e794      	b.n	800c266 <__ieee754_atan2+0x3e>
 800c33c:	a30e      	add	r3, pc, #56	@ (adr r3, 800c378 <__ieee754_atan2+0x150>)
 800c33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c342:	f7f3 ff99 	bl	8000278 <__aeabi_dsub>
 800c346:	4602      	mov	r2, r0
 800c348:	460b      	mov	r3, r1
 800c34a:	a10d      	add	r1, pc, #52	@ (adr r1, 800c380 <__ieee754_atan2+0x158>)
 800c34c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c350:	f7f3 ff92 	bl	8000278 <__aeabi_dsub>
 800c354:	e787      	b.n	800c266 <__ieee754_atan2+0x3e>
 800c356:	a10a      	add	r1, pc, #40	@ (adr r1, 800c380 <__ieee754_atan2+0x158>)
 800c358:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c35c:	e783      	b.n	800c266 <__ieee754_atan2+0x3e>
 800c35e:	a10c      	add	r1, pc, #48	@ (adr r1, 800c390 <__ieee754_atan2+0x168>)
 800c360:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c364:	e77f      	b.n	800c266 <__ieee754_atan2+0x3e>
 800c366:	2000      	movs	r0, #0
 800c368:	2100      	movs	r1, #0
 800c36a:	e77c      	b.n	800c266 <__ieee754_atan2+0x3e>
 800c36c:	a10a      	add	r1, pc, #40	@ (adr r1, 800c398 <__ieee754_atan2+0x170>)
 800c36e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c372:	e778      	b.n	800c266 <__ieee754_atan2+0x3e>
 800c374:	f3af 8000 	nop.w
 800c378:	33145c07 	.word	0x33145c07
 800c37c:	3ca1a626 	.word	0x3ca1a626
 800c380:	54442d18 	.word	0x54442d18
 800c384:	400921fb 	.word	0x400921fb
 800c388:	54442d18 	.word	0x54442d18
 800c38c:	3ff921fb 	.word	0x3ff921fb
 800c390:	54442d18 	.word	0x54442d18
 800c394:	3fe921fb 	.word	0x3fe921fb
 800c398:	54442d18 	.word	0x54442d18
 800c39c:	bff921fb 	.word	0xbff921fb
 800c3a0:	08011128 	.word	0x08011128
 800c3a4:	08011110 	.word	0x08011110
 800c3a8:	54442d18 	.word	0x54442d18
 800c3ac:	c00921fb 	.word	0xc00921fb
 800c3b0:	7ff00000 	.word	0x7ff00000
 800c3b4:	00000000 	.word	0x00000000

0800c3b8 <__ieee754_rem_pio2>:
 800c3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3bc:	ec57 6b10 	vmov	r6, r7, d0
 800c3c0:	4bc5      	ldr	r3, [pc, #788]	@ (800c6d8 <__ieee754_rem_pio2+0x320>)
 800c3c2:	b08d      	sub	sp, #52	@ 0x34
 800c3c4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800c3c8:	4598      	cmp	r8, r3
 800c3ca:	4604      	mov	r4, r0
 800c3cc:	9704      	str	r7, [sp, #16]
 800c3ce:	d807      	bhi.n	800c3e0 <__ieee754_rem_pio2+0x28>
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	ed80 0b00 	vstr	d0, [r0]
 800c3d8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800c3dc:	2500      	movs	r5, #0
 800c3de:	e028      	b.n	800c432 <__ieee754_rem_pio2+0x7a>
 800c3e0:	4bbe      	ldr	r3, [pc, #760]	@ (800c6dc <__ieee754_rem_pio2+0x324>)
 800c3e2:	4598      	cmp	r8, r3
 800c3e4:	d878      	bhi.n	800c4d8 <__ieee754_rem_pio2+0x120>
 800c3e6:	9b04      	ldr	r3, [sp, #16]
 800c3e8:	4dbd      	ldr	r5, [pc, #756]	@ (800c6e0 <__ieee754_rem_pio2+0x328>)
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	4630      	mov	r0, r6
 800c3ee:	a3ac      	add	r3, pc, #688	@ (adr r3, 800c6a0 <__ieee754_rem_pio2+0x2e8>)
 800c3f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3f4:	4639      	mov	r1, r7
 800c3f6:	dd38      	ble.n	800c46a <__ieee754_rem_pio2+0xb2>
 800c3f8:	f7f3 ff3e 	bl	8000278 <__aeabi_dsub>
 800c3fc:	45a8      	cmp	r8, r5
 800c3fe:	4606      	mov	r6, r0
 800c400:	460f      	mov	r7, r1
 800c402:	d01a      	beq.n	800c43a <__ieee754_rem_pio2+0x82>
 800c404:	a3a8      	add	r3, pc, #672	@ (adr r3, 800c6a8 <__ieee754_rem_pio2+0x2f0>)
 800c406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40a:	f7f3 ff35 	bl	8000278 <__aeabi_dsub>
 800c40e:	4602      	mov	r2, r0
 800c410:	460b      	mov	r3, r1
 800c412:	4680      	mov	r8, r0
 800c414:	4689      	mov	r9, r1
 800c416:	4630      	mov	r0, r6
 800c418:	4639      	mov	r1, r7
 800c41a:	f7f3 ff2d 	bl	8000278 <__aeabi_dsub>
 800c41e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800c6a8 <__ieee754_rem_pio2+0x2f0>)
 800c420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c424:	f7f3 ff28 	bl	8000278 <__aeabi_dsub>
 800c428:	e9c4 8900 	strd	r8, r9, [r4]
 800c42c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c430:	2501      	movs	r5, #1
 800c432:	4628      	mov	r0, r5
 800c434:	b00d      	add	sp, #52	@ 0x34
 800c436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c43a:	a39d      	add	r3, pc, #628	@ (adr r3, 800c6b0 <__ieee754_rem_pio2+0x2f8>)
 800c43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c440:	f7f3 ff1a 	bl	8000278 <__aeabi_dsub>
 800c444:	a39c      	add	r3, pc, #624	@ (adr r3, 800c6b8 <__ieee754_rem_pio2+0x300>)
 800c446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c44a:	4606      	mov	r6, r0
 800c44c:	460f      	mov	r7, r1
 800c44e:	f7f3 ff13 	bl	8000278 <__aeabi_dsub>
 800c452:	4602      	mov	r2, r0
 800c454:	460b      	mov	r3, r1
 800c456:	4680      	mov	r8, r0
 800c458:	4689      	mov	r9, r1
 800c45a:	4630      	mov	r0, r6
 800c45c:	4639      	mov	r1, r7
 800c45e:	f7f3 ff0b 	bl	8000278 <__aeabi_dsub>
 800c462:	a395      	add	r3, pc, #596	@ (adr r3, 800c6b8 <__ieee754_rem_pio2+0x300>)
 800c464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c468:	e7dc      	b.n	800c424 <__ieee754_rem_pio2+0x6c>
 800c46a:	f7f3 ff07 	bl	800027c <__adddf3>
 800c46e:	45a8      	cmp	r8, r5
 800c470:	4606      	mov	r6, r0
 800c472:	460f      	mov	r7, r1
 800c474:	d018      	beq.n	800c4a8 <__ieee754_rem_pio2+0xf0>
 800c476:	a38c      	add	r3, pc, #560	@ (adr r3, 800c6a8 <__ieee754_rem_pio2+0x2f0>)
 800c478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c47c:	f7f3 fefe 	bl	800027c <__adddf3>
 800c480:	4602      	mov	r2, r0
 800c482:	460b      	mov	r3, r1
 800c484:	4680      	mov	r8, r0
 800c486:	4689      	mov	r9, r1
 800c488:	4630      	mov	r0, r6
 800c48a:	4639      	mov	r1, r7
 800c48c:	f7f3 fef4 	bl	8000278 <__aeabi_dsub>
 800c490:	a385      	add	r3, pc, #532	@ (adr r3, 800c6a8 <__ieee754_rem_pio2+0x2f0>)
 800c492:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c496:	f7f3 fef1 	bl	800027c <__adddf3>
 800c49a:	f04f 35ff 	mov.w	r5, #4294967295
 800c49e:	e9c4 8900 	strd	r8, r9, [r4]
 800c4a2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c4a6:	e7c4      	b.n	800c432 <__ieee754_rem_pio2+0x7a>
 800c4a8:	a381      	add	r3, pc, #516	@ (adr r3, 800c6b0 <__ieee754_rem_pio2+0x2f8>)
 800c4aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ae:	f7f3 fee5 	bl	800027c <__adddf3>
 800c4b2:	a381      	add	r3, pc, #516	@ (adr r3, 800c6b8 <__ieee754_rem_pio2+0x300>)
 800c4b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4b8:	4606      	mov	r6, r0
 800c4ba:	460f      	mov	r7, r1
 800c4bc:	f7f3 fede 	bl	800027c <__adddf3>
 800c4c0:	4602      	mov	r2, r0
 800c4c2:	460b      	mov	r3, r1
 800c4c4:	4680      	mov	r8, r0
 800c4c6:	4689      	mov	r9, r1
 800c4c8:	4630      	mov	r0, r6
 800c4ca:	4639      	mov	r1, r7
 800c4cc:	f7f3 fed4 	bl	8000278 <__aeabi_dsub>
 800c4d0:	a379      	add	r3, pc, #484	@ (adr r3, 800c6b8 <__ieee754_rem_pio2+0x300>)
 800c4d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4d6:	e7de      	b.n	800c496 <__ieee754_rem_pio2+0xde>
 800c4d8:	4b82      	ldr	r3, [pc, #520]	@ (800c6e4 <__ieee754_rem_pio2+0x32c>)
 800c4da:	4598      	cmp	r8, r3
 800c4dc:	f200 80d1 	bhi.w	800c682 <__ieee754_rem_pio2+0x2ca>
 800c4e0:	f000 fafe 	bl	800cae0 <fabs>
 800c4e4:	ec57 6b10 	vmov	r6, r7, d0
 800c4e8:	a375      	add	r3, pc, #468	@ (adr r3, 800c6c0 <__ieee754_rem_pio2+0x308>)
 800c4ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ee:	4630      	mov	r0, r6
 800c4f0:	4639      	mov	r1, r7
 800c4f2:	f7f4 f879 	bl	80005e8 <__aeabi_dmul>
 800c4f6:	4b7c      	ldr	r3, [pc, #496]	@ (800c6e8 <__ieee754_rem_pio2+0x330>)
 800c4f8:	2200      	movs	r2, #0
 800c4fa:	f7f3 febf 	bl	800027c <__adddf3>
 800c4fe:	f7f4 fb0d 	bl	8000b1c <__aeabi_d2iz>
 800c502:	4605      	mov	r5, r0
 800c504:	f7f4 f806 	bl	8000514 <__aeabi_i2d>
 800c508:	4602      	mov	r2, r0
 800c50a:	460b      	mov	r3, r1
 800c50c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c510:	a363      	add	r3, pc, #396	@ (adr r3, 800c6a0 <__ieee754_rem_pio2+0x2e8>)
 800c512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c516:	f7f4 f867 	bl	80005e8 <__aeabi_dmul>
 800c51a:	4602      	mov	r2, r0
 800c51c:	460b      	mov	r3, r1
 800c51e:	4630      	mov	r0, r6
 800c520:	4639      	mov	r1, r7
 800c522:	f7f3 fea9 	bl	8000278 <__aeabi_dsub>
 800c526:	a360      	add	r3, pc, #384	@ (adr r3, 800c6a8 <__ieee754_rem_pio2+0x2f0>)
 800c528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c52c:	4682      	mov	sl, r0
 800c52e:	468b      	mov	fp, r1
 800c530:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c534:	f7f4 f858 	bl	80005e8 <__aeabi_dmul>
 800c538:	2d1f      	cmp	r5, #31
 800c53a:	4606      	mov	r6, r0
 800c53c:	460f      	mov	r7, r1
 800c53e:	dc0c      	bgt.n	800c55a <__ieee754_rem_pio2+0x1a2>
 800c540:	4b6a      	ldr	r3, [pc, #424]	@ (800c6ec <__ieee754_rem_pio2+0x334>)
 800c542:	1e6a      	subs	r2, r5, #1
 800c544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c548:	4543      	cmp	r3, r8
 800c54a:	d006      	beq.n	800c55a <__ieee754_rem_pio2+0x1a2>
 800c54c:	4632      	mov	r2, r6
 800c54e:	463b      	mov	r3, r7
 800c550:	4650      	mov	r0, sl
 800c552:	4659      	mov	r1, fp
 800c554:	f7f3 fe90 	bl	8000278 <__aeabi_dsub>
 800c558:	e00e      	b.n	800c578 <__ieee754_rem_pio2+0x1c0>
 800c55a:	463b      	mov	r3, r7
 800c55c:	4632      	mov	r2, r6
 800c55e:	4650      	mov	r0, sl
 800c560:	4659      	mov	r1, fp
 800c562:	f7f3 fe89 	bl	8000278 <__aeabi_dsub>
 800c566:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c56a:	9305      	str	r3, [sp, #20]
 800c56c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c570:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800c574:	2b10      	cmp	r3, #16
 800c576:	dc02      	bgt.n	800c57e <__ieee754_rem_pio2+0x1c6>
 800c578:	e9c4 0100 	strd	r0, r1, [r4]
 800c57c:	e039      	b.n	800c5f2 <__ieee754_rem_pio2+0x23a>
 800c57e:	a34c      	add	r3, pc, #304	@ (adr r3, 800c6b0 <__ieee754_rem_pio2+0x2f8>)
 800c580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c584:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c588:	f7f4 f82e 	bl	80005e8 <__aeabi_dmul>
 800c58c:	4606      	mov	r6, r0
 800c58e:	460f      	mov	r7, r1
 800c590:	4602      	mov	r2, r0
 800c592:	460b      	mov	r3, r1
 800c594:	4650      	mov	r0, sl
 800c596:	4659      	mov	r1, fp
 800c598:	f7f3 fe6e 	bl	8000278 <__aeabi_dsub>
 800c59c:	4602      	mov	r2, r0
 800c59e:	460b      	mov	r3, r1
 800c5a0:	4680      	mov	r8, r0
 800c5a2:	4689      	mov	r9, r1
 800c5a4:	4650      	mov	r0, sl
 800c5a6:	4659      	mov	r1, fp
 800c5a8:	f7f3 fe66 	bl	8000278 <__aeabi_dsub>
 800c5ac:	4632      	mov	r2, r6
 800c5ae:	463b      	mov	r3, r7
 800c5b0:	f7f3 fe62 	bl	8000278 <__aeabi_dsub>
 800c5b4:	a340      	add	r3, pc, #256	@ (adr r3, 800c6b8 <__ieee754_rem_pio2+0x300>)
 800c5b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ba:	4606      	mov	r6, r0
 800c5bc:	460f      	mov	r7, r1
 800c5be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5c2:	f7f4 f811 	bl	80005e8 <__aeabi_dmul>
 800c5c6:	4632      	mov	r2, r6
 800c5c8:	463b      	mov	r3, r7
 800c5ca:	f7f3 fe55 	bl	8000278 <__aeabi_dsub>
 800c5ce:	4602      	mov	r2, r0
 800c5d0:	460b      	mov	r3, r1
 800c5d2:	4606      	mov	r6, r0
 800c5d4:	460f      	mov	r7, r1
 800c5d6:	4640      	mov	r0, r8
 800c5d8:	4649      	mov	r1, r9
 800c5da:	f7f3 fe4d 	bl	8000278 <__aeabi_dsub>
 800c5de:	9a05      	ldr	r2, [sp, #20]
 800c5e0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c5e4:	1ad3      	subs	r3, r2, r3
 800c5e6:	2b31      	cmp	r3, #49	@ 0x31
 800c5e8:	dc20      	bgt.n	800c62c <__ieee754_rem_pio2+0x274>
 800c5ea:	e9c4 0100 	strd	r0, r1, [r4]
 800c5ee:	46c2      	mov	sl, r8
 800c5f0:	46cb      	mov	fp, r9
 800c5f2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c5f6:	4650      	mov	r0, sl
 800c5f8:	4642      	mov	r2, r8
 800c5fa:	464b      	mov	r3, r9
 800c5fc:	4659      	mov	r1, fp
 800c5fe:	f7f3 fe3b 	bl	8000278 <__aeabi_dsub>
 800c602:	463b      	mov	r3, r7
 800c604:	4632      	mov	r2, r6
 800c606:	f7f3 fe37 	bl	8000278 <__aeabi_dsub>
 800c60a:	9b04      	ldr	r3, [sp, #16]
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c612:	f6bf af0e 	bge.w	800c432 <__ieee754_rem_pio2+0x7a>
 800c616:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800c61a:	6063      	str	r3, [r4, #4]
 800c61c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c620:	f8c4 8000 	str.w	r8, [r4]
 800c624:	60a0      	str	r0, [r4, #8]
 800c626:	60e3      	str	r3, [r4, #12]
 800c628:	426d      	negs	r5, r5
 800c62a:	e702      	b.n	800c432 <__ieee754_rem_pio2+0x7a>
 800c62c:	a326      	add	r3, pc, #152	@ (adr r3, 800c6c8 <__ieee754_rem_pio2+0x310>)
 800c62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c632:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c636:	f7f3 ffd7 	bl	80005e8 <__aeabi_dmul>
 800c63a:	4606      	mov	r6, r0
 800c63c:	460f      	mov	r7, r1
 800c63e:	4602      	mov	r2, r0
 800c640:	460b      	mov	r3, r1
 800c642:	4640      	mov	r0, r8
 800c644:	4649      	mov	r1, r9
 800c646:	f7f3 fe17 	bl	8000278 <__aeabi_dsub>
 800c64a:	4602      	mov	r2, r0
 800c64c:	460b      	mov	r3, r1
 800c64e:	4682      	mov	sl, r0
 800c650:	468b      	mov	fp, r1
 800c652:	4640      	mov	r0, r8
 800c654:	4649      	mov	r1, r9
 800c656:	f7f3 fe0f 	bl	8000278 <__aeabi_dsub>
 800c65a:	4632      	mov	r2, r6
 800c65c:	463b      	mov	r3, r7
 800c65e:	f7f3 fe0b 	bl	8000278 <__aeabi_dsub>
 800c662:	a31b      	add	r3, pc, #108	@ (adr r3, 800c6d0 <__ieee754_rem_pio2+0x318>)
 800c664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c668:	4606      	mov	r6, r0
 800c66a:	460f      	mov	r7, r1
 800c66c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c670:	f7f3 ffba 	bl	80005e8 <__aeabi_dmul>
 800c674:	4632      	mov	r2, r6
 800c676:	463b      	mov	r3, r7
 800c678:	f7f3 fdfe 	bl	8000278 <__aeabi_dsub>
 800c67c:	4606      	mov	r6, r0
 800c67e:	460f      	mov	r7, r1
 800c680:	e764      	b.n	800c54c <__ieee754_rem_pio2+0x194>
 800c682:	4b1b      	ldr	r3, [pc, #108]	@ (800c6f0 <__ieee754_rem_pio2+0x338>)
 800c684:	4598      	cmp	r8, r3
 800c686:	d935      	bls.n	800c6f4 <__ieee754_rem_pio2+0x33c>
 800c688:	4632      	mov	r2, r6
 800c68a:	463b      	mov	r3, r7
 800c68c:	4630      	mov	r0, r6
 800c68e:	4639      	mov	r1, r7
 800c690:	f7f3 fdf2 	bl	8000278 <__aeabi_dsub>
 800c694:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c698:	e9c4 0100 	strd	r0, r1, [r4]
 800c69c:	e69e      	b.n	800c3dc <__ieee754_rem_pio2+0x24>
 800c69e:	bf00      	nop
 800c6a0:	54400000 	.word	0x54400000
 800c6a4:	3ff921fb 	.word	0x3ff921fb
 800c6a8:	1a626331 	.word	0x1a626331
 800c6ac:	3dd0b461 	.word	0x3dd0b461
 800c6b0:	1a600000 	.word	0x1a600000
 800c6b4:	3dd0b461 	.word	0x3dd0b461
 800c6b8:	2e037073 	.word	0x2e037073
 800c6bc:	3ba3198a 	.word	0x3ba3198a
 800c6c0:	6dc9c883 	.word	0x6dc9c883
 800c6c4:	3fe45f30 	.word	0x3fe45f30
 800c6c8:	2e000000 	.word	0x2e000000
 800c6cc:	3ba3198a 	.word	0x3ba3198a
 800c6d0:	252049c1 	.word	0x252049c1
 800c6d4:	397b839a 	.word	0x397b839a
 800c6d8:	3fe921fb 	.word	0x3fe921fb
 800c6dc:	4002d97b 	.word	0x4002d97b
 800c6e0:	3ff921fb 	.word	0x3ff921fb
 800c6e4:	413921fb 	.word	0x413921fb
 800c6e8:	3fe00000 	.word	0x3fe00000
 800c6ec:	08011140 	.word	0x08011140
 800c6f0:	7fefffff 	.word	0x7fefffff
 800c6f4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800c6f8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800c6fc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800c700:	4630      	mov	r0, r6
 800c702:	460f      	mov	r7, r1
 800c704:	f7f4 fa0a 	bl	8000b1c <__aeabi_d2iz>
 800c708:	f7f3 ff04 	bl	8000514 <__aeabi_i2d>
 800c70c:	4602      	mov	r2, r0
 800c70e:	460b      	mov	r3, r1
 800c710:	4630      	mov	r0, r6
 800c712:	4639      	mov	r1, r7
 800c714:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c718:	f7f3 fdae 	bl	8000278 <__aeabi_dsub>
 800c71c:	4b22      	ldr	r3, [pc, #136]	@ (800c7a8 <__ieee754_rem_pio2+0x3f0>)
 800c71e:	2200      	movs	r2, #0
 800c720:	f7f3 ff62 	bl	80005e8 <__aeabi_dmul>
 800c724:	460f      	mov	r7, r1
 800c726:	4606      	mov	r6, r0
 800c728:	f7f4 f9f8 	bl	8000b1c <__aeabi_d2iz>
 800c72c:	f7f3 fef2 	bl	8000514 <__aeabi_i2d>
 800c730:	4602      	mov	r2, r0
 800c732:	460b      	mov	r3, r1
 800c734:	4630      	mov	r0, r6
 800c736:	4639      	mov	r1, r7
 800c738:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c73c:	f7f3 fd9c 	bl	8000278 <__aeabi_dsub>
 800c740:	4b19      	ldr	r3, [pc, #100]	@ (800c7a8 <__ieee754_rem_pio2+0x3f0>)
 800c742:	2200      	movs	r2, #0
 800c744:	f7f3 ff50 	bl	80005e8 <__aeabi_dmul>
 800c748:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800c74c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800c750:	f04f 0803 	mov.w	r8, #3
 800c754:	2600      	movs	r6, #0
 800c756:	2700      	movs	r7, #0
 800c758:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c75c:	4632      	mov	r2, r6
 800c75e:	463b      	mov	r3, r7
 800c760:	46c2      	mov	sl, r8
 800c762:	f108 38ff 	add.w	r8, r8, #4294967295
 800c766:	f7f4 f9a7 	bl	8000ab8 <__aeabi_dcmpeq>
 800c76a:	2800      	cmp	r0, #0
 800c76c:	d1f4      	bne.n	800c758 <__ieee754_rem_pio2+0x3a0>
 800c76e:	4b0f      	ldr	r3, [pc, #60]	@ (800c7ac <__ieee754_rem_pio2+0x3f4>)
 800c770:	9301      	str	r3, [sp, #4]
 800c772:	2302      	movs	r3, #2
 800c774:	9300      	str	r3, [sp, #0]
 800c776:	462a      	mov	r2, r5
 800c778:	4653      	mov	r3, sl
 800c77a:	4621      	mov	r1, r4
 800c77c:	a806      	add	r0, sp, #24
 800c77e:	f000 fddf 	bl	800d340 <__kernel_rem_pio2>
 800c782:	9b04      	ldr	r3, [sp, #16]
 800c784:	2b00      	cmp	r3, #0
 800c786:	4605      	mov	r5, r0
 800c788:	f6bf ae53 	bge.w	800c432 <__ieee754_rem_pio2+0x7a>
 800c78c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c790:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c794:	e9c4 2300 	strd	r2, r3, [r4]
 800c798:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c79c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c7a0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c7a4:	e740      	b.n	800c628 <__ieee754_rem_pio2+0x270>
 800c7a6:	bf00      	nop
 800c7a8:	41700000 	.word	0x41700000
 800c7ac:	080111c0 	.word	0x080111c0

0800c7b0 <atan>:
 800c7b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7b4:	ec55 4b10 	vmov	r4, r5, d0
 800c7b8:	4bbf      	ldr	r3, [pc, #764]	@ (800cab8 <atan+0x308>)
 800c7ba:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800c7be:	429e      	cmp	r6, r3
 800c7c0:	46ab      	mov	fp, r5
 800c7c2:	d918      	bls.n	800c7f6 <atan+0x46>
 800c7c4:	4bbd      	ldr	r3, [pc, #756]	@ (800cabc <atan+0x30c>)
 800c7c6:	429e      	cmp	r6, r3
 800c7c8:	d801      	bhi.n	800c7ce <atan+0x1e>
 800c7ca:	d109      	bne.n	800c7e0 <atan+0x30>
 800c7cc:	b144      	cbz	r4, 800c7e0 <atan+0x30>
 800c7ce:	4622      	mov	r2, r4
 800c7d0:	462b      	mov	r3, r5
 800c7d2:	4620      	mov	r0, r4
 800c7d4:	4629      	mov	r1, r5
 800c7d6:	f7f3 fd51 	bl	800027c <__adddf3>
 800c7da:	4604      	mov	r4, r0
 800c7dc:	460d      	mov	r5, r1
 800c7de:	e006      	b.n	800c7ee <atan+0x3e>
 800c7e0:	f1bb 0f00 	cmp.w	fp, #0
 800c7e4:	f340 812b 	ble.w	800ca3e <atan+0x28e>
 800c7e8:	a597      	add	r5, pc, #604	@ (adr r5, 800ca48 <atan+0x298>)
 800c7ea:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c7ee:	ec45 4b10 	vmov	d0, r4, r5
 800c7f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7f6:	4bb2      	ldr	r3, [pc, #712]	@ (800cac0 <atan+0x310>)
 800c7f8:	429e      	cmp	r6, r3
 800c7fa:	d813      	bhi.n	800c824 <atan+0x74>
 800c7fc:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800c800:	429e      	cmp	r6, r3
 800c802:	d80c      	bhi.n	800c81e <atan+0x6e>
 800c804:	a392      	add	r3, pc, #584	@ (adr r3, 800ca50 <atan+0x2a0>)
 800c806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c80a:	4620      	mov	r0, r4
 800c80c:	4629      	mov	r1, r5
 800c80e:	f7f3 fd35 	bl	800027c <__adddf3>
 800c812:	4bac      	ldr	r3, [pc, #688]	@ (800cac4 <atan+0x314>)
 800c814:	2200      	movs	r2, #0
 800c816:	f7f4 f977 	bl	8000b08 <__aeabi_dcmpgt>
 800c81a:	2800      	cmp	r0, #0
 800c81c:	d1e7      	bne.n	800c7ee <atan+0x3e>
 800c81e:	f04f 3aff 	mov.w	sl, #4294967295
 800c822:	e029      	b.n	800c878 <atan+0xc8>
 800c824:	f000 f95c 	bl	800cae0 <fabs>
 800c828:	4ba7      	ldr	r3, [pc, #668]	@ (800cac8 <atan+0x318>)
 800c82a:	429e      	cmp	r6, r3
 800c82c:	ec55 4b10 	vmov	r4, r5, d0
 800c830:	f200 80bc 	bhi.w	800c9ac <atan+0x1fc>
 800c834:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800c838:	429e      	cmp	r6, r3
 800c83a:	f200 809e 	bhi.w	800c97a <atan+0x1ca>
 800c83e:	4622      	mov	r2, r4
 800c840:	462b      	mov	r3, r5
 800c842:	4620      	mov	r0, r4
 800c844:	4629      	mov	r1, r5
 800c846:	f7f3 fd19 	bl	800027c <__adddf3>
 800c84a:	4b9e      	ldr	r3, [pc, #632]	@ (800cac4 <atan+0x314>)
 800c84c:	2200      	movs	r2, #0
 800c84e:	f7f3 fd13 	bl	8000278 <__aeabi_dsub>
 800c852:	2200      	movs	r2, #0
 800c854:	4606      	mov	r6, r0
 800c856:	460f      	mov	r7, r1
 800c858:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c85c:	4620      	mov	r0, r4
 800c85e:	4629      	mov	r1, r5
 800c860:	f7f3 fd0c 	bl	800027c <__adddf3>
 800c864:	4602      	mov	r2, r0
 800c866:	460b      	mov	r3, r1
 800c868:	4630      	mov	r0, r6
 800c86a:	4639      	mov	r1, r7
 800c86c:	f7f3 ffe6 	bl	800083c <__aeabi_ddiv>
 800c870:	f04f 0a00 	mov.w	sl, #0
 800c874:	4604      	mov	r4, r0
 800c876:	460d      	mov	r5, r1
 800c878:	4622      	mov	r2, r4
 800c87a:	462b      	mov	r3, r5
 800c87c:	4620      	mov	r0, r4
 800c87e:	4629      	mov	r1, r5
 800c880:	f7f3 feb2 	bl	80005e8 <__aeabi_dmul>
 800c884:	4602      	mov	r2, r0
 800c886:	460b      	mov	r3, r1
 800c888:	4680      	mov	r8, r0
 800c88a:	4689      	mov	r9, r1
 800c88c:	f7f3 feac 	bl	80005e8 <__aeabi_dmul>
 800c890:	a371      	add	r3, pc, #452	@ (adr r3, 800ca58 <atan+0x2a8>)
 800c892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c896:	4606      	mov	r6, r0
 800c898:	460f      	mov	r7, r1
 800c89a:	f7f3 fea5 	bl	80005e8 <__aeabi_dmul>
 800c89e:	a370      	add	r3, pc, #448	@ (adr r3, 800ca60 <atan+0x2b0>)
 800c8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a4:	f7f3 fcea 	bl	800027c <__adddf3>
 800c8a8:	4632      	mov	r2, r6
 800c8aa:	463b      	mov	r3, r7
 800c8ac:	f7f3 fe9c 	bl	80005e8 <__aeabi_dmul>
 800c8b0:	a36d      	add	r3, pc, #436	@ (adr r3, 800ca68 <atan+0x2b8>)
 800c8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b6:	f7f3 fce1 	bl	800027c <__adddf3>
 800c8ba:	4632      	mov	r2, r6
 800c8bc:	463b      	mov	r3, r7
 800c8be:	f7f3 fe93 	bl	80005e8 <__aeabi_dmul>
 800c8c2:	a36b      	add	r3, pc, #428	@ (adr r3, 800ca70 <atan+0x2c0>)
 800c8c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c8:	f7f3 fcd8 	bl	800027c <__adddf3>
 800c8cc:	4632      	mov	r2, r6
 800c8ce:	463b      	mov	r3, r7
 800c8d0:	f7f3 fe8a 	bl	80005e8 <__aeabi_dmul>
 800c8d4:	a368      	add	r3, pc, #416	@ (adr r3, 800ca78 <atan+0x2c8>)
 800c8d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8da:	f7f3 fccf 	bl	800027c <__adddf3>
 800c8de:	4632      	mov	r2, r6
 800c8e0:	463b      	mov	r3, r7
 800c8e2:	f7f3 fe81 	bl	80005e8 <__aeabi_dmul>
 800c8e6:	a366      	add	r3, pc, #408	@ (adr r3, 800ca80 <atan+0x2d0>)
 800c8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ec:	f7f3 fcc6 	bl	800027c <__adddf3>
 800c8f0:	4642      	mov	r2, r8
 800c8f2:	464b      	mov	r3, r9
 800c8f4:	f7f3 fe78 	bl	80005e8 <__aeabi_dmul>
 800c8f8:	a363      	add	r3, pc, #396	@ (adr r3, 800ca88 <atan+0x2d8>)
 800c8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8fe:	4680      	mov	r8, r0
 800c900:	4689      	mov	r9, r1
 800c902:	4630      	mov	r0, r6
 800c904:	4639      	mov	r1, r7
 800c906:	f7f3 fe6f 	bl	80005e8 <__aeabi_dmul>
 800c90a:	a361      	add	r3, pc, #388	@ (adr r3, 800ca90 <atan+0x2e0>)
 800c90c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c910:	f7f3 fcb2 	bl	8000278 <__aeabi_dsub>
 800c914:	4632      	mov	r2, r6
 800c916:	463b      	mov	r3, r7
 800c918:	f7f3 fe66 	bl	80005e8 <__aeabi_dmul>
 800c91c:	a35e      	add	r3, pc, #376	@ (adr r3, 800ca98 <atan+0x2e8>)
 800c91e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c922:	f7f3 fca9 	bl	8000278 <__aeabi_dsub>
 800c926:	4632      	mov	r2, r6
 800c928:	463b      	mov	r3, r7
 800c92a:	f7f3 fe5d 	bl	80005e8 <__aeabi_dmul>
 800c92e:	a35c      	add	r3, pc, #368	@ (adr r3, 800caa0 <atan+0x2f0>)
 800c930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c934:	f7f3 fca0 	bl	8000278 <__aeabi_dsub>
 800c938:	4632      	mov	r2, r6
 800c93a:	463b      	mov	r3, r7
 800c93c:	f7f3 fe54 	bl	80005e8 <__aeabi_dmul>
 800c940:	a359      	add	r3, pc, #356	@ (adr r3, 800caa8 <atan+0x2f8>)
 800c942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c946:	f7f3 fc97 	bl	8000278 <__aeabi_dsub>
 800c94a:	4632      	mov	r2, r6
 800c94c:	463b      	mov	r3, r7
 800c94e:	f7f3 fe4b 	bl	80005e8 <__aeabi_dmul>
 800c952:	4602      	mov	r2, r0
 800c954:	460b      	mov	r3, r1
 800c956:	4640      	mov	r0, r8
 800c958:	4649      	mov	r1, r9
 800c95a:	f7f3 fc8f 	bl	800027c <__adddf3>
 800c95e:	4622      	mov	r2, r4
 800c960:	462b      	mov	r3, r5
 800c962:	f7f3 fe41 	bl	80005e8 <__aeabi_dmul>
 800c966:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c96a:	4602      	mov	r2, r0
 800c96c:	460b      	mov	r3, r1
 800c96e:	d148      	bne.n	800ca02 <atan+0x252>
 800c970:	4620      	mov	r0, r4
 800c972:	4629      	mov	r1, r5
 800c974:	f7f3 fc80 	bl	8000278 <__aeabi_dsub>
 800c978:	e72f      	b.n	800c7da <atan+0x2a>
 800c97a:	4b52      	ldr	r3, [pc, #328]	@ (800cac4 <atan+0x314>)
 800c97c:	2200      	movs	r2, #0
 800c97e:	4620      	mov	r0, r4
 800c980:	4629      	mov	r1, r5
 800c982:	f7f3 fc79 	bl	8000278 <__aeabi_dsub>
 800c986:	4b4f      	ldr	r3, [pc, #316]	@ (800cac4 <atan+0x314>)
 800c988:	4606      	mov	r6, r0
 800c98a:	460f      	mov	r7, r1
 800c98c:	2200      	movs	r2, #0
 800c98e:	4620      	mov	r0, r4
 800c990:	4629      	mov	r1, r5
 800c992:	f7f3 fc73 	bl	800027c <__adddf3>
 800c996:	4602      	mov	r2, r0
 800c998:	460b      	mov	r3, r1
 800c99a:	4630      	mov	r0, r6
 800c99c:	4639      	mov	r1, r7
 800c99e:	f7f3 ff4d 	bl	800083c <__aeabi_ddiv>
 800c9a2:	f04f 0a01 	mov.w	sl, #1
 800c9a6:	4604      	mov	r4, r0
 800c9a8:	460d      	mov	r5, r1
 800c9aa:	e765      	b.n	800c878 <atan+0xc8>
 800c9ac:	4b47      	ldr	r3, [pc, #284]	@ (800cacc <atan+0x31c>)
 800c9ae:	429e      	cmp	r6, r3
 800c9b0:	d21c      	bcs.n	800c9ec <atan+0x23c>
 800c9b2:	4b47      	ldr	r3, [pc, #284]	@ (800cad0 <atan+0x320>)
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	4620      	mov	r0, r4
 800c9b8:	4629      	mov	r1, r5
 800c9ba:	f7f3 fc5d 	bl	8000278 <__aeabi_dsub>
 800c9be:	4b44      	ldr	r3, [pc, #272]	@ (800cad0 <atan+0x320>)
 800c9c0:	4606      	mov	r6, r0
 800c9c2:	460f      	mov	r7, r1
 800c9c4:	2200      	movs	r2, #0
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	4629      	mov	r1, r5
 800c9ca:	f7f3 fe0d 	bl	80005e8 <__aeabi_dmul>
 800c9ce:	4b3d      	ldr	r3, [pc, #244]	@ (800cac4 <atan+0x314>)
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	f7f3 fc53 	bl	800027c <__adddf3>
 800c9d6:	4602      	mov	r2, r0
 800c9d8:	460b      	mov	r3, r1
 800c9da:	4630      	mov	r0, r6
 800c9dc:	4639      	mov	r1, r7
 800c9de:	f7f3 ff2d 	bl	800083c <__aeabi_ddiv>
 800c9e2:	f04f 0a02 	mov.w	sl, #2
 800c9e6:	4604      	mov	r4, r0
 800c9e8:	460d      	mov	r5, r1
 800c9ea:	e745      	b.n	800c878 <atan+0xc8>
 800c9ec:	4622      	mov	r2, r4
 800c9ee:	462b      	mov	r3, r5
 800c9f0:	4938      	ldr	r1, [pc, #224]	@ (800cad4 <atan+0x324>)
 800c9f2:	2000      	movs	r0, #0
 800c9f4:	f7f3 ff22 	bl	800083c <__aeabi_ddiv>
 800c9f8:	f04f 0a03 	mov.w	sl, #3
 800c9fc:	4604      	mov	r4, r0
 800c9fe:	460d      	mov	r5, r1
 800ca00:	e73a      	b.n	800c878 <atan+0xc8>
 800ca02:	4b35      	ldr	r3, [pc, #212]	@ (800cad8 <atan+0x328>)
 800ca04:	4e35      	ldr	r6, [pc, #212]	@ (800cadc <atan+0x32c>)
 800ca06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ca0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca0e:	f7f3 fc33 	bl	8000278 <__aeabi_dsub>
 800ca12:	4622      	mov	r2, r4
 800ca14:	462b      	mov	r3, r5
 800ca16:	f7f3 fc2f 	bl	8000278 <__aeabi_dsub>
 800ca1a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ca1e:	4602      	mov	r2, r0
 800ca20:	460b      	mov	r3, r1
 800ca22:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ca26:	f7f3 fc27 	bl	8000278 <__aeabi_dsub>
 800ca2a:	f1bb 0f00 	cmp.w	fp, #0
 800ca2e:	4604      	mov	r4, r0
 800ca30:	460d      	mov	r5, r1
 800ca32:	f6bf aedc 	bge.w	800c7ee <atan+0x3e>
 800ca36:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ca3a:	461d      	mov	r5, r3
 800ca3c:	e6d7      	b.n	800c7ee <atan+0x3e>
 800ca3e:	a51c      	add	r5, pc, #112	@ (adr r5, 800cab0 <atan+0x300>)
 800ca40:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ca44:	e6d3      	b.n	800c7ee <atan+0x3e>
 800ca46:	bf00      	nop
 800ca48:	54442d18 	.word	0x54442d18
 800ca4c:	3ff921fb 	.word	0x3ff921fb
 800ca50:	8800759c 	.word	0x8800759c
 800ca54:	7e37e43c 	.word	0x7e37e43c
 800ca58:	e322da11 	.word	0xe322da11
 800ca5c:	3f90ad3a 	.word	0x3f90ad3a
 800ca60:	24760deb 	.word	0x24760deb
 800ca64:	3fa97b4b 	.word	0x3fa97b4b
 800ca68:	a0d03d51 	.word	0xa0d03d51
 800ca6c:	3fb10d66 	.word	0x3fb10d66
 800ca70:	c54c206e 	.word	0xc54c206e
 800ca74:	3fb745cd 	.word	0x3fb745cd
 800ca78:	920083ff 	.word	0x920083ff
 800ca7c:	3fc24924 	.word	0x3fc24924
 800ca80:	5555550d 	.word	0x5555550d
 800ca84:	3fd55555 	.word	0x3fd55555
 800ca88:	2c6a6c2f 	.word	0x2c6a6c2f
 800ca8c:	bfa2b444 	.word	0xbfa2b444
 800ca90:	52defd9a 	.word	0x52defd9a
 800ca94:	3fadde2d 	.word	0x3fadde2d
 800ca98:	af749a6d 	.word	0xaf749a6d
 800ca9c:	3fb3b0f2 	.word	0x3fb3b0f2
 800caa0:	fe231671 	.word	0xfe231671
 800caa4:	3fbc71c6 	.word	0x3fbc71c6
 800caa8:	9998ebc4 	.word	0x9998ebc4
 800caac:	3fc99999 	.word	0x3fc99999
 800cab0:	54442d18 	.word	0x54442d18
 800cab4:	bff921fb 	.word	0xbff921fb
 800cab8:	440fffff 	.word	0x440fffff
 800cabc:	7ff00000 	.word	0x7ff00000
 800cac0:	3fdbffff 	.word	0x3fdbffff
 800cac4:	3ff00000 	.word	0x3ff00000
 800cac8:	3ff2ffff 	.word	0x3ff2ffff
 800cacc:	40038000 	.word	0x40038000
 800cad0:	3ff80000 	.word	0x3ff80000
 800cad4:	bff00000 	.word	0xbff00000
 800cad8:	080112c8 	.word	0x080112c8
 800cadc:	080112e8 	.word	0x080112e8

0800cae0 <fabs>:
 800cae0:	ec51 0b10 	vmov	r0, r1, d0
 800cae4:	4602      	mov	r2, r0
 800cae6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800caea:	ec43 2b10 	vmov	d0, r2, r3
 800caee:	4770      	bx	lr

0800caf0 <__kernel_cosf>:
 800caf0:	ee10 3a10 	vmov	r3, s0
 800caf4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800caf8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800cafc:	eef0 6a40 	vmov.f32	s13, s0
 800cb00:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800cb04:	d204      	bcs.n	800cb10 <__kernel_cosf+0x20>
 800cb06:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800cb0a:	ee17 2a90 	vmov	r2, s15
 800cb0e:	b342      	cbz	r2, 800cb62 <__kernel_cosf+0x72>
 800cb10:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800cb14:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800cb80 <__kernel_cosf+0x90>
 800cb18:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800cb84 <__kernel_cosf+0x94>
 800cb1c:	4a1a      	ldr	r2, [pc, #104]	@ (800cb88 <__kernel_cosf+0x98>)
 800cb1e:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cb22:	4293      	cmp	r3, r2
 800cb24:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800cb8c <__kernel_cosf+0x9c>
 800cb28:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cb2c:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800cb90 <__kernel_cosf+0xa0>
 800cb30:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cb34:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800cb94 <__kernel_cosf+0xa4>
 800cb38:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cb3c:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800cb98 <__kernel_cosf+0xa8>
 800cb40:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cb44:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800cb48:	ee26 6a07 	vmul.f32	s12, s12, s14
 800cb4c:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cb50:	eee7 0a06 	vfma.f32	s1, s14, s12
 800cb54:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cb58:	d804      	bhi.n	800cb64 <__kernel_cosf+0x74>
 800cb5a:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800cb5e:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cb62:	4770      	bx	lr
 800cb64:	4a0d      	ldr	r2, [pc, #52]	@ (800cb9c <__kernel_cosf+0xac>)
 800cb66:	4293      	cmp	r3, r2
 800cb68:	bf9a      	itte	ls
 800cb6a:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800cb6e:	ee07 3a10 	vmovls	s14, r3
 800cb72:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800cb76:	ee30 0a47 	vsub.f32	s0, s0, s14
 800cb7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cb7e:	e7ec      	b.n	800cb5a <__kernel_cosf+0x6a>
 800cb80:	ad47d74e 	.word	0xad47d74e
 800cb84:	310f74f6 	.word	0x310f74f6
 800cb88:	3e999999 	.word	0x3e999999
 800cb8c:	b493f27c 	.word	0xb493f27c
 800cb90:	37d00d01 	.word	0x37d00d01
 800cb94:	bab60b61 	.word	0xbab60b61
 800cb98:	3d2aaaab 	.word	0x3d2aaaab
 800cb9c:	3f480000 	.word	0x3f480000

0800cba0 <__kernel_sinf>:
 800cba0:	ee10 3a10 	vmov	r3, s0
 800cba4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cba8:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800cbac:	d204      	bcs.n	800cbb8 <__kernel_sinf+0x18>
 800cbae:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800cbb2:	ee17 3a90 	vmov	r3, s15
 800cbb6:	b35b      	cbz	r3, 800cc10 <__kernel_sinf+0x70>
 800cbb8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cbbc:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800cc14 <__kernel_sinf+0x74>
 800cbc0:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800cc18 <__kernel_sinf+0x78>
 800cbc4:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cbc8:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800cc1c <__kernel_sinf+0x7c>
 800cbcc:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cbd0:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800cc20 <__kernel_sinf+0x80>
 800cbd4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800cbd8:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800cc24 <__kernel_sinf+0x84>
 800cbdc:	ee60 6a07 	vmul.f32	s13, s0, s14
 800cbe0:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cbe4:	b930      	cbnz	r0, 800cbf4 <__kernel_sinf+0x54>
 800cbe6:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800cc28 <__kernel_sinf+0x88>
 800cbea:	eea7 6a27 	vfma.f32	s12, s14, s15
 800cbee:	eea6 0a26 	vfma.f32	s0, s12, s13
 800cbf2:	4770      	bx	lr
 800cbf4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800cbf8:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800cbfc:	eee0 7a86 	vfma.f32	s15, s1, s12
 800cc00:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800cc04:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800cc2c <__kernel_sinf+0x8c>
 800cc08:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800cc0c:	ee30 0a60 	vsub.f32	s0, s0, s1
 800cc10:	4770      	bx	lr
 800cc12:	bf00      	nop
 800cc14:	2f2ec9d3 	.word	0x2f2ec9d3
 800cc18:	b2d72f34 	.word	0xb2d72f34
 800cc1c:	3638ef1b 	.word	0x3638ef1b
 800cc20:	b9500d01 	.word	0xb9500d01
 800cc24:	3c088889 	.word	0x3c088889
 800cc28:	be2aaaab 	.word	0xbe2aaaab
 800cc2c:	3e2aaaab 	.word	0x3e2aaaab

0800cc30 <__ieee754_asinf>:
 800cc30:	b538      	push	{r3, r4, r5, lr}
 800cc32:	ee10 5a10 	vmov	r5, s0
 800cc36:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800cc3a:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800cc3e:	ed2d 8b04 	vpush	{d8-d9}
 800cc42:	d10c      	bne.n	800cc5e <__ieee754_asinf+0x2e>
 800cc44:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800cdb8 <__ieee754_asinf+0x188>
 800cc48:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800cdbc <__ieee754_asinf+0x18c>
 800cc4c:	ee60 7a27 	vmul.f32	s15, s0, s15
 800cc50:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cc54:	eeb0 0a67 	vmov.f32	s0, s15
 800cc58:	ecbd 8b04 	vpop	{d8-d9}
 800cc5c:	bd38      	pop	{r3, r4, r5, pc}
 800cc5e:	d904      	bls.n	800cc6a <__ieee754_asinf+0x3a>
 800cc60:	ee70 7a40 	vsub.f32	s15, s0, s0
 800cc64:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800cc68:	e7f6      	b.n	800cc58 <__ieee754_asinf+0x28>
 800cc6a:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800cc6e:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800cc72:	d20b      	bcs.n	800cc8c <__ieee754_asinf+0x5c>
 800cc74:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800cc78:	d252      	bcs.n	800cd20 <__ieee754_asinf+0xf0>
 800cc7a:	eddf 7a51 	vldr	s15, [pc, #324]	@ 800cdc0 <__ieee754_asinf+0x190>
 800cc7e:	ee70 7a27 	vadd.f32	s15, s0, s15
 800cc82:	eef4 7ae8 	vcmpe.f32	s15, s17
 800cc86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc8a:	dce5      	bgt.n	800cc58 <__ieee754_asinf+0x28>
 800cc8c:	f7ff f8e4 	bl	800be58 <fabsf>
 800cc90:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800cc94:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cc98:	ee28 8a27 	vmul.f32	s16, s16, s15
 800cc9c:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800cdc4 <__ieee754_asinf+0x194>
 800cca0:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800cdc8 <__ieee754_asinf+0x198>
 800cca4:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 800cdcc <__ieee754_asinf+0x19c>
 800cca8:	eea8 7a27 	vfma.f32	s14, s16, s15
 800ccac:	eddf 7a48 	vldr	s15, [pc, #288]	@ 800cdd0 <__ieee754_asinf+0x1a0>
 800ccb0:	eee7 7a08 	vfma.f32	s15, s14, s16
 800ccb4:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800cdd4 <__ieee754_asinf+0x1a4>
 800ccb8:	eea7 7a88 	vfma.f32	s14, s15, s16
 800ccbc:	eddf 7a46 	vldr	s15, [pc, #280]	@ 800cdd8 <__ieee754_asinf+0x1a8>
 800ccc0:	eee7 7a08 	vfma.f32	s15, s14, s16
 800ccc4:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 800cddc <__ieee754_asinf+0x1ac>
 800ccc8:	eea7 9a88 	vfma.f32	s18, s15, s16
 800cccc:	eddf 7a44 	vldr	s15, [pc, #272]	@ 800cde0 <__ieee754_asinf+0x1b0>
 800ccd0:	eee8 7a07 	vfma.f32	s15, s16, s14
 800ccd4:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 800cde4 <__ieee754_asinf+0x1b4>
 800ccd8:	eea7 7a88 	vfma.f32	s14, s15, s16
 800ccdc:	eddf 7a42 	vldr	s15, [pc, #264]	@ 800cde8 <__ieee754_asinf+0x1b8>
 800cce0:	eee7 7a08 	vfma.f32	s15, s14, s16
 800cce4:	eeb0 0a48 	vmov.f32	s0, s16
 800cce8:	eee7 8a88 	vfma.f32	s17, s15, s16
 800ccec:	f7ff f914 	bl	800bf18 <__ieee754_sqrtf>
 800ccf0:	4b3e      	ldr	r3, [pc, #248]	@ (800cdec <__ieee754_asinf+0x1bc>)
 800ccf2:	ee29 9a08 	vmul.f32	s18, s18, s16
 800ccf6:	429c      	cmp	r4, r3
 800ccf8:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800ccfc:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800cd00:	d93d      	bls.n	800cd7e <__ieee754_asinf+0x14e>
 800cd02:	eea0 0a06 	vfma.f32	s0, s0, s12
 800cd06:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 800cdf0 <__ieee754_asinf+0x1c0>
 800cd0a:	eee0 7a26 	vfma.f32	s15, s0, s13
 800cd0e:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 800cdbc <__ieee754_asinf+0x18c>
 800cd12:	ee30 0a67 	vsub.f32	s0, s0, s15
 800cd16:	2d00      	cmp	r5, #0
 800cd18:	bfd8      	it	le
 800cd1a:	eeb1 0a40 	vnegle.f32	s0, s0
 800cd1e:	e79b      	b.n	800cc58 <__ieee754_asinf+0x28>
 800cd20:	ee60 7a00 	vmul.f32	s15, s0, s0
 800cd24:	eddf 6a28 	vldr	s13, [pc, #160]	@ 800cdc8 <__ieee754_asinf+0x198>
 800cd28:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800cdc4 <__ieee754_asinf+0x194>
 800cd2c:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 800cddc <__ieee754_asinf+0x1ac>
 800cd30:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800cd34:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800cdd0 <__ieee754_asinf+0x1a0>
 800cd38:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cd3c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 800cdd4 <__ieee754_asinf+0x1a4>
 800cd40:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800cd44:	eddf 6a24 	vldr	s13, [pc, #144]	@ 800cdd8 <__ieee754_asinf+0x1a8>
 800cd48:	eee7 6a27 	vfma.f32	s13, s14, s15
 800cd4c:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 800cdcc <__ieee754_asinf+0x19c>
 800cd50:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800cd54:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800cde0 <__ieee754_asinf+0x1b0>
 800cd58:	eee7 6a86 	vfma.f32	s13, s15, s12
 800cd5c:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 800cde4 <__ieee754_asinf+0x1b4>
 800cd60:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800cd64:	eddf 6a20 	vldr	s13, [pc, #128]	@ 800cde8 <__ieee754_asinf+0x1b8>
 800cd68:	eee6 6a27 	vfma.f32	s13, s12, s15
 800cd6c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cd70:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800cd74:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800cd78:	eea0 0a27 	vfma.f32	s0, s0, s15
 800cd7c:	e76c      	b.n	800cc58 <__ieee754_asinf+0x28>
 800cd7e:	ee10 3a10 	vmov	r3, s0
 800cd82:	f36f 030b 	bfc	r3, #0, #12
 800cd86:	ee07 3a10 	vmov	s14, r3
 800cd8a:	eea7 8a47 	vfms.f32	s16, s14, s14
 800cd8e:	ee70 5a00 	vadd.f32	s11, s0, s0
 800cd92:	ee30 0a07 	vadd.f32	s0, s0, s14
 800cd96:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800cdb8 <__ieee754_asinf+0x188>
 800cd9a:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800cd9e:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800cdf4 <__ieee754_asinf+0x1c4>
 800cda2:	eee5 7a66 	vfms.f32	s15, s10, s13
 800cda6:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800cdaa:	eeb0 6a40 	vmov.f32	s12, s0
 800cdae:	eea7 6a66 	vfms.f32	s12, s14, s13
 800cdb2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800cdb6:	e7ac      	b.n	800cd12 <__ieee754_asinf+0xe2>
 800cdb8:	b33bbd2e 	.word	0xb33bbd2e
 800cdbc:	3fc90fdb 	.word	0x3fc90fdb
 800cdc0:	7149f2ca 	.word	0x7149f2ca
 800cdc4:	3a4f7f04 	.word	0x3a4f7f04
 800cdc8:	3811ef08 	.word	0x3811ef08
 800cdcc:	3e2aaaab 	.word	0x3e2aaaab
 800cdd0:	bd241146 	.word	0xbd241146
 800cdd4:	3e4e0aa8 	.word	0x3e4e0aa8
 800cdd8:	bea6b090 	.word	0xbea6b090
 800cddc:	3d9dc62e 	.word	0x3d9dc62e
 800cde0:	bf303361 	.word	0xbf303361
 800cde4:	4001572d 	.word	0x4001572d
 800cde8:	c019d139 	.word	0xc019d139
 800cdec:	3f799999 	.word	0x3f799999
 800cdf0:	333bbd2e 	.word	0x333bbd2e
 800cdf4:	3f490fdb 	.word	0x3f490fdb

0800cdf8 <__ieee754_atan2f>:
 800cdf8:	ee10 2a90 	vmov	r2, s1
 800cdfc:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800ce00:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ce04:	b510      	push	{r4, lr}
 800ce06:	eef0 7a40 	vmov.f32	s15, s0
 800ce0a:	d806      	bhi.n	800ce1a <__ieee754_atan2f+0x22>
 800ce0c:	ee10 0a10 	vmov	r0, s0
 800ce10:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800ce14:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ce18:	d904      	bls.n	800ce24 <__ieee754_atan2f+0x2c>
 800ce1a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800ce1e:	eeb0 0a67 	vmov.f32	s0, s15
 800ce22:	bd10      	pop	{r4, pc}
 800ce24:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800ce28:	d103      	bne.n	800ce32 <__ieee754_atan2f+0x3a>
 800ce2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce2e:	f000 b9b3 	b.w	800d198 <atanf>
 800ce32:	1794      	asrs	r4, r2, #30
 800ce34:	f004 0402 	and.w	r4, r4, #2
 800ce38:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800ce3c:	b943      	cbnz	r3, 800ce50 <__ieee754_atan2f+0x58>
 800ce3e:	2c02      	cmp	r4, #2
 800ce40:	d05e      	beq.n	800cf00 <__ieee754_atan2f+0x108>
 800ce42:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800cf14 <__ieee754_atan2f+0x11c>
 800ce46:	2c03      	cmp	r4, #3
 800ce48:	bf08      	it	eq
 800ce4a:	eef0 7a47 	vmoveq.f32	s15, s14
 800ce4e:	e7e6      	b.n	800ce1e <__ieee754_atan2f+0x26>
 800ce50:	b941      	cbnz	r1, 800ce64 <__ieee754_atan2f+0x6c>
 800ce52:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800cf18 <__ieee754_atan2f+0x120>
 800ce56:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800cf1c <__ieee754_atan2f+0x124>
 800ce5a:	2800      	cmp	r0, #0
 800ce5c:	bfa8      	it	ge
 800ce5e:	eef0 7a47 	vmovge.f32	s15, s14
 800ce62:	e7dc      	b.n	800ce1e <__ieee754_atan2f+0x26>
 800ce64:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800ce68:	d110      	bne.n	800ce8c <__ieee754_atan2f+0x94>
 800ce6a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ce6e:	f104 34ff 	add.w	r4, r4, #4294967295
 800ce72:	d107      	bne.n	800ce84 <__ieee754_atan2f+0x8c>
 800ce74:	2c02      	cmp	r4, #2
 800ce76:	d846      	bhi.n	800cf06 <__ieee754_atan2f+0x10e>
 800ce78:	4b29      	ldr	r3, [pc, #164]	@ (800cf20 <__ieee754_atan2f+0x128>)
 800ce7a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ce7e:	edd3 7a00 	vldr	s15, [r3]
 800ce82:	e7cc      	b.n	800ce1e <__ieee754_atan2f+0x26>
 800ce84:	2c02      	cmp	r4, #2
 800ce86:	d841      	bhi.n	800cf0c <__ieee754_atan2f+0x114>
 800ce88:	4b26      	ldr	r3, [pc, #152]	@ (800cf24 <__ieee754_atan2f+0x12c>)
 800ce8a:	e7f6      	b.n	800ce7a <__ieee754_atan2f+0x82>
 800ce8c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ce90:	d0df      	beq.n	800ce52 <__ieee754_atan2f+0x5a>
 800ce92:	1a5b      	subs	r3, r3, r1
 800ce94:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800ce98:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800ce9c:	da1a      	bge.n	800ced4 <__ieee754_atan2f+0xdc>
 800ce9e:	2a00      	cmp	r2, #0
 800cea0:	da01      	bge.n	800cea6 <__ieee754_atan2f+0xae>
 800cea2:	313c      	adds	r1, #60	@ 0x3c
 800cea4:	db19      	blt.n	800ceda <__ieee754_atan2f+0xe2>
 800cea6:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800ceaa:	f7fe ffd5 	bl	800be58 <fabsf>
 800ceae:	f000 f973 	bl	800d198 <atanf>
 800ceb2:	eef0 7a40 	vmov.f32	s15, s0
 800ceb6:	2c01      	cmp	r4, #1
 800ceb8:	d012      	beq.n	800cee0 <__ieee754_atan2f+0xe8>
 800ceba:	2c02      	cmp	r4, #2
 800cebc:	d017      	beq.n	800ceee <__ieee754_atan2f+0xf6>
 800cebe:	2c00      	cmp	r4, #0
 800cec0:	d0ad      	beq.n	800ce1e <__ieee754_atan2f+0x26>
 800cec2:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800cf28 <__ieee754_atan2f+0x130>
 800cec6:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ceca:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800cf2c <__ieee754_atan2f+0x134>
 800cece:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ced2:	e7a4      	b.n	800ce1e <__ieee754_atan2f+0x26>
 800ced4:	eddf 7a11 	vldr	s15, [pc, #68]	@ 800cf1c <__ieee754_atan2f+0x124>
 800ced8:	e7ed      	b.n	800ceb6 <__ieee754_atan2f+0xbe>
 800ceda:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800cf30 <__ieee754_atan2f+0x138>
 800cede:	e7ea      	b.n	800ceb6 <__ieee754_atan2f+0xbe>
 800cee0:	ee17 3a90 	vmov	r3, s15
 800cee4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800cee8:	ee07 3a90 	vmov	s15, r3
 800ceec:	e797      	b.n	800ce1e <__ieee754_atan2f+0x26>
 800ceee:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800cf28 <__ieee754_atan2f+0x130>
 800cef2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cef6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800cf2c <__ieee754_atan2f+0x134>
 800cefa:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cefe:	e78e      	b.n	800ce1e <__ieee754_atan2f+0x26>
 800cf00:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800cf2c <__ieee754_atan2f+0x134>
 800cf04:	e78b      	b.n	800ce1e <__ieee754_atan2f+0x26>
 800cf06:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800cf34 <__ieee754_atan2f+0x13c>
 800cf0a:	e788      	b.n	800ce1e <__ieee754_atan2f+0x26>
 800cf0c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800cf30 <__ieee754_atan2f+0x138>
 800cf10:	e785      	b.n	800ce1e <__ieee754_atan2f+0x26>
 800cf12:	bf00      	nop
 800cf14:	c0490fdb 	.word	0xc0490fdb
 800cf18:	bfc90fdb 	.word	0xbfc90fdb
 800cf1c:	3fc90fdb 	.word	0x3fc90fdb
 800cf20:	08011314 	.word	0x08011314
 800cf24:	08011308 	.word	0x08011308
 800cf28:	33bbbd2e 	.word	0x33bbbd2e
 800cf2c:	40490fdb 	.word	0x40490fdb
 800cf30:	00000000 	.word	0x00000000
 800cf34:	3f490fdb 	.word	0x3f490fdb

0800cf38 <__ieee754_rem_pio2f>:
 800cf38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cf3a:	ee10 6a10 	vmov	r6, s0
 800cf3e:	4b88      	ldr	r3, [pc, #544]	@ (800d160 <__ieee754_rem_pio2f+0x228>)
 800cf40:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800cf44:	429d      	cmp	r5, r3
 800cf46:	b087      	sub	sp, #28
 800cf48:	4604      	mov	r4, r0
 800cf4a:	d805      	bhi.n	800cf58 <__ieee754_rem_pio2f+0x20>
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	ed80 0a00 	vstr	s0, [r0]
 800cf52:	6043      	str	r3, [r0, #4]
 800cf54:	2000      	movs	r0, #0
 800cf56:	e022      	b.n	800cf9e <__ieee754_rem_pio2f+0x66>
 800cf58:	4b82      	ldr	r3, [pc, #520]	@ (800d164 <__ieee754_rem_pio2f+0x22c>)
 800cf5a:	429d      	cmp	r5, r3
 800cf5c:	d83a      	bhi.n	800cfd4 <__ieee754_rem_pio2f+0x9c>
 800cf5e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800cf62:	2e00      	cmp	r6, #0
 800cf64:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800d168 <__ieee754_rem_pio2f+0x230>
 800cf68:	4a80      	ldr	r2, [pc, #512]	@ (800d16c <__ieee754_rem_pio2f+0x234>)
 800cf6a:	f023 030f 	bic.w	r3, r3, #15
 800cf6e:	dd18      	ble.n	800cfa2 <__ieee754_rem_pio2f+0x6a>
 800cf70:	4293      	cmp	r3, r2
 800cf72:	ee70 7a47 	vsub.f32	s15, s0, s14
 800cf76:	bf09      	itett	eq
 800cf78:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800d170 <__ieee754_rem_pio2f+0x238>
 800cf7c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800d174 <__ieee754_rem_pio2f+0x23c>
 800cf80:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800d178 <__ieee754_rem_pio2f+0x240>
 800cf84:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800cf88:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800cf8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cf90:	ed80 7a00 	vstr	s14, [r0]
 800cf94:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800cf98:	edc0 7a01 	vstr	s15, [r0, #4]
 800cf9c:	2001      	movs	r0, #1
 800cf9e:	b007      	add	sp, #28
 800cfa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cfa2:	4293      	cmp	r3, r2
 800cfa4:	ee70 7a07 	vadd.f32	s15, s0, s14
 800cfa8:	bf09      	itett	eq
 800cfaa:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800d170 <__ieee754_rem_pio2f+0x238>
 800cfae:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800d174 <__ieee754_rem_pio2f+0x23c>
 800cfb2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800d178 <__ieee754_rem_pio2f+0x240>
 800cfb6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800cfba:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800cfbe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cfc2:	ed80 7a00 	vstr	s14, [r0]
 800cfc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cfca:	edc0 7a01 	vstr	s15, [r0, #4]
 800cfce:	f04f 30ff 	mov.w	r0, #4294967295
 800cfd2:	e7e4      	b.n	800cf9e <__ieee754_rem_pio2f+0x66>
 800cfd4:	4b69      	ldr	r3, [pc, #420]	@ (800d17c <__ieee754_rem_pio2f+0x244>)
 800cfd6:	429d      	cmp	r5, r3
 800cfd8:	d873      	bhi.n	800d0c2 <__ieee754_rem_pio2f+0x18a>
 800cfda:	f7fe ff3d 	bl	800be58 <fabsf>
 800cfde:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800d180 <__ieee754_rem_pio2f+0x248>
 800cfe2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800cfe6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cfea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800cfee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cff2:	ee17 0a90 	vmov	r0, s15
 800cff6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d168 <__ieee754_rem_pio2f+0x230>
 800cffa:	eea7 0a67 	vfms.f32	s0, s14, s15
 800cffe:	281f      	cmp	r0, #31
 800d000:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800d174 <__ieee754_rem_pio2f+0x23c>
 800d004:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d008:	eeb1 6a47 	vneg.f32	s12, s14
 800d00c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d010:	ee16 1a90 	vmov	r1, s13
 800d014:	dc09      	bgt.n	800d02a <__ieee754_rem_pio2f+0xf2>
 800d016:	4a5b      	ldr	r2, [pc, #364]	@ (800d184 <__ieee754_rem_pio2f+0x24c>)
 800d018:	1e47      	subs	r7, r0, #1
 800d01a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800d01e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800d022:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800d026:	4293      	cmp	r3, r2
 800d028:	d107      	bne.n	800d03a <__ieee754_rem_pio2f+0x102>
 800d02a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800d02e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800d032:	2a08      	cmp	r2, #8
 800d034:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800d038:	dc14      	bgt.n	800d064 <__ieee754_rem_pio2f+0x12c>
 800d03a:	6021      	str	r1, [r4, #0]
 800d03c:	ed94 7a00 	vldr	s14, [r4]
 800d040:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d044:	2e00      	cmp	r6, #0
 800d046:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d04a:	ed84 0a01 	vstr	s0, [r4, #4]
 800d04e:	daa6      	bge.n	800cf9e <__ieee754_rem_pio2f+0x66>
 800d050:	eeb1 7a47 	vneg.f32	s14, s14
 800d054:	eeb1 0a40 	vneg.f32	s0, s0
 800d058:	ed84 7a00 	vstr	s14, [r4]
 800d05c:	ed84 0a01 	vstr	s0, [r4, #4]
 800d060:	4240      	negs	r0, r0
 800d062:	e79c      	b.n	800cf9e <__ieee754_rem_pio2f+0x66>
 800d064:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800d170 <__ieee754_rem_pio2f+0x238>
 800d068:	eef0 6a40 	vmov.f32	s13, s0
 800d06c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800d070:	ee70 7a66 	vsub.f32	s15, s0, s13
 800d074:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d078:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800d178 <__ieee754_rem_pio2f+0x240>
 800d07c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800d080:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800d084:	ee15 2a90 	vmov	r2, s11
 800d088:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d08c:	1a5b      	subs	r3, r3, r1
 800d08e:	2b19      	cmp	r3, #25
 800d090:	dc04      	bgt.n	800d09c <__ieee754_rem_pio2f+0x164>
 800d092:	edc4 5a00 	vstr	s11, [r4]
 800d096:	eeb0 0a66 	vmov.f32	s0, s13
 800d09a:	e7cf      	b.n	800d03c <__ieee754_rem_pio2f+0x104>
 800d09c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800d188 <__ieee754_rem_pio2f+0x250>
 800d0a0:	eeb0 0a66 	vmov.f32	s0, s13
 800d0a4:	eea6 0a25 	vfma.f32	s0, s12, s11
 800d0a8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d0ac:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800d18c <__ieee754_rem_pio2f+0x254>
 800d0b0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d0b4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800d0b8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d0bc:	ed84 7a00 	vstr	s14, [r4]
 800d0c0:	e7bc      	b.n	800d03c <__ieee754_rem_pio2f+0x104>
 800d0c2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800d0c6:	d306      	bcc.n	800d0d6 <__ieee754_rem_pio2f+0x19e>
 800d0c8:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d0cc:	edc0 7a01 	vstr	s15, [r0, #4]
 800d0d0:	edc0 7a00 	vstr	s15, [r0]
 800d0d4:	e73e      	b.n	800cf54 <__ieee754_rem_pio2f+0x1c>
 800d0d6:	15ea      	asrs	r2, r5, #23
 800d0d8:	3a86      	subs	r2, #134	@ 0x86
 800d0da:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800d0de:	ee07 3a90 	vmov	s15, r3
 800d0e2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d0e6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800d190 <__ieee754_rem_pio2f+0x258>
 800d0ea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d0ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d0f2:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d0f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d0fa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d0fe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d102:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d106:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d10a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d10e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d116:	edcd 7a05 	vstr	s15, [sp, #20]
 800d11a:	d11e      	bne.n	800d15a <__ieee754_rem_pio2f+0x222>
 800d11c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d124:	bf0c      	ite	eq
 800d126:	2301      	moveq	r3, #1
 800d128:	2302      	movne	r3, #2
 800d12a:	491a      	ldr	r1, [pc, #104]	@ (800d194 <__ieee754_rem_pio2f+0x25c>)
 800d12c:	9101      	str	r1, [sp, #4]
 800d12e:	2102      	movs	r1, #2
 800d130:	9100      	str	r1, [sp, #0]
 800d132:	a803      	add	r0, sp, #12
 800d134:	4621      	mov	r1, r4
 800d136:	f000 fc53 	bl	800d9e0 <__kernel_rem_pio2f>
 800d13a:	2e00      	cmp	r6, #0
 800d13c:	f6bf af2f 	bge.w	800cf9e <__ieee754_rem_pio2f+0x66>
 800d140:	edd4 7a00 	vldr	s15, [r4]
 800d144:	eef1 7a67 	vneg.f32	s15, s15
 800d148:	edc4 7a00 	vstr	s15, [r4]
 800d14c:	edd4 7a01 	vldr	s15, [r4, #4]
 800d150:	eef1 7a67 	vneg.f32	s15, s15
 800d154:	edc4 7a01 	vstr	s15, [r4, #4]
 800d158:	e782      	b.n	800d060 <__ieee754_rem_pio2f+0x128>
 800d15a:	2303      	movs	r3, #3
 800d15c:	e7e5      	b.n	800d12a <__ieee754_rem_pio2f+0x1f2>
 800d15e:	bf00      	nop
 800d160:	3f490fd8 	.word	0x3f490fd8
 800d164:	4016cbe3 	.word	0x4016cbe3
 800d168:	3fc90f80 	.word	0x3fc90f80
 800d16c:	3fc90fd0 	.word	0x3fc90fd0
 800d170:	37354400 	.word	0x37354400
 800d174:	37354443 	.word	0x37354443
 800d178:	2e85a308 	.word	0x2e85a308
 800d17c:	43490f80 	.word	0x43490f80
 800d180:	3f22f984 	.word	0x3f22f984
 800d184:	08011320 	.word	0x08011320
 800d188:	2e85a300 	.word	0x2e85a300
 800d18c:	248d3132 	.word	0x248d3132
 800d190:	43800000 	.word	0x43800000
 800d194:	080113a0 	.word	0x080113a0

0800d198 <atanf>:
 800d198:	b538      	push	{r3, r4, r5, lr}
 800d19a:	ee10 5a10 	vmov	r5, s0
 800d19e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800d1a2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800d1a6:	eef0 7a40 	vmov.f32	s15, s0
 800d1aa:	d310      	bcc.n	800d1ce <atanf+0x36>
 800d1ac:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800d1b0:	d904      	bls.n	800d1bc <atanf+0x24>
 800d1b2:	ee70 7a00 	vadd.f32	s15, s0, s0
 800d1b6:	eeb0 0a67 	vmov.f32	s0, s15
 800d1ba:	bd38      	pop	{r3, r4, r5, pc}
 800d1bc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800d2f4 <atanf+0x15c>
 800d1c0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800d2f8 <atanf+0x160>
 800d1c4:	2d00      	cmp	r5, #0
 800d1c6:	bfc8      	it	gt
 800d1c8:	eef0 7a47 	vmovgt.f32	s15, s14
 800d1cc:	e7f3      	b.n	800d1b6 <atanf+0x1e>
 800d1ce:	4b4b      	ldr	r3, [pc, #300]	@ (800d2fc <atanf+0x164>)
 800d1d0:	429c      	cmp	r4, r3
 800d1d2:	d810      	bhi.n	800d1f6 <atanf+0x5e>
 800d1d4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800d1d8:	d20a      	bcs.n	800d1f0 <atanf+0x58>
 800d1da:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800d300 <atanf+0x168>
 800d1de:	ee30 7a07 	vadd.f32	s14, s0, s14
 800d1e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800d1e6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800d1ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1ee:	dce2      	bgt.n	800d1b6 <atanf+0x1e>
 800d1f0:	f04f 33ff 	mov.w	r3, #4294967295
 800d1f4:	e013      	b.n	800d21e <atanf+0x86>
 800d1f6:	f7fe fe2f 	bl	800be58 <fabsf>
 800d1fa:	4b42      	ldr	r3, [pc, #264]	@ (800d304 <atanf+0x16c>)
 800d1fc:	429c      	cmp	r4, r3
 800d1fe:	d84f      	bhi.n	800d2a0 <atanf+0x108>
 800d200:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800d204:	429c      	cmp	r4, r3
 800d206:	d841      	bhi.n	800d28c <atanf+0xf4>
 800d208:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800d20c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d210:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d214:	2300      	movs	r3, #0
 800d216:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d21a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d21e:	1c5a      	adds	r2, r3, #1
 800d220:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800d224:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800d308 <atanf+0x170>
 800d228:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800d30c <atanf+0x174>
 800d22c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800d310 <atanf+0x178>
 800d230:	ee66 6a06 	vmul.f32	s13, s12, s12
 800d234:	eee6 5a87 	vfma.f32	s11, s13, s14
 800d238:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800d314 <atanf+0x17c>
 800d23c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d240:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800d318 <atanf+0x180>
 800d244:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d248:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800d31c <atanf+0x184>
 800d24c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d250:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800d320 <atanf+0x188>
 800d254:	eee7 5a26 	vfma.f32	s11, s14, s13
 800d258:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800d324 <atanf+0x18c>
 800d25c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800d260:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800d328 <atanf+0x190>
 800d264:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d268:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800d32c <atanf+0x194>
 800d26c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800d270:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800d330 <atanf+0x198>
 800d274:	eea5 7a26 	vfma.f32	s14, s10, s13
 800d278:	ee27 7a26 	vmul.f32	s14, s14, s13
 800d27c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d280:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d284:	d121      	bne.n	800d2ca <atanf+0x132>
 800d286:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d28a:	e794      	b.n	800d1b6 <atanf+0x1e>
 800d28c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800d290:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d294:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d298:	2301      	movs	r3, #1
 800d29a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d29e:	e7be      	b.n	800d21e <atanf+0x86>
 800d2a0:	4b24      	ldr	r3, [pc, #144]	@ (800d334 <atanf+0x19c>)
 800d2a2:	429c      	cmp	r4, r3
 800d2a4:	d80b      	bhi.n	800d2be <atanf+0x126>
 800d2a6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800d2aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800d2ae:	eea0 7a27 	vfma.f32	s14, s0, s15
 800d2b2:	2302      	movs	r3, #2
 800d2b4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d2b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d2bc:	e7af      	b.n	800d21e <atanf+0x86>
 800d2be:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800d2c2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800d2c6:	2303      	movs	r3, #3
 800d2c8:	e7a9      	b.n	800d21e <atanf+0x86>
 800d2ca:	4a1b      	ldr	r2, [pc, #108]	@ (800d338 <atanf+0x1a0>)
 800d2cc:	491b      	ldr	r1, [pc, #108]	@ (800d33c <atanf+0x1a4>)
 800d2ce:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d2d2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d2d6:	edd3 6a00 	vldr	s13, [r3]
 800d2da:	ee37 7a66 	vsub.f32	s14, s14, s13
 800d2de:	2d00      	cmp	r5, #0
 800d2e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800d2e4:	edd2 7a00 	vldr	s15, [r2]
 800d2e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d2ec:	bfb8      	it	lt
 800d2ee:	eef1 7a67 	vneglt.f32	s15, s15
 800d2f2:	e760      	b.n	800d1b6 <atanf+0x1e>
 800d2f4:	bfc90fdb 	.word	0xbfc90fdb
 800d2f8:	3fc90fdb 	.word	0x3fc90fdb
 800d2fc:	3edfffff 	.word	0x3edfffff
 800d300:	7149f2ca 	.word	0x7149f2ca
 800d304:	3f97ffff 	.word	0x3f97ffff
 800d308:	3c8569d7 	.word	0x3c8569d7
 800d30c:	3d4bda59 	.word	0x3d4bda59
 800d310:	bd6ef16b 	.word	0xbd6ef16b
 800d314:	3d886b35 	.word	0x3d886b35
 800d318:	3dba2e6e 	.word	0x3dba2e6e
 800d31c:	3e124925 	.word	0x3e124925
 800d320:	3eaaaaab 	.word	0x3eaaaaab
 800d324:	bd15a221 	.word	0xbd15a221
 800d328:	bd9d8795 	.word	0xbd9d8795
 800d32c:	bde38e38 	.word	0xbde38e38
 800d330:	be4ccccd 	.word	0xbe4ccccd
 800d334:	401bffff 	.word	0x401bffff
 800d338:	080116c8 	.word	0x080116c8
 800d33c:	080116b8 	.word	0x080116b8

0800d340 <__kernel_rem_pio2>:
 800d340:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d344:	ed2d 8b02 	vpush	{d8}
 800d348:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800d34c:	f112 0f14 	cmn.w	r2, #20
 800d350:	9306      	str	r3, [sp, #24]
 800d352:	9104      	str	r1, [sp, #16]
 800d354:	4bc2      	ldr	r3, [pc, #776]	@ (800d660 <__kernel_rem_pio2+0x320>)
 800d356:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800d358:	9008      	str	r0, [sp, #32]
 800d35a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d35e:	9300      	str	r3, [sp, #0]
 800d360:	9b06      	ldr	r3, [sp, #24]
 800d362:	f103 33ff 	add.w	r3, r3, #4294967295
 800d366:	bfa8      	it	ge
 800d368:	1ed4      	subge	r4, r2, #3
 800d36a:	9305      	str	r3, [sp, #20]
 800d36c:	bfb2      	itee	lt
 800d36e:	2400      	movlt	r4, #0
 800d370:	2318      	movge	r3, #24
 800d372:	fb94 f4f3 	sdivge	r4, r4, r3
 800d376:	f06f 0317 	mvn.w	r3, #23
 800d37a:	fb04 3303 	mla	r3, r4, r3, r3
 800d37e:	eb03 0b02 	add.w	fp, r3, r2
 800d382:	9b00      	ldr	r3, [sp, #0]
 800d384:	9a05      	ldr	r2, [sp, #20]
 800d386:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800d650 <__kernel_rem_pio2+0x310>
 800d38a:	eb03 0802 	add.w	r8, r3, r2
 800d38e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d390:	1aa7      	subs	r7, r4, r2
 800d392:	ae20      	add	r6, sp, #128	@ 0x80
 800d394:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800d398:	2500      	movs	r5, #0
 800d39a:	4545      	cmp	r5, r8
 800d39c:	dd12      	ble.n	800d3c4 <__kernel_rem_pio2+0x84>
 800d39e:	9b06      	ldr	r3, [sp, #24]
 800d3a0:	aa20      	add	r2, sp, #128	@ 0x80
 800d3a2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800d3a6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800d3aa:	2700      	movs	r7, #0
 800d3ac:	9b00      	ldr	r3, [sp, #0]
 800d3ae:	429f      	cmp	r7, r3
 800d3b0:	dc2e      	bgt.n	800d410 <__kernel_rem_pio2+0xd0>
 800d3b2:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800d650 <__kernel_rem_pio2+0x310>
 800d3b6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d3ba:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d3be:	46a8      	mov	r8, r5
 800d3c0:	2600      	movs	r6, #0
 800d3c2:	e01b      	b.n	800d3fc <__kernel_rem_pio2+0xbc>
 800d3c4:	42ef      	cmn	r7, r5
 800d3c6:	d407      	bmi.n	800d3d8 <__kernel_rem_pio2+0x98>
 800d3c8:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800d3cc:	f7f3 f8a2 	bl	8000514 <__aeabi_i2d>
 800d3d0:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d3d4:	3501      	adds	r5, #1
 800d3d6:	e7e0      	b.n	800d39a <__kernel_rem_pio2+0x5a>
 800d3d8:	ec51 0b18 	vmov	r0, r1, d8
 800d3dc:	e7f8      	b.n	800d3d0 <__kernel_rem_pio2+0x90>
 800d3de:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800d3e2:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d3e6:	f7f3 f8ff 	bl	80005e8 <__aeabi_dmul>
 800d3ea:	4602      	mov	r2, r0
 800d3ec:	460b      	mov	r3, r1
 800d3ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d3f2:	f7f2 ff43 	bl	800027c <__adddf3>
 800d3f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d3fa:	3601      	adds	r6, #1
 800d3fc:	9b05      	ldr	r3, [sp, #20]
 800d3fe:	429e      	cmp	r6, r3
 800d400:	dded      	ble.n	800d3de <__kernel_rem_pio2+0x9e>
 800d402:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d406:	3701      	adds	r7, #1
 800d408:	ecaa 7b02 	vstmia	sl!, {d7}
 800d40c:	3508      	adds	r5, #8
 800d40e:	e7cd      	b.n	800d3ac <__kernel_rem_pio2+0x6c>
 800d410:	9b00      	ldr	r3, [sp, #0]
 800d412:	f8dd 8000 	ldr.w	r8, [sp]
 800d416:	aa0c      	add	r2, sp, #48	@ 0x30
 800d418:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d41c:	930a      	str	r3, [sp, #40]	@ 0x28
 800d41e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800d420:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800d424:	9309      	str	r3, [sp, #36]	@ 0x24
 800d426:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800d42a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d42c:	ab98      	add	r3, sp, #608	@ 0x260
 800d42e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800d432:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800d436:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d43a:	ac0c      	add	r4, sp, #48	@ 0x30
 800d43c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d43e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800d442:	46a1      	mov	r9, r4
 800d444:	46c2      	mov	sl, r8
 800d446:	f1ba 0f00 	cmp.w	sl, #0
 800d44a:	dc77      	bgt.n	800d53c <__kernel_rem_pio2+0x1fc>
 800d44c:	4658      	mov	r0, fp
 800d44e:	ed9d 0b02 	vldr	d0, [sp, #8]
 800d452:	f000 fd2d 	bl	800deb0 <scalbn>
 800d456:	ec57 6b10 	vmov	r6, r7, d0
 800d45a:	2200      	movs	r2, #0
 800d45c:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800d460:	4630      	mov	r0, r6
 800d462:	4639      	mov	r1, r7
 800d464:	f7f3 f8c0 	bl	80005e8 <__aeabi_dmul>
 800d468:	ec41 0b10 	vmov	d0, r0, r1
 800d46c:	f000 fe00 	bl	800e070 <floor>
 800d470:	4b7c      	ldr	r3, [pc, #496]	@ (800d664 <__kernel_rem_pio2+0x324>)
 800d472:	ec51 0b10 	vmov	r0, r1, d0
 800d476:	2200      	movs	r2, #0
 800d478:	f7f3 f8b6 	bl	80005e8 <__aeabi_dmul>
 800d47c:	4602      	mov	r2, r0
 800d47e:	460b      	mov	r3, r1
 800d480:	4630      	mov	r0, r6
 800d482:	4639      	mov	r1, r7
 800d484:	f7f2 fef8 	bl	8000278 <__aeabi_dsub>
 800d488:	460f      	mov	r7, r1
 800d48a:	4606      	mov	r6, r0
 800d48c:	f7f3 fb46 	bl	8000b1c <__aeabi_d2iz>
 800d490:	9002      	str	r0, [sp, #8]
 800d492:	f7f3 f83f 	bl	8000514 <__aeabi_i2d>
 800d496:	4602      	mov	r2, r0
 800d498:	460b      	mov	r3, r1
 800d49a:	4630      	mov	r0, r6
 800d49c:	4639      	mov	r1, r7
 800d49e:	f7f2 feeb 	bl	8000278 <__aeabi_dsub>
 800d4a2:	f1bb 0f00 	cmp.w	fp, #0
 800d4a6:	4606      	mov	r6, r0
 800d4a8:	460f      	mov	r7, r1
 800d4aa:	dd6c      	ble.n	800d586 <__kernel_rem_pio2+0x246>
 800d4ac:	f108 31ff 	add.w	r1, r8, #4294967295
 800d4b0:	ab0c      	add	r3, sp, #48	@ 0x30
 800d4b2:	9d02      	ldr	r5, [sp, #8]
 800d4b4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d4b8:	f1cb 0018 	rsb	r0, fp, #24
 800d4bc:	fa43 f200 	asr.w	r2, r3, r0
 800d4c0:	4415      	add	r5, r2
 800d4c2:	4082      	lsls	r2, r0
 800d4c4:	1a9b      	subs	r3, r3, r2
 800d4c6:	aa0c      	add	r2, sp, #48	@ 0x30
 800d4c8:	9502      	str	r5, [sp, #8]
 800d4ca:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800d4ce:	f1cb 0217 	rsb	r2, fp, #23
 800d4d2:	fa43 f902 	asr.w	r9, r3, r2
 800d4d6:	f1b9 0f00 	cmp.w	r9, #0
 800d4da:	dd64      	ble.n	800d5a6 <__kernel_rem_pio2+0x266>
 800d4dc:	9b02      	ldr	r3, [sp, #8]
 800d4de:	2200      	movs	r2, #0
 800d4e0:	3301      	adds	r3, #1
 800d4e2:	9302      	str	r3, [sp, #8]
 800d4e4:	4615      	mov	r5, r2
 800d4e6:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800d4ea:	4590      	cmp	r8, r2
 800d4ec:	f300 80a1 	bgt.w	800d632 <__kernel_rem_pio2+0x2f2>
 800d4f0:	f1bb 0f00 	cmp.w	fp, #0
 800d4f4:	dd07      	ble.n	800d506 <__kernel_rem_pio2+0x1c6>
 800d4f6:	f1bb 0f01 	cmp.w	fp, #1
 800d4fa:	f000 80c1 	beq.w	800d680 <__kernel_rem_pio2+0x340>
 800d4fe:	f1bb 0f02 	cmp.w	fp, #2
 800d502:	f000 80c8 	beq.w	800d696 <__kernel_rem_pio2+0x356>
 800d506:	f1b9 0f02 	cmp.w	r9, #2
 800d50a:	d14c      	bne.n	800d5a6 <__kernel_rem_pio2+0x266>
 800d50c:	4632      	mov	r2, r6
 800d50e:	463b      	mov	r3, r7
 800d510:	4955      	ldr	r1, [pc, #340]	@ (800d668 <__kernel_rem_pio2+0x328>)
 800d512:	2000      	movs	r0, #0
 800d514:	f7f2 feb0 	bl	8000278 <__aeabi_dsub>
 800d518:	4606      	mov	r6, r0
 800d51a:	460f      	mov	r7, r1
 800d51c:	2d00      	cmp	r5, #0
 800d51e:	d042      	beq.n	800d5a6 <__kernel_rem_pio2+0x266>
 800d520:	4658      	mov	r0, fp
 800d522:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800d658 <__kernel_rem_pio2+0x318>
 800d526:	f000 fcc3 	bl	800deb0 <scalbn>
 800d52a:	4630      	mov	r0, r6
 800d52c:	4639      	mov	r1, r7
 800d52e:	ec53 2b10 	vmov	r2, r3, d0
 800d532:	f7f2 fea1 	bl	8000278 <__aeabi_dsub>
 800d536:	4606      	mov	r6, r0
 800d538:	460f      	mov	r7, r1
 800d53a:	e034      	b.n	800d5a6 <__kernel_rem_pio2+0x266>
 800d53c:	4b4b      	ldr	r3, [pc, #300]	@ (800d66c <__kernel_rem_pio2+0x32c>)
 800d53e:	2200      	movs	r2, #0
 800d540:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d544:	f7f3 f850 	bl	80005e8 <__aeabi_dmul>
 800d548:	f7f3 fae8 	bl	8000b1c <__aeabi_d2iz>
 800d54c:	f7f2 ffe2 	bl	8000514 <__aeabi_i2d>
 800d550:	4b47      	ldr	r3, [pc, #284]	@ (800d670 <__kernel_rem_pio2+0x330>)
 800d552:	2200      	movs	r2, #0
 800d554:	4606      	mov	r6, r0
 800d556:	460f      	mov	r7, r1
 800d558:	f7f3 f846 	bl	80005e8 <__aeabi_dmul>
 800d55c:	4602      	mov	r2, r0
 800d55e:	460b      	mov	r3, r1
 800d560:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d564:	f7f2 fe88 	bl	8000278 <__aeabi_dsub>
 800d568:	f7f3 fad8 	bl	8000b1c <__aeabi_d2iz>
 800d56c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d570:	f849 0b04 	str.w	r0, [r9], #4
 800d574:	4639      	mov	r1, r7
 800d576:	4630      	mov	r0, r6
 800d578:	f7f2 fe80 	bl	800027c <__adddf3>
 800d57c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d580:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d584:	e75f      	b.n	800d446 <__kernel_rem_pio2+0x106>
 800d586:	d107      	bne.n	800d598 <__kernel_rem_pio2+0x258>
 800d588:	f108 33ff 	add.w	r3, r8, #4294967295
 800d58c:	aa0c      	add	r2, sp, #48	@ 0x30
 800d58e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d592:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800d596:	e79e      	b.n	800d4d6 <__kernel_rem_pio2+0x196>
 800d598:	4b36      	ldr	r3, [pc, #216]	@ (800d674 <__kernel_rem_pio2+0x334>)
 800d59a:	2200      	movs	r2, #0
 800d59c:	f7f3 faaa 	bl	8000af4 <__aeabi_dcmpge>
 800d5a0:	2800      	cmp	r0, #0
 800d5a2:	d143      	bne.n	800d62c <__kernel_rem_pio2+0x2ec>
 800d5a4:	4681      	mov	r9, r0
 800d5a6:	2200      	movs	r2, #0
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	4630      	mov	r0, r6
 800d5ac:	4639      	mov	r1, r7
 800d5ae:	f7f3 fa83 	bl	8000ab8 <__aeabi_dcmpeq>
 800d5b2:	2800      	cmp	r0, #0
 800d5b4:	f000 80c1 	beq.w	800d73a <__kernel_rem_pio2+0x3fa>
 800d5b8:	f108 33ff 	add.w	r3, r8, #4294967295
 800d5bc:	2200      	movs	r2, #0
 800d5be:	9900      	ldr	r1, [sp, #0]
 800d5c0:	428b      	cmp	r3, r1
 800d5c2:	da70      	bge.n	800d6a6 <__kernel_rem_pio2+0x366>
 800d5c4:	2a00      	cmp	r2, #0
 800d5c6:	f000 808b 	beq.w	800d6e0 <__kernel_rem_pio2+0x3a0>
 800d5ca:	f108 38ff 	add.w	r8, r8, #4294967295
 800d5ce:	ab0c      	add	r3, sp, #48	@ 0x30
 800d5d0:	f1ab 0b18 	sub.w	fp, fp, #24
 800d5d4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800d5d8:	2b00      	cmp	r3, #0
 800d5da:	d0f6      	beq.n	800d5ca <__kernel_rem_pio2+0x28a>
 800d5dc:	4658      	mov	r0, fp
 800d5de:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800d658 <__kernel_rem_pio2+0x318>
 800d5e2:	f000 fc65 	bl	800deb0 <scalbn>
 800d5e6:	f108 0301 	add.w	r3, r8, #1
 800d5ea:	00da      	lsls	r2, r3, #3
 800d5ec:	9205      	str	r2, [sp, #20]
 800d5ee:	ec55 4b10 	vmov	r4, r5, d0
 800d5f2:	aa70      	add	r2, sp, #448	@ 0x1c0
 800d5f4:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800d66c <__kernel_rem_pio2+0x32c>
 800d5f8:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800d5fc:	4646      	mov	r6, r8
 800d5fe:	f04f 0a00 	mov.w	sl, #0
 800d602:	2e00      	cmp	r6, #0
 800d604:	f280 80d1 	bge.w	800d7aa <__kernel_rem_pio2+0x46a>
 800d608:	4644      	mov	r4, r8
 800d60a:	2c00      	cmp	r4, #0
 800d60c:	f2c0 80ff 	blt.w	800d80e <__kernel_rem_pio2+0x4ce>
 800d610:	4b19      	ldr	r3, [pc, #100]	@ (800d678 <__kernel_rem_pio2+0x338>)
 800d612:	461f      	mov	r7, r3
 800d614:	ab70      	add	r3, sp, #448	@ 0x1c0
 800d616:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d61a:	9306      	str	r3, [sp, #24]
 800d61c:	f04f 0a00 	mov.w	sl, #0
 800d620:	f04f 0b00 	mov.w	fp, #0
 800d624:	2600      	movs	r6, #0
 800d626:	eba8 0504 	sub.w	r5, r8, r4
 800d62a:	e0e4      	b.n	800d7f6 <__kernel_rem_pio2+0x4b6>
 800d62c:	f04f 0902 	mov.w	r9, #2
 800d630:	e754      	b.n	800d4dc <__kernel_rem_pio2+0x19c>
 800d632:	f854 3b04 	ldr.w	r3, [r4], #4
 800d636:	bb0d      	cbnz	r5, 800d67c <__kernel_rem_pio2+0x33c>
 800d638:	b123      	cbz	r3, 800d644 <__kernel_rem_pio2+0x304>
 800d63a:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800d63e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d642:	2301      	movs	r3, #1
 800d644:	3201      	adds	r2, #1
 800d646:	461d      	mov	r5, r3
 800d648:	e74f      	b.n	800d4ea <__kernel_rem_pio2+0x1aa>
 800d64a:	bf00      	nop
 800d64c:	f3af 8000 	nop.w
	...
 800d65c:	3ff00000 	.word	0x3ff00000
 800d660:	08011718 	.word	0x08011718
 800d664:	40200000 	.word	0x40200000
 800d668:	3ff00000 	.word	0x3ff00000
 800d66c:	3e700000 	.word	0x3e700000
 800d670:	41700000 	.word	0x41700000
 800d674:	3fe00000 	.word	0x3fe00000
 800d678:	080116d8 	.word	0x080116d8
 800d67c:	1acb      	subs	r3, r1, r3
 800d67e:	e7de      	b.n	800d63e <__kernel_rem_pio2+0x2fe>
 800d680:	f108 32ff 	add.w	r2, r8, #4294967295
 800d684:	ab0c      	add	r3, sp, #48	@ 0x30
 800d686:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d68a:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800d68e:	a90c      	add	r1, sp, #48	@ 0x30
 800d690:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800d694:	e737      	b.n	800d506 <__kernel_rem_pio2+0x1c6>
 800d696:	f108 32ff 	add.w	r2, r8, #4294967295
 800d69a:	ab0c      	add	r3, sp, #48	@ 0x30
 800d69c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6a0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800d6a4:	e7f3      	b.n	800d68e <__kernel_rem_pio2+0x34e>
 800d6a6:	a90c      	add	r1, sp, #48	@ 0x30
 800d6a8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800d6ac:	3b01      	subs	r3, #1
 800d6ae:	430a      	orrs	r2, r1
 800d6b0:	e785      	b.n	800d5be <__kernel_rem_pio2+0x27e>
 800d6b2:	3401      	adds	r4, #1
 800d6b4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d6b8:	2a00      	cmp	r2, #0
 800d6ba:	d0fa      	beq.n	800d6b2 <__kernel_rem_pio2+0x372>
 800d6bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d6be:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d6c2:	eb0d 0503 	add.w	r5, sp, r3
 800d6c6:	9b06      	ldr	r3, [sp, #24]
 800d6c8:	aa20      	add	r2, sp, #128	@ 0x80
 800d6ca:	4443      	add	r3, r8
 800d6cc:	f108 0701 	add.w	r7, r8, #1
 800d6d0:	3d98      	subs	r5, #152	@ 0x98
 800d6d2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800d6d6:	4444      	add	r4, r8
 800d6d8:	42bc      	cmp	r4, r7
 800d6da:	da04      	bge.n	800d6e6 <__kernel_rem_pio2+0x3a6>
 800d6dc:	46a0      	mov	r8, r4
 800d6de:	e6a2      	b.n	800d426 <__kernel_rem_pio2+0xe6>
 800d6e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d6e2:	2401      	movs	r4, #1
 800d6e4:	e7e6      	b.n	800d6b4 <__kernel_rem_pio2+0x374>
 800d6e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d6e8:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800d6ec:	f7f2 ff12 	bl	8000514 <__aeabi_i2d>
 800d6f0:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800d9b0 <__kernel_rem_pio2+0x670>
 800d6f4:	e8e6 0102 	strd	r0, r1, [r6], #8
 800d6f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d6fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d700:	46b2      	mov	sl, r6
 800d702:	f04f 0800 	mov.w	r8, #0
 800d706:	9b05      	ldr	r3, [sp, #20]
 800d708:	4598      	cmp	r8, r3
 800d70a:	dd05      	ble.n	800d718 <__kernel_rem_pio2+0x3d8>
 800d70c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d710:	3701      	adds	r7, #1
 800d712:	eca5 7b02 	vstmia	r5!, {d7}
 800d716:	e7df      	b.n	800d6d8 <__kernel_rem_pio2+0x398>
 800d718:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800d71c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800d720:	f7f2 ff62 	bl	80005e8 <__aeabi_dmul>
 800d724:	4602      	mov	r2, r0
 800d726:	460b      	mov	r3, r1
 800d728:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800d72c:	f7f2 fda6 	bl	800027c <__adddf3>
 800d730:	f108 0801 	add.w	r8, r8, #1
 800d734:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d738:	e7e5      	b.n	800d706 <__kernel_rem_pio2+0x3c6>
 800d73a:	f1cb 0000 	rsb	r0, fp, #0
 800d73e:	ec47 6b10 	vmov	d0, r6, r7
 800d742:	f000 fbb5 	bl	800deb0 <scalbn>
 800d746:	ec55 4b10 	vmov	r4, r5, d0
 800d74a:	4b9b      	ldr	r3, [pc, #620]	@ (800d9b8 <__kernel_rem_pio2+0x678>)
 800d74c:	2200      	movs	r2, #0
 800d74e:	4620      	mov	r0, r4
 800d750:	4629      	mov	r1, r5
 800d752:	f7f3 f9cf 	bl	8000af4 <__aeabi_dcmpge>
 800d756:	b300      	cbz	r0, 800d79a <__kernel_rem_pio2+0x45a>
 800d758:	4b98      	ldr	r3, [pc, #608]	@ (800d9bc <__kernel_rem_pio2+0x67c>)
 800d75a:	2200      	movs	r2, #0
 800d75c:	4620      	mov	r0, r4
 800d75e:	4629      	mov	r1, r5
 800d760:	f7f2 ff42 	bl	80005e8 <__aeabi_dmul>
 800d764:	f7f3 f9da 	bl	8000b1c <__aeabi_d2iz>
 800d768:	4606      	mov	r6, r0
 800d76a:	f7f2 fed3 	bl	8000514 <__aeabi_i2d>
 800d76e:	4b92      	ldr	r3, [pc, #584]	@ (800d9b8 <__kernel_rem_pio2+0x678>)
 800d770:	2200      	movs	r2, #0
 800d772:	f7f2 ff39 	bl	80005e8 <__aeabi_dmul>
 800d776:	460b      	mov	r3, r1
 800d778:	4602      	mov	r2, r0
 800d77a:	4629      	mov	r1, r5
 800d77c:	4620      	mov	r0, r4
 800d77e:	f7f2 fd7b 	bl	8000278 <__aeabi_dsub>
 800d782:	f7f3 f9cb 	bl	8000b1c <__aeabi_d2iz>
 800d786:	ab0c      	add	r3, sp, #48	@ 0x30
 800d788:	f10b 0b18 	add.w	fp, fp, #24
 800d78c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d790:	f108 0801 	add.w	r8, r8, #1
 800d794:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800d798:	e720      	b.n	800d5dc <__kernel_rem_pio2+0x29c>
 800d79a:	4620      	mov	r0, r4
 800d79c:	4629      	mov	r1, r5
 800d79e:	f7f3 f9bd 	bl	8000b1c <__aeabi_d2iz>
 800d7a2:	ab0c      	add	r3, sp, #48	@ 0x30
 800d7a4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800d7a8:	e718      	b.n	800d5dc <__kernel_rem_pio2+0x29c>
 800d7aa:	ab0c      	add	r3, sp, #48	@ 0x30
 800d7ac:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800d7b0:	f7f2 feb0 	bl	8000514 <__aeabi_i2d>
 800d7b4:	4622      	mov	r2, r4
 800d7b6:	462b      	mov	r3, r5
 800d7b8:	f7f2 ff16 	bl	80005e8 <__aeabi_dmul>
 800d7bc:	4652      	mov	r2, sl
 800d7be:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800d7c2:	465b      	mov	r3, fp
 800d7c4:	4620      	mov	r0, r4
 800d7c6:	4629      	mov	r1, r5
 800d7c8:	f7f2 ff0e 	bl	80005e8 <__aeabi_dmul>
 800d7cc:	3e01      	subs	r6, #1
 800d7ce:	4604      	mov	r4, r0
 800d7d0:	460d      	mov	r5, r1
 800d7d2:	e716      	b.n	800d602 <__kernel_rem_pio2+0x2c2>
 800d7d4:	9906      	ldr	r1, [sp, #24]
 800d7d6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800d7da:	9106      	str	r1, [sp, #24]
 800d7dc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800d7e0:	f7f2 ff02 	bl	80005e8 <__aeabi_dmul>
 800d7e4:	4602      	mov	r2, r0
 800d7e6:	460b      	mov	r3, r1
 800d7e8:	4650      	mov	r0, sl
 800d7ea:	4659      	mov	r1, fp
 800d7ec:	f7f2 fd46 	bl	800027c <__adddf3>
 800d7f0:	3601      	adds	r6, #1
 800d7f2:	4682      	mov	sl, r0
 800d7f4:	468b      	mov	fp, r1
 800d7f6:	9b00      	ldr	r3, [sp, #0]
 800d7f8:	429e      	cmp	r6, r3
 800d7fa:	dc01      	bgt.n	800d800 <__kernel_rem_pio2+0x4c0>
 800d7fc:	42ae      	cmp	r6, r5
 800d7fe:	dde9      	ble.n	800d7d4 <__kernel_rem_pio2+0x494>
 800d800:	ab48      	add	r3, sp, #288	@ 0x120
 800d802:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800d806:	e9c5 ab00 	strd	sl, fp, [r5]
 800d80a:	3c01      	subs	r4, #1
 800d80c:	e6fd      	b.n	800d60a <__kernel_rem_pio2+0x2ca>
 800d80e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d810:	2b02      	cmp	r3, #2
 800d812:	dc0b      	bgt.n	800d82c <__kernel_rem_pio2+0x4ec>
 800d814:	2b00      	cmp	r3, #0
 800d816:	dc35      	bgt.n	800d884 <__kernel_rem_pio2+0x544>
 800d818:	d059      	beq.n	800d8ce <__kernel_rem_pio2+0x58e>
 800d81a:	9b02      	ldr	r3, [sp, #8]
 800d81c:	f003 0007 	and.w	r0, r3, #7
 800d820:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800d824:	ecbd 8b02 	vpop	{d8}
 800d828:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d82c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800d82e:	2b03      	cmp	r3, #3
 800d830:	d1f3      	bne.n	800d81a <__kernel_rem_pio2+0x4da>
 800d832:	9b05      	ldr	r3, [sp, #20]
 800d834:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d838:	eb0d 0403 	add.w	r4, sp, r3
 800d83c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800d840:	4625      	mov	r5, r4
 800d842:	46c2      	mov	sl, r8
 800d844:	f1ba 0f00 	cmp.w	sl, #0
 800d848:	dc69      	bgt.n	800d91e <__kernel_rem_pio2+0x5de>
 800d84a:	4645      	mov	r5, r8
 800d84c:	2d01      	cmp	r5, #1
 800d84e:	f300 8087 	bgt.w	800d960 <__kernel_rem_pio2+0x620>
 800d852:	9c05      	ldr	r4, [sp, #20]
 800d854:	ab48      	add	r3, sp, #288	@ 0x120
 800d856:	441c      	add	r4, r3
 800d858:	2000      	movs	r0, #0
 800d85a:	2100      	movs	r1, #0
 800d85c:	f1b8 0f01 	cmp.w	r8, #1
 800d860:	f300 809c 	bgt.w	800d99c <__kernel_rem_pio2+0x65c>
 800d864:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800d868:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800d86c:	f1b9 0f00 	cmp.w	r9, #0
 800d870:	f040 80a6 	bne.w	800d9c0 <__kernel_rem_pio2+0x680>
 800d874:	9b04      	ldr	r3, [sp, #16]
 800d876:	e9c3 5600 	strd	r5, r6, [r3]
 800d87a:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800d87e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800d882:	e7ca      	b.n	800d81a <__kernel_rem_pio2+0x4da>
 800d884:	9d05      	ldr	r5, [sp, #20]
 800d886:	ab48      	add	r3, sp, #288	@ 0x120
 800d888:	441d      	add	r5, r3
 800d88a:	4644      	mov	r4, r8
 800d88c:	2000      	movs	r0, #0
 800d88e:	2100      	movs	r1, #0
 800d890:	2c00      	cmp	r4, #0
 800d892:	da35      	bge.n	800d900 <__kernel_rem_pio2+0x5c0>
 800d894:	f1b9 0f00 	cmp.w	r9, #0
 800d898:	d038      	beq.n	800d90c <__kernel_rem_pio2+0x5cc>
 800d89a:	4602      	mov	r2, r0
 800d89c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d8a0:	9c04      	ldr	r4, [sp, #16]
 800d8a2:	e9c4 2300 	strd	r2, r3, [r4]
 800d8a6:	4602      	mov	r2, r0
 800d8a8:	460b      	mov	r3, r1
 800d8aa:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800d8ae:	f7f2 fce3 	bl	8000278 <__aeabi_dsub>
 800d8b2:	ad4a      	add	r5, sp, #296	@ 0x128
 800d8b4:	2401      	movs	r4, #1
 800d8b6:	45a0      	cmp	r8, r4
 800d8b8:	da2b      	bge.n	800d912 <__kernel_rem_pio2+0x5d2>
 800d8ba:	f1b9 0f00 	cmp.w	r9, #0
 800d8be:	d002      	beq.n	800d8c6 <__kernel_rem_pio2+0x586>
 800d8c0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d8c4:	4619      	mov	r1, r3
 800d8c6:	9b04      	ldr	r3, [sp, #16]
 800d8c8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800d8cc:	e7a5      	b.n	800d81a <__kernel_rem_pio2+0x4da>
 800d8ce:	9c05      	ldr	r4, [sp, #20]
 800d8d0:	ab48      	add	r3, sp, #288	@ 0x120
 800d8d2:	441c      	add	r4, r3
 800d8d4:	2000      	movs	r0, #0
 800d8d6:	2100      	movs	r1, #0
 800d8d8:	f1b8 0f00 	cmp.w	r8, #0
 800d8dc:	da09      	bge.n	800d8f2 <__kernel_rem_pio2+0x5b2>
 800d8de:	f1b9 0f00 	cmp.w	r9, #0
 800d8e2:	d002      	beq.n	800d8ea <__kernel_rem_pio2+0x5aa>
 800d8e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d8e8:	4619      	mov	r1, r3
 800d8ea:	9b04      	ldr	r3, [sp, #16]
 800d8ec:	e9c3 0100 	strd	r0, r1, [r3]
 800d8f0:	e793      	b.n	800d81a <__kernel_rem_pio2+0x4da>
 800d8f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d8f6:	f7f2 fcc1 	bl	800027c <__adddf3>
 800d8fa:	f108 38ff 	add.w	r8, r8, #4294967295
 800d8fe:	e7eb      	b.n	800d8d8 <__kernel_rem_pio2+0x598>
 800d900:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800d904:	f7f2 fcba 	bl	800027c <__adddf3>
 800d908:	3c01      	subs	r4, #1
 800d90a:	e7c1      	b.n	800d890 <__kernel_rem_pio2+0x550>
 800d90c:	4602      	mov	r2, r0
 800d90e:	460b      	mov	r3, r1
 800d910:	e7c6      	b.n	800d8a0 <__kernel_rem_pio2+0x560>
 800d912:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800d916:	f7f2 fcb1 	bl	800027c <__adddf3>
 800d91a:	3401      	adds	r4, #1
 800d91c:	e7cb      	b.n	800d8b6 <__kernel_rem_pio2+0x576>
 800d91e:	ed35 7b02 	vldmdb	r5!, {d7}
 800d922:	ed8d 7b00 	vstr	d7, [sp]
 800d926:	ed95 7b02 	vldr	d7, [r5, #8]
 800d92a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d92e:	ec53 2b17 	vmov	r2, r3, d7
 800d932:	ed8d 7b06 	vstr	d7, [sp, #24]
 800d936:	f7f2 fca1 	bl	800027c <__adddf3>
 800d93a:	4602      	mov	r2, r0
 800d93c:	460b      	mov	r3, r1
 800d93e:	4606      	mov	r6, r0
 800d940:	460f      	mov	r7, r1
 800d942:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d946:	f7f2 fc97 	bl	8000278 <__aeabi_dsub>
 800d94a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d94e:	f7f2 fc95 	bl	800027c <__adddf3>
 800d952:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d956:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800d95a:	e9c5 6700 	strd	r6, r7, [r5]
 800d95e:	e771      	b.n	800d844 <__kernel_rem_pio2+0x504>
 800d960:	ed34 7b02 	vldmdb	r4!, {d7}
 800d964:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800d968:	ec51 0b17 	vmov	r0, r1, d7
 800d96c:	4652      	mov	r2, sl
 800d96e:	465b      	mov	r3, fp
 800d970:	ed8d 7b00 	vstr	d7, [sp]
 800d974:	f7f2 fc82 	bl	800027c <__adddf3>
 800d978:	4602      	mov	r2, r0
 800d97a:	460b      	mov	r3, r1
 800d97c:	4606      	mov	r6, r0
 800d97e:	460f      	mov	r7, r1
 800d980:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d984:	f7f2 fc78 	bl	8000278 <__aeabi_dsub>
 800d988:	4652      	mov	r2, sl
 800d98a:	465b      	mov	r3, fp
 800d98c:	f7f2 fc76 	bl	800027c <__adddf3>
 800d990:	3d01      	subs	r5, #1
 800d992:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800d996:	e9c4 6700 	strd	r6, r7, [r4]
 800d99a:	e757      	b.n	800d84c <__kernel_rem_pio2+0x50c>
 800d99c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800d9a0:	f7f2 fc6c 	bl	800027c <__adddf3>
 800d9a4:	f108 38ff 	add.w	r8, r8, #4294967295
 800d9a8:	e758      	b.n	800d85c <__kernel_rem_pio2+0x51c>
 800d9aa:	bf00      	nop
 800d9ac:	f3af 8000 	nop.w
	...
 800d9b8:	41700000 	.word	0x41700000
 800d9bc:	3e700000 	.word	0x3e700000
 800d9c0:	9b04      	ldr	r3, [sp, #16]
 800d9c2:	9a04      	ldr	r2, [sp, #16]
 800d9c4:	601d      	str	r5, [r3, #0]
 800d9c6:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800d9ca:	605c      	str	r4, [r3, #4]
 800d9cc:	609f      	str	r7, [r3, #8]
 800d9ce:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800d9d2:	60d3      	str	r3, [r2, #12]
 800d9d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800d9d8:	6110      	str	r0, [r2, #16]
 800d9da:	6153      	str	r3, [r2, #20]
 800d9dc:	e71d      	b.n	800d81a <__kernel_rem_pio2+0x4da>
 800d9de:	bf00      	nop

0800d9e0 <__kernel_rem_pio2f>:
 800d9e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9e4:	ed2d 8b04 	vpush	{d8-d9}
 800d9e8:	b0d9      	sub	sp, #356	@ 0x164
 800d9ea:	4690      	mov	r8, r2
 800d9ec:	9001      	str	r0, [sp, #4]
 800d9ee:	4ab6      	ldr	r2, [pc, #728]	@ (800dcc8 <__kernel_rem_pio2f+0x2e8>)
 800d9f0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800d9f2:	f118 0f04 	cmn.w	r8, #4
 800d9f6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800d9fa:	460f      	mov	r7, r1
 800d9fc:	f103 3bff 	add.w	fp, r3, #4294967295
 800da00:	db26      	blt.n	800da50 <__kernel_rem_pio2f+0x70>
 800da02:	f1b8 0203 	subs.w	r2, r8, #3
 800da06:	bf48      	it	mi
 800da08:	f108 0204 	addmi.w	r2, r8, #4
 800da0c:	10d2      	asrs	r2, r2, #3
 800da0e:	1c55      	adds	r5, r2, #1
 800da10:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800da12:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 800dcd8 <__kernel_rem_pio2f+0x2f8>
 800da16:	00e8      	lsls	r0, r5, #3
 800da18:	eba2 060b 	sub.w	r6, r2, fp
 800da1c:	9002      	str	r0, [sp, #8]
 800da1e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800da22:	eb0a 0c0b 	add.w	ip, sl, fp
 800da26:	ac1c      	add	r4, sp, #112	@ 0x70
 800da28:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800da2c:	2000      	movs	r0, #0
 800da2e:	4560      	cmp	r0, ip
 800da30:	dd10      	ble.n	800da54 <__kernel_rem_pio2f+0x74>
 800da32:	a91c      	add	r1, sp, #112	@ 0x70
 800da34:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800da38:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800da3c:	2600      	movs	r6, #0
 800da3e:	4556      	cmp	r6, sl
 800da40:	dc24      	bgt.n	800da8c <__kernel_rem_pio2f+0xac>
 800da42:	f8dd e004 	ldr.w	lr, [sp, #4]
 800da46:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 800dcd8 <__kernel_rem_pio2f+0x2f8>
 800da4a:	4684      	mov	ip, r0
 800da4c:	2400      	movs	r4, #0
 800da4e:	e016      	b.n	800da7e <__kernel_rem_pio2f+0x9e>
 800da50:	2200      	movs	r2, #0
 800da52:	e7dc      	b.n	800da0e <__kernel_rem_pio2f+0x2e>
 800da54:	42c6      	cmn	r6, r0
 800da56:	bf5d      	ittte	pl
 800da58:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800da5c:	ee07 1a90 	vmovpl	s15, r1
 800da60:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800da64:	eef0 7a47 	vmovmi.f32	s15, s14
 800da68:	ece4 7a01 	vstmia	r4!, {s15}
 800da6c:	3001      	adds	r0, #1
 800da6e:	e7de      	b.n	800da2e <__kernel_rem_pio2f+0x4e>
 800da70:	ecfe 6a01 	vldmia	lr!, {s13}
 800da74:	ed3c 7a01 	vldmdb	ip!, {s14}
 800da78:	eee6 7a87 	vfma.f32	s15, s13, s14
 800da7c:	3401      	adds	r4, #1
 800da7e:	455c      	cmp	r4, fp
 800da80:	ddf6      	ble.n	800da70 <__kernel_rem_pio2f+0x90>
 800da82:	ece9 7a01 	vstmia	r9!, {s15}
 800da86:	3601      	adds	r6, #1
 800da88:	3004      	adds	r0, #4
 800da8a:	e7d8      	b.n	800da3e <__kernel_rem_pio2f+0x5e>
 800da8c:	a908      	add	r1, sp, #32
 800da8e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800da92:	9104      	str	r1, [sp, #16]
 800da94:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800da96:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 800dcd4 <__kernel_rem_pio2f+0x2f4>
 800da9a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 800dcd0 <__kernel_rem_pio2f+0x2f0>
 800da9e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800daa2:	9203      	str	r2, [sp, #12]
 800daa4:	4654      	mov	r4, sl
 800daa6:	00a2      	lsls	r2, r4, #2
 800daa8:	9205      	str	r2, [sp, #20]
 800daaa:	aa58      	add	r2, sp, #352	@ 0x160
 800daac:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800dab0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800dab4:	a944      	add	r1, sp, #272	@ 0x110
 800dab6:	aa08      	add	r2, sp, #32
 800dab8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800dabc:	4694      	mov	ip, r2
 800dabe:	4626      	mov	r6, r4
 800dac0:	2e00      	cmp	r6, #0
 800dac2:	dc4c      	bgt.n	800db5e <__kernel_rem_pio2f+0x17e>
 800dac4:	4628      	mov	r0, r5
 800dac6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800daca:	f000 fa6b 	bl	800dfa4 <scalbnf>
 800dace:	eeb0 8a40 	vmov.f32	s16, s0
 800dad2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800dad6:	ee28 0a00 	vmul.f32	s0, s16, s0
 800dada:	f000 fb45 	bl	800e168 <floorf>
 800dade:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800dae2:	eea0 8a67 	vfms.f32	s16, s0, s15
 800dae6:	2d00      	cmp	r5, #0
 800dae8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800daec:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800daf0:	ee17 9a90 	vmov	r9, s15
 800daf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800daf8:	ee38 8a67 	vsub.f32	s16, s16, s15
 800dafc:	dd41      	ble.n	800db82 <__kernel_rem_pio2f+0x1a2>
 800dafe:	f104 3cff 	add.w	ip, r4, #4294967295
 800db02:	a908      	add	r1, sp, #32
 800db04:	f1c5 0e08 	rsb	lr, r5, #8
 800db08:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800db0c:	fa46 f00e 	asr.w	r0, r6, lr
 800db10:	4481      	add	r9, r0
 800db12:	fa00 f00e 	lsl.w	r0, r0, lr
 800db16:	1a36      	subs	r6, r6, r0
 800db18:	f1c5 0007 	rsb	r0, r5, #7
 800db1c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800db20:	4106      	asrs	r6, r0
 800db22:	2e00      	cmp	r6, #0
 800db24:	dd3c      	ble.n	800dba0 <__kernel_rem_pio2f+0x1c0>
 800db26:	f04f 0e00 	mov.w	lr, #0
 800db2a:	f109 0901 	add.w	r9, r9, #1
 800db2e:	4670      	mov	r0, lr
 800db30:	4574      	cmp	r4, lr
 800db32:	dc68      	bgt.n	800dc06 <__kernel_rem_pio2f+0x226>
 800db34:	2d00      	cmp	r5, #0
 800db36:	dd03      	ble.n	800db40 <__kernel_rem_pio2f+0x160>
 800db38:	2d01      	cmp	r5, #1
 800db3a:	d074      	beq.n	800dc26 <__kernel_rem_pio2f+0x246>
 800db3c:	2d02      	cmp	r5, #2
 800db3e:	d07d      	beq.n	800dc3c <__kernel_rem_pio2f+0x25c>
 800db40:	2e02      	cmp	r6, #2
 800db42:	d12d      	bne.n	800dba0 <__kernel_rem_pio2f+0x1c0>
 800db44:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800db48:	ee30 8a48 	vsub.f32	s16, s0, s16
 800db4c:	b340      	cbz	r0, 800dba0 <__kernel_rem_pio2f+0x1c0>
 800db4e:	4628      	mov	r0, r5
 800db50:	9306      	str	r3, [sp, #24]
 800db52:	f000 fa27 	bl	800dfa4 <scalbnf>
 800db56:	9b06      	ldr	r3, [sp, #24]
 800db58:	ee38 8a40 	vsub.f32	s16, s16, s0
 800db5c:	e020      	b.n	800dba0 <__kernel_rem_pio2f+0x1c0>
 800db5e:	ee60 7a28 	vmul.f32	s15, s0, s17
 800db62:	3e01      	subs	r6, #1
 800db64:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800db68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800db6c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800db70:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800db74:	ecac 0a01 	vstmia	ip!, {s0}
 800db78:	ed30 0a01 	vldmdb	r0!, {s0}
 800db7c:	ee37 0a80 	vadd.f32	s0, s15, s0
 800db80:	e79e      	b.n	800dac0 <__kernel_rem_pio2f+0xe0>
 800db82:	d105      	bne.n	800db90 <__kernel_rem_pio2f+0x1b0>
 800db84:	1e60      	subs	r0, r4, #1
 800db86:	a908      	add	r1, sp, #32
 800db88:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800db8c:	11f6      	asrs	r6, r6, #7
 800db8e:	e7c8      	b.n	800db22 <__kernel_rem_pio2f+0x142>
 800db90:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800db94:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800db98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db9c:	da31      	bge.n	800dc02 <__kernel_rem_pio2f+0x222>
 800db9e:	2600      	movs	r6, #0
 800dba0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800dba4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dba8:	f040 8098 	bne.w	800dcdc <__kernel_rem_pio2f+0x2fc>
 800dbac:	1e60      	subs	r0, r4, #1
 800dbae:	2200      	movs	r2, #0
 800dbb0:	4550      	cmp	r0, sl
 800dbb2:	da4b      	bge.n	800dc4c <__kernel_rem_pio2f+0x26c>
 800dbb4:	2a00      	cmp	r2, #0
 800dbb6:	d065      	beq.n	800dc84 <__kernel_rem_pio2f+0x2a4>
 800dbb8:	3c01      	subs	r4, #1
 800dbba:	ab08      	add	r3, sp, #32
 800dbbc:	3d08      	subs	r5, #8
 800dbbe:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d0f8      	beq.n	800dbb8 <__kernel_rem_pio2f+0x1d8>
 800dbc6:	4628      	mov	r0, r5
 800dbc8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800dbcc:	f000 f9ea 	bl	800dfa4 <scalbnf>
 800dbd0:	1c63      	adds	r3, r4, #1
 800dbd2:	aa44      	add	r2, sp, #272	@ 0x110
 800dbd4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800dcd4 <__kernel_rem_pio2f+0x2f4>
 800dbd8:	0099      	lsls	r1, r3, #2
 800dbda:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800dbde:	4623      	mov	r3, r4
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	f280 80a9 	bge.w	800dd38 <__kernel_rem_pio2f+0x358>
 800dbe6:	4623      	mov	r3, r4
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	f2c0 80c7 	blt.w	800dd7c <__kernel_rem_pio2f+0x39c>
 800dbee:	aa44      	add	r2, sp, #272	@ 0x110
 800dbf0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800dbf4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800dccc <__kernel_rem_pio2f+0x2ec>
 800dbf8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800dcd8 <__kernel_rem_pio2f+0x2f8>
 800dbfc:	2000      	movs	r0, #0
 800dbfe:	1ae2      	subs	r2, r4, r3
 800dc00:	e0b1      	b.n	800dd66 <__kernel_rem_pio2f+0x386>
 800dc02:	2602      	movs	r6, #2
 800dc04:	e78f      	b.n	800db26 <__kernel_rem_pio2f+0x146>
 800dc06:	f852 1b04 	ldr.w	r1, [r2], #4
 800dc0a:	b948      	cbnz	r0, 800dc20 <__kernel_rem_pio2f+0x240>
 800dc0c:	b121      	cbz	r1, 800dc18 <__kernel_rem_pio2f+0x238>
 800dc0e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800dc12:	f842 1c04 	str.w	r1, [r2, #-4]
 800dc16:	2101      	movs	r1, #1
 800dc18:	f10e 0e01 	add.w	lr, lr, #1
 800dc1c:	4608      	mov	r0, r1
 800dc1e:	e787      	b.n	800db30 <__kernel_rem_pio2f+0x150>
 800dc20:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800dc24:	e7f5      	b.n	800dc12 <__kernel_rem_pio2f+0x232>
 800dc26:	f104 3cff 	add.w	ip, r4, #4294967295
 800dc2a:	aa08      	add	r2, sp, #32
 800dc2c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800dc30:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dc34:	a908      	add	r1, sp, #32
 800dc36:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800dc3a:	e781      	b.n	800db40 <__kernel_rem_pio2f+0x160>
 800dc3c:	f104 3cff 	add.w	ip, r4, #4294967295
 800dc40:	aa08      	add	r2, sp, #32
 800dc42:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800dc46:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800dc4a:	e7f3      	b.n	800dc34 <__kernel_rem_pio2f+0x254>
 800dc4c:	a908      	add	r1, sp, #32
 800dc4e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800dc52:	3801      	subs	r0, #1
 800dc54:	430a      	orrs	r2, r1
 800dc56:	e7ab      	b.n	800dbb0 <__kernel_rem_pio2f+0x1d0>
 800dc58:	3201      	adds	r2, #1
 800dc5a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800dc5e:	2e00      	cmp	r6, #0
 800dc60:	d0fa      	beq.n	800dc58 <__kernel_rem_pio2f+0x278>
 800dc62:	9905      	ldr	r1, [sp, #20]
 800dc64:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800dc68:	eb0d 0001 	add.w	r0, sp, r1
 800dc6c:	18e6      	adds	r6, r4, r3
 800dc6e:	a91c      	add	r1, sp, #112	@ 0x70
 800dc70:	f104 0c01 	add.w	ip, r4, #1
 800dc74:	384c      	subs	r0, #76	@ 0x4c
 800dc76:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800dc7a:	4422      	add	r2, r4
 800dc7c:	4562      	cmp	r2, ip
 800dc7e:	da04      	bge.n	800dc8a <__kernel_rem_pio2f+0x2aa>
 800dc80:	4614      	mov	r4, r2
 800dc82:	e710      	b.n	800daa6 <__kernel_rem_pio2f+0xc6>
 800dc84:	9804      	ldr	r0, [sp, #16]
 800dc86:	2201      	movs	r2, #1
 800dc88:	e7e7      	b.n	800dc5a <__kernel_rem_pio2f+0x27a>
 800dc8a:	9903      	ldr	r1, [sp, #12]
 800dc8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 800dc90:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800dc94:	9105      	str	r1, [sp, #20]
 800dc96:	ee07 1a90 	vmov	s15, r1
 800dc9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dc9e:	2400      	movs	r4, #0
 800dca0:	ece6 7a01 	vstmia	r6!, {s15}
 800dca4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800dcd8 <__kernel_rem_pio2f+0x2f8>
 800dca8:	46b1      	mov	r9, r6
 800dcaa:	455c      	cmp	r4, fp
 800dcac:	dd04      	ble.n	800dcb8 <__kernel_rem_pio2f+0x2d8>
 800dcae:	ece0 7a01 	vstmia	r0!, {s15}
 800dcb2:	f10c 0c01 	add.w	ip, ip, #1
 800dcb6:	e7e1      	b.n	800dc7c <__kernel_rem_pio2f+0x29c>
 800dcb8:	ecfe 6a01 	vldmia	lr!, {s13}
 800dcbc:	ed39 7a01 	vldmdb	r9!, {s14}
 800dcc0:	3401      	adds	r4, #1
 800dcc2:	eee6 7a87 	vfma.f32	s15, s13, s14
 800dcc6:	e7f0      	b.n	800dcaa <__kernel_rem_pio2f+0x2ca>
 800dcc8:	08011754 	.word	0x08011754
 800dccc:	08011728 	.word	0x08011728
 800dcd0:	43800000 	.word	0x43800000
 800dcd4:	3b800000 	.word	0x3b800000
 800dcd8:	00000000 	.word	0x00000000
 800dcdc:	9b02      	ldr	r3, [sp, #8]
 800dcde:	eeb0 0a48 	vmov.f32	s0, s16
 800dce2:	eba3 0008 	sub.w	r0, r3, r8
 800dce6:	f000 f95d 	bl	800dfa4 <scalbnf>
 800dcea:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800dcd0 <__kernel_rem_pio2f+0x2f0>
 800dcee:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800dcf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcf6:	db19      	blt.n	800dd2c <__kernel_rem_pio2f+0x34c>
 800dcf8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800dcd4 <__kernel_rem_pio2f+0x2f4>
 800dcfc:	ee60 7a27 	vmul.f32	s15, s0, s15
 800dd00:	aa08      	add	r2, sp, #32
 800dd02:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dd06:	3508      	adds	r5, #8
 800dd08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dd0c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800dd10:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800dd14:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800dd18:	ee10 3a10 	vmov	r3, s0
 800dd1c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800dd20:	ee17 3a90 	vmov	r3, s15
 800dd24:	3401      	adds	r4, #1
 800dd26:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800dd2a:	e74c      	b.n	800dbc6 <__kernel_rem_pio2f+0x1e6>
 800dd2c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800dd30:	aa08      	add	r2, sp, #32
 800dd32:	ee10 3a10 	vmov	r3, s0
 800dd36:	e7f6      	b.n	800dd26 <__kernel_rem_pio2f+0x346>
 800dd38:	a808      	add	r0, sp, #32
 800dd3a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800dd3e:	9001      	str	r0, [sp, #4]
 800dd40:	ee07 0a90 	vmov	s15, r0
 800dd44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800dd48:	3b01      	subs	r3, #1
 800dd4a:	ee67 7a80 	vmul.f32	s15, s15, s0
 800dd4e:	ee20 0a07 	vmul.f32	s0, s0, s14
 800dd52:	ed62 7a01 	vstmdb	r2!, {s15}
 800dd56:	e743      	b.n	800dbe0 <__kernel_rem_pio2f+0x200>
 800dd58:	ecfc 6a01 	vldmia	ip!, {s13}
 800dd5c:	ecb5 7a01 	vldmia	r5!, {s14}
 800dd60:	eee6 7a87 	vfma.f32	s15, s13, s14
 800dd64:	3001      	adds	r0, #1
 800dd66:	4550      	cmp	r0, sl
 800dd68:	dc01      	bgt.n	800dd6e <__kernel_rem_pio2f+0x38e>
 800dd6a:	4290      	cmp	r0, r2
 800dd6c:	ddf4      	ble.n	800dd58 <__kernel_rem_pio2f+0x378>
 800dd6e:	a858      	add	r0, sp, #352	@ 0x160
 800dd70:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800dd74:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800dd78:	3b01      	subs	r3, #1
 800dd7a:	e735      	b.n	800dbe8 <__kernel_rem_pio2f+0x208>
 800dd7c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800dd7e:	2b02      	cmp	r3, #2
 800dd80:	dc09      	bgt.n	800dd96 <__kernel_rem_pio2f+0x3b6>
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	dc27      	bgt.n	800ddd6 <__kernel_rem_pio2f+0x3f6>
 800dd86:	d040      	beq.n	800de0a <__kernel_rem_pio2f+0x42a>
 800dd88:	f009 0007 	and.w	r0, r9, #7
 800dd8c:	b059      	add	sp, #356	@ 0x164
 800dd8e:	ecbd 8b04 	vpop	{d8-d9}
 800dd92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd96:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800dd98:	2b03      	cmp	r3, #3
 800dd9a:	d1f5      	bne.n	800dd88 <__kernel_rem_pio2f+0x3a8>
 800dd9c:	aa30      	add	r2, sp, #192	@ 0xc0
 800dd9e:	1f0b      	subs	r3, r1, #4
 800dda0:	4413      	add	r3, r2
 800dda2:	461a      	mov	r2, r3
 800dda4:	4620      	mov	r0, r4
 800dda6:	2800      	cmp	r0, #0
 800dda8:	dc50      	bgt.n	800de4c <__kernel_rem_pio2f+0x46c>
 800ddaa:	4622      	mov	r2, r4
 800ddac:	2a01      	cmp	r2, #1
 800ddae:	dc5d      	bgt.n	800de6c <__kernel_rem_pio2f+0x48c>
 800ddb0:	ab30      	add	r3, sp, #192	@ 0xc0
 800ddb2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 800dcd8 <__kernel_rem_pio2f+0x2f8>
 800ddb6:	440b      	add	r3, r1
 800ddb8:	2c01      	cmp	r4, #1
 800ddba:	dc67      	bgt.n	800de8c <__kernel_rem_pio2f+0x4ac>
 800ddbc:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800ddc0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800ddc4:	2e00      	cmp	r6, #0
 800ddc6:	d167      	bne.n	800de98 <__kernel_rem_pio2f+0x4b8>
 800ddc8:	edc7 6a00 	vstr	s13, [r7]
 800ddcc:	ed87 7a01 	vstr	s14, [r7, #4]
 800ddd0:	edc7 7a02 	vstr	s15, [r7, #8]
 800ddd4:	e7d8      	b.n	800dd88 <__kernel_rem_pio2f+0x3a8>
 800ddd6:	ab30      	add	r3, sp, #192	@ 0xc0
 800ddd8:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 800dcd8 <__kernel_rem_pio2f+0x2f8>
 800dddc:	440b      	add	r3, r1
 800ddde:	4622      	mov	r2, r4
 800dde0:	2a00      	cmp	r2, #0
 800dde2:	da24      	bge.n	800de2e <__kernel_rem_pio2f+0x44e>
 800dde4:	b34e      	cbz	r6, 800de3a <__kernel_rem_pio2f+0x45a>
 800dde6:	eef1 7a47 	vneg.f32	s15, s14
 800ddea:	edc7 7a00 	vstr	s15, [r7]
 800ddee:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800ddf2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ddf6:	aa31      	add	r2, sp, #196	@ 0xc4
 800ddf8:	2301      	movs	r3, #1
 800ddfa:	429c      	cmp	r4, r3
 800ddfc:	da20      	bge.n	800de40 <__kernel_rem_pio2f+0x460>
 800ddfe:	b10e      	cbz	r6, 800de04 <__kernel_rem_pio2f+0x424>
 800de00:	eef1 7a67 	vneg.f32	s15, s15
 800de04:	edc7 7a01 	vstr	s15, [r7, #4]
 800de08:	e7be      	b.n	800dd88 <__kernel_rem_pio2f+0x3a8>
 800de0a:	ab30      	add	r3, sp, #192	@ 0xc0
 800de0c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 800dcd8 <__kernel_rem_pio2f+0x2f8>
 800de10:	440b      	add	r3, r1
 800de12:	2c00      	cmp	r4, #0
 800de14:	da05      	bge.n	800de22 <__kernel_rem_pio2f+0x442>
 800de16:	b10e      	cbz	r6, 800de1c <__kernel_rem_pio2f+0x43c>
 800de18:	eef1 7a67 	vneg.f32	s15, s15
 800de1c:	edc7 7a00 	vstr	s15, [r7]
 800de20:	e7b2      	b.n	800dd88 <__kernel_rem_pio2f+0x3a8>
 800de22:	ed33 7a01 	vldmdb	r3!, {s14}
 800de26:	3c01      	subs	r4, #1
 800de28:	ee77 7a87 	vadd.f32	s15, s15, s14
 800de2c:	e7f1      	b.n	800de12 <__kernel_rem_pio2f+0x432>
 800de2e:	ed73 7a01 	vldmdb	r3!, {s15}
 800de32:	3a01      	subs	r2, #1
 800de34:	ee37 7a27 	vadd.f32	s14, s14, s15
 800de38:	e7d2      	b.n	800dde0 <__kernel_rem_pio2f+0x400>
 800de3a:	eef0 7a47 	vmov.f32	s15, s14
 800de3e:	e7d4      	b.n	800ddea <__kernel_rem_pio2f+0x40a>
 800de40:	ecb2 7a01 	vldmia	r2!, {s14}
 800de44:	3301      	adds	r3, #1
 800de46:	ee77 7a87 	vadd.f32	s15, s15, s14
 800de4a:	e7d6      	b.n	800ddfa <__kernel_rem_pio2f+0x41a>
 800de4c:	ed72 7a01 	vldmdb	r2!, {s15}
 800de50:	edd2 6a01 	vldr	s13, [r2, #4]
 800de54:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800de58:	3801      	subs	r0, #1
 800de5a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800de5e:	ed82 7a00 	vstr	s14, [r2]
 800de62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de66:	edc2 7a01 	vstr	s15, [r2, #4]
 800de6a:	e79c      	b.n	800dda6 <__kernel_rem_pio2f+0x3c6>
 800de6c:	ed73 7a01 	vldmdb	r3!, {s15}
 800de70:	edd3 6a01 	vldr	s13, [r3, #4]
 800de74:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800de78:	3a01      	subs	r2, #1
 800de7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800de7e:	ed83 7a00 	vstr	s14, [r3]
 800de82:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de86:	edc3 7a01 	vstr	s15, [r3, #4]
 800de8a:	e78f      	b.n	800ddac <__kernel_rem_pio2f+0x3cc>
 800de8c:	ed33 7a01 	vldmdb	r3!, {s14}
 800de90:	3c01      	subs	r4, #1
 800de92:	ee77 7a87 	vadd.f32	s15, s15, s14
 800de96:	e78f      	b.n	800ddb8 <__kernel_rem_pio2f+0x3d8>
 800de98:	eef1 6a66 	vneg.f32	s13, s13
 800de9c:	eeb1 7a47 	vneg.f32	s14, s14
 800dea0:	edc7 6a00 	vstr	s13, [r7]
 800dea4:	ed87 7a01 	vstr	s14, [r7, #4]
 800dea8:	eef1 7a67 	vneg.f32	s15, s15
 800deac:	e790      	b.n	800ddd0 <__kernel_rem_pio2f+0x3f0>
 800deae:	bf00      	nop

0800deb0 <scalbn>:
 800deb0:	b570      	push	{r4, r5, r6, lr}
 800deb2:	ec55 4b10 	vmov	r4, r5, d0
 800deb6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800deba:	4606      	mov	r6, r0
 800debc:	462b      	mov	r3, r5
 800debe:	b991      	cbnz	r1, 800dee6 <scalbn+0x36>
 800dec0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800dec4:	4323      	orrs	r3, r4
 800dec6:	d03b      	beq.n	800df40 <scalbn+0x90>
 800dec8:	4b33      	ldr	r3, [pc, #204]	@ (800df98 <scalbn+0xe8>)
 800deca:	4620      	mov	r0, r4
 800decc:	4629      	mov	r1, r5
 800dece:	2200      	movs	r2, #0
 800ded0:	f7f2 fb8a 	bl	80005e8 <__aeabi_dmul>
 800ded4:	4b31      	ldr	r3, [pc, #196]	@ (800df9c <scalbn+0xec>)
 800ded6:	429e      	cmp	r6, r3
 800ded8:	4604      	mov	r4, r0
 800deda:	460d      	mov	r5, r1
 800dedc:	da0f      	bge.n	800defe <scalbn+0x4e>
 800dede:	a326      	add	r3, pc, #152	@ (adr r3, 800df78 <scalbn+0xc8>)
 800dee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee4:	e01e      	b.n	800df24 <scalbn+0x74>
 800dee6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800deea:	4291      	cmp	r1, r2
 800deec:	d10b      	bne.n	800df06 <scalbn+0x56>
 800deee:	4622      	mov	r2, r4
 800def0:	4620      	mov	r0, r4
 800def2:	4629      	mov	r1, r5
 800def4:	f7f2 f9c2 	bl	800027c <__adddf3>
 800def8:	4604      	mov	r4, r0
 800defa:	460d      	mov	r5, r1
 800defc:	e020      	b.n	800df40 <scalbn+0x90>
 800defe:	460b      	mov	r3, r1
 800df00:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800df04:	3936      	subs	r1, #54	@ 0x36
 800df06:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800df0a:	4296      	cmp	r6, r2
 800df0c:	dd0d      	ble.n	800df2a <scalbn+0x7a>
 800df0e:	2d00      	cmp	r5, #0
 800df10:	a11b      	add	r1, pc, #108	@ (adr r1, 800df80 <scalbn+0xd0>)
 800df12:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df16:	da02      	bge.n	800df1e <scalbn+0x6e>
 800df18:	a11b      	add	r1, pc, #108	@ (adr r1, 800df88 <scalbn+0xd8>)
 800df1a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df1e:	a318      	add	r3, pc, #96	@ (adr r3, 800df80 <scalbn+0xd0>)
 800df20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df24:	f7f2 fb60 	bl	80005e8 <__aeabi_dmul>
 800df28:	e7e6      	b.n	800def8 <scalbn+0x48>
 800df2a:	1872      	adds	r2, r6, r1
 800df2c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800df30:	428a      	cmp	r2, r1
 800df32:	dcec      	bgt.n	800df0e <scalbn+0x5e>
 800df34:	2a00      	cmp	r2, #0
 800df36:	dd06      	ble.n	800df46 <scalbn+0x96>
 800df38:	f36f 531e 	bfc	r3, #20, #11
 800df3c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800df40:	ec45 4b10 	vmov	d0, r4, r5
 800df44:	bd70      	pop	{r4, r5, r6, pc}
 800df46:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800df4a:	da08      	bge.n	800df5e <scalbn+0xae>
 800df4c:	2d00      	cmp	r5, #0
 800df4e:	a10a      	add	r1, pc, #40	@ (adr r1, 800df78 <scalbn+0xc8>)
 800df50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df54:	dac3      	bge.n	800dede <scalbn+0x2e>
 800df56:	a10e      	add	r1, pc, #56	@ (adr r1, 800df90 <scalbn+0xe0>)
 800df58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df5c:	e7bf      	b.n	800dede <scalbn+0x2e>
 800df5e:	3236      	adds	r2, #54	@ 0x36
 800df60:	f36f 531e 	bfc	r3, #20, #11
 800df64:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800df68:	4620      	mov	r0, r4
 800df6a:	4b0d      	ldr	r3, [pc, #52]	@ (800dfa0 <scalbn+0xf0>)
 800df6c:	4629      	mov	r1, r5
 800df6e:	2200      	movs	r2, #0
 800df70:	e7d8      	b.n	800df24 <scalbn+0x74>
 800df72:	bf00      	nop
 800df74:	f3af 8000 	nop.w
 800df78:	c2f8f359 	.word	0xc2f8f359
 800df7c:	01a56e1f 	.word	0x01a56e1f
 800df80:	8800759c 	.word	0x8800759c
 800df84:	7e37e43c 	.word	0x7e37e43c
 800df88:	8800759c 	.word	0x8800759c
 800df8c:	fe37e43c 	.word	0xfe37e43c
 800df90:	c2f8f359 	.word	0xc2f8f359
 800df94:	81a56e1f 	.word	0x81a56e1f
 800df98:	43500000 	.word	0x43500000
 800df9c:	ffff3cb0 	.word	0xffff3cb0
 800dfa0:	3c900000 	.word	0x3c900000

0800dfa4 <scalbnf>:
 800dfa4:	ee10 3a10 	vmov	r3, s0
 800dfa8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800dfac:	d02b      	beq.n	800e006 <scalbnf+0x62>
 800dfae:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800dfb2:	d302      	bcc.n	800dfba <scalbnf+0x16>
 800dfb4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dfb8:	4770      	bx	lr
 800dfba:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800dfbe:	d123      	bne.n	800e008 <scalbnf+0x64>
 800dfc0:	4b24      	ldr	r3, [pc, #144]	@ (800e054 <scalbnf+0xb0>)
 800dfc2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800e058 <scalbnf+0xb4>
 800dfc6:	4298      	cmp	r0, r3
 800dfc8:	ee20 0a27 	vmul.f32	s0, s0, s15
 800dfcc:	db17      	blt.n	800dffe <scalbnf+0x5a>
 800dfce:	ee10 3a10 	vmov	r3, s0
 800dfd2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800dfd6:	3a19      	subs	r2, #25
 800dfd8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800dfdc:	4288      	cmp	r0, r1
 800dfde:	dd15      	ble.n	800e00c <scalbnf+0x68>
 800dfe0:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800e05c <scalbnf+0xb8>
 800dfe4:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800e060 <scalbnf+0xbc>
 800dfe8:	ee10 3a10 	vmov	r3, s0
 800dfec:	eeb0 7a67 	vmov.f32	s14, s15
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	bfb8      	it	lt
 800dff4:	eef0 7a66 	vmovlt.f32	s15, s13
 800dff8:	ee27 0a87 	vmul.f32	s0, s15, s14
 800dffc:	4770      	bx	lr
 800dffe:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e064 <scalbnf+0xc0>
 800e002:	ee27 0a80 	vmul.f32	s0, s15, s0
 800e006:	4770      	bx	lr
 800e008:	0dd2      	lsrs	r2, r2, #23
 800e00a:	e7e5      	b.n	800dfd8 <scalbnf+0x34>
 800e00c:	4410      	add	r0, r2
 800e00e:	28fe      	cmp	r0, #254	@ 0xfe
 800e010:	dce6      	bgt.n	800dfe0 <scalbnf+0x3c>
 800e012:	2800      	cmp	r0, #0
 800e014:	dd06      	ble.n	800e024 <scalbnf+0x80>
 800e016:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e01a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e01e:	ee00 3a10 	vmov	s0, r3
 800e022:	4770      	bx	lr
 800e024:	f110 0f16 	cmn.w	r0, #22
 800e028:	da09      	bge.n	800e03e <scalbnf+0x9a>
 800e02a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800e064 <scalbnf+0xc0>
 800e02e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800e068 <scalbnf+0xc4>
 800e032:	ee10 3a10 	vmov	r3, s0
 800e036:	eeb0 7a67 	vmov.f32	s14, s15
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	e7d9      	b.n	800dff2 <scalbnf+0x4e>
 800e03e:	3019      	adds	r0, #25
 800e040:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800e044:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800e048:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800e06c <scalbnf+0xc8>
 800e04c:	ee07 3a90 	vmov	s15, r3
 800e050:	e7d7      	b.n	800e002 <scalbnf+0x5e>
 800e052:	bf00      	nop
 800e054:	ffff3cb0 	.word	0xffff3cb0
 800e058:	4c000000 	.word	0x4c000000
 800e05c:	7149f2ca 	.word	0x7149f2ca
 800e060:	f149f2ca 	.word	0xf149f2ca
 800e064:	0da24260 	.word	0x0da24260
 800e068:	8da24260 	.word	0x8da24260
 800e06c:	33000000 	.word	0x33000000

0800e070 <floor>:
 800e070:	ec51 0b10 	vmov	r0, r1, d0
 800e074:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e07c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800e080:	2e13      	cmp	r6, #19
 800e082:	460c      	mov	r4, r1
 800e084:	4605      	mov	r5, r0
 800e086:	4680      	mov	r8, r0
 800e088:	dc34      	bgt.n	800e0f4 <floor+0x84>
 800e08a:	2e00      	cmp	r6, #0
 800e08c:	da17      	bge.n	800e0be <floor+0x4e>
 800e08e:	a332      	add	r3, pc, #200	@ (adr r3, 800e158 <floor+0xe8>)
 800e090:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e094:	f7f2 f8f2 	bl	800027c <__adddf3>
 800e098:	2200      	movs	r2, #0
 800e09a:	2300      	movs	r3, #0
 800e09c:	f7f2 fd34 	bl	8000b08 <__aeabi_dcmpgt>
 800e0a0:	b150      	cbz	r0, 800e0b8 <floor+0x48>
 800e0a2:	2c00      	cmp	r4, #0
 800e0a4:	da55      	bge.n	800e152 <floor+0xe2>
 800e0a6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800e0aa:	432c      	orrs	r4, r5
 800e0ac:	2500      	movs	r5, #0
 800e0ae:	42ac      	cmp	r4, r5
 800e0b0:	4c2b      	ldr	r4, [pc, #172]	@ (800e160 <floor+0xf0>)
 800e0b2:	bf08      	it	eq
 800e0b4:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800e0b8:	4621      	mov	r1, r4
 800e0ba:	4628      	mov	r0, r5
 800e0bc:	e023      	b.n	800e106 <floor+0x96>
 800e0be:	4f29      	ldr	r7, [pc, #164]	@ (800e164 <floor+0xf4>)
 800e0c0:	4137      	asrs	r7, r6
 800e0c2:	ea01 0307 	and.w	r3, r1, r7
 800e0c6:	4303      	orrs	r3, r0
 800e0c8:	d01d      	beq.n	800e106 <floor+0x96>
 800e0ca:	a323      	add	r3, pc, #140	@ (adr r3, 800e158 <floor+0xe8>)
 800e0cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0d0:	f7f2 f8d4 	bl	800027c <__adddf3>
 800e0d4:	2200      	movs	r2, #0
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	f7f2 fd16 	bl	8000b08 <__aeabi_dcmpgt>
 800e0dc:	2800      	cmp	r0, #0
 800e0de:	d0eb      	beq.n	800e0b8 <floor+0x48>
 800e0e0:	2c00      	cmp	r4, #0
 800e0e2:	bfbe      	ittt	lt
 800e0e4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800e0e8:	4133      	asrlt	r3, r6
 800e0ea:	18e4      	addlt	r4, r4, r3
 800e0ec:	ea24 0407 	bic.w	r4, r4, r7
 800e0f0:	2500      	movs	r5, #0
 800e0f2:	e7e1      	b.n	800e0b8 <floor+0x48>
 800e0f4:	2e33      	cmp	r6, #51	@ 0x33
 800e0f6:	dd0a      	ble.n	800e10e <floor+0x9e>
 800e0f8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800e0fc:	d103      	bne.n	800e106 <floor+0x96>
 800e0fe:	4602      	mov	r2, r0
 800e100:	460b      	mov	r3, r1
 800e102:	f7f2 f8bb 	bl	800027c <__adddf3>
 800e106:	ec41 0b10 	vmov	d0, r0, r1
 800e10a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e10e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800e112:	f04f 37ff 	mov.w	r7, #4294967295
 800e116:	40df      	lsrs	r7, r3
 800e118:	4207      	tst	r7, r0
 800e11a:	d0f4      	beq.n	800e106 <floor+0x96>
 800e11c:	a30e      	add	r3, pc, #56	@ (adr r3, 800e158 <floor+0xe8>)
 800e11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e122:	f7f2 f8ab 	bl	800027c <__adddf3>
 800e126:	2200      	movs	r2, #0
 800e128:	2300      	movs	r3, #0
 800e12a:	f7f2 fced 	bl	8000b08 <__aeabi_dcmpgt>
 800e12e:	2800      	cmp	r0, #0
 800e130:	d0c2      	beq.n	800e0b8 <floor+0x48>
 800e132:	2c00      	cmp	r4, #0
 800e134:	da0a      	bge.n	800e14c <floor+0xdc>
 800e136:	2e14      	cmp	r6, #20
 800e138:	d101      	bne.n	800e13e <floor+0xce>
 800e13a:	3401      	adds	r4, #1
 800e13c:	e006      	b.n	800e14c <floor+0xdc>
 800e13e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800e142:	2301      	movs	r3, #1
 800e144:	40b3      	lsls	r3, r6
 800e146:	441d      	add	r5, r3
 800e148:	4545      	cmp	r5, r8
 800e14a:	d3f6      	bcc.n	800e13a <floor+0xca>
 800e14c:	ea25 0507 	bic.w	r5, r5, r7
 800e150:	e7b2      	b.n	800e0b8 <floor+0x48>
 800e152:	2500      	movs	r5, #0
 800e154:	462c      	mov	r4, r5
 800e156:	e7af      	b.n	800e0b8 <floor+0x48>
 800e158:	8800759c 	.word	0x8800759c
 800e15c:	7e37e43c 	.word	0x7e37e43c
 800e160:	bff00000 	.word	0xbff00000
 800e164:	000fffff 	.word	0x000fffff

0800e168 <floorf>:
 800e168:	ee10 3a10 	vmov	r3, s0
 800e16c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800e170:	3a7f      	subs	r2, #127	@ 0x7f
 800e172:	2a16      	cmp	r2, #22
 800e174:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800e178:	dc2b      	bgt.n	800e1d2 <floorf+0x6a>
 800e17a:	2a00      	cmp	r2, #0
 800e17c:	da12      	bge.n	800e1a4 <floorf+0x3c>
 800e17e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e1e4 <floorf+0x7c>
 800e182:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e186:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e18a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e18e:	dd06      	ble.n	800e19e <floorf+0x36>
 800e190:	2b00      	cmp	r3, #0
 800e192:	da24      	bge.n	800e1de <floorf+0x76>
 800e194:	2900      	cmp	r1, #0
 800e196:	4b14      	ldr	r3, [pc, #80]	@ (800e1e8 <floorf+0x80>)
 800e198:	bf08      	it	eq
 800e19a:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800e19e:	ee00 3a10 	vmov	s0, r3
 800e1a2:	4770      	bx	lr
 800e1a4:	4911      	ldr	r1, [pc, #68]	@ (800e1ec <floorf+0x84>)
 800e1a6:	4111      	asrs	r1, r2
 800e1a8:	420b      	tst	r3, r1
 800e1aa:	d0fa      	beq.n	800e1a2 <floorf+0x3a>
 800e1ac:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800e1e4 <floorf+0x7c>
 800e1b0:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e1b4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e1b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e1bc:	ddef      	ble.n	800e19e <floorf+0x36>
 800e1be:	2b00      	cmp	r3, #0
 800e1c0:	bfbe      	ittt	lt
 800e1c2:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800e1c6:	fa40 f202 	asrlt.w	r2, r0, r2
 800e1ca:	189b      	addlt	r3, r3, r2
 800e1cc:	ea23 0301 	bic.w	r3, r3, r1
 800e1d0:	e7e5      	b.n	800e19e <floorf+0x36>
 800e1d2:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e1d6:	d3e4      	bcc.n	800e1a2 <floorf+0x3a>
 800e1d8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800e1dc:	4770      	bx	lr
 800e1de:	2300      	movs	r3, #0
 800e1e0:	e7dd      	b.n	800e19e <floorf+0x36>
 800e1e2:	bf00      	nop
 800e1e4:	7149f2ca 	.word	0x7149f2ca
 800e1e8:	bf800000 	.word	0xbf800000
 800e1ec:	007fffff 	.word	0x007fffff

0800e1f0 <sulp>:
 800e1f0:	b570      	push	{r4, r5, r6, lr}
 800e1f2:	4604      	mov	r4, r0
 800e1f4:	460d      	mov	r5, r1
 800e1f6:	ec45 4b10 	vmov	d0, r4, r5
 800e1fa:	4616      	mov	r6, r2
 800e1fc:	f001 ffc0 	bl	8010180 <__ulp>
 800e200:	ec51 0b10 	vmov	r0, r1, d0
 800e204:	b17e      	cbz	r6, 800e226 <sulp+0x36>
 800e206:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e20a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e20e:	2b00      	cmp	r3, #0
 800e210:	dd09      	ble.n	800e226 <sulp+0x36>
 800e212:	051b      	lsls	r3, r3, #20
 800e214:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e218:	2400      	movs	r4, #0
 800e21a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e21e:	4622      	mov	r2, r4
 800e220:	462b      	mov	r3, r5
 800e222:	f7f2 f9e1 	bl	80005e8 <__aeabi_dmul>
 800e226:	ec41 0b10 	vmov	d0, r0, r1
 800e22a:	bd70      	pop	{r4, r5, r6, pc}
 800e22c:	0000      	movs	r0, r0
	...

0800e230 <_strtod_l>:
 800e230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e234:	b09f      	sub	sp, #124	@ 0x7c
 800e236:	460c      	mov	r4, r1
 800e238:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e23a:	2200      	movs	r2, #0
 800e23c:	921a      	str	r2, [sp, #104]	@ 0x68
 800e23e:	9005      	str	r0, [sp, #20]
 800e240:	f04f 0a00 	mov.w	sl, #0
 800e244:	f04f 0b00 	mov.w	fp, #0
 800e248:	460a      	mov	r2, r1
 800e24a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e24c:	7811      	ldrb	r1, [r2, #0]
 800e24e:	292b      	cmp	r1, #43	@ 0x2b
 800e250:	d04a      	beq.n	800e2e8 <_strtod_l+0xb8>
 800e252:	d838      	bhi.n	800e2c6 <_strtod_l+0x96>
 800e254:	290d      	cmp	r1, #13
 800e256:	d832      	bhi.n	800e2be <_strtod_l+0x8e>
 800e258:	2908      	cmp	r1, #8
 800e25a:	d832      	bhi.n	800e2c2 <_strtod_l+0x92>
 800e25c:	2900      	cmp	r1, #0
 800e25e:	d03b      	beq.n	800e2d8 <_strtod_l+0xa8>
 800e260:	2200      	movs	r2, #0
 800e262:	920e      	str	r2, [sp, #56]	@ 0x38
 800e264:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e266:	782a      	ldrb	r2, [r5, #0]
 800e268:	2a30      	cmp	r2, #48	@ 0x30
 800e26a:	f040 80b2 	bne.w	800e3d2 <_strtod_l+0x1a2>
 800e26e:	786a      	ldrb	r2, [r5, #1]
 800e270:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e274:	2a58      	cmp	r2, #88	@ 0x58
 800e276:	d16e      	bne.n	800e356 <_strtod_l+0x126>
 800e278:	9302      	str	r3, [sp, #8]
 800e27a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e27c:	9301      	str	r3, [sp, #4]
 800e27e:	ab1a      	add	r3, sp, #104	@ 0x68
 800e280:	9300      	str	r3, [sp, #0]
 800e282:	4a8f      	ldr	r2, [pc, #572]	@ (800e4c0 <_strtod_l+0x290>)
 800e284:	9805      	ldr	r0, [sp, #20]
 800e286:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e288:	a919      	add	r1, sp, #100	@ 0x64
 800e28a:	f001 f87b 	bl	800f384 <__gethex>
 800e28e:	f010 060f 	ands.w	r6, r0, #15
 800e292:	4604      	mov	r4, r0
 800e294:	d005      	beq.n	800e2a2 <_strtod_l+0x72>
 800e296:	2e06      	cmp	r6, #6
 800e298:	d128      	bne.n	800e2ec <_strtod_l+0xbc>
 800e29a:	3501      	adds	r5, #1
 800e29c:	2300      	movs	r3, #0
 800e29e:	9519      	str	r5, [sp, #100]	@ 0x64
 800e2a0:	930e      	str	r3, [sp, #56]	@ 0x38
 800e2a2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	f040 858e 	bne.w	800edc6 <_strtod_l+0xb96>
 800e2aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e2ac:	b1cb      	cbz	r3, 800e2e2 <_strtod_l+0xb2>
 800e2ae:	4652      	mov	r2, sl
 800e2b0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e2b4:	ec43 2b10 	vmov	d0, r2, r3
 800e2b8:	b01f      	add	sp, #124	@ 0x7c
 800e2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2be:	2920      	cmp	r1, #32
 800e2c0:	d1ce      	bne.n	800e260 <_strtod_l+0x30>
 800e2c2:	3201      	adds	r2, #1
 800e2c4:	e7c1      	b.n	800e24a <_strtod_l+0x1a>
 800e2c6:	292d      	cmp	r1, #45	@ 0x2d
 800e2c8:	d1ca      	bne.n	800e260 <_strtod_l+0x30>
 800e2ca:	2101      	movs	r1, #1
 800e2cc:	910e      	str	r1, [sp, #56]	@ 0x38
 800e2ce:	1c51      	adds	r1, r2, #1
 800e2d0:	9119      	str	r1, [sp, #100]	@ 0x64
 800e2d2:	7852      	ldrb	r2, [r2, #1]
 800e2d4:	2a00      	cmp	r2, #0
 800e2d6:	d1c5      	bne.n	800e264 <_strtod_l+0x34>
 800e2d8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e2da:	9419      	str	r4, [sp, #100]	@ 0x64
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	f040 8570 	bne.w	800edc2 <_strtod_l+0xb92>
 800e2e2:	4652      	mov	r2, sl
 800e2e4:	465b      	mov	r3, fp
 800e2e6:	e7e5      	b.n	800e2b4 <_strtod_l+0x84>
 800e2e8:	2100      	movs	r1, #0
 800e2ea:	e7ef      	b.n	800e2cc <_strtod_l+0x9c>
 800e2ec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e2ee:	b13a      	cbz	r2, 800e300 <_strtod_l+0xd0>
 800e2f0:	2135      	movs	r1, #53	@ 0x35
 800e2f2:	a81c      	add	r0, sp, #112	@ 0x70
 800e2f4:	f002 f83e 	bl	8010374 <__copybits>
 800e2f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e2fa:	9805      	ldr	r0, [sp, #20]
 800e2fc:	f001 fc14 	bl	800fb28 <_Bfree>
 800e300:	3e01      	subs	r6, #1
 800e302:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e304:	2e04      	cmp	r6, #4
 800e306:	d806      	bhi.n	800e316 <_strtod_l+0xe6>
 800e308:	e8df f006 	tbb	[pc, r6]
 800e30c:	201d0314 	.word	0x201d0314
 800e310:	14          	.byte	0x14
 800e311:	00          	.byte	0x00
 800e312:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e316:	05e1      	lsls	r1, r4, #23
 800e318:	bf48      	it	mi
 800e31a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e31e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e322:	0d1b      	lsrs	r3, r3, #20
 800e324:	051b      	lsls	r3, r3, #20
 800e326:	2b00      	cmp	r3, #0
 800e328:	d1bb      	bne.n	800e2a2 <_strtod_l+0x72>
 800e32a:	f000 ff35 	bl	800f198 <__errno>
 800e32e:	2322      	movs	r3, #34	@ 0x22
 800e330:	6003      	str	r3, [r0, #0]
 800e332:	e7b6      	b.n	800e2a2 <_strtod_l+0x72>
 800e334:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e338:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e33c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e340:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e344:	e7e7      	b.n	800e316 <_strtod_l+0xe6>
 800e346:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e4c8 <_strtod_l+0x298>
 800e34a:	e7e4      	b.n	800e316 <_strtod_l+0xe6>
 800e34c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e350:	f04f 3aff 	mov.w	sl, #4294967295
 800e354:	e7df      	b.n	800e316 <_strtod_l+0xe6>
 800e356:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e358:	1c5a      	adds	r2, r3, #1
 800e35a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e35c:	785b      	ldrb	r3, [r3, #1]
 800e35e:	2b30      	cmp	r3, #48	@ 0x30
 800e360:	d0f9      	beq.n	800e356 <_strtod_l+0x126>
 800e362:	2b00      	cmp	r3, #0
 800e364:	d09d      	beq.n	800e2a2 <_strtod_l+0x72>
 800e366:	2301      	movs	r3, #1
 800e368:	2700      	movs	r7, #0
 800e36a:	9308      	str	r3, [sp, #32]
 800e36c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e36e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e370:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e372:	46b9      	mov	r9, r7
 800e374:	220a      	movs	r2, #10
 800e376:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e378:	7805      	ldrb	r5, [r0, #0]
 800e37a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e37e:	b2d9      	uxtb	r1, r3
 800e380:	2909      	cmp	r1, #9
 800e382:	d928      	bls.n	800e3d6 <_strtod_l+0x1a6>
 800e384:	494f      	ldr	r1, [pc, #316]	@ (800e4c4 <_strtod_l+0x294>)
 800e386:	2201      	movs	r2, #1
 800e388:	f000 fe4f 	bl	800f02a <strncmp>
 800e38c:	2800      	cmp	r0, #0
 800e38e:	d032      	beq.n	800e3f6 <_strtod_l+0x1c6>
 800e390:	2000      	movs	r0, #0
 800e392:	462a      	mov	r2, r5
 800e394:	900a      	str	r0, [sp, #40]	@ 0x28
 800e396:	464d      	mov	r5, r9
 800e398:	4603      	mov	r3, r0
 800e39a:	2a65      	cmp	r2, #101	@ 0x65
 800e39c:	d001      	beq.n	800e3a2 <_strtod_l+0x172>
 800e39e:	2a45      	cmp	r2, #69	@ 0x45
 800e3a0:	d114      	bne.n	800e3cc <_strtod_l+0x19c>
 800e3a2:	b91d      	cbnz	r5, 800e3ac <_strtod_l+0x17c>
 800e3a4:	9a08      	ldr	r2, [sp, #32]
 800e3a6:	4302      	orrs	r2, r0
 800e3a8:	d096      	beq.n	800e2d8 <_strtod_l+0xa8>
 800e3aa:	2500      	movs	r5, #0
 800e3ac:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e3ae:	1c62      	adds	r2, r4, #1
 800e3b0:	9219      	str	r2, [sp, #100]	@ 0x64
 800e3b2:	7862      	ldrb	r2, [r4, #1]
 800e3b4:	2a2b      	cmp	r2, #43	@ 0x2b
 800e3b6:	d07a      	beq.n	800e4ae <_strtod_l+0x27e>
 800e3b8:	2a2d      	cmp	r2, #45	@ 0x2d
 800e3ba:	d07e      	beq.n	800e4ba <_strtod_l+0x28a>
 800e3bc:	f04f 0c00 	mov.w	ip, #0
 800e3c0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e3c4:	2909      	cmp	r1, #9
 800e3c6:	f240 8085 	bls.w	800e4d4 <_strtod_l+0x2a4>
 800e3ca:	9419      	str	r4, [sp, #100]	@ 0x64
 800e3cc:	f04f 0800 	mov.w	r8, #0
 800e3d0:	e0a5      	b.n	800e51e <_strtod_l+0x2ee>
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	e7c8      	b.n	800e368 <_strtod_l+0x138>
 800e3d6:	f1b9 0f08 	cmp.w	r9, #8
 800e3da:	bfd8      	it	le
 800e3dc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e3de:	f100 0001 	add.w	r0, r0, #1
 800e3e2:	bfda      	itte	le
 800e3e4:	fb02 3301 	mlale	r3, r2, r1, r3
 800e3e8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e3ea:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e3ee:	f109 0901 	add.w	r9, r9, #1
 800e3f2:	9019      	str	r0, [sp, #100]	@ 0x64
 800e3f4:	e7bf      	b.n	800e376 <_strtod_l+0x146>
 800e3f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e3f8:	1c5a      	adds	r2, r3, #1
 800e3fa:	9219      	str	r2, [sp, #100]	@ 0x64
 800e3fc:	785a      	ldrb	r2, [r3, #1]
 800e3fe:	f1b9 0f00 	cmp.w	r9, #0
 800e402:	d03b      	beq.n	800e47c <_strtod_l+0x24c>
 800e404:	900a      	str	r0, [sp, #40]	@ 0x28
 800e406:	464d      	mov	r5, r9
 800e408:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e40c:	2b09      	cmp	r3, #9
 800e40e:	d912      	bls.n	800e436 <_strtod_l+0x206>
 800e410:	2301      	movs	r3, #1
 800e412:	e7c2      	b.n	800e39a <_strtod_l+0x16a>
 800e414:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e416:	1c5a      	adds	r2, r3, #1
 800e418:	9219      	str	r2, [sp, #100]	@ 0x64
 800e41a:	785a      	ldrb	r2, [r3, #1]
 800e41c:	3001      	adds	r0, #1
 800e41e:	2a30      	cmp	r2, #48	@ 0x30
 800e420:	d0f8      	beq.n	800e414 <_strtod_l+0x1e4>
 800e422:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e426:	2b08      	cmp	r3, #8
 800e428:	f200 84d2 	bhi.w	800edd0 <_strtod_l+0xba0>
 800e42c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e42e:	900a      	str	r0, [sp, #40]	@ 0x28
 800e430:	2000      	movs	r0, #0
 800e432:	930c      	str	r3, [sp, #48]	@ 0x30
 800e434:	4605      	mov	r5, r0
 800e436:	3a30      	subs	r2, #48	@ 0x30
 800e438:	f100 0301 	add.w	r3, r0, #1
 800e43c:	d018      	beq.n	800e470 <_strtod_l+0x240>
 800e43e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e440:	4419      	add	r1, r3
 800e442:	910a      	str	r1, [sp, #40]	@ 0x28
 800e444:	462e      	mov	r6, r5
 800e446:	f04f 0e0a 	mov.w	lr, #10
 800e44a:	1c71      	adds	r1, r6, #1
 800e44c:	eba1 0c05 	sub.w	ip, r1, r5
 800e450:	4563      	cmp	r3, ip
 800e452:	dc15      	bgt.n	800e480 <_strtod_l+0x250>
 800e454:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e458:	182b      	adds	r3, r5, r0
 800e45a:	2b08      	cmp	r3, #8
 800e45c:	f105 0501 	add.w	r5, r5, #1
 800e460:	4405      	add	r5, r0
 800e462:	dc1a      	bgt.n	800e49a <_strtod_l+0x26a>
 800e464:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e466:	230a      	movs	r3, #10
 800e468:	fb03 2301 	mla	r3, r3, r1, r2
 800e46c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e46e:	2300      	movs	r3, #0
 800e470:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e472:	1c51      	adds	r1, r2, #1
 800e474:	9119      	str	r1, [sp, #100]	@ 0x64
 800e476:	7852      	ldrb	r2, [r2, #1]
 800e478:	4618      	mov	r0, r3
 800e47a:	e7c5      	b.n	800e408 <_strtod_l+0x1d8>
 800e47c:	4648      	mov	r0, r9
 800e47e:	e7ce      	b.n	800e41e <_strtod_l+0x1ee>
 800e480:	2e08      	cmp	r6, #8
 800e482:	dc05      	bgt.n	800e490 <_strtod_l+0x260>
 800e484:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e486:	fb0e f606 	mul.w	r6, lr, r6
 800e48a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e48c:	460e      	mov	r6, r1
 800e48e:	e7dc      	b.n	800e44a <_strtod_l+0x21a>
 800e490:	2910      	cmp	r1, #16
 800e492:	bfd8      	it	le
 800e494:	fb0e f707 	mulle.w	r7, lr, r7
 800e498:	e7f8      	b.n	800e48c <_strtod_l+0x25c>
 800e49a:	2b0f      	cmp	r3, #15
 800e49c:	bfdc      	itt	le
 800e49e:	230a      	movle	r3, #10
 800e4a0:	fb03 2707 	mlale	r7, r3, r7, r2
 800e4a4:	e7e3      	b.n	800e46e <_strtod_l+0x23e>
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	930a      	str	r3, [sp, #40]	@ 0x28
 800e4aa:	2301      	movs	r3, #1
 800e4ac:	e77a      	b.n	800e3a4 <_strtod_l+0x174>
 800e4ae:	f04f 0c00 	mov.w	ip, #0
 800e4b2:	1ca2      	adds	r2, r4, #2
 800e4b4:	9219      	str	r2, [sp, #100]	@ 0x64
 800e4b6:	78a2      	ldrb	r2, [r4, #2]
 800e4b8:	e782      	b.n	800e3c0 <_strtod_l+0x190>
 800e4ba:	f04f 0c01 	mov.w	ip, #1
 800e4be:	e7f8      	b.n	800e4b2 <_strtod_l+0x282>
 800e4c0:	08011774 	.word	0x08011774
 800e4c4:	08010fa8 	.word	0x08010fa8
 800e4c8:	7ff00000 	.word	0x7ff00000
 800e4cc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e4ce:	1c51      	adds	r1, r2, #1
 800e4d0:	9119      	str	r1, [sp, #100]	@ 0x64
 800e4d2:	7852      	ldrb	r2, [r2, #1]
 800e4d4:	2a30      	cmp	r2, #48	@ 0x30
 800e4d6:	d0f9      	beq.n	800e4cc <_strtod_l+0x29c>
 800e4d8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e4dc:	2908      	cmp	r1, #8
 800e4de:	f63f af75 	bhi.w	800e3cc <_strtod_l+0x19c>
 800e4e2:	3a30      	subs	r2, #48	@ 0x30
 800e4e4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e4e6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e4e8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e4ea:	f04f 080a 	mov.w	r8, #10
 800e4ee:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e4f0:	1c56      	adds	r6, r2, #1
 800e4f2:	9619      	str	r6, [sp, #100]	@ 0x64
 800e4f4:	7852      	ldrb	r2, [r2, #1]
 800e4f6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e4fa:	f1be 0f09 	cmp.w	lr, #9
 800e4fe:	d939      	bls.n	800e574 <_strtod_l+0x344>
 800e500:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e502:	1a76      	subs	r6, r6, r1
 800e504:	2e08      	cmp	r6, #8
 800e506:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e50a:	dc03      	bgt.n	800e514 <_strtod_l+0x2e4>
 800e50c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e50e:	4588      	cmp	r8, r1
 800e510:	bfa8      	it	ge
 800e512:	4688      	movge	r8, r1
 800e514:	f1bc 0f00 	cmp.w	ip, #0
 800e518:	d001      	beq.n	800e51e <_strtod_l+0x2ee>
 800e51a:	f1c8 0800 	rsb	r8, r8, #0
 800e51e:	2d00      	cmp	r5, #0
 800e520:	d14e      	bne.n	800e5c0 <_strtod_l+0x390>
 800e522:	9908      	ldr	r1, [sp, #32]
 800e524:	4308      	orrs	r0, r1
 800e526:	f47f aebc 	bne.w	800e2a2 <_strtod_l+0x72>
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	f47f aed4 	bne.w	800e2d8 <_strtod_l+0xa8>
 800e530:	2a69      	cmp	r2, #105	@ 0x69
 800e532:	d028      	beq.n	800e586 <_strtod_l+0x356>
 800e534:	dc25      	bgt.n	800e582 <_strtod_l+0x352>
 800e536:	2a49      	cmp	r2, #73	@ 0x49
 800e538:	d025      	beq.n	800e586 <_strtod_l+0x356>
 800e53a:	2a4e      	cmp	r2, #78	@ 0x4e
 800e53c:	f47f aecc 	bne.w	800e2d8 <_strtod_l+0xa8>
 800e540:	499a      	ldr	r1, [pc, #616]	@ (800e7ac <_strtod_l+0x57c>)
 800e542:	a819      	add	r0, sp, #100	@ 0x64
 800e544:	f001 f940 	bl	800f7c8 <__match>
 800e548:	2800      	cmp	r0, #0
 800e54a:	f43f aec5 	beq.w	800e2d8 <_strtod_l+0xa8>
 800e54e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e550:	781b      	ldrb	r3, [r3, #0]
 800e552:	2b28      	cmp	r3, #40	@ 0x28
 800e554:	d12e      	bne.n	800e5b4 <_strtod_l+0x384>
 800e556:	4996      	ldr	r1, [pc, #600]	@ (800e7b0 <_strtod_l+0x580>)
 800e558:	aa1c      	add	r2, sp, #112	@ 0x70
 800e55a:	a819      	add	r0, sp, #100	@ 0x64
 800e55c:	f001 f948 	bl	800f7f0 <__hexnan>
 800e560:	2805      	cmp	r0, #5
 800e562:	d127      	bne.n	800e5b4 <_strtod_l+0x384>
 800e564:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e566:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e56a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e56e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e572:	e696      	b.n	800e2a2 <_strtod_l+0x72>
 800e574:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e576:	fb08 2101 	mla	r1, r8, r1, r2
 800e57a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e57e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e580:	e7b5      	b.n	800e4ee <_strtod_l+0x2be>
 800e582:	2a6e      	cmp	r2, #110	@ 0x6e
 800e584:	e7da      	b.n	800e53c <_strtod_l+0x30c>
 800e586:	498b      	ldr	r1, [pc, #556]	@ (800e7b4 <_strtod_l+0x584>)
 800e588:	a819      	add	r0, sp, #100	@ 0x64
 800e58a:	f001 f91d 	bl	800f7c8 <__match>
 800e58e:	2800      	cmp	r0, #0
 800e590:	f43f aea2 	beq.w	800e2d8 <_strtod_l+0xa8>
 800e594:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e596:	4988      	ldr	r1, [pc, #544]	@ (800e7b8 <_strtod_l+0x588>)
 800e598:	3b01      	subs	r3, #1
 800e59a:	a819      	add	r0, sp, #100	@ 0x64
 800e59c:	9319      	str	r3, [sp, #100]	@ 0x64
 800e59e:	f001 f913 	bl	800f7c8 <__match>
 800e5a2:	b910      	cbnz	r0, 800e5aa <_strtod_l+0x37a>
 800e5a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e5a6:	3301      	adds	r3, #1
 800e5a8:	9319      	str	r3, [sp, #100]	@ 0x64
 800e5aa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e7c8 <_strtod_l+0x598>
 800e5ae:	f04f 0a00 	mov.w	sl, #0
 800e5b2:	e676      	b.n	800e2a2 <_strtod_l+0x72>
 800e5b4:	4881      	ldr	r0, [pc, #516]	@ (800e7bc <_strtod_l+0x58c>)
 800e5b6:	f000 fe2b 	bl	800f210 <nan>
 800e5ba:	ec5b ab10 	vmov	sl, fp, d0
 800e5be:	e670      	b.n	800e2a2 <_strtod_l+0x72>
 800e5c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5c2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e5c4:	eba8 0303 	sub.w	r3, r8, r3
 800e5c8:	f1b9 0f00 	cmp.w	r9, #0
 800e5cc:	bf08      	it	eq
 800e5ce:	46a9      	moveq	r9, r5
 800e5d0:	2d10      	cmp	r5, #16
 800e5d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5d4:	462c      	mov	r4, r5
 800e5d6:	bfa8      	it	ge
 800e5d8:	2410      	movge	r4, #16
 800e5da:	f7f1 ff8b 	bl	80004f4 <__aeabi_ui2d>
 800e5de:	2d09      	cmp	r5, #9
 800e5e0:	4682      	mov	sl, r0
 800e5e2:	468b      	mov	fp, r1
 800e5e4:	dc13      	bgt.n	800e60e <_strtod_l+0x3de>
 800e5e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	f43f ae5a 	beq.w	800e2a2 <_strtod_l+0x72>
 800e5ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5f0:	dd78      	ble.n	800e6e4 <_strtod_l+0x4b4>
 800e5f2:	2b16      	cmp	r3, #22
 800e5f4:	dc5f      	bgt.n	800e6b6 <_strtod_l+0x486>
 800e5f6:	4972      	ldr	r1, [pc, #456]	@ (800e7c0 <_strtod_l+0x590>)
 800e5f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e5fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e600:	4652      	mov	r2, sl
 800e602:	465b      	mov	r3, fp
 800e604:	f7f1 fff0 	bl	80005e8 <__aeabi_dmul>
 800e608:	4682      	mov	sl, r0
 800e60a:	468b      	mov	fp, r1
 800e60c:	e649      	b.n	800e2a2 <_strtod_l+0x72>
 800e60e:	4b6c      	ldr	r3, [pc, #432]	@ (800e7c0 <_strtod_l+0x590>)
 800e610:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e614:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e618:	f7f1 ffe6 	bl	80005e8 <__aeabi_dmul>
 800e61c:	4682      	mov	sl, r0
 800e61e:	4638      	mov	r0, r7
 800e620:	468b      	mov	fp, r1
 800e622:	f7f1 ff67 	bl	80004f4 <__aeabi_ui2d>
 800e626:	4602      	mov	r2, r0
 800e628:	460b      	mov	r3, r1
 800e62a:	4650      	mov	r0, sl
 800e62c:	4659      	mov	r1, fp
 800e62e:	f7f1 fe25 	bl	800027c <__adddf3>
 800e632:	2d0f      	cmp	r5, #15
 800e634:	4682      	mov	sl, r0
 800e636:	468b      	mov	fp, r1
 800e638:	ddd5      	ble.n	800e5e6 <_strtod_l+0x3b6>
 800e63a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e63c:	1b2c      	subs	r4, r5, r4
 800e63e:	441c      	add	r4, r3
 800e640:	2c00      	cmp	r4, #0
 800e642:	f340 8093 	ble.w	800e76c <_strtod_l+0x53c>
 800e646:	f014 030f 	ands.w	r3, r4, #15
 800e64a:	d00a      	beq.n	800e662 <_strtod_l+0x432>
 800e64c:	495c      	ldr	r1, [pc, #368]	@ (800e7c0 <_strtod_l+0x590>)
 800e64e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e652:	4652      	mov	r2, sl
 800e654:	465b      	mov	r3, fp
 800e656:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e65a:	f7f1 ffc5 	bl	80005e8 <__aeabi_dmul>
 800e65e:	4682      	mov	sl, r0
 800e660:	468b      	mov	fp, r1
 800e662:	f034 040f 	bics.w	r4, r4, #15
 800e666:	d073      	beq.n	800e750 <_strtod_l+0x520>
 800e668:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e66c:	dd49      	ble.n	800e702 <_strtod_l+0x4d2>
 800e66e:	2400      	movs	r4, #0
 800e670:	46a0      	mov	r8, r4
 800e672:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e674:	46a1      	mov	r9, r4
 800e676:	9a05      	ldr	r2, [sp, #20]
 800e678:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e7c8 <_strtod_l+0x598>
 800e67c:	2322      	movs	r3, #34	@ 0x22
 800e67e:	6013      	str	r3, [r2, #0]
 800e680:	f04f 0a00 	mov.w	sl, #0
 800e684:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e686:	2b00      	cmp	r3, #0
 800e688:	f43f ae0b 	beq.w	800e2a2 <_strtod_l+0x72>
 800e68c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e68e:	9805      	ldr	r0, [sp, #20]
 800e690:	f001 fa4a 	bl	800fb28 <_Bfree>
 800e694:	9805      	ldr	r0, [sp, #20]
 800e696:	4649      	mov	r1, r9
 800e698:	f001 fa46 	bl	800fb28 <_Bfree>
 800e69c:	9805      	ldr	r0, [sp, #20]
 800e69e:	4641      	mov	r1, r8
 800e6a0:	f001 fa42 	bl	800fb28 <_Bfree>
 800e6a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e6a6:	9805      	ldr	r0, [sp, #20]
 800e6a8:	f001 fa3e 	bl	800fb28 <_Bfree>
 800e6ac:	9805      	ldr	r0, [sp, #20]
 800e6ae:	4621      	mov	r1, r4
 800e6b0:	f001 fa3a 	bl	800fb28 <_Bfree>
 800e6b4:	e5f5      	b.n	800e2a2 <_strtod_l+0x72>
 800e6b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e6b8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e6bc:	4293      	cmp	r3, r2
 800e6be:	dbbc      	blt.n	800e63a <_strtod_l+0x40a>
 800e6c0:	4c3f      	ldr	r4, [pc, #252]	@ (800e7c0 <_strtod_l+0x590>)
 800e6c2:	f1c5 050f 	rsb	r5, r5, #15
 800e6c6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e6ca:	4652      	mov	r2, sl
 800e6cc:	465b      	mov	r3, fp
 800e6ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6d2:	f7f1 ff89 	bl	80005e8 <__aeabi_dmul>
 800e6d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6d8:	1b5d      	subs	r5, r3, r5
 800e6da:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e6de:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e6e2:	e78f      	b.n	800e604 <_strtod_l+0x3d4>
 800e6e4:	3316      	adds	r3, #22
 800e6e6:	dba8      	blt.n	800e63a <_strtod_l+0x40a>
 800e6e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e6ea:	eba3 0808 	sub.w	r8, r3, r8
 800e6ee:	4b34      	ldr	r3, [pc, #208]	@ (800e7c0 <_strtod_l+0x590>)
 800e6f0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e6f4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e6f8:	4650      	mov	r0, sl
 800e6fa:	4659      	mov	r1, fp
 800e6fc:	f7f2 f89e 	bl	800083c <__aeabi_ddiv>
 800e700:	e782      	b.n	800e608 <_strtod_l+0x3d8>
 800e702:	2300      	movs	r3, #0
 800e704:	4f2f      	ldr	r7, [pc, #188]	@ (800e7c4 <_strtod_l+0x594>)
 800e706:	1124      	asrs	r4, r4, #4
 800e708:	4650      	mov	r0, sl
 800e70a:	4659      	mov	r1, fp
 800e70c:	461e      	mov	r6, r3
 800e70e:	2c01      	cmp	r4, #1
 800e710:	dc21      	bgt.n	800e756 <_strtod_l+0x526>
 800e712:	b10b      	cbz	r3, 800e718 <_strtod_l+0x4e8>
 800e714:	4682      	mov	sl, r0
 800e716:	468b      	mov	fp, r1
 800e718:	492a      	ldr	r1, [pc, #168]	@ (800e7c4 <_strtod_l+0x594>)
 800e71a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e71e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e722:	4652      	mov	r2, sl
 800e724:	465b      	mov	r3, fp
 800e726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e72a:	f7f1 ff5d 	bl	80005e8 <__aeabi_dmul>
 800e72e:	4b26      	ldr	r3, [pc, #152]	@ (800e7c8 <_strtod_l+0x598>)
 800e730:	460a      	mov	r2, r1
 800e732:	400b      	ands	r3, r1
 800e734:	4925      	ldr	r1, [pc, #148]	@ (800e7cc <_strtod_l+0x59c>)
 800e736:	428b      	cmp	r3, r1
 800e738:	4682      	mov	sl, r0
 800e73a:	d898      	bhi.n	800e66e <_strtod_l+0x43e>
 800e73c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e740:	428b      	cmp	r3, r1
 800e742:	bf86      	itte	hi
 800e744:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e7d0 <_strtod_l+0x5a0>
 800e748:	f04f 3aff 	movhi.w	sl, #4294967295
 800e74c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e750:	2300      	movs	r3, #0
 800e752:	9308      	str	r3, [sp, #32]
 800e754:	e076      	b.n	800e844 <_strtod_l+0x614>
 800e756:	07e2      	lsls	r2, r4, #31
 800e758:	d504      	bpl.n	800e764 <_strtod_l+0x534>
 800e75a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e75e:	f7f1 ff43 	bl	80005e8 <__aeabi_dmul>
 800e762:	2301      	movs	r3, #1
 800e764:	3601      	adds	r6, #1
 800e766:	1064      	asrs	r4, r4, #1
 800e768:	3708      	adds	r7, #8
 800e76a:	e7d0      	b.n	800e70e <_strtod_l+0x4de>
 800e76c:	d0f0      	beq.n	800e750 <_strtod_l+0x520>
 800e76e:	4264      	negs	r4, r4
 800e770:	f014 020f 	ands.w	r2, r4, #15
 800e774:	d00a      	beq.n	800e78c <_strtod_l+0x55c>
 800e776:	4b12      	ldr	r3, [pc, #72]	@ (800e7c0 <_strtod_l+0x590>)
 800e778:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e77c:	4650      	mov	r0, sl
 800e77e:	4659      	mov	r1, fp
 800e780:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e784:	f7f2 f85a 	bl	800083c <__aeabi_ddiv>
 800e788:	4682      	mov	sl, r0
 800e78a:	468b      	mov	fp, r1
 800e78c:	1124      	asrs	r4, r4, #4
 800e78e:	d0df      	beq.n	800e750 <_strtod_l+0x520>
 800e790:	2c1f      	cmp	r4, #31
 800e792:	dd1f      	ble.n	800e7d4 <_strtod_l+0x5a4>
 800e794:	2400      	movs	r4, #0
 800e796:	46a0      	mov	r8, r4
 800e798:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e79a:	46a1      	mov	r9, r4
 800e79c:	9a05      	ldr	r2, [sp, #20]
 800e79e:	2322      	movs	r3, #34	@ 0x22
 800e7a0:	f04f 0a00 	mov.w	sl, #0
 800e7a4:	f04f 0b00 	mov.w	fp, #0
 800e7a8:	6013      	str	r3, [r2, #0]
 800e7aa:	e76b      	b.n	800e684 <_strtod_l+0x454>
 800e7ac:	08010fb3 	.word	0x08010fb3
 800e7b0:	08011760 	.word	0x08011760
 800e7b4:	08010faa 	.word	0x08010faa
 800e7b8:	08010fad 	.word	0x08010fad
 800e7bc:	080110da 	.word	0x080110da
 800e7c0:	080117e8 	.word	0x080117e8
 800e7c4:	080117c0 	.word	0x080117c0
 800e7c8:	7ff00000 	.word	0x7ff00000
 800e7cc:	7ca00000 	.word	0x7ca00000
 800e7d0:	7fefffff 	.word	0x7fefffff
 800e7d4:	f014 0310 	ands.w	r3, r4, #16
 800e7d8:	bf18      	it	ne
 800e7da:	236a      	movne	r3, #106	@ 0x6a
 800e7dc:	4ea9      	ldr	r6, [pc, #676]	@ (800ea84 <_strtod_l+0x854>)
 800e7de:	9308      	str	r3, [sp, #32]
 800e7e0:	4650      	mov	r0, sl
 800e7e2:	4659      	mov	r1, fp
 800e7e4:	2300      	movs	r3, #0
 800e7e6:	07e7      	lsls	r7, r4, #31
 800e7e8:	d504      	bpl.n	800e7f4 <_strtod_l+0x5c4>
 800e7ea:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e7ee:	f7f1 fefb 	bl	80005e8 <__aeabi_dmul>
 800e7f2:	2301      	movs	r3, #1
 800e7f4:	1064      	asrs	r4, r4, #1
 800e7f6:	f106 0608 	add.w	r6, r6, #8
 800e7fa:	d1f4      	bne.n	800e7e6 <_strtod_l+0x5b6>
 800e7fc:	b10b      	cbz	r3, 800e802 <_strtod_l+0x5d2>
 800e7fe:	4682      	mov	sl, r0
 800e800:	468b      	mov	fp, r1
 800e802:	9b08      	ldr	r3, [sp, #32]
 800e804:	b1b3      	cbz	r3, 800e834 <_strtod_l+0x604>
 800e806:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e80a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e80e:	2b00      	cmp	r3, #0
 800e810:	4659      	mov	r1, fp
 800e812:	dd0f      	ble.n	800e834 <_strtod_l+0x604>
 800e814:	2b1f      	cmp	r3, #31
 800e816:	dd56      	ble.n	800e8c6 <_strtod_l+0x696>
 800e818:	2b34      	cmp	r3, #52	@ 0x34
 800e81a:	bfde      	ittt	le
 800e81c:	f04f 33ff 	movle.w	r3, #4294967295
 800e820:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e824:	4093      	lslle	r3, r2
 800e826:	f04f 0a00 	mov.w	sl, #0
 800e82a:	bfcc      	ite	gt
 800e82c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e830:	ea03 0b01 	andle.w	fp, r3, r1
 800e834:	2200      	movs	r2, #0
 800e836:	2300      	movs	r3, #0
 800e838:	4650      	mov	r0, sl
 800e83a:	4659      	mov	r1, fp
 800e83c:	f7f2 f93c 	bl	8000ab8 <__aeabi_dcmpeq>
 800e840:	2800      	cmp	r0, #0
 800e842:	d1a7      	bne.n	800e794 <_strtod_l+0x564>
 800e844:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e846:	9300      	str	r3, [sp, #0]
 800e848:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e84a:	9805      	ldr	r0, [sp, #20]
 800e84c:	462b      	mov	r3, r5
 800e84e:	464a      	mov	r2, r9
 800e850:	f001 f9d2 	bl	800fbf8 <__s2b>
 800e854:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e856:	2800      	cmp	r0, #0
 800e858:	f43f af09 	beq.w	800e66e <_strtod_l+0x43e>
 800e85c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e85e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e860:	2a00      	cmp	r2, #0
 800e862:	eba3 0308 	sub.w	r3, r3, r8
 800e866:	bfa8      	it	ge
 800e868:	2300      	movge	r3, #0
 800e86a:	9312      	str	r3, [sp, #72]	@ 0x48
 800e86c:	2400      	movs	r4, #0
 800e86e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e872:	9316      	str	r3, [sp, #88]	@ 0x58
 800e874:	46a0      	mov	r8, r4
 800e876:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e878:	9805      	ldr	r0, [sp, #20]
 800e87a:	6859      	ldr	r1, [r3, #4]
 800e87c:	f001 f914 	bl	800faa8 <_Balloc>
 800e880:	4681      	mov	r9, r0
 800e882:	2800      	cmp	r0, #0
 800e884:	f43f aef7 	beq.w	800e676 <_strtod_l+0x446>
 800e888:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e88a:	691a      	ldr	r2, [r3, #16]
 800e88c:	3202      	adds	r2, #2
 800e88e:	f103 010c 	add.w	r1, r3, #12
 800e892:	0092      	lsls	r2, r2, #2
 800e894:	300c      	adds	r0, #12
 800e896:	f000 fcac 	bl	800f1f2 <memcpy>
 800e89a:	ec4b ab10 	vmov	d0, sl, fp
 800e89e:	9805      	ldr	r0, [sp, #20]
 800e8a0:	aa1c      	add	r2, sp, #112	@ 0x70
 800e8a2:	a91b      	add	r1, sp, #108	@ 0x6c
 800e8a4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e8a8:	f001 fcda 	bl	8010260 <__d2b>
 800e8ac:	901a      	str	r0, [sp, #104]	@ 0x68
 800e8ae:	2800      	cmp	r0, #0
 800e8b0:	f43f aee1 	beq.w	800e676 <_strtod_l+0x446>
 800e8b4:	9805      	ldr	r0, [sp, #20]
 800e8b6:	2101      	movs	r1, #1
 800e8b8:	f001 fa34 	bl	800fd24 <__i2b>
 800e8bc:	4680      	mov	r8, r0
 800e8be:	b948      	cbnz	r0, 800e8d4 <_strtod_l+0x6a4>
 800e8c0:	f04f 0800 	mov.w	r8, #0
 800e8c4:	e6d7      	b.n	800e676 <_strtod_l+0x446>
 800e8c6:	f04f 32ff 	mov.w	r2, #4294967295
 800e8ca:	fa02 f303 	lsl.w	r3, r2, r3
 800e8ce:	ea03 0a0a 	and.w	sl, r3, sl
 800e8d2:	e7af      	b.n	800e834 <_strtod_l+0x604>
 800e8d4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e8d6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e8d8:	2d00      	cmp	r5, #0
 800e8da:	bfab      	itete	ge
 800e8dc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e8de:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e8e0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e8e2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e8e4:	bfac      	ite	ge
 800e8e6:	18ef      	addge	r7, r5, r3
 800e8e8:	1b5e      	sublt	r6, r3, r5
 800e8ea:	9b08      	ldr	r3, [sp, #32]
 800e8ec:	1aed      	subs	r5, r5, r3
 800e8ee:	4415      	add	r5, r2
 800e8f0:	4b65      	ldr	r3, [pc, #404]	@ (800ea88 <_strtod_l+0x858>)
 800e8f2:	3d01      	subs	r5, #1
 800e8f4:	429d      	cmp	r5, r3
 800e8f6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e8fa:	da50      	bge.n	800e99e <_strtod_l+0x76e>
 800e8fc:	1b5b      	subs	r3, r3, r5
 800e8fe:	2b1f      	cmp	r3, #31
 800e900:	eba2 0203 	sub.w	r2, r2, r3
 800e904:	f04f 0101 	mov.w	r1, #1
 800e908:	dc3d      	bgt.n	800e986 <_strtod_l+0x756>
 800e90a:	fa01 f303 	lsl.w	r3, r1, r3
 800e90e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e910:	2300      	movs	r3, #0
 800e912:	9310      	str	r3, [sp, #64]	@ 0x40
 800e914:	18bd      	adds	r5, r7, r2
 800e916:	9b08      	ldr	r3, [sp, #32]
 800e918:	42af      	cmp	r7, r5
 800e91a:	4416      	add	r6, r2
 800e91c:	441e      	add	r6, r3
 800e91e:	463b      	mov	r3, r7
 800e920:	bfa8      	it	ge
 800e922:	462b      	movge	r3, r5
 800e924:	42b3      	cmp	r3, r6
 800e926:	bfa8      	it	ge
 800e928:	4633      	movge	r3, r6
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	bfc2      	ittt	gt
 800e92e:	1aed      	subgt	r5, r5, r3
 800e930:	1af6      	subgt	r6, r6, r3
 800e932:	1aff      	subgt	r7, r7, r3
 800e934:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e936:	2b00      	cmp	r3, #0
 800e938:	dd16      	ble.n	800e968 <_strtod_l+0x738>
 800e93a:	4641      	mov	r1, r8
 800e93c:	9805      	ldr	r0, [sp, #20]
 800e93e:	461a      	mov	r2, r3
 800e940:	f001 faa8 	bl	800fe94 <__pow5mult>
 800e944:	4680      	mov	r8, r0
 800e946:	2800      	cmp	r0, #0
 800e948:	d0ba      	beq.n	800e8c0 <_strtod_l+0x690>
 800e94a:	4601      	mov	r1, r0
 800e94c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e94e:	9805      	ldr	r0, [sp, #20]
 800e950:	f001 f9fe 	bl	800fd50 <__multiply>
 800e954:	900a      	str	r0, [sp, #40]	@ 0x28
 800e956:	2800      	cmp	r0, #0
 800e958:	f43f ae8d 	beq.w	800e676 <_strtod_l+0x446>
 800e95c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e95e:	9805      	ldr	r0, [sp, #20]
 800e960:	f001 f8e2 	bl	800fb28 <_Bfree>
 800e964:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e966:	931a      	str	r3, [sp, #104]	@ 0x68
 800e968:	2d00      	cmp	r5, #0
 800e96a:	dc1d      	bgt.n	800e9a8 <_strtod_l+0x778>
 800e96c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e96e:	2b00      	cmp	r3, #0
 800e970:	dd23      	ble.n	800e9ba <_strtod_l+0x78a>
 800e972:	4649      	mov	r1, r9
 800e974:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e976:	9805      	ldr	r0, [sp, #20]
 800e978:	f001 fa8c 	bl	800fe94 <__pow5mult>
 800e97c:	4681      	mov	r9, r0
 800e97e:	b9e0      	cbnz	r0, 800e9ba <_strtod_l+0x78a>
 800e980:	f04f 0900 	mov.w	r9, #0
 800e984:	e677      	b.n	800e676 <_strtod_l+0x446>
 800e986:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e98a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e98e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e992:	35e2      	adds	r5, #226	@ 0xe2
 800e994:	fa01 f305 	lsl.w	r3, r1, r5
 800e998:	9310      	str	r3, [sp, #64]	@ 0x40
 800e99a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e99c:	e7ba      	b.n	800e914 <_strtod_l+0x6e4>
 800e99e:	2300      	movs	r3, #0
 800e9a0:	9310      	str	r3, [sp, #64]	@ 0x40
 800e9a2:	2301      	movs	r3, #1
 800e9a4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e9a6:	e7b5      	b.n	800e914 <_strtod_l+0x6e4>
 800e9a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e9aa:	9805      	ldr	r0, [sp, #20]
 800e9ac:	462a      	mov	r2, r5
 800e9ae:	f001 facb 	bl	800ff48 <__lshift>
 800e9b2:	901a      	str	r0, [sp, #104]	@ 0x68
 800e9b4:	2800      	cmp	r0, #0
 800e9b6:	d1d9      	bne.n	800e96c <_strtod_l+0x73c>
 800e9b8:	e65d      	b.n	800e676 <_strtod_l+0x446>
 800e9ba:	2e00      	cmp	r6, #0
 800e9bc:	dd07      	ble.n	800e9ce <_strtod_l+0x79e>
 800e9be:	4649      	mov	r1, r9
 800e9c0:	9805      	ldr	r0, [sp, #20]
 800e9c2:	4632      	mov	r2, r6
 800e9c4:	f001 fac0 	bl	800ff48 <__lshift>
 800e9c8:	4681      	mov	r9, r0
 800e9ca:	2800      	cmp	r0, #0
 800e9cc:	d0d8      	beq.n	800e980 <_strtod_l+0x750>
 800e9ce:	2f00      	cmp	r7, #0
 800e9d0:	dd08      	ble.n	800e9e4 <_strtod_l+0x7b4>
 800e9d2:	4641      	mov	r1, r8
 800e9d4:	9805      	ldr	r0, [sp, #20]
 800e9d6:	463a      	mov	r2, r7
 800e9d8:	f001 fab6 	bl	800ff48 <__lshift>
 800e9dc:	4680      	mov	r8, r0
 800e9de:	2800      	cmp	r0, #0
 800e9e0:	f43f ae49 	beq.w	800e676 <_strtod_l+0x446>
 800e9e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e9e6:	9805      	ldr	r0, [sp, #20]
 800e9e8:	464a      	mov	r2, r9
 800e9ea:	f001 fb35 	bl	8010058 <__mdiff>
 800e9ee:	4604      	mov	r4, r0
 800e9f0:	2800      	cmp	r0, #0
 800e9f2:	f43f ae40 	beq.w	800e676 <_strtod_l+0x446>
 800e9f6:	68c3      	ldr	r3, [r0, #12]
 800e9f8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e9fa:	2300      	movs	r3, #0
 800e9fc:	60c3      	str	r3, [r0, #12]
 800e9fe:	4641      	mov	r1, r8
 800ea00:	f001 fb0e 	bl	8010020 <__mcmp>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	da45      	bge.n	800ea94 <_strtod_l+0x864>
 800ea08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ea0a:	ea53 030a 	orrs.w	r3, r3, sl
 800ea0e:	d16b      	bne.n	800eae8 <_strtod_l+0x8b8>
 800ea10:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d167      	bne.n	800eae8 <_strtod_l+0x8b8>
 800ea18:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ea1c:	0d1b      	lsrs	r3, r3, #20
 800ea1e:	051b      	lsls	r3, r3, #20
 800ea20:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ea24:	d960      	bls.n	800eae8 <_strtod_l+0x8b8>
 800ea26:	6963      	ldr	r3, [r4, #20]
 800ea28:	b913      	cbnz	r3, 800ea30 <_strtod_l+0x800>
 800ea2a:	6923      	ldr	r3, [r4, #16]
 800ea2c:	2b01      	cmp	r3, #1
 800ea2e:	dd5b      	ble.n	800eae8 <_strtod_l+0x8b8>
 800ea30:	4621      	mov	r1, r4
 800ea32:	2201      	movs	r2, #1
 800ea34:	9805      	ldr	r0, [sp, #20]
 800ea36:	f001 fa87 	bl	800ff48 <__lshift>
 800ea3a:	4641      	mov	r1, r8
 800ea3c:	4604      	mov	r4, r0
 800ea3e:	f001 faef 	bl	8010020 <__mcmp>
 800ea42:	2800      	cmp	r0, #0
 800ea44:	dd50      	ble.n	800eae8 <_strtod_l+0x8b8>
 800ea46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ea4a:	9a08      	ldr	r2, [sp, #32]
 800ea4c:	0d1b      	lsrs	r3, r3, #20
 800ea4e:	051b      	lsls	r3, r3, #20
 800ea50:	2a00      	cmp	r2, #0
 800ea52:	d06a      	beq.n	800eb2a <_strtod_l+0x8fa>
 800ea54:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ea58:	d867      	bhi.n	800eb2a <_strtod_l+0x8fa>
 800ea5a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800ea5e:	f67f ae9d 	bls.w	800e79c <_strtod_l+0x56c>
 800ea62:	4b0a      	ldr	r3, [pc, #40]	@ (800ea8c <_strtod_l+0x85c>)
 800ea64:	4650      	mov	r0, sl
 800ea66:	4659      	mov	r1, fp
 800ea68:	2200      	movs	r2, #0
 800ea6a:	f7f1 fdbd 	bl	80005e8 <__aeabi_dmul>
 800ea6e:	4b08      	ldr	r3, [pc, #32]	@ (800ea90 <_strtod_l+0x860>)
 800ea70:	400b      	ands	r3, r1
 800ea72:	4682      	mov	sl, r0
 800ea74:	468b      	mov	fp, r1
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	f47f ae08 	bne.w	800e68c <_strtod_l+0x45c>
 800ea7c:	9a05      	ldr	r2, [sp, #20]
 800ea7e:	2322      	movs	r3, #34	@ 0x22
 800ea80:	6013      	str	r3, [r2, #0]
 800ea82:	e603      	b.n	800e68c <_strtod_l+0x45c>
 800ea84:	08011788 	.word	0x08011788
 800ea88:	fffffc02 	.word	0xfffffc02
 800ea8c:	39500000 	.word	0x39500000
 800ea90:	7ff00000 	.word	0x7ff00000
 800ea94:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ea98:	d165      	bne.n	800eb66 <_strtod_l+0x936>
 800ea9a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800ea9c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eaa0:	b35a      	cbz	r2, 800eafa <_strtod_l+0x8ca>
 800eaa2:	4a9f      	ldr	r2, [pc, #636]	@ (800ed20 <_strtod_l+0xaf0>)
 800eaa4:	4293      	cmp	r3, r2
 800eaa6:	d12b      	bne.n	800eb00 <_strtod_l+0x8d0>
 800eaa8:	9b08      	ldr	r3, [sp, #32]
 800eaaa:	4651      	mov	r1, sl
 800eaac:	b303      	cbz	r3, 800eaf0 <_strtod_l+0x8c0>
 800eaae:	4b9d      	ldr	r3, [pc, #628]	@ (800ed24 <_strtod_l+0xaf4>)
 800eab0:	465a      	mov	r2, fp
 800eab2:	4013      	ands	r3, r2
 800eab4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800eab8:	f04f 32ff 	mov.w	r2, #4294967295
 800eabc:	d81b      	bhi.n	800eaf6 <_strtod_l+0x8c6>
 800eabe:	0d1b      	lsrs	r3, r3, #20
 800eac0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800eac4:	fa02 f303 	lsl.w	r3, r2, r3
 800eac8:	4299      	cmp	r1, r3
 800eaca:	d119      	bne.n	800eb00 <_strtod_l+0x8d0>
 800eacc:	4b96      	ldr	r3, [pc, #600]	@ (800ed28 <_strtod_l+0xaf8>)
 800eace:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ead0:	429a      	cmp	r2, r3
 800ead2:	d102      	bne.n	800eada <_strtod_l+0x8aa>
 800ead4:	3101      	adds	r1, #1
 800ead6:	f43f adce 	beq.w	800e676 <_strtod_l+0x446>
 800eada:	4b92      	ldr	r3, [pc, #584]	@ (800ed24 <_strtod_l+0xaf4>)
 800eadc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eade:	401a      	ands	r2, r3
 800eae0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800eae4:	f04f 0a00 	mov.w	sl, #0
 800eae8:	9b08      	ldr	r3, [sp, #32]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d1b9      	bne.n	800ea62 <_strtod_l+0x832>
 800eaee:	e5cd      	b.n	800e68c <_strtod_l+0x45c>
 800eaf0:	f04f 33ff 	mov.w	r3, #4294967295
 800eaf4:	e7e8      	b.n	800eac8 <_strtod_l+0x898>
 800eaf6:	4613      	mov	r3, r2
 800eaf8:	e7e6      	b.n	800eac8 <_strtod_l+0x898>
 800eafa:	ea53 030a 	orrs.w	r3, r3, sl
 800eafe:	d0a2      	beq.n	800ea46 <_strtod_l+0x816>
 800eb00:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800eb02:	b1db      	cbz	r3, 800eb3c <_strtod_l+0x90c>
 800eb04:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eb06:	4213      	tst	r3, r2
 800eb08:	d0ee      	beq.n	800eae8 <_strtod_l+0x8b8>
 800eb0a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eb0c:	9a08      	ldr	r2, [sp, #32]
 800eb0e:	4650      	mov	r0, sl
 800eb10:	4659      	mov	r1, fp
 800eb12:	b1bb      	cbz	r3, 800eb44 <_strtod_l+0x914>
 800eb14:	f7ff fb6c 	bl	800e1f0 <sulp>
 800eb18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eb1c:	ec53 2b10 	vmov	r2, r3, d0
 800eb20:	f7f1 fbac 	bl	800027c <__adddf3>
 800eb24:	4682      	mov	sl, r0
 800eb26:	468b      	mov	fp, r1
 800eb28:	e7de      	b.n	800eae8 <_strtod_l+0x8b8>
 800eb2a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800eb2e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800eb32:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800eb36:	f04f 3aff 	mov.w	sl, #4294967295
 800eb3a:	e7d5      	b.n	800eae8 <_strtod_l+0x8b8>
 800eb3c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800eb3e:	ea13 0f0a 	tst.w	r3, sl
 800eb42:	e7e1      	b.n	800eb08 <_strtod_l+0x8d8>
 800eb44:	f7ff fb54 	bl	800e1f0 <sulp>
 800eb48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800eb4c:	ec53 2b10 	vmov	r2, r3, d0
 800eb50:	f7f1 fb92 	bl	8000278 <__aeabi_dsub>
 800eb54:	2200      	movs	r2, #0
 800eb56:	2300      	movs	r3, #0
 800eb58:	4682      	mov	sl, r0
 800eb5a:	468b      	mov	fp, r1
 800eb5c:	f7f1 ffac 	bl	8000ab8 <__aeabi_dcmpeq>
 800eb60:	2800      	cmp	r0, #0
 800eb62:	d0c1      	beq.n	800eae8 <_strtod_l+0x8b8>
 800eb64:	e61a      	b.n	800e79c <_strtod_l+0x56c>
 800eb66:	4641      	mov	r1, r8
 800eb68:	4620      	mov	r0, r4
 800eb6a:	f001 fbd1 	bl	8010310 <__ratio>
 800eb6e:	ec57 6b10 	vmov	r6, r7, d0
 800eb72:	2200      	movs	r2, #0
 800eb74:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800eb78:	4630      	mov	r0, r6
 800eb7a:	4639      	mov	r1, r7
 800eb7c:	f7f1 ffb0 	bl	8000ae0 <__aeabi_dcmple>
 800eb80:	2800      	cmp	r0, #0
 800eb82:	d06f      	beq.n	800ec64 <_strtod_l+0xa34>
 800eb84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d17a      	bne.n	800ec80 <_strtod_l+0xa50>
 800eb8a:	f1ba 0f00 	cmp.w	sl, #0
 800eb8e:	d158      	bne.n	800ec42 <_strtod_l+0xa12>
 800eb90:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eb92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d15a      	bne.n	800ec50 <_strtod_l+0xa20>
 800eb9a:	4b64      	ldr	r3, [pc, #400]	@ (800ed2c <_strtod_l+0xafc>)
 800eb9c:	2200      	movs	r2, #0
 800eb9e:	4630      	mov	r0, r6
 800eba0:	4639      	mov	r1, r7
 800eba2:	f7f1 ff93 	bl	8000acc <__aeabi_dcmplt>
 800eba6:	2800      	cmp	r0, #0
 800eba8:	d159      	bne.n	800ec5e <_strtod_l+0xa2e>
 800ebaa:	4630      	mov	r0, r6
 800ebac:	4639      	mov	r1, r7
 800ebae:	4b60      	ldr	r3, [pc, #384]	@ (800ed30 <_strtod_l+0xb00>)
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	f7f1 fd19 	bl	80005e8 <__aeabi_dmul>
 800ebb6:	4606      	mov	r6, r0
 800ebb8:	460f      	mov	r7, r1
 800ebba:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ebbe:	9606      	str	r6, [sp, #24]
 800ebc0:	9307      	str	r3, [sp, #28]
 800ebc2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ebc6:	4d57      	ldr	r5, [pc, #348]	@ (800ed24 <_strtod_l+0xaf4>)
 800ebc8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ebcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebce:	401d      	ands	r5, r3
 800ebd0:	4b58      	ldr	r3, [pc, #352]	@ (800ed34 <_strtod_l+0xb04>)
 800ebd2:	429d      	cmp	r5, r3
 800ebd4:	f040 80b2 	bne.w	800ed3c <_strtod_l+0xb0c>
 800ebd8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ebda:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ebde:	ec4b ab10 	vmov	d0, sl, fp
 800ebe2:	f001 facd 	bl	8010180 <__ulp>
 800ebe6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ebea:	ec51 0b10 	vmov	r0, r1, d0
 800ebee:	f7f1 fcfb 	bl	80005e8 <__aeabi_dmul>
 800ebf2:	4652      	mov	r2, sl
 800ebf4:	465b      	mov	r3, fp
 800ebf6:	f7f1 fb41 	bl	800027c <__adddf3>
 800ebfa:	460b      	mov	r3, r1
 800ebfc:	4949      	ldr	r1, [pc, #292]	@ (800ed24 <_strtod_l+0xaf4>)
 800ebfe:	4a4e      	ldr	r2, [pc, #312]	@ (800ed38 <_strtod_l+0xb08>)
 800ec00:	4019      	ands	r1, r3
 800ec02:	4291      	cmp	r1, r2
 800ec04:	4682      	mov	sl, r0
 800ec06:	d942      	bls.n	800ec8e <_strtod_l+0xa5e>
 800ec08:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ec0a:	4b47      	ldr	r3, [pc, #284]	@ (800ed28 <_strtod_l+0xaf8>)
 800ec0c:	429a      	cmp	r2, r3
 800ec0e:	d103      	bne.n	800ec18 <_strtod_l+0x9e8>
 800ec10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ec12:	3301      	adds	r3, #1
 800ec14:	f43f ad2f 	beq.w	800e676 <_strtod_l+0x446>
 800ec18:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ed28 <_strtod_l+0xaf8>
 800ec1c:	f04f 3aff 	mov.w	sl, #4294967295
 800ec20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ec22:	9805      	ldr	r0, [sp, #20]
 800ec24:	f000 ff80 	bl	800fb28 <_Bfree>
 800ec28:	9805      	ldr	r0, [sp, #20]
 800ec2a:	4649      	mov	r1, r9
 800ec2c:	f000 ff7c 	bl	800fb28 <_Bfree>
 800ec30:	9805      	ldr	r0, [sp, #20]
 800ec32:	4641      	mov	r1, r8
 800ec34:	f000 ff78 	bl	800fb28 <_Bfree>
 800ec38:	9805      	ldr	r0, [sp, #20]
 800ec3a:	4621      	mov	r1, r4
 800ec3c:	f000 ff74 	bl	800fb28 <_Bfree>
 800ec40:	e619      	b.n	800e876 <_strtod_l+0x646>
 800ec42:	f1ba 0f01 	cmp.w	sl, #1
 800ec46:	d103      	bne.n	800ec50 <_strtod_l+0xa20>
 800ec48:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	f43f ada6 	beq.w	800e79c <_strtod_l+0x56c>
 800ec50:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ed00 <_strtod_l+0xad0>
 800ec54:	4f35      	ldr	r7, [pc, #212]	@ (800ed2c <_strtod_l+0xafc>)
 800ec56:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ec5a:	2600      	movs	r6, #0
 800ec5c:	e7b1      	b.n	800ebc2 <_strtod_l+0x992>
 800ec5e:	4f34      	ldr	r7, [pc, #208]	@ (800ed30 <_strtod_l+0xb00>)
 800ec60:	2600      	movs	r6, #0
 800ec62:	e7aa      	b.n	800ebba <_strtod_l+0x98a>
 800ec64:	4b32      	ldr	r3, [pc, #200]	@ (800ed30 <_strtod_l+0xb00>)
 800ec66:	4630      	mov	r0, r6
 800ec68:	4639      	mov	r1, r7
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	f7f1 fcbc 	bl	80005e8 <__aeabi_dmul>
 800ec70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec72:	4606      	mov	r6, r0
 800ec74:	460f      	mov	r7, r1
 800ec76:	2b00      	cmp	r3, #0
 800ec78:	d09f      	beq.n	800ebba <_strtod_l+0x98a>
 800ec7a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ec7e:	e7a0      	b.n	800ebc2 <_strtod_l+0x992>
 800ec80:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ed08 <_strtod_l+0xad8>
 800ec84:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ec88:	ec57 6b17 	vmov	r6, r7, d7
 800ec8c:	e799      	b.n	800ebc2 <_strtod_l+0x992>
 800ec8e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ec92:	9b08      	ldr	r3, [sp, #32]
 800ec94:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d1c1      	bne.n	800ec20 <_strtod_l+0x9f0>
 800ec9c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eca0:	0d1b      	lsrs	r3, r3, #20
 800eca2:	051b      	lsls	r3, r3, #20
 800eca4:	429d      	cmp	r5, r3
 800eca6:	d1bb      	bne.n	800ec20 <_strtod_l+0x9f0>
 800eca8:	4630      	mov	r0, r6
 800ecaa:	4639      	mov	r1, r7
 800ecac:	f7f1 ffe6 	bl	8000c7c <__aeabi_d2lz>
 800ecb0:	f7f1 fc6c 	bl	800058c <__aeabi_l2d>
 800ecb4:	4602      	mov	r2, r0
 800ecb6:	460b      	mov	r3, r1
 800ecb8:	4630      	mov	r0, r6
 800ecba:	4639      	mov	r1, r7
 800ecbc:	f7f1 fadc 	bl	8000278 <__aeabi_dsub>
 800ecc0:	460b      	mov	r3, r1
 800ecc2:	4602      	mov	r2, r0
 800ecc4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ecc8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800eccc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ecce:	ea46 060a 	orr.w	r6, r6, sl
 800ecd2:	431e      	orrs	r6, r3
 800ecd4:	d06f      	beq.n	800edb6 <_strtod_l+0xb86>
 800ecd6:	a30e      	add	r3, pc, #56	@ (adr r3, 800ed10 <_strtod_l+0xae0>)
 800ecd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecdc:	f7f1 fef6 	bl	8000acc <__aeabi_dcmplt>
 800ece0:	2800      	cmp	r0, #0
 800ece2:	f47f acd3 	bne.w	800e68c <_strtod_l+0x45c>
 800ece6:	a30c      	add	r3, pc, #48	@ (adr r3, 800ed18 <_strtod_l+0xae8>)
 800ece8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ecf0:	f7f1 ff0a 	bl	8000b08 <__aeabi_dcmpgt>
 800ecf4:	2800      	cmp	r0, #0
 800ecf6:	d093      	beq.n	800ec20 <_strtod_l+0x9f0>
 800ecf8:	e4c8      	b.n	800e68c <_strtod_l+0x45c>
 800ecfa:	bf00      	nop
 800ecfc:	f3af 8000 	nop.w
 800ed00:	00000000 	.word	0x00000000
 800ed04:	bff00000 	.word	0xbff00000
 800ed08:	00000000 	.word	0x00000000
 800ed0c:	3ff00000 	.word	0x3ff00000
 800ed10:	94a03595 	.word	0x94a03595
 800ed14:	3fdfffff 	.word	0x3fdfffff
 800ed18:	35afe535 	.word	0x35afe535
 800ed1c:	3fe00000 	.word	0x3fe00000
 800ed20:	000fffff 	.word	0x000fffff
 800ed24:	7ff00000 	.word	0x7ff00000
 800ed28:	7fefffff 	.word	0x7fefffff
 800ed2c:	3ff00000 	.word	0x3ff00000
 800ed30:	3fe00000 	.word	0x3fe00000
 800ed34:	7fe00000 	.word	0x7fe00000
 800ed38:	7c9fffff 	.word	0x7c9fffff
 800ed3c:	9b08      	ldr	r3, [sp, #32]
 800ed3e:	b323      	cbz	r3, 800ed8a <_strtod_l+0xb5a>
 800ed40:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ed44:	d821      	bhi.n	800ed8a <_strtod_l+0xb5a>
 800ed46:	a328      	add	r3, pc, #160	@ (adr r3, 800ede8 <_strtod_l+0xbb8>)
 800ed48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed4c:	4630      	mov	r0, r6
 800ed4e:	4639      	mov	r1, r7
 800ed50:	f7f1 fec6 	bl	8000ae0 <__aeabi_dcmple>
 800ed54:	b1a0      	cbz	r0, 800ed80 <_strtod_l+0xb50>
 800ed56:	4639      	mov	r1, r7
 800ed58:	4630      	mov	r0, r6
 800ed5a:	f7f1 ff07 	bl	8000b6c <__aeabi_d2uiz>
 800ed5e:	2801      	cmp	r0, #1
 800ed60:	bf38      	it	cc
 800ed62:	2001      	movcc	r0, #1
 800ed64:	f7f1 fbc6 	bl	80004f4 <__aeabi_ui2d>
 800ed68:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed6a:	4606      	mov	r6, r0
 800ed6c:	460f      	mov	r7, r1
 800ed6e:	b9fb      	cbnz	r3, 800edb0 <_strtod_l+0xb80>
 800ed70:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ed74:	9014      	str	r0, [sp, #80]	@ 0x50
 800ed76:	9315      	str	r3, [sp, #84]	@ 0x54
 800ed78:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ed7c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ed80:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ed82:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ed86:	1b5b      	subs	r3, r3, r5
 800ed88:	9311      	str	r3, [sp, #68]	@ 0x44
 800ed8a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ed8e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ed92:	f001 f9f5 	bl	8010180 <__ulp>
 800ed96:	4650      	mov	r0, sl
 800ed98:	ec53 2b10 	vmov	r2, r3, d0
 800ed9c:	4659      	mov	r1, fp
 800ed9e:	f7f1 fc23 	bl	80005e8 <__aeabi_dmul>
 800eda2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800eda6:	f7f1 fa69 	bl	800027c <__adddf3>
 800edaa:	4682      	mov	sl, r0
 800edac:	468b      	mov	fp, r1
 800edae:	e770      	b.n	800ec92 <_strtod_l+0xa62>
 800edb0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800edb4:	e7e0      	b.n	800ed78 <_strtod_l+0xb48>
 800edb6:	a30e      	add	r3, pc, #56	@ (adr r3, 800edf0 <_strtod_l+0xbc0>)
 800edb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edbc:	f7f1 fe86 	bl	8000acc <__aeabi_dcmplt>
 800edc0:	e798      	b.n	800ecf4 <_strtod_l+0xac4>
 800edc2:	2300      	movs	r3, #0
 800edc4:	930e      	str	r3, [sp, #56]	@ 0x38
 800edc6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800edc8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800edca:	6013      	str	r3, [r2, #0]
 800edcc:	f7ff ba6d 	b.w	800e2aa <_strtod_l+0x7a>
 800edd0:	2a65      	cmp	r2, #101	@ 0x65
 800edd2:	f43f ab68 	beq.w	800e4a6 <_strtod_l+0x276>
 800edd6:	2a45      	cmp	r2, #69	@ 0x45
 800edd8:	f43f ab65 	beq.w	800e4a6 <_strtod_l+0x276>
 800eddc:	2301      	movs	r3, #1
 800edde:	f7ff bba0 	b.w	800e522 <_strtod_l+0x2f2>
 800ede2:	bf00      	nop
 800ede4:	f3af 8000 	nop.w
 800ede8:	ffc00000 	.word	0xffc00000
 800edec:	41dfffff 	.word	0x41dfffff
 800edf0:	94a03595 	.word	0x94a03595
 800edf4:	3fcfffff 	.word	0x3fcfffff

0800edf8 <strtod>:
 800edf8:	460a      	mov	r2, r1
 800edfa:	4601      	mov	r1, r0
 800edfc:	4802      	ldr	r0, [pc, #8]	@ (800ee08 <strtod+0x10>)
 800edfe:	4b03      	ldr	r3, [pc, #12]	@ (800ee0c <strtod+0x14>)
 800ee00:	6800      	ldr	r0, [r0, #0]
 800ee02:	f7ff ba15 	b.w	800e230 <_strtod_l>
 800ee06:	bf00      	nop
 800ee08:	2000018c 	.word	0x2000018c
 800ee0c:	20000020 	.word	0x20000020

0800ee10 <std>:
 800ee10:	2300      	movs	r3, #0
 800ee12:	b510      	push	{r4, lr}
 800ee14:	4604      	mov	r4, r0
 800ee16:	e9c0 3300 	strd	r3, r3, [r0]
 800ee1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ee1e:	6083      	str	r3, [r0, #8]
 800ee20:	8181      	strh	r1, [r0, #12]
 800ee22:	6643      	str	r3, [r0, #100]	@ 0x64
 800ee24:	81c2      	strh	r2, [r0, #14]
 800ee26:	6183      	str	r3, [r0, #24]
 800ee28:	4619      	mov	r1, r3
 800ee2a:	2208      	movs	r2, #8
 800ee2c:	305c      	adds	r0, #92	@ 0x5c
 800ee2e:	f000 f8f4 	bl	800f01a <memset>
 800ee32:	4b0d      	ldr	r3, [pc, #52]	@ (800ee68 <std+0x58>)
 800ee34:	6263      	str	r3, [r4, #36]	@ 0x24
 800ee36:	4b0d      	ldr	r3, [pc, #52]	@ (800ee6c <std+0x5c>)
 800ee38:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ee3a:	4b0d      	ldr	r3, [pc, #52]	@ (800ee70 <std+0x60>)
 800ee3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ee3e:	4b0d      	ldr	r3, [pc, #52]	@ (800ee74 <std+0x64>)
 800ee40:	6323      	str	r3, [r4, #48]	@ 0x30
 800ee42:	4b0d      	ldr	r3, [pc, #52]	@ (800ee78 <std+0x68>)
 800ee44:	6224      	str	r4, [r4, #32]
 800ee46:	429c      	cmp	r4, r3
 800ee48:	d006      	beq.n	800ee58 <std+0x48>
 800ee4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ee4e:	4294      	cmp	r4, r2
 800ee50:	d002      	beq.n	800ee58 <std+0x48>
 800ee52:	33d0      	adds	r3, #208	@ 0xd0
 800ee54:	429c      	cmp	r4, r3
 800ee56:	d105      	bne.n	800ee64 <std+0x54>
 800ee58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ee5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ee60:	f000 b9c4 	b.w	800f1ec <__retarget_lock_init_recursive>
 800ee64:	bd10      	pop	{r4, pc}
 800ee66:	bf00      	nop
 800ee68:	0800ef95 	.word	0x0800ef95
 800ee6c:	0800efb7 	.word	0x0800efb7
 800ee70:	0800efef 	.word	0x0800efef
 800ee74:	0800f013 	.word	0x0800f013
 800ee78:	20006bfc 	.word	0x20006bfc

0800ee7c <stdio_exit_handler>:
 800ee7c:	4a02      	ldr	r2, [pc, #8]	@ (800ee88 <stdio_exit_handler+0xc>)
 800ee7e:	4903      	ldr	r1, [pc, #12]	@ (800ee8c <stdio_exit_handler+0x10>)
 800ee80:	4803      	ldr	r0, [pc, #12]	@ (800ee90 <stdio_exit_handler+0x14>)
 800ee82:	f000 b869 	b.w	800ef58 <_fwalk_sglue>
 800ee86:	bf00      	nop
 800ee88:	20000014 	.word	0x20000014
 800ee8c:	08010521 	.word	0x08010521
 800ee90:	20000190 	.word	0x20000190

0800ee94 <cleanup_stdio>:
 800ee94:	6841      	ldr	r1, [r0, #4]
 800ee96:	4b0c      	ldr	r3, [pc, #48]	@ (800eec8 <cleanup_stdio+0x34>)
 800ee98:	4299      	cmp	r1, r3
 800ee9a:	b510      	push	{r4, lr}
 800ee9c:	4604      	mov	r4, r0
 800ee9e:	d001      	beq.n	800eea4 <cleanup_stdio+0x10>
 800eea0:	f001 fb3e 	bl	8010520 <_fflush_r>
 800eea4:	68a1      	ldr	r1, [r4, #8]
 800eea6:	4b09      	ldr	r3, [pc, #36]	@ (800eecc <cleanup_stdio+0x38>)
 800eea8:	4299      	cmp	r1, r3
 800eeaa:	d002      	beq.n	800eeb2 <cleanup_stdio+0x1e>
 800eeac:	4620      	mov	r0, r4
 800eeae:	f001 fb37 	bl	8010520 <_fflush_r>
 800eeb2:	68e1      	ldr	r1, [r4, #12]
 800eeb4:	4b06      	ldr	r3, [pc, #24]	@ (800eed0 <cleanup_stdio+0x3c>)
 800eeb6:	4299      	cmp	r1, r3
 800eeb8:	d004      	beq.n	800eec4 <cleanup_stdio+0x30>
 800eeba:	4620      	mov	r0, r4
 800eebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eec0:	f001 bb2e 	b.w	8010520 <_fflush_r>
 800eec4:	bd10      	pop	{r4, pc}
 800eec6:	bf00      	nop
 800eec8:	20006bfc 	.word	0x20006bfc
 800eecc:	20006c64 	.word	0x20006c64
 800eed0:	20006ccc 	.word	0x20006ccc

0800eed4 <global_stdio_init.part.0>:
 800eed4:	b510      	push	{r4, lr}
 800eed6:	4b0b      	ldr	r3, [pc, #44]	@ (800ef04 <global_stdio_init.part.0+0x30>)
 800eed8:	4c0b      	ldr	r4, [pc, #44]	@ (800ef08 <global_stdio_init.part.0+0x34>)
 800eeda:	4a0c      	ldr	r2, [pc, #48]	@ (800ef0c <global_stdio_init.part.0+0x38>)
 800eedc:	601a      	str	r2, [r3, #0]
 800eede:	4620      	mov	r0, r4
 800eee0:	2200      	movs	r2, #0
 800eee2:	2104      	movs	r1, #4
 800eee4:	f7ff ff94 	bl	800ee10 <std>
 800eee8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800eeec:	2201      	movs	r2, #1
 800eeee:	2109      	movs	r1, #9
 800eef0:	f7ff ff8e 	bl	800ee10 <std>
 800eef4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800eef8:	2202      	movs	r2, #2
 800eefa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eefe:	2112      	movs	r1, #18
 800ef00:	f7ff bf86 	b.w	800ee10 <std>
 800ef04:	20006d34 	.word	0x20006d34
 800ef08:	20006bfc 	.word	0x20006bfc
 800ef0c:	0800ee7d 	.word	0x0800ee7d

0800ef10 <__sfp_lock_acquire>:
 800ef10:	4801      	ldr	r0, [pc, #4]	@ (800ef18 <__sfp_lock_acquire+0x8>)
 800ef12:	f000 b96c 	b.w	800f1ee <__retarget_lock_acquire_recursive>
 800ef16:	bf00      	nop
 800ef18:	20006d3d 	.word	0x20006d3d

0800ef1c <__sfp_lock_release>:
 800ef1c:	4801      	ldr	r0, [pc, #4]	@ (800ef24 <__sfp_lock_release+0x8>)
 800ef1e:	f000 b967 	b.w	800f1f0 <__retarget_lock_release_recursive>
 800ef22:	bf00      	nop
 800ef24:	20006d3d 	.word	0x20006d3d

0800ef28 <__sinit>:
 800ef28:	b510      	push	{r4, lr}
 800ef2a:	4604      	mov	r4, r0
 800ef2c:	f7ff fff0 	bl	800ef10 <__sfp_lock_acquire>
 800ef30:	6a23      	ldr	r3, [r4, #32]
 800ef32:	b11b      	cbz	r3, 800ef3c <__sinit+0x14>
 800ef34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ef38:	f7ff bff0 	b.w	800ef1c <__sfp_lock_release>
 800ef3c:	4b04      	ldr	r3, [pc, #16]	@ (800ef50 <__sinit+0x28>)
 800ef3e:	6223      	str	r3, [r4, #32]
 800ef40:	4b04      	ldr	r3, [pc, #16]	@ (800ef54 <__sinit+0x2c>)
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d1f5      	bne.n	800ef34 <__sinit+0xc>
 800ef48:	f7ff ffc4 	bl	800eed4 <global_stdio_init.part.0>
 800ef4c:	e7f2      	b.n	800ef34 <__sinit+0xc>
 800ef4e:	bf00      	nop
 800ef50:	0800ee95 	.word	0x0800ee95
 800ef54:	20006d34 	.word	0x20006d34

0800ef58 <_fwalk_sglue>:
 800ef58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ef5c:	4607      	mov	r7, r0
 800ef5e:	4688      	mov	r8, r1
 800ef60:	4614      	mov	r4, r2
 800ef62:	2600      	movs	r6, #0
 800ef64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ef68:	f1b9 0901 	subs.w	r9, r9, #1
 800ef6c:	d505      	bpl.n	800ef7a <_fwalk_sglue+0x22>
 800ef6e:	6824      	ldr	r4, [r4, #0]
 800ef70:	2c00      	cmp	r4, #0
 800ef72:	d1f7      	bne.n	800ef64 <_fwalk_sglue+0xc>
 800ef74:	4630      	mov	r0, r6
 800ef76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ef7a:	89ab      	ldrh	r3, [r5, #12]
 800ef7c:	2b01      	cmp	r3, #1
 800ef7e:	d907      	bls.n	800ef90 <_fwalk_sglue+0x38>
 800ef80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ef84:	3301      	adds	r3, #1
 800ef86:	d003      	beq.n	800ef90 <_fwalk_sglue+0x38>
 800ef88:	4629      	mov	r1, r5
 800ef8a:	4638      	mov	r0, r7
 800ef8c:	47c0      	blx	r8
 800ef8e:	4306      	orrs	r6, r0
 800ef90:	3568      	adds	r5, #104	@ 0x68
 800ef92:	e7e9      	b.n	800ef68 <_fwalk_sglue+0x10>

0800ef94 <__sread>:
 800ef94:	b510      	push	{r4, lr}
 800ef96:	460c      	mov	r4, r1
 800ef98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ef9c:	f000 f8d8 	bl	800f150 <_read_r>
 800efa0:	2800      	cmp	r0, #0
 800efa2:	bfab      	itete	ge
 800efa4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800efa6:	89a3      	ldrhlt	r3, [r4, #12]
 800efa8:	181b      	addge	r3, r3, r0
 800efaa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800efae:	bfac      	ite	ge
 800efb0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800efb2:	81a3      	strhlt	r3, [r4, #12]
 800efb4:	bd10      	pop	{r4, pc}

0800efb6 <__swrite>:
 800efb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efba:	461f      	mov	r7, r3
 800efbc:	898b      	ldrh	r3, [r1, #12]
 800efbe:	05db      	lsls	r3, r3, #23
 800efc0:	4605      	mov	r5, r0
 800efc2:	460c      	mov	r4, r1
 800efc4:	4616      	mov	r6, r2
 800efc6:	d505      	bpl.n	800efd4 <__swrite+0x1e>
 800efc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800efcc:	2302      	movs	r3, #2
 800efce:	2200      	movs	r2, #0
 800efd0:	f000 f8ac 	bl	800f12c <_lseek_r>
 800efd4:	89a3      	ldrh	r3, [r4, #12]
 800efd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800efda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800efde:	81a3      	strh	r3, [r4, #12]
 800efe0:	4632      	mov	r2, r6
 800efe2:	463b      	mov	r3, r7
 800efe4:	4628      	mov	r0, r5
 800efe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800efea:	f000 b8c3 	b.w	800f174 <_write_r>

0800efee <__sseek>:
 800efee:	b510      	push	{r4, lr}
 800eff0:	460c      	mov	r4, r1
 800eff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eff6:	f000 f899 	bl	800f12c <_lseek_r>
 800effa:	1c43      	adds	r3, r0, #1
 800effc:	89a3      	ldrh	r3, [r4, #12]
 800effe:	bf15      	itete	ne
 800f000:	6560      	strne	r0, [r4, #84]	@ 0x54
 800f002:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800f006:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800f00a:	81a3      	strheq	r3, [r4, #12]
 800f00c:	bf18      	it	ne
 800f00e:	81a3      	strhne	r3, [r4, #12]
 800f010:	bd10      	pop	{r4, pc}

0800f012 <__sclose>:
 800f012:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f016:	f000 b81b 	b.w	800f050 <_close_r>

0800f01a <memset>:
 800f01a:	4402      	add	r2, r0
 800f01c:	4603      	mov	r3, r0
 800f01e:	4293      	cmp	r3, r2
 800f020:	d100      	bne.n	800f024 <memset+0xa>
 800f022:	4770      	bx	lr
 800f024:	f803 1b01 	strb.w	r1, [r3], #1
 800f028:	e7f9      	b.n	800f01e <memset+0x4>

0800f02a <strncmp>:
 800f02a:	b510      	push	{r4, lr}
 800f02c:	b16a      	cbz	r2, 800f04a <strncmp+0x20>
 800f02e:	3901      	subs	r1, #1
 800f030:	1884      	adds	r4, r0, r2
 800f032:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f036:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f03a:	429a      	cmp	r2, r3
 800f03c:	d103      	bne.n	800f046 <strncmp+0x1c>
 800f03e:	42a0      	cmp	r0, r4
 800f040:	d001      	beq.n	800f046 <strncmp+0x1c>
 800f042:	2a00      	cmp	r2, #0
 800f044:	d1f5      	bne.n	800f032 <strncmp+0x8>
 800f046:	1ad0      	subs	r0, r2, r3
 800f048:	bd10      	pop	{r4, pc}
 800f04a:	4610      	mov	r0, r2
 800f04c:	e7fc      	b.n	800f048 <strncmp+0x1e>
	...

0800f050 <_close_r>:
 800f050:	b538      	push	{r3, r4, r5, lr}
 800f052:	4d06      	ldr	r5, [pc, #24]	@ (800f06c <_close_r+0x1c>)
 800f054:	2300      	movs	r3, #0
 800f056:	4604      	mov	r4, r0
 800f058:	4608      	mov	r0, r1
 800f05a:	602b      	str	r3, [r5, #0]
 800f05c:	f7f3 fe66 	bl	8002d2c <_close>
 800f060:	1c43      	adds	r3, r0, #1
 800f062:	d102      	bne.n	800f06a <_close_r+0x1a>
 800f064:	682b      	ldr	r3, [r5, #0]
 800f066:	b103      	cbz	r3, 800f06a <_close_r+0x1a>
 800f068:	6023      	str	r3, [r4, #0]
 800f06a:	bd38      	pop	{r3, r4, r5, pc}
 800f06c:	20006d38 	.word	0x20006d38

0800f070 <_reclaim_reent>:
 800f070:	4b2d      	ldr	r3, [pc, #180]	@ (800f128 <_reclaim_reent+0xb8>)
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	4283      	cmp	r3, r0
 800f076:	b570      	push	{r4, r5, r6, lr}
 800f078:	4604      	mov	r4, r0
 800f07a:	d053      	beq.n	800f124 <_reclaim_reent+0xb4>
 800f07c:	69c3      	ldr	r3, [r0, #28]
 800f07e:	b31b      	cbz	r3, 800f0c8 <_reclaim_reent+0x58>
 800f080:	68db      	ldr	r3, [r3, #12]
 800f082:	b163      	cbz	r3, 800f09e <_reclaim_reent+0x2e>
 800f084:	2500      	movs	r5, #0
 800f086:	69e3      	ldr	r3, [r4, #28]
 800f088:	68db      	ldr	r3, [r3, #12]
 800f08a:	5959      	ldr	r1, [r3, r5]
 800f08c:	b9b1      	cbnz	r1, 800f0bc <_reclaim_reent+0x4c>
 800f08e:	3504      	adds	r5, #4
 800f090:	2d80      	cmp	r5, #128	@ 0x80
 800f092:	d1f8      	bne.n	800f086 <_reclaim_reent+0x16>
 800f094:	69e3      	ldr	r3, [r4, #28]
 800f096:	4620      	mov	r0, r4
 800f098:	68d9      	ldr	r1, [r3, #12]
 800f09a:	f000 f8c1 	bl	800f220 <_free_r>
 800f09e:	69e3      	ldr	r3, [r4, #28]
 800f0a0:	6819      	ldr	r1, [r3, #0]
 800f0a2:	b111      	cbz	r1, 800f0aa <_reclaim_reent+0x3a>
 800f0a4:	4620      	mov	r0, r4
 800f0a6:	f000 f8bb 	bl	800f220 <_free_r>
 800f0aa:	69e3      	ldr	r3, [r4, #28]
 800f0ac:	689d      	ldr	r5, [r3, #8]
 800f0ae:	b15d      	cbz	r5, 800f0c8 <_reclaim_reent+0x58>
 800f0b0:	4629      	mov	r1, r5
 800f0b2:	4620      	mov	r0, r4
 800f0b4:	682d      	ldr	r5, [r5, #0]
 800f0b6:	f000 f8b3 	bl	800f220 <_free_r>
 800f0ba:	e7f8      	b.n	800f0ae <_reclaim_reent+0x3e>
 800f0bc:	680e      	ldr	r6, [r1, #0]
 800f0be:	4620      	mov	r0, r4
 800f0c0:	f000 f8ae 	bl	800f220 <_free_r>
 800f0c4:	4631      	mov	r1, r6
 800f0c6:	e7e1      	b.n	800f08c <_reclaim_reent+0x1c>
 800f0c8:	6961      	ldr	r1, [r4, #20]
 800f0ca:	b111      	cbz	r1, 800f0d2 <_reclaim_reent+0x62>
 800f0cc:	4620      	mov	r0, r4
 800f0ce:	f000 f8a7 	bl	800f220 <_free_r>
 800f0d2:	69e1      	ldr	r1, [r4, #28]
 800f0d4:	b111      	cbz	r1, 800f0dc <_reclaim_reent+0x6c>
 800f0d6:	4620      	mov	r0, r4
 800f0d8:	f000 f8a2 	bl	800f220 <_free_r>
 800f0dc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800f0de:	b111      	cbz	r1, 800f0e6 <_reclaim_reent+0x76>
 800f0e0:	4620      	mov	r0, r4
 800f0e2:	f000 f89d 	bl	800f220 <_free_r>
 800f0e6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f0e8:	b111      	cbz	r1, 800f0f0 <_reclaim_reent+0x80>
 800f0ea:	4620      	mov	r0, r4
 800f0ec:	f000 f898 	bl	800f220 <_free_r>
 800f0f0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800f0f2:	b111      	cbz	r1, 800f0fa <_reclaim_reent+0x8a>
 800f0f4:	4620      	mov	r0, r4
 800f0f6:	f000 f893 	bl	800f220 <_free_r>
 800f0fa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800f0fc:	b111      	cbz	r1, 800f104 <_reclaim_reent+0x94>
 800f0fe:	4620      	mov	r0, r4
 800f100:	f000 f88e 	bl	800f220 <_free_r>
 800f104:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800f106:	b111      	cbz	r1, 800f10e <_reclaim_reent+0x9e>
 800f108:	4620      	mov	r0, r4
 800f10a:	f000 f889 	bl	800f220 <_free_r>
 800f10e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800f110:	b111      	cbz	r1, 800f118 <_reclaim_reent+0xa8>
 800f112:	4620      	mov	r0, r4
 800f114:	f000 f884 	bl	800f220 <_free_r>
 800f118:	6a23      	ldr	r3, [r4, #32]
 800f11a:	b11b      	cbz	r3, 800f124 <_reclaim_reent+0xb4>
 800f11c:	4620      	mov	r0, r4
 800f11e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f122:	4718      	bx	r3
 800f124:	bd70      	pop	{r4, r5, r6, pc}
 800f126:	bf00      	nop
 800f128:	2000018c 	.word	0x2000018c

0800f12c <_lseek_r>:
 800f12c:	b538      	push	{r3, r4, r5, lr}
 800f12e:	4d07      	ldr	r5, [pc, #28]	@ (800f14c <_lseek_r+0x20>)
 800f130:	4604      	mov	r4, r0
 800f132:	4608      	mov	r0, r1
 800f134:	4611      	mov	r1, r2
 800f136:	2200      	movs	r2, #0
 800f138:	602a      	str	r2, [r5, #0]
 800f13a:	461a      	mov	r2, r3
 800f13c:	f7f3 fe1d 	bl	8002d7a <_lseek>
 800f140:	1c43      	adds	r3, r0, #1
 800f142:	d102      	bne.n	800f14a <_lseek_r+0x1e>
 800f144:	682b      	ldr	r3, [r5, #0]
 800f146:	b103      	cbz	r3, 800f14a <_lseek_r+0x1e>
 800f148:	6023      	str	r3, [r4, #0]
 800f14a:	bd38      	pop	{r3, r4, r5, pc}
 800f14c:	20006d38 	.word	0x20006d38

0800f150 <_read_r>:
 800f150:	b538      	push	{r3, r4, r5, lr}
 800f152:	4d07      	ldr	r5, [pc, #28]	@ (800f170 <_read_r+0x20>)
 800f154:	4604      	mov	r4, r0
 800f156:	4608      	mov	r0, r1
 800f158:	4611      	mov	r1, r2
 800f15a:	2200      	movs	r2, #0
 800f15c:	602a      	str	r2, [r5, #0]
 800f15e:	461a      	mov	r2, r3
 800f160:	f7f3 fdab 	bl	8002cba <_read>
 800f164:	1c43      	adds	r3, r0, #1
 800f166:	d102      	bne.n	800f16e <_read_r+0x1e>
 800f168:	682b      	ldr	r3, [r5, #0]
 800f16a:	b103      	cbz	r3, 800f16e <_read_r+0x1e>
 800f16c:	6023      	str	r3, [r4, #0]
 800f16e:	bd38      	pop	{r3, r4, r5, pc}
 800f170:	20006d38 	.word	0x20006d38

0800f174 <_write_r>:
 800f174:	b538      	push	{r3, r4, r5, lr}
 800f176:	4d07      	ldr	r5, [pc, #28]	@ (800f194 <_write_r+0x20>)
 800f178:	4604      	mov	r4, r0
 800f17a:	4608      	mov	r0, r1
 800f17c:	4611      	mov	r1, r2
 800f17e:	2200      	movs	r2, #0
 800f180:	602a      	str	r2, [r5, #0]
 800f182:	461a      	mov	r2, r3
 800f184:	f7f3 fdb6 	bl	8002cf4 <_write>
 800f188:	1c43      	adds	r3, r0, #1
 800f18a:	d102      	bne.n	800f192 <_write_r+0x1e>
 800f18c:	682b      	ldr	r3, [r5, #0]
 800f18e:	b103      	cbz	r3, 800f192 <_write_r+0x1e>
 800f190:	6023      	str	r3, [r4, #0]
 800f192:	bd38      	pop	{r3, r4, r5, pc}
 800f194:	20006d38 	.word	0x20006d38

0800f198 <__errno>:
 800f198:	4b01      	ldr	r3, [pc, #4]	@ (800f1a0 <__errno+0x8>)
 800f19a:	6818      	ldr	r0, [r3, #0]
 800f19c:	4770      	bx	lr
 800f19e:	bf00      	nop
 800f1a0:	2000018c 	.word	0x2000018c

0800f1a4 <__libc_init_array>:
 800f1a4:	b570      	push	{r4, r5, r6, lr}
 800f1a6:	4d0d      	ldr	r5, [pc, #52]	@ (800f1dc <__libc_init_array+0x38>)
 800f1a8:	4c0d      	ldr	r4, [pc, #52]	@ (800f1e0 <__libc_init_array+0x3c>)
 800f1aa:	1b64      	subs	r4, r4, r5
 800f1ac:	10a4      	asrs	r4, r4, #2
 800f1ae:	2600      	movs	r6, #0
 800f1b0:	42a6      	cmp	r6, r4
 800f1b2:	d109      	bne.n	800f1c8 <__libc_init_array+0x24>
 800f1b4:	4d0b      	ldr	r5, [pc, #44]	@ (800f1e4 <__libc_init_array+0x40>)
 800f1b6:	4c0c      	ldr	r4, [pc, #48]	@ (800f1e8 <__libc_init_array+0x44>)
 800f1b8:	f001 fe66 	bl	8010e88 <_init>
 800f1bc:	1b64      	subs	r4, r4, r5
 800f1be:	10a4      	asrs	r4, r4, #2
 800f1c0:	2600      	movs	r6, #0
 800f1c2:	42a6      	cmp	r6, r4
 800f1c4:	d105      	bne.n	800f1d2 <__libc_init_array+0x2e>
 800f1c6:	bd70      	pop	{r4, r5, r6, pc}
 800f1c8:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1cc:	4798      	blx	r3
 800f1ce:	3601      	adds	r6, #1
 800f1d0:	e7ee      	b.n	800f1b0 <__libc_init_array+0xc>
 800f1d2:	f855 3b04 	ldr.w	r3, [r5], #4
 800f1d6:	4798      	blx	r3
 800f1d8:	3601      	adds	r6, #1
 800f1da:	e7f2      	b.n	800f1c2 <__libc_init_array+0x1e>
 800f1dc:	080119bc 	.word	0x080119bc
 800f1e0:	080119bc 	.word	0x080119bc
 800f1e4:	080119bc 	.word	0x080119bc
 800f1e8:	080119c8 	.word	0x080119c8

0800f1ec <__retarget_lock_init_recursive>:
 800f1ec:	4770      	bx	lr

0800f1ee <__retarget_lock_acquire_recursive>:
 800f1ee:	4770      	bx	lr

0800f1f0 <__retarget_lock_release_recursive>:
 800f1f0:	4770      	bx	lr

0800f1f2 <memcpy>:
 800f1f2:	440a      	add	r2, r1
 800f1f4:	4291      	cmp	r1, r2
 800f1f6:	f100 33ff 	add.w	r3, r0, #4294967295
 800f1fa:	d100      	bne.n	800f1fe <memcpy+0xc>
 800f1fc:	4770      	bx	lr
 800f1fe:	b510      	push	{r4, lr}
 800f200:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f204:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f208:	4291      	cmp	r1, r2
 800f20a:	d1f9      	bne.n	800f200 <memcpy+0xe>
 800f20c:	bd10      	pop	{r4, pc}
	...

0800f210 <nan>:
 800f210:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f218 <nan+0x8>
 800f214:	4770      	bx	lr
 800f216:	bf00      	nop
 800f218:	00000000 	.word	0x00000000
 800f21c:	7ff80000 	.word	0x7ff80000

0800f220 <_free_r>:
 800f220:	b538      	push	{r3, r4, r5, lr}
 800f222:	4605      	mov	r5, r0
 800f224:	2900      	cmp	r1, #0
 800f226:	d041      	beq.n	800f2ac <_free_r+0x8c>
 800f228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f22c:	1f0c      	subs	r4, r1, #4
 800f22e:	2b00      	cmp	r3, #0
 800f230:	bfb8      	it	lt
 800f232:	18e4      	addlt	r4, r4, r3
 800f234:	f000 fc2c 	bl	800fa90 <__malloc_lock>
 800f238:	4a1d      	ldr	r2, [pc, #116]	@ (800f2b0 <_free_r+0x90>)
 800f23a:	6813      	ldr	r3, [r2, #0]
 800f23c:	b933      	cbnz	r3, 800f24c <_free_r+0x2c>
 800f23e:	6063      	str	r3, [r4, #4]
 800f240:	6014      	str	r4, [r2, #0]
 800f242:	4628      	mov	r0, r5
 800f244:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f248:	f000 bc28 	b.w	800fa9c <__malloc_unlock>
 800f24c:	42a3      	cmp	r3, r4
 800f24e:	d908      	bls.n	800f262 <_free_r+0x42>
 800f250:	6820      	ldr	r0, [r4, #0]
 800f252:	1821      	adds	r1, r4, r0
 800f254:	428b      	cmp	r3, r1
 800f256:	bf01      	itttt	eq
 800f258:	6819      	ldreq	r1, [r3, #0]
 800f25a:	685b      	ldreq	r3, [r3, #4]
 800f25c:	1809      	addeq	r1, r1, r0
 800f25e:	6021      	streq	r1, [r4, #0]
 800f260:	e7ed      	b.n	800f23e <_free_r+0x1e>
 800f262:	461a      	mov	r2, r3
 800f264:	685b      	ldr	r3, [r3, #4]
 800f266:	b10b      	cbz	r3, 800f26c <_free_r+0x4c>
 800f268:	42a3      	cmp	r3, r4
 800f26a:	d9fa      	bls.n	800f262 <_free_r+0x42>
 800f26c:	6811      	ldr	r1, [r2, #0]
 800f26e:	1850      	adds	r0, r2, r1
 800f270:	42a0      	cmp	r0, r4
 800f272:	d10b      	bne.n	800f28c <_free_r+0x6c>
 800f274:	6820      	ldr	r0, [r4, #0]
 800f276:	4401      	add	r1, r0
 800f278:	1850      	adds	r0, r2, r1
 800f27a:	4283      	cmp	r3, r0
 800f27c:	6011      	str	r1, [r2, #0]
 800f27e:	d1e0      	bne.n	800f242 <_free_r+0x22>
 800f280:	6818      	ldr	r0, [r3, #0]
 800f282:	685b      	ldr	r3, [r3, #4]
 800f284:	6053      	str	r3, [r2, #4]
 800f286:	4408      	add	r0, r1
 800f288:	6010      	str	r0, [r2, #0]
 800f28a:	e7da      	b.n	800f242 <_free_r+0x22>
 800f28c:	d902      	bls.n	800f294 <_free_r+0x74>
 800f28e:	230c      	movs	r3, #12
 800f290:	602b      	str	r3, [r5, #0]
 800f292:	e7d6      	b.n	800f242 <_free_r+0x22>
 800f294:	6820      	ldr	r0, [r4, #0]
 800f296:	1821      	adds	r1, r4, r0
 800f298:	428b      	cmp	r3, r1
 800f29a:	bf04      	itt	eq
 800f29c:	6819      	ldreq	r1, [r3, #0]
 800f29e:	685b      	ldreq	r3, [r3, #4]
 800f2a0:	6063      	str	r3, [r4, #4]
 800f2a2:	bf04      	itt	eq
 800f2a4:	1809      	addeq	r1, r1, r0
 800f2a6:	6021      	streq	r1, [r4, #0]
 800f2a8:	6054      	str	r4, [r2, #4]
 800f2aa:	e7ca      	b.n	800f242 <_free_r+0x22>
 800f2ac:	bd38      	pop	{r3, r4, r5, pc}
 800f2ae:	bf00      	nop
 800f2b0:	20006d44 	.word	0x20006d44

0800f2b4 <rshift>:
 800f2b4:	6903      	ldr	r3, [r0, #16]
 800f2b6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f2ba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f2be:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f2c2:	f100 0414 	add.w	r4, r0, #20
 800f2c6:	dd45      	ble.n	800f354 <rshift+0xa0>
 800f2c8:	f011 011f 	ands.w	r1, r1, #31
 800f2cc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f2d0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f2d4:	d10c      	bne.n	800f2f0 <rshift+0x3c>
 800f2d6:	f100 0710 	add.w	r7, r0, #16
 800f2da:	4629      	mov	r1, r5
 800f2dc:	42b1      	cmp	r1, r6
 800f2de:	d334      	bcc.n	800f34a <rshift+0x96>
 800f2e0:	1a9b      	subs	r3, r3, r2
 800f2e2:	009b      	lsls	r3, r3, #2
 800f2e4:	1eea      	subs	r2, r5, #3
 800f2e6:	4296      	cmp	r6, r2
 800f2e8:	bf38      	it	cc
 800f2ea:	2300      	movcc	r3, #0
 800f2ec:	4423      	add	r3, r4
 800f2ee:	e015      	b.n	800f31c <rshift+0x68>
 800f2f0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f2f4:	f1c1 0820 	rsb	r8, r1, #32
 800f2f8:	40cf      	lsrs	r7, r1
 800f2fa:	f105 0e04 	add.w	lr, r5, #4
 800f2fe:	46a1      	mov	r9, r4
 800f300:	4576      	cmp	r6, lr
 800f302:	46f4      	mov	ip, lr
 800f304:	d815      	bhi.n	800f332 <rshift+0x7e>
 800f306:	1a9a      	subs	r2, r3, r2
 800f308:	0092      	lsls	r2, r2, #2
 800f30a:	3a04      	subs	r2, #4
 800f30c:	3501      	adds	r5, #1
 800f30e:	42ae      	cmp	r6, r5
 800f310:	bf38      	it	cc
 800f312:	2200      	movcc	r2, #0
 800f314:	18a3      	adds	r3, r4, r2
 800f316:	50a7      	str	r7, [r4, r2]
 800f318:	b107      	cbz	r7, 800f31c <rshift+0x68>
 800f31a:	3304      	adds	r3, #4
 800f31c:	1b1a      	subs	r2, r3, r4
 800f31e:	42a3      	cmp	r3, r4
 800f320:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f324:	bf08      	it	eq
 800f326:	2300      	moveq	r3, #0
 800f328:	6102      	str	r2, [r0, #16]
 800f32a:	bf08      	it	eq
 800f32c:	6143      	streq	r3, [r0, #20]
 800f32e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f332:	f8dc c000 	ldr.w	ip, [ip]
 800f336:	fa0c fc08 	lsl.w	ip, ip, r8
 800f33a:	ea4c 0707 	orr.w	r7, ip, r7
 800f33e:	f849 7b04 	str.w	r7, [r9], #4
 800f342:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f346:	40cf      	lsrs	r7, r1
 800f348:	e7da      	b.n	800f300 <rshift+0x4c>
 800f34a:	f851 cb04 	ldr.w	ip, [r1], #4
 800f34e:	f847 cf04 	str.w	ip, [r7, #4]!
 800f352:	e7c3      	b.n	800f2dc <rshift+0x28>
 800f354:	4623      	mov	r3, r4
 800f356:	e7e1      	b.n	800f31c <rshift+0x68>

0800f358 <__hexdig_fun>:
 800f358:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f35c:	2b09      	cmp	r3, #9
 800f35e:	d802      	bhi.n	800f366 <__hexdig_fun+0xe>
 800f360:	3820      	subs	r0, #32
 800f362:	b2c0      	uxtb	r0, r0
 800f364:	4770      	bx	lr
 800f366:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f36a:	2b05      	cmp	r3, #5
 800f36c:	d801      	bhi.n	800f372 <__hexdig_fun+0x1a>
 800f36e:	3847      	subs	r0, #71	@ 0x47
 800f370:	e7f7      	b.n	800f362 <__hexdig_fun+0xa>
 800f372:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f376:	2b05      	cmp	r3, #5
 800f378:	d801      	bhi.n	800f37e <__hexdig_fun+0x26>
 800f37a:	3827      	subs	r0, #39	@ 0x27
 800f37c:	e7f1      	b.n	800f362 <__hexdig_fun+0xa>
 800f37e:	2000      	movs	r0, #0
 800f380:	4770      	bx	lr
	...

0800f384 <__gethex>:
 800f384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f388:	b085      	sub	sp, #20
 800f38a:	468a      	mov	sl, r1
 800f38c:	9302      	str	r3, [sp, #8]
 800f38e:	680b      	ldr	r3, [r1, #0]
 800f390:	9001      	str	r0, [sp, #4]
 800f392:	4690      	mov	r8, r2
 800f394:	1c9c      	adds	r4, r3, #2
 800f396:	46a1      	mov	r9, r4
 800f398:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f39c:	2830      	cmp	r0, #48	@ 0x30
 800f39e:	d0fa      	beq.n	800f396 <__gethex+0x12>
 800f3a0:	eba9 0303 	sub.w	r3, r9, r3
 800f3a4:	f1a3 0b02 	sub.w	fp, r3, #2
 800f3a8:	f7ff ffd6 	bl	800f358 <__hexdig_fun>
 800f3ac:	4605      	mov	r5, r0
 800f3ae:	2800      	cmp	r0, #0
 800f3b0:	d168      	bne.n	800f484 <__gethex+0x100>
 800f3b2:	49a0      	ldr	r1, [pc, #640]	@ (800f634 <__gethex+0x2b0>)
 800f3b4:	2201      	movs	r2, #1
 800f3b6:	4648      	mov	r0, r9
 800f3b8:	f7ff fe37 	bl	800f02a <strncmp>
 800f3bc:	4607      	mov	r7, r0
 800f3be:	2800      	cmp	r0, #0
 800f3c0:	d167      	bne.n	800f492 <__gethex+0x10e>
 800f3c2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f3c6:	4626      	mov	r6, r4
 800f3c8:	f7ff ffc6 	bl	800f358 <__hexdig_fun>
 800f3cc:	2800      	cmp	r0, #0
 800f3ce:	d062      	beq.n	800f496 <__gethex+0x112>
 800f3d0:	4623      	mov	r3, r4
 800f3d2:	7818      	ldrb	r0, [r3, #0]
 800f3d4:	2830      	cmp	r0, #48	@ 0x30
 800f3d6:	4699      	mov	r9, r3
 800f3d8:	f103 0301 	add.w	r3, r3, #1
 800f3dc:	d0f9      	beq.n	800f3d2 <__gethex+0x4e>
 800f3de:	f7ff ffbb 	bl	800f358 <__hexdig_fun>
 800f3e2:	fab0 f580 	clz	r5, r0
 800f3e6:	096d      	lsrs	r5, r5, #5
 800f3e8:	f04f 0b01 	mov.w	fp, #1
 800f3ec:	464a      	mov	r2, r9
 800f3ee:	4616      	mov	r6, r2
 800f3f0:	3201      	adds	r2, #1
 800f3f2:	7830      	ldrb	r0, [r6, #0]
 800f3f4:	f7ff ffb0 	bl	800f358 <__hexdig_fun>
 800f3f8:	2800      	cmp	r0, #0
 800f3fa:	d1f8      	bne.n	800f3ee <__gethex+0x6a>
 800f3fc:	498d      	ldr	r1, [pc, #564]	@ (800f634 <__gethex+0x2b0>)
 800f3fe:	2201      	movs	r2, #1
 800f400:	4630      	mov	r0, r6
 800f402:	f7ff fe12 	bl	800f02a <strncmp>
 800f406:	2800      	cmp	r0, #0
 800f408:	d13f      	bne.n	800f48a <__gethex+0x106>
 800f40a:	b944      	cbnz	r4, 800f41e <__gethex+0x9a>
 800f40c:	1c74      	adds	r4, r6, #1
 800f40e:	4622      	mov	r2, r4
 800f410:	4616      	mov	r6, r2
 800f412:	3201      	adds	r2, #1
 800f414:	7830      	ldrb	r0, [r6, #0]
 800f416:	f7ff ff9f 	bl	800f358 <__hexdig_fun>
 800f41a:	2800      	cmp	r0, #0
 800f41c:	d1f8      	bne.n	800f410 <__gethex+0x8c>
 800f41e:	1ba4      	subs	r4, r4, r6
 800f420:	00a7      	lsls	r7, r4, #2
 800f422:	7833      	ldrb	r3, [r6, #0]
 800f424:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f428:	2b50      	cmp	r3, #80	@ 0x50
 800f42a:	d13e      	bne.n	800f4aa <__gethex+0x126>
 800f42c:	7873      	ldrb	r3, [r6, #1]
 800f42e:	2b2b      	cmp	r3, #43	@ 0x2b
 800f430:	d033      	beq.n	800f49a <__gethex+0x116>
 800f432:	2b2d      	cmp	r3, #45	@ 0x2d
 800f434:	d034      	beq.n	800f4a0 <__gethex+0x11c>
 800f436:	1c71      	adds	r1, r6, #1
 800f438:	2400      	movs	r4, #0
 800f43a:	7808      	ldrb	r0, [r1, #0]
 800f43c:	f7ff ff8c 	bl	800f358 <__hexdig_fun>
 800f440:	1e43      	subs	r3, r0, #1
 800f442:	b2db      	uxtb	r3, r3
 800f444:	2b18      	cmp	r3, #24
 800f446:	d830      	bhi.n	800f4aa <__gethex+0x126>
 800f448:	f1a0 0210 	sub.w	r2, r0, #16
 800f44c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f450:	f7ff ff82 	bl	800f358 <__hexdig_fun>
 800f454:	f100 3cff 	add.w	ip, r0, #4294967295
 800f458:	fa5f fc8c 	uxtb.w	ip, ip
 800f45c:	f1bc 0f18 	cmp.w	ip, #24
 800f460:	f04f 030a 	mov.w	r3, #10
 800f464:	d91e      	bls.n	800f4a4 <__gethex+0x120>
 800f466:	b104      	cbz	r4, 800f46a <__gethex+0xe6>
 800f468:	4252      	negs	r2, r2
 800f46a:	4417      	add	r7, r2
 800f46c:	f8ca 1000 	str.w	r1, [sl]
 800f470:	b1ed      	cbz	r5, 800f4ae <__gethex+0x12a>
 800f472:	f1bb 0f00 	cmp.w	fp, #0
 800f476:	bf0c      	ite	eq
 800f478:	2506      	moveq	r5, #6
 800f47a:	2500      	movne	r5, #0
 800f47c:	4628      	mov	r0, r5
 800f47e:	b005      	add	sp, #20
 800f480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f484:	2500      	movs	r5, #0
 800f486:	462c      	mov	r4, r5
 800f488:	e7b0      	b.n	800f3ec <__gethex+0x68>
 800f48a:	2c00      	cmp	r4, #0
 800f48c:	d1c7      	bne.n	800f41e <__gethex+0x9a>
 800f48e:	4627      	mov	r7, r4
 800f490:	e7c7      	b.n	800f422 <__gethex+0x9e>
 800f492:	464e      	mov	r6, r9
 800f494:	462f      	mov	r7, r5
 800f496:	2501      	movs	r5, #1
 800f498:	e7c3      	b.n	800f422 <__gethex+0x9e>
 800f49a:	2400      	movs	r4, #0
 800f49c:	1cb1      	adds	r1, r6, #2
 800f49e:	e7cc      	b.n	800f43a <__gethex+0xb6>
 800f4a0:	2401      	movs	r4, #1
 800f4a2:	e7fb      	b.n	800f49c <__gethex+0x118>
 800f4a4:	fb03 0002 	mla	r0, r3, r2, r0
 800f4a8:	e7ce      	b.n	800f448 <__gethex+0xc4>
 800f4aa:	4631      	mov	r1, r6
 800f4ac:	e7de      	b.n	800f46c <__gethex+0xe8>
 800f4ae:	eba6 0309 	sub.w	r3, r6, r9
 800f4b2:	3b01      	subs	r3, #1
 800f4b4:	4629      	mov	r1, r5
 800f4b6:	2b07      	cmp	r3, #7
 800f4b8:	dc0a      	bgt.n	800f4d0 <__gethex+0x14c>
 800f4ba:	9801      	ldr	r0, [sp, #4]
 800f4bc:	f000 faf4 	bl	800faa8 <_Balloc>
 800f4c0:	4604      	mov	r4, r0
 800f4c2:	b940      	cbnz	r0, 800f4d6 <__gethex+0x152>
 800f4c4:	4b5c      	ldr	r3, [pc, #368]	@ (800f638 <__gethex+0x2b4>)
 800f4c6:	4602      	mov	r2, r0
 800f4c8:	21e4      	movs	r1, #228	@ 0xe4
 800f4ca:	485c      	ldr	r0, [pc, #368]	@ (800f63c <__gethex+0x2b8>)
 800f4cc:	f001 f860 	bl	8010590 <__assert_func>
 800f4d0:	3101      	adds	r1, #1
 800f4d2:	105b      	asrs	r3, r3, #1
 800f4d4:	e7ef      	b.n	800f4b6 <__gethex+0x132>
 800f4d6:	f100 0a14 	add.w	sl, r0, #20
 800f4da:	2300      	movs	r3, #0
 800f4dc:	4655      	mov	r5, sl
 800f4de:	469b      	mov	fp, r3
 800f4e0:	45b1      	cmp	r9, r6
 800f4e2:	d337      	bcc.n	800f554 <__gethex+0x1d0>
 800f4e4:	f845 bb04 	str.w	fp, [r5], #4
 800f4e8:	eba5 050a 	sub.w	r5, r5, sl
 800f4ec:	10ad      	asrs	r5, r5, #2
 800f4ee:	6125      	str	r5, [r4, #16]
 800f4f0:	4658      	mov	r0, fp
 800f4f2:	f000 fbcb 	bl	800fc8c <__hi0bits>
 800f4f6:	016d      	lsls	r5, r5, #5
 800f4f8:	f8d8 6000 	ldr.w	r6, [r8]
 800f4fc:	1a2d      	subs	r5, r5, r0
 800f4fe:	42b5      	cmp	r5, r6
 800f500:	dd54      	ble.n	800f5ac <__gethex+0x228>
 800f502:	1bad      	subs	r5, r5, r6
 800f504:	4629      	mov	r1, r5
 800f506:	4620      	mov	r0, r4
 800f508:	f000 ff57 	bl	80103ba <__any_on>
 800f50c:	4681      	mov	r9, r0
 800f50e:	b178      	cbz	r0, 800f530 <__gethex+0x1ac>
 800f510:	1e6b      	subs	r3, r5, #1
 800f512:	1159      	asrs	r1, r3, #5
 800f514:	f003 021f 	and.w	r2, r3, #31
 800f518:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f51c:	f04f 0901 	mov.w	r9, #1
 800f520:	fa09 f202 	lsl.w	r2, r9, r2
 800f524:	420a      	tst	r2, r1
 800f526:	d003      	beq.n	800f530 <__gethex+0x1ac>
 800f528:	454b      	cmp	r3, r9
 800f52a:	dc36      	bgt.n	800f59a <__gethex+0x216>
 800f52c:	f04f 0902 	mov.w	r9, #2
 800f530:	4629      	mov	r1, r5
 800f532:	4620      	mov	r0, r4
 800f534:	f7ff febe 	bl	800f2b4 <rshift>
 800f538:	442f      	add	r7, r5
 800f53a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f53e:	42bb      	cmp	r3, r7
 800f540:	da42      	bge.n	800f5c8 <__gethex+0x244>
 800f542:	9801      	ldr	r0, [sp, #4]
 800f544:	4621      	mov	r1, r4
 800f546:	f000 faef 	bl	800fb28 <_Bfree>
 800f54a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f54c:	2300      	movs	r3, #0
 800f54e:	6013      	str	r3, [r2, #0]
 800f550:	25a3      	movs	r5, #163	@ 0xa3
 800f552:	e793      	b.n	800f47c <__gethex+0xf8>
 800f554:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f558:	2a2e      	cmp	r2, #46	@ 0x2e
 800f55a:	d012      	beq.n	800f582 <__gethex+0x1fe>
 800f55c:	2b20      	cmp	r3, #32
 800f55e:	d104      	bne.n	800f56a <__gethex+0x1e6>
 800f560:	f845 bb04 	str.w	fp, [r5], #4
 800f564:	f04f 0b00 	mov.w	fp, #0
 800f568:	465b      	mov	r3, fp
 800f56a:	7830      	ldrb	r0, [r6, #0]
 800f56c:	9303      	str	r3, [sp, #12]
 800f56e:	f7ff fef3 	bl	800f358 <__hexdig_fun>
 800f572:	9b03      	ldr	r3, [sp, #12]
 800f574:	f000 000f 	and.w	r0, r0, #15
 800f578:	4098      	lsls	r0, r3
 800f57a:	ea4b 0b00 	orr.w	fp, fp, r0
 800f57e:	3304      	adds	r3, #4
 800f580:	e7ae      	b.n	800f4e0 <__gethex+0x15c>
 800f582:	45b1      	cmp	r9, r6
 800f584:	d8ea      	bhi.n	800f55c <__gethex+0x1d8>
 800f586:	492b      	ldr	r1, [pc, #172]	@ (800f634 <__gethex+0x2b0>)
 800f588:	9303      	str	r3, [sp, #12]
 800f58a:	2201      	movs	r2, #1
 800f58c:	4630      	mov	r0, r6
 800f58e:	f7ff fd4c 	bl	800f02a <strncmp>
 800f592:	9b03      	ldr	r3, [sp, #12]
 800f594:	2800      	cmp	r0, #0
 800f596:	d1e1      	bne.n	800f55c <__gethex+0x1d8>
 800f598:	e7a2      	b.n	800f4e0 <__gethex+0x15c>
 800f59a:	1ea9      	subs	r1, r5, #2
 800f59c:	4620      	mov	r0, r4
 800f59e:	f000 ff0c 	bl	80103ba <__any_on>
 800f5a2:	2800      	cmp	r0, #0
 800f5a4:	d0c2      	beq.n	800f52c <__gethex+0x1a8>
 800f5a6:	f04f 0903 	mov.w	r9, #3
 800f5aa:	e7c1      	b.n	800f530 <__gethex+0x1ac>
 800f5ac:	da09      	bge.n	800f5c2 <__gethex+0x23e>
 800f5ae:	1b75      	subs	r5, r6, r5
 800f5b0:	4621      	mov	r1, r4
 800f5b2:	9801      	ldr	r0, [sp, #4]
 800f5b4:	462a      	mov	r2, r5
 800f5b6:	f000 fcc7 	bl	800ff48 <__lshift>
 800f5ba:	1b7f      	subs	r7, r7, r5
 800f5bc:	4604      	mov	r4, r0
 800f5be:	f100 0a14 	add.w	sl, r0, #20
 800f5c2:	f04f 0900 	mov.w	r9, #0
 800f5c6:	e7b8      	b.n	800f53a <__gethex+0x1b6>
 800f5c8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f5cc:	42bd      	cmp	r5, r7
 800f5ce:	dd6f      	ble.n	800f6b0 <__gethex+0x32c>
 800f5d0:	1bed      	subs	r5, r5, r7
 800f5d2:	42ae      	cmp	r6, r5
 800f5d4:	dc34      	bgt.n	800f640 <__gethex+0x2bc>
 800f5d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f5da:	2b02      	cmp	r3, #2
 800f5dc:	d022      	beq.n	800f624 <__gethex+0x2a0>
 800f5de:	2b03      	cmp	r3, #3
 800f5e0:	d024      	beq.n	800f62c <__gethex+0x2a8>
 800f5e2:	2b01      	cmp	r3, #1
 800f5e4:	d115      	bne.n	800f612 <__gethex+0x28e>
 800f5e6:	42ae      	cmp	r6, r5
 800f5e8:	d113      	bne.n	800f612 <__gethex+0x28e>
 800f5ea:	2e01      	cmp	r6, #1
 800f5ec:	d10b      	bne.n	800f606 <__gethex+0x282>
 800f5ee:	9a02      	ldr	r2, [sp, #8]
 800f5f0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f5f4:	6013      	str	r3, [r2, #0]
 800f5f6:	2301      	movs	r3, #1
 800f5f8:	6123      	str	r3, [r4, #16]
 800f5fa:	f8ca 3000 	str.w	r3, [sl]
 800f5fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f600:	2562      	movs	r5, #98	@ 0x62
 800f602:	601c      	str	r4, [r3, #0]
 800f604:	e73a      	b.n	800f47c <__gethex+0xf8>
 800f606:	1e71      	subs	r1, r6, #1
 800f608:	4620      	mov	r0, r4
 800f60a:	f000 fed6 	bl	80103ba <__any_on>
 800f60e:	2800      	cmp	r0, #0
 800f610:	d1ed      	bne.n	800f5ee <__gethex+0x26a>
 800f612:	9801      	ldr	r0, [sp, #4]
 800f614:	4621      	mov	r1, r4
 800f616:	f000 fa87 	bl	800fb28 <_Bfree>
 800f61a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f61c:	2300      	movs	r3, #0
 800f61e:	6013      	str	r3, [r2, #0]
 800f620:	2550      	movs	r5, #80	@ 0x50
 800f622:	e72b      	b.n	800f47c <__gethex+0xf8>
 800f624:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f626:	2b00      	cmp	r3, #0
 800f628:	d1f3      	bne.n	800f612 <__gethex+0x28e>
 800f62a:	e7e0      	b.n	800f5ee <__gethex+0x26a>
 800f62c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d1dd      	bne.n	800f5ee <__gethex+0x26a>
 800f632:	e7ee      	b.n	800f612 <__gethex+0x28e>
 800f634:	08010fa8 	.word	0x08010fa8
 800f638:	08010fbe 	.word	0x08010fbe
 800f63c:	08010fcf 	.word	0x08010fcf
 800f640:	1e6f      	subs	r7, r5, #1
 800f642:	f1b9 0f00 	cmp.w	r9, #0
 800f646:	d130      	bne.n	800f6aa <__gethex+0x326>
 800f648:	b127      	cbz	r7, 800f654 <__gethex+0x2d0>
 800f64a:	4639      	mov	r1, r7
 800f64c:	4620      	mov	r0, r4
 800f64e:	f000 feb4 	bl	80103ba <__any_on>
 800f652:	4681      	mov	r9, r0
 800f654:	117a      	asrs	r2, r7, #5
 800f656:	2301      	movs	r3, #1
 800f658:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f65c:	f007 071f 	and.w	r7, r7, #31
 800f660:	40bb      	lsls	r3, r7
 800f662:	4213      	tst	r3, r2
 800f664:	4629      	mov	r1, r5
 800f666:	4620      	mov	r0, r4
 800f668:	bf18      	it	ne
 800f66a:	f049 0902 	orrne.w	r9, r9, #2
 800f66e:	f7ff fe21 	bl	800f2b4 <rshift>
 800f672:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f676:	1b76      	subs	r6, r6, r5
 800f678:	2502      	movs	r5, #2
 800f67a:	f1b9 0f00 	cmp.w	r9, #0
 800f67e:	d047      	beq.n	800f710 <__gethex+0x38c>
 800f680:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f684:	2b02      	cmp	r3, #2
 800f686:	d015      	beq.n	800f6b4 <__gethex+0x330>
 800f688:	2b03      	cmp	r3, #3
 800f68a:	d017      	beq.n	800f6bc <__gethex+0x338>
 800f68c:	2b01      	cmp	r3, #1
 800f68e:	d109      	bne.n	800f6a4 <__gethex+0x320>
 800f690:	f019 0f02 	tst.w	r9, #2
 800f694:	d006      	beq.n	800f6a4 <__gethex+0x320>
 800f696:	f8da 3000 	ldr.w	r3, [sl]
 800f69a:	ea49 0903 	orr.w	r9, r9, r3
 800f69e:	f019 0f01 	tst.w	r9, #1
 800f6a2:	d10e      	bne.n	800f6c2 <__gethex+0x33e>
 800f6a4:	f045 0510 	orr.w	r5, r5, #16
 800f6a8:	e032      	b.n	800f710 <__gethex+0x38c>
 800f6aa:	f04f 0901 	mov.w	r9, #1
 800f6ae:	e7d1      	b.n	800f654 <__gethex+0x2d0>
 800f6b0:	2501      	movs	r5, #1
 800f6b2:	e7e2      	b.n	800f67a <__gethex+0x2f6>
 800f6b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f6b6:	f1c3 0301 	rsb	r3, r3, #1
 800f6ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f6bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d0f0      	beq.n	800f6a4 <__gethex+0x320>
 800f6c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f6c6:	f104 0314 	add.w	r3, r4, #20
 800f6ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f6ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f6d2:	f04f 0c00 	mov.w	ip, #0
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f6dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f6e0:	d01b      	beq.n	800f71a <__gethex+0x396>
 800f6e2:	3201      	adds	r2, #1
 800f6e4:	6002      	str	r2, [r0, #0]
 800f6e6:	2d02      	cmp	r5, #2
 800f6e8:	f104 0314 	add.w	r3, r4, #20
 800f6ec:	d13c      	bne.n	800f768 <__gethex+0x3e4>
 800f6ee:	f8d8 2000 	ldr.w	r2, [r8]
 800f6f2:	3a01      	subs	r2, #1
 800f6f4:	42b2      	cmp	r2, r6
 800f6f6:	d109      	bne.n	800f70c <__gethex+0x388>
 800f6f8:	1171      	asrs	r1, r6, #5
 800f6fa:	2201      	movs	r2, #1
 800f6fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f700:	f006 061f 	and.w	r6, r6, #31
 800f704:	fa02 f606 	lsl.w	r6, r2, r6
 800f708:	421e      	tst	r6, r3
 800f70a:	d13a      	bne.n	800f782 <__gethex+0x3fe>
 800f70c:	f045 0520 	orr.w	r5, r5, #32
 800f710:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f712:	601c      	str	r4, [r3, #0]
 800f714:	9b02      	ldr	r3, [sp, #8]
 800f716:	601f      	str	r7, [r3, #0]
 800f718:	e6b0      	b.n	800f47c <__gethex+0xf8>
 800f71a:	4299      	cmp	r1, r3
 800f71c:	f843 cc04 	str.w	ip, [r3, #-4]
 800f720:	d8d9      	bhi.n	800f6d6 <__gethex+0x352>
 800f722:	68a3      	ldr	r3, [r4, #8]
 800f724:	459b      	cmp	fp, r3
 800f726:	db17      	blt.n	800f758 <__gethex+0x3d4>
 800f728:	6861      	ldr	r1, [r4, #4]
 800f72a:	9801      	ldr	r0, [sp, #4]
 800f72c:	3101      	adds	r1, #1
 800f72e:	f000 f9bb 	bl	800faa8 <_Balloc>
 800f732:	4681      	mov	r9, r0
 800f734:	b918      	cbnz	r0, 800f73e <__gethex+0x3ba>
 800f736:	4b1a      	ldr	r3, [pc, #104]	@ (800f7a0 <__gethex+0x41c>)
 800f738:	4602      	mov	r2, r0
 800f73a:	2184      	movs	r1, #132	@ 0x84
 800f73c:	e6c5      	b.n	800f4ca <__gethex+0x146>
 800f73e:	6922      	ldr	r2, [r4, #16]
 800f740:	3202      	adds	r2, #2
 800f742:	f104 010c 	add.w	r1, r4, #12
 800f746:	0092      	lsls	r2, r2, #2
 800f748:	300c      	adds	r0, #12
 800f74a:	f7ff fd52 	bl	800f1f2 <memcpy>
 800f74e:	4621      	mov	r1, r4
 800f750:	9801      	ldr	r0, [sp, #4]
 800f752:	f000 f9e9 	bl	800fb28 <_Bfree>
 800f756:	464c      	mov	r4, r9
 800f758:	6923      	ldr	r3, [r4, #16]
 800f75a:	1c5a      	adds	r2, r3, #1
 800f75c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f760:	6122      	str	r2, [r4, #16]
 800f762:	2201      	movs	r2, #1
 800f764:	615a      	str	r2, [r3, #20]
 800f766:	e7be      	b.n	800f6e6 <__gethex+0x362>
 800f768:	6922      	ldr	r2, [r4, #16]
 800f76a:	455a      	cmp	r2, fp
 800f76c:	dd0b      	ble.n	800f786 <__gethex+0x402>
 800f76e:	2101      	movs	r1, #1
 800f770:	4620      	mov	r0, r4
 800f772:	f7ff fd9f 	bl	800f2b4 <rshift>
 800f776:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f77a:	3701      	adds	r7, #1
 800f77c:	42bb      	cmp	r3, r7
 800f77e:	f6ff aee0 	blt.w	800f542 <__gethex+0x1be>
 800f782:	2501      	movs	r5, #1
 800f784:	e7c2      	b.n	800f70c <__gethex+0x388>
 800f786:	f016 061f 	ands.w	r6, r6, #31
 800f78a:	d0fa      	beq.n	800f782 <__gethex+0x3fe>
 800f78c:	4453      	add	r3, sl
 800f78e:	f1c6 0620 	rsb	r6, r6, #32
 800f792:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f796:	f000 fa79 	bl	800fc8c <__hi0bits>
 800f79a:	42b0      	cmp	r0, r6
 800f79c:	dbe7      	blt.n	800f76e <__gethex+0x3ea>
 800f79e:	e7f0      	b.n	800f782 <__gethex+0x3fe>
 800f7a0:	08010fbe 	.word	0x08010fbe

0800f7a4 <L_shift>:
 800f7a4:	f1c2 0208 	rsb	r2, r2, #8
 800f7a8:	0092      	lsls	r2, r2, #2
 800f7aa:	b570      	push	{r4, r5, r6, lr}
 800f7ac:	f1c2 0620 	rsb	r6, r2, #32
 800f7b0:	6843      	ldr	r3, [r0, #4]
 800f7b2:	6804      	ldr	r4, [r0, #0]
 800f7b4:	fa03 f506 	lsl.w	r5, r3, r6
 800f7b8:	432c      	orrs	r4, r5
 800f7ba:	40d3      	lsrs	r3, r2
 800f7bc:	6004      	str	r4, [r0, #0]
 800f7be:	f840 3f04 	str.w	r3, [r0, #4]!
 800f7c2:	4288      	cmp	r0, r1
 800f7c4:	d3f4      	bcc.n	800f7b0 <L_shift+0xc>
 800f7c6:	bd70      	pop	{r4, r5, r6, pc}

0800f7c8 <__match>:
 800f7c8:	b530      	push	{r4, r5, lr}
 800f7ca:	6803      	ldr	r3, [r0, #0]
 800f7cc:	3301      	adds	r3, #1
 800f7ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f7d2:	b914      	cbnz	r4, 800f7da <__match+0x12>
 800f7d4:	6003      	str	r3, [r0, #0]
 800f7d6:	2001      	movs	r0, #1
 800f7d8:	bd30      	pop	{r4, r5, pc}
 800f7da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f7de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f7e2:	2d19      	cmp	r5, #25
 800f7e4:	bf98      	it	ls
 800f7e6:	3220      	addls	r2, #32
 800f7e8:	42a2      	cmp	r2, r4
 800f7ea:	d0f0      	beq.n	800f7ce <__match+0x6>
 800f7ec:	2000      	movs	r0, #0
 800f7ee:	e7f3      	b.n	800f7d8 <__match+0x10>

0800f7f0 <__hexnan>:
 800f7f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7f4:	680b      	ldr	r3, [r1, #0]
 800f7f6:	6801      	ldr	r1, [r0, #0]
 800f7f8:	115e      	asrs	r6, r3, #5
 800f7fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f7fe:	f013 031f 	ands.w	r3, r3, #31
 800f802:	b087      	sub	sp, #28
 800f804:	bf18      	it	ne
 800f806:	3604      	addne	r6, #4
 800f808:	2500      	movs	r5, #0
 800f80a:	1f37      	subs	r7, r6, #4
 800f80c:	4682      	mov	sl, r0
 800f80e:	4690      	mov	r8, r2
 800f810:	9301      	str	r3, [sp, #4]
 800f812:	f846 5c04 	str.w	r5, [r6, #-4]
 800f816:	46b9      	mov	r9, r7
 800f818:	463c      	mov	r4, r7
 800f81a:	9502      	str	r5, [sp, #8]
 800f81c:	46ab      	mov	fp, r5
 800f81e:	784a      	ldrb	r2, [r1, #1]
 800f820:	1c4b      	adds	r3, r1, #1
 800f822:	9303      	str	r3, [sp, #12]
 800f824:	b342      	cbz	r2, 800f878 <__hexnan+0x88>
 800f826:	4610      	mov	r0, r2
 800f828:	9105      	str	r1, [sp, #20]
 800f82a:	9204      	str	r2, [sp, #16]
 800f82c:	f7ff fd94 	bl	800f358 <__hexdig_fun>
 800f830:	2800      	cmp	r0, #0
 800f832:	d151      	bne.n	800f8d8 <__hexnan+0xe8>
 800f834:	9a04      	ldr	r2, [sp, #16]
 800f836:	9905      	ldr	r1, [sp, #20]
 800f838:	2a20      	cmp	r2, #32
 800f83a:	d818      	bhi.n	800f86e <__hexnan+0x7e>
 800f83c:	9b02      	ldr	r3, [sp, #8]
 800f83e:	459b      	cmp	fp, r3
 800f840:	dd13      	ble.n	800f86a <__hexnan+0x7a>
 800f842:	454c      	cmp	r4, r9
 800f844:	d206      	bcs.n	800f854 <__hexnan+0x64>
 800f846:	2d07      	cmp	r5, #7
 800f848:	dc04      	bgt.n	800f854 <__hexnan+0x64>
 800f84a:	462a      	mov	r2, r5
 800f84c:	4649      	mov	r1, r9
 800f84e:	4620      	mov	r0, r4
 800f850:	f7ff ffa8 	bl	800f7a4 <L_shift>
 800f854:	4544      	cmp	r4, r8
 800f856:	d952      	bls.n	800f8fe <__hexnan+0x10e>
 800f858:	2300      	movs	r3, #0
 800f85a:	f1a4 0904 	sub.w	r9, r4, #4
 800f85e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f862:	f8cd b008 	str.w	fp, [sp, #8]
 800f866:	464c      	mov	r4, r9
 800f868:	461d      	mov	r5, r3
 800f86a:	9903      	ldr	r1, [sp, #12]
 800f86c:	e7d7      	b.n	800f81e <__hexnan+0x2e>
 800f86e:	2a29      	cmp	r2, #41	@ 0x29
 800f870:	d157      	bne.n	800f922 <__hexnan+0x132>
 800f872:	3102      	adds	r1, #2
 800f874:	f8ca 1000 	str.w	r1, [sl]
 800f878:	f1bb 0f00 	cmp.w	fp, #0
 800f87c:	d051      	beq.n	800f922 <__hexnan+0x132>
 800f87e:	454c      	cmp	r4, r9
 800f880:	d206      	bcs.n	800f890 <__hexnan+0xa0>
 800f882:	2d07      	cmp	r5, #7
 800f884:	dc04      	bgt.n	800f890 <__hexnan+0xa0>
 800f886:	462a      	mov	r2, r5
 800f888:	4649      	mov	r1, r9
 800f88a:	4620      	mov	r0, r4
 800f88c:	f7ff ff8a 	bl	800f7a4 <L_shift>
 800f890:	4544      	cmp	r4, r8
 800f892:	d936      	bls.n	800f902 <__hexnan+0x112>
 800f894:	f1a8 0204 	sub.w	r2, r8, #4
 800f898:	4623      	mov	r3, r4
 800f89a:	f853 1b04 	ldr.w	r1, [r3], #4
 800f89e:	f842 1f04 	str.w	r1, [r2, #4]!
 800f8a2:	429f      	cmp	r7, r3
 800f8a4:	d2f9      	bcs.n	800f89a <__hexnan+0xaa>
 800f8a6:	1b3b      	subs	r3, r7, r4
 800f8a8:	f023 0303 	bic.w	r3, r3, #3
 800f8ac:	3304      	adds	r3, #4
 800f8ae:	3401      	adds	r4, #1
 800f8b0:	3e03      	subs	r6, #3
 800f8b2:	42b4      	cmp	r4, r6
 800f8b4:	bf88      	it	hi
 800f8b6:	2304      	movhi	r3, #4
 800f8b8:	4443      	add	r3, r8
 800f8ba:	2200      	movs	r2, #0
 800f8bc:	f843 2b04 	str.w	r2, [r3], #4
 800f8c0:	429f      	cmp	r7, r3
 800f8c2:	d2fb      	bcs.n	800f8bc <__hexnan+0xcc>
 800f8c4:	683b      	ldr	r3, [r7, #0]
 800f8c6:	b91b      	cbnz	r3, 800f8d0 <__hexnan+0xe0>
 800f8c8:	4547      	cmp	r7, r8
 800f8ca:	d128      	bne.n	800f91e <__hexnan+0x12e>
 800f8cc:	2301      	movs	r3, #1
 800f8ce:	603b      	str	r3, [r7, #0]
 800f8d0:	2005      	movs	r0, #5
 800f8d2:	b007      	add	sp, #28
 800f8d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8d8:	3501      	adds	r5, #1
 800f8da:	2d08      	cmp	r5, #8
 800f8dc:	f10b 0b01 	add.w	fp, fp, #1
 800f8e0:	dd06      	ble.n	800f8f0 <__hexnan+0x100>
 800f8e2:	4544      	cmp	r4, r8
 800f8e4:	d9c1      	bls.n	800f86a <__hexnan+0x7a>
 800f8e6:	2300      	movs	r3, #0
 800f8e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800f8ec:	2501      	movs	r5, #1
 800f8ee:	3c04      	subs	r4, #4
 800f8f0:	6822      	ldr	r2, [r4, #0]
 800f8f2:	f000 000f 	and.w	r0, r0, #15
 800f8f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f8fa:	6020      	str	r0, [r4, #0]
 800f8fc:	e7b5      	b.n	800f86a <__hexnan+0x7a>
 800f8fe:	2508      	movs	r5, #8
 800f900:	e7b3      	b.n	800f86a <__hexnan+0x7a>
 800f902:	9b01      	ldr	r3, [sp, #4]
 800f904:	2b00      	cmp	r3, #0
 800f906:	d0dd      	beq.n	800f8c4 <__hexnan+0xd4>
 800f908:	f1c3 0320 	rsb	r3, r3, #32
 800f90c:	f04f 32ff 	mov.w	r2, #4294967295
 800f910:	40da      	lsrs	r2, r3
 800f912:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f916:	4013      	ands	r3, r2
 800f918:	f846 3c04 	str.w	r3, [r6, #-4]
 800f91c:	e7d2      	b.n	800f8c4 <__hexnan+0xd4>
 800f91e:	3f04      	subs	r7, #4
 800f920:	e7d0      	b.n	800f8c4 <__hexnan+0xd4>
 800f922:	2004      	movs	r0, #4
 800f924:	e7d5      	b.n	800f8d2 <__hexnan+0xe2>
	...

0800f928 <sbrk_aligned>:
 800f928:	b570      	push	{r4, r5, r6, lr}
 800f92a:	4e0f      	ldr	r6, [pc, #60]	@ (800f968 <sbrk_aligned+0x40>)
 800f92c:	460c      	mov	r4, r1
 800f92e:	6831      	ldr	r1, [r6, #0]
 800f930:	4605      	mov	r5, r0
 800f932:	b911      	cbnz	r1, 800f93a <sbrk_aligned+0x12>
 800f934:	f000 fe1c 	bl	8010570 <_sbrk_r>
 800f938:	6030      	str	r0, [r6, #0]
 800f93a:	4621      	mov	r1, r4
 800f93c:	4628      	mov	r0, r5
 800f93e:	f000 fe17 	bl	8010570 <_sbrk_r>
 800f942:	1c43      	adds	r3, r0, #1
 800f944:	d103      	bne.n	800f94e <sbrk_aligned+0x26>
 800f946:	f04f 34ff 	mov.w	r4, #4294967295
 800f94a:	4620      	mov	r0, r4
 800f94c:	bd70      	pop	{r4, r5, r6, pc}
 800f94e:	1cc4      	adds	r4, r0, #3
 800f950:	f024 0403 	bic.w	r4, r4, #3
 800f954:	42a0      	cmp	r0, r4
 800f956:	d0f8      	beq.n	800f94a <sbrk_aligned+0x22>
 800f958:	1a21      	subs	r1, r4, r0
 800f95a:	4628      	mov	r0, r5
 800f95c:	f000 fe08 	bl	8010570 <_sbrk_r>
 800f960:	3001      	adds	r0, #1
 800f962:	d1f2      	bne.n	800f94a <sbrk_aligned+0x22>
 800f964:	e7ef      	b.n	800f946 <sbrk_aligned+0x1e>
 800f966:	bf00      	nop
 800f968:	20006d40 	.word	0x20006d40

0800f96c <_malloc_r>:
 800f96c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f970:	1ccd      	adds	r5, r1, #3
 800f972:	f025 0503 	bic.w	r5, r5, #3
 800f976:	3508      	adds	r5, #8
 800f978:	2d0c      	cmp	r5, #12
 800f97a:	bf38      	it	cc
 800f97c:	250c      	movcc	r5, #12
 800f97e:	2d00      	cmp	r5, #0
 800f980:	4606      	mov	r6, r0
 800f982:	db01      	blt.n	800f988 <_malloc_r+0x1c>
 800f984:	42a9      	cmp	r1, r5
 800f986:	d904      	bls.n	800f992 <_malloc_r+0x26>
 800f988:	230c      	movs	r3, #12
 800f98a:	6033      	str	r3, [r6, #0]
 800f98c:	2000      	movs	r0, #0
 800f98e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f992:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800fa68 <_malloc_r+0xfc>
 800f996:	f000 f87b 	bl	800fa90 <__malloc_lock>
 800f99a:	f8d8 3000 	ldr.w	r3, [r8]
 800f99e:	461c      	mov	r4, r3
 800f9a0:	bb44      	cbnz	r4, 800f9f4 <_malloc_r+0x88>
 800f9a2:	4629      	mov	r1, r5
 800f9a4:	4630      	mov	r0, r6
 800f9a6:	f7ff ffbf 	bl	800f928 <sbrk_aligned>
 800f9aa:	1c43      	adds	r3, r0, #1
 800f9ac:	4604      	mov	r4, r0
 800f9ae:	d158      	bne.n	800fa62 <_malloc_r+0xf6>
 800f9b0:	f8d8 4000 	ldr.w	r4, [r8]
 800f9b4:	4627      	mov	r7, r4
 800f9b6:	2f00      	cmp	r7, #0
 800f9b8:	d143      	bne.n	800fa42 <_malloc_r+0xd6>
 800f9ba:	2c00      	cmp	r4, #0
 800f9bc:	d04b      	beq.n	800fa56 <_malloc_r+0xea>
 800f9be:	6823      	ldr	r3, [r4, #0]
 800f9c0:	4639      	mov	r1, r7
 800f9c2:	4630      	mov	r0, r6
 800f9c4:	eb04 0903 	add.w	r9, r4, r3
 800f9c8:	f000 fdd2 	bl	8010570 <_sbrk_r>
 800f9cc:	4581      	cmp	r9, r0
 800f9ce:	d142      	bne.n	800fa56 <_malloc_r+0xea>
 800f9d0:	6821      	ldr	r1, [r4, #0]
 800f9d2:	1a6d      	subs	r5, r5, r1
 800f9d4:	4629      	mov	r1, r5
 800f9d6:	4630      	mov	r0, r6
 800f9d8:	f7ff ffa6 	bl	800f928 <sbrk_aligned>
 800f9dc:	3001      	adds	r0, #1
 800f9de:	d03a      	beq.n	800fa56 <_malloc_r+0xea>
 800f9e0:	6823      	ldr	r3, [r4, #0]
 800f9e2:	442b      	add	r3, r5
 800f9e4:	6023      	str	r3, [r4, #0]
 800f9e6:	f8d8 3000 	ldr.w	r3, [r8]
 800f9ea:	685a      	ldr	r2, [r3, #4]
 800f9ec:	bb62      	cbnz	r2, 800fa48 <_malloc_r+0xdc>
 800f9ee:	f8c8 7000 	str.w	r7, [r8]
 800f9f2:	e00f      	b.n	800fa14 <_malloc_r+0xa8>
 800f9f4:	6822      	ldr	r2, [r4, #0]
 800f9f6:	1b52      	subs	r2, r2, r5
 800f9f8:	d420      	bmi.n	800fa3c <_malloc_r+0xd0>
 800f9fa:	2a0b      	cmp	r2, #11
 800f9fc:	d917      	bls.n	800fa2e <_malloc_r+0xc2>
 800f9fe:	1961      	adds	r1, r4, r5
 800fa00:	42a3      	cmp	r3, r4
 800fa02:	6025      	str	r5, [r4, #0]
 800fa04:	bf18      	it	ne
 800fa06:	6059      	strne	r1, [r3, #4]
 800fa08:	6863      	ldr	r3, [r4, #4]
 800fa0a:	bf08      	it	eq
 800fa0c:	f8c8 1000 	streq.w	r1, [r8]
 800fa10:	5162      	str	r2, [r4, r5]
 800fa12:	604b      	str	r3, [r1, #4]
 800fa14:	4630      	mov	r0, r6
 800fa16:	f000 f841 	bl	800fa9c <__malloc_unlock>
 800fa1a:	f104 000b 	add.w	r0, r4, #11
 800fa1e:	1d23      	adds	r3, r4, #4
 800fa20:	f020 0007 	bic.w	r0, r0, #7
 800fa24:	1ac2      	subs	r2, r0, r3
 800fa26:	bf1c      	itt	ne
 800fa28:	1a1b      	subne	r3, r3, r0
 800fa2a:	50a3      	strne	r3, [r4, r2]
 800fa2c:	e7af      	b.n	800f98e <_malloc_r+0x22>
 800fa2e:	6862      	ldr	r2, [r4, #4]
 800fa30:	42a3      	cmp	r3, r4
 800fa32:	bf0c      	ite	eq
 800fa34:	f8c8 2000 	streq.w	r2, [r8]
 800fa38:	605a      	strne	r2, [r3, #4]
 800fa3a:	e7eb      	b.n	800fa14 <_malloc_r+0xa8>
 800fa3c:	4623      	mov	r3, r4
 800fa3e:	6864      	ldr	r4, [r4, #4]
 800fa40:	e7ae      	b.n	800f9a0 <_malloc_r+0x34>
 800fa42:	463c      	mov	r4, r7
 800fa44:	687f      	ldr	r7, [r7, #4]
 800fa46:	e7b6      	b.n	800f9b6 <_malloc_r+0x4a>
 800fa48:	461a      	mov	r2, r3
 800fa4a:	685b      	ldr	r3, [r3, #4]
 800fa4c:	42a3      	cmp	r3, r4
 800fa4e:	d1fb      	bne.n	800fa48 <_malloc_r+0xdc>
 800fa50:	2300      	movs	r3, #0
 800fa52:	6053      	str	r3, [r2, #4]
 800fa54:	e7de      	b.n	800fa14 <_malloc_r+0xa8>
 800fa56:	230c      	movs	r3, #12
 800fa58:	6033      	str	r3, [r6, #0]
 800fa5a:	4630      	mov	r0, r6
 800fa5c:	f000 f81e 	bl	800fa9c <__malloc_unlock>
 800fa60:	e794      	b.n	800f98c <_malloc_r+0x20>
 800fa62:	6005      	str	r5, [r0, #0]
 800fa64:	e7d6      	b.n	800fa14 <_malloc_r+0xa8>
 800fa66:	bf00      	nop
 800fa68:	20006d44 	.word	0x20006d44

0800fa6c <__ascii_mbtowc>:
 800fa6c:	b082      	sub	sp, #8
 800fa6e:	b901      	cbnz	r1, 800fa72 <__ascii_mbtowc+0x6>
 800fa70:	a901      	add	r1, sp, #4
 800fa72:	b142      	cbz	r2, 800fa86 <__ascii_mbtowc+0x1a>
 800fa74:	b14b      	cbz	r3, 800fa8a <__ascii_mbtowc+0x1e>
 800fa76:	7813      	ldrb	r3, [r2, #0]
 800fa78:	600b      	str	r3, [r1, #0]
 800fa7a:	7812      	ldrb	r2, [r2, #0]
 800fa7c:	1e10      	subs	r0, r2, #0
 800fa7e:	bf18      	it	ne
 800fa80:	2001      	movne	r0, #1
 800fa82:	b002      	add	sp, #8
 800fa84:	4770      	bx	lr
 800fa86:	4610      	mov	r0, r2
 800fa88:	e7fb      	b.n	800fa82 <__ascii_mbtowc+0x16>
 800fa8a:	f06f 0001 	mvn.w	r0, #1
 800fa8e:	e7f8      	b.n	800fa82 <__ascii_mbtowc+0x16>

0800fa90 <__malloc_lock>:
 800fa90:	4801      	ldr	r0, [pc, #4]	@ (800fa98 <__malloc_lock+0x8>)
 800fa92:	f7ff bbac 	b.w	800f1ee <__retarget_lock_acquire_recursive>
 800fa96:	bf00      	nop
 800fa98:	20006d3c 	.word	0x20006d3c

0800fa9c <__malloc_unlock>:
 800fa9c:	4801      	ldr	r0, [pc, #4]	@ (800faa4 <__malloc_unlock+0x8>)
 800fa9e:	f7ff bba7 	b.w	800f1f0 <__retarget_lock_release_recursive>
 800faa2:	bf00      	nop
 800faa4:	20006d3c 	.word	0x20006d3c

0800faa8 <_Balloc>:
 800faa8:	b570      	push	{r4, r5, r6, lr}
 800faaa:	69c6      	ldr	r6, [r0, #28]
 800faac:	4604      	mov	r4, r0
 800faae:	460d      	mov	r5, r1
 800fab0:	b976      	cbnz	r6, 800fad0 <_Balloc+0x28>
 800fab2:	2010      	movs	r0, #16
 800fab4:	f000 fd9e 	bl	80105f4 <malloc>
 800fab8:	4602      	mov	r2, r0
 800faba:	61e0      	str	r0, [r4, #28]
 800fabc:	b920      	cbnz	r0, 800fac8 <_Balloc+0x20>
 800fabe:	4b18      	ldr	r3, [pc, #96]	@ (800fb20 <_Balloc+0x78>)
 800fac0:	4818      	ldr	r0, [pc, #96]	@ (800fb24 <_Balloc+0x7c>)
 800fac2:	216b      	movs	r1, #107	@ 0x6b
 800fac4:	f000 fd64 	bl	8010590 <__assert_func>
 800fac8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800facc:	6006      	str	r6, [r0, #0]
 800face:	60c6      	str	r6, [r0, #12]
 800fad0:	69e6      	ldr	r6, [r4, #28]
 800fad2:	68f3      	ldr	r3, [r6, #12]
 800fad4:	b183      	cbz	r3, 800faf8 <_Balloc+0x50>
 800fad6:	69e3      	ldr	r3, [r4, #28]
 800fad8:	68db      	ldr	r3, [r3, #12]
 800fada:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800fade:	b9b8      	cbnz	r0, 800fb10 <_Balloc+0x68>
 800fae0:	2101      	movs	r1, #1
 800fae2:	fa01 f605 	lsl.w	r6, r1, r5
 800fae6:	1d72      	adds	r2, r6, #5
 800fae8:	0092      	lsls	r2, r2, #2
 800faea:	4620      	mov	r0, r4
 800faec:	f000 fd6e 	bl	80105cc <_calloc_r>
 800faf0:	b160      	cbz	r0, 800fb0c <_Balloc+0x64>
 800faf2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800faf6:	e00e      	b.n	800fb16 <_Balloc+0x6e>
 800faf8:	2221      	movs	r2, #33	@ 0x21
 800fafa:	2104      	movs	r1, #4
 800fafc:	4620      	mov	r0, r4
 800fafe:	f000 fd65 	bl	80105cc <_calloc_r>
 800fb02:	69e3      	ldr	r3, [r4, #28]
 800fb04:	60f0      	str	r0, [r6, #12]
 800fb06:	68db      	ldr	r3, [r3, #12]
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d1e4      	bne.n	800fad6 <_Balloc+0x2e>
 800fb0c:	2000      	movs	r0, #0
 800fb0e:	bd70      	pop	{r4, r5, r6, pc}
 800fb10:	6802      	ldr	r2, [r0, #0]
 800fb12:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800fb16:	2300      	movs	r3, #0
 800fb18:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fb1c:	e7f7      	b.n	800fb0e <_Balloc+0x66>
 800fb1e:	bf00      	nop
 800fb20:	0801102f 	.word	0x0801102f
 800fb24:	08011046 	.word	0x08011046

0800fb28 <_Bfree>:
 800fb28:	b570      	push	{r4, r5, r6, lr}
 800fb2a:	69c6      	ldr	r6, [r0, #28]
 800fb2c:	4605      	mov	r5, r0
 800fb2e:	460c      	mov	r4, r1
 800fb30:	b976      	cbnz	r6, 800fb50 <_Bfree+0x28>
 800fb32:	2010      	movs	r0, #16
 800fb34:	f000 fd5e 	bl	80105f4 <malloc>
 800fb38:	4602      	mov	r2, r0
 800fb3a:	61e8      	str	r0, [r5, #28]
 800fb3c:	b920      	cbnz	r0, 800fb48 <_Bfree+0x20>
 800fb3e:	4b09      	ldr	r3, [pc, #36]	@ (800fb64 <_Bfree+0x3c>)
 800fb40:	4809      	ldr	r0, [pc, #36]	@ (800fb68 <_Bfree+0x40>)
 800fb42:	218f      	movs	r1, #143	@ 0x8f
 800fb44:	f000 fd24 	bl	8010590 <__assert_func>
 800fb48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800fb4c:	6006      	str	r6, [r0, #0]
 800fb4e:	60c6      	str	r6, [r0, #12]
 800fb50:	b13c      	cbz	r4, 800fb62 <_Bfree+0x3a>
 800fb52:	69eb      	ldr	r3, [r5, #28]
 800fb54:	6862      	ldr	r2, [r4, #4]
 800fb56:	68db      	ldr	r3, [r3, #12]
 800fb58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fb5c:	6021      	str	r1, [r4, #0]
 800fb5e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800fb62:	bd70      	pop	{r4, r5, r6, pc}
 800fb64:	0801102f 	.word	0x0801102f
 800fb68:	08011046 	.word	0x08011046

0800fb6c <__multadd>:
 800fb6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb70:	690d      	ldr	r5, [r1, #16]
 800fb72:	4607      	mov	r7, r0
 800fb74:	460c      	mov	r4, r1
 800fb76:	461e      	mov	r6, r3
 800fb78:	f101 0c14 	add.w	ip, r1, #20
 800fb7c:	2000      	movs	r0, #0
 800fb7e:	f8dc 3000 	ldr.w	r3, [ip]
 800fb82:	b299      	uxth	r1, r3
 800fb84:	fb02 6101 	mla	r1, r2, r1, r6
 800fb88:	0c1e      	lsrs	r6, r3, #16
 800fb8a:	0c0b      	lsrs	r3, r1, #16
 800fb8c:	fb02 3306 	mla	r3, r2, r6, r3
 800fb90:	b289      	uxth	r1, r1
 800fb92:	3001      	adds	r0, #1
 800fb94:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800fb98:	4285      	cmp	r5, r0
 800fb9a:	f84c 1b04 	str.w	r1, [ip], #4
 800fb9e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800fba2:	dcec      	bgt.n	800fb7e <__multadd+0x12>
 800fba4:	b30e      	cbz	r6, 800fbea <__multadd+0x7e>
 800fba6:	68a3      	ldr	r3, [r4, #8]
 800fba8:	42ab      	cmp	r3, r5
 800fbaa:	dc19      	bgt.n	800fbe0 <__multadd+0x74>
 800fbac:	6861      	ldr	r1, [r4, #4]
 800fbae:	4638      	mov	r0, r7
 800fbb0:	3101      	adds	r1, #1
 800fbb2:	f7ff ff79 	bl	800faa8 <_Balloc>
 800fbb6:	4680      	mov	r8, r0
 800fbb8:	b928      	cbnz	r0, 800fbc6 <__multadd+0x5a>
 800fbba:	4602      	mov	r2, r0
 800fbbc:	4b0c      	ldr	r3, [pc, #48]	@ (800fbf0 <__multadd+0x84>)
 800fbbe:	480d      	ldr	r0, [pc, #52]	@ (800fbf4 <__multadd+0x88>)
 800fbc0:	21ba      	movs	r1, #186	@ 0xba
 800fbc2:	f000 fce5 	bl	8010590 <__assert_func>
 800fbc6:	6922      	ldr	r2, [r4, #16]
 800fbc8:	3202      	adds	r2, #2
 800fbca:	f104 010c 	add.w	r1, r4, #12
 800fbce:	0092      	lsls	r2, r2, #2
 800fbd0:	300c      	adds	r0, #12
 800fbd2:	f7ff fb0e 	bl	800f1f2 <memcpy>
 800fbd6:	4621      	mov	r1, r4
 800fbd8:	4638      	mov	r0, r7
 800fbda:	f7ff ffa5 	bl	800fb28 <_Bfree>
 800fbde:	4644      	mov	r4, r8
 800fbe0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fbe4:	3501      	adds	r5, #1
 800fbe6:	615e      	str	r6, [r3, #20]
 800fbe8:	6125      	str	r5, [r4, #16]
 800fbea:	4620      	mov	r0, r4
 800fbec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fbf0:	08010fbe 	.word	0x08010fbe
 800fbf4:	08011046 	.word	0x08011046

0800fbf8 <__s2b>:
 800fbf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fbfc:	460c      	mov	r4, r1
 800fbfe:	4615      	mov	r5, r2
 800fc00:	461f      	mov	r7, r3
 800fc02:	2209      	movs	r2, #9
 800fc04:	3308      	adds	r3, #8
 800fc06:	4606      	mov	r6, r0
 800fc08:	fb93 f3f2 	sdiv	r3, r3, r2
 800fc0c:	2100      	movs	r1, #0
 800fc0e:	2201      	movs	r2, #1
 800fc10:	429a      	cmp	r2, r3
 800fc12:	db09      	blt.n	800fc28 <__s2b+0x30>
 800fc14:	4630      	mov	r0, r6
 800fc16:	f7ff ff47 	bl	800faa8 <_Balloc>
 800fc1a:	b940      	cbnz	r0, 800fc2e <__s2b+0x36>
 800fc1c:	4602      	mov	r2, r0
 800fc1e:	4b19      	ldr	r3, [pc, #100]	@ (800fc84 <__s2b+0x8c>)
 800fc20:	4819      	ldr	r0, [pc, #100]	@ (800fc88 <__s2b+0x90>)
 800fc22:	21d3      	movs	r1, #211	@ 0xd3
 800fc24:	f000 fcb4 	bl	8010590 <__assert_func>
 800fc28:	0052      	lsls	r2, r2, #1
 800fc2a:	3101      	adds	r1, #1
 800fc2c:	e7f0      	b.n	800fc10 <__s2b+0x18>
 800fc2e:	9b08      	ldr	r3, [sp, #32]
 800fc30:	6143      	str	r3, [r0, #20]
 800fc32:	2d09      	cmp	r5, #9
 800fc34:	f04f 0301 	mov.w	r3, #1
 800fc38:	6103      	str	r3, [r0, #16]
 800fc3a:	dd16      	ble.n	800fc6a <__s2b+0x72>
 800fc3c:	f104 0909 	add.w	r9, r4, #9
 800fc40:	46c8      	mov	r8, r9
 800fc42:	442c      	add	r4, r5
 800fc44:	f818 3b01 	ldrb.w	r3, [r8], #1
 800fc48:	4601      	mov	r1, r0
 800fc4a:	3b30      	subs	r3, #48	@ 0x30
 800fc4c:	220a      	movs	r2, #10
 800fc4e:	4630      	mov	r0, r6
 800fc50:	f7ff ff8c 	bl	800fb6c <__multadd>
 800fc54:	45a0      	cmp	r8, r4
 800fc56:	d1f5      	bne.n	800fc44 <__s2b+0x4c>
 800fc58:	f1a5 0408 	sub.w	r4, r5, #8
 800fc5c:	444c      	add	r4, r9
 800fc5e:	1b2d      	subs	r5, r5, r4
 800fc60:	1963      	adds	r3, r4, r5
 800fc62:	42bb      	cmp	r3, r7
 800fc64:	db04      	blt.n	800fc70 <__s2b+0x78>
 800fc66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc6a:	340a      	adds	r4, #10
 800fc6c:	2509      	movs	r5, #9
 800fc6e:	e7f6      	b.n	800fc5e <__s2b+0x66>
 800fc70:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fc74:	4601      	mov	r1, r0
 800fc76:	3b30      	subs	r3, #48	@ 0x30
 800fc78:	220a      	movs	r2, #10
 800fc7a:	4630      	mov	r0, r6
 800fc7c:	f7ff ff76 	bl	800fb6c <__multadd>
 800fc80:	e7ee      	b.n	800fc60 <__s2b+0x68>
 800fc82:	bf00      	nop
 800fc84:	08010fbe 	.word	0x08010fbe
 800fc88:	08011046 	.word	0x08011046

0800fc8c <__hi0bits>:
 800fc8c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800fc90:	4603      	mov	r3, r0
 800fc92:	bf36      	itet	cc
 800fc94:	0403      	lslcc	r3, r0, #16
 800fc96:	2000      	movcs	r0, #0
 800fc98:	2010      	movcc	r0, #16
 800fc9a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fc9e:	bf3c      	itt	cc
 800fca0:	021b      	lslcc	r3, r3, #8
 800fca2:	3008      	addcc	r0, #8
 800fca4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fca8:	bf3c      	itt	cc
 800fcaa:	011b      	lslcc	r3, r3, #4
 800fcac:	3004      	addcc	r0, #4
 800fcae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fcb2:	bf3c      	itt	cc
 800fcb4:	009b      	lslcc	r3, r3, #2
 800fcb6:	3002      	addcc	r0, #2
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	db05      	blt.n	800fcc8 <__hi0bits+0x3c>
 800fcbc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fcc0:	f100 0001 	add.w	r0, r0, #1
 800fcc4:	bf08      	it	eq
 800fcc6:	2020      	moveq	r0, #32
 800fcc8:	4770      	bx	lr

0800fcca <__lo0bits>:
 800fcca:	6803      	ldr	r3, [r0, #0]
 800fccc:	4602      	mov	r2, r0
 800fcce:	f013 0007 	ands.w	r0, r3, #7
 800fcd2:	d00b      	beq.n	800fcec <__lo0bits+0x22>
 800fcd4:	07d9      	lsls	r1, r3, #31
 800fcd6:	d421      	bmi.n	800fd1c <__lo0bits+0x52>
 800fcd8:	0798      	lsls	r0, r3, #30
 800fcda:	bf49      	itett	mi
 800fcdc:	085b      	lsrmi	r3, r3, #1
 800fcde:	089b      	lsrpl	r3, r3, #2
 800fce0:	2001      	movmi	r0, #1
 800fce2:	6013      	strmi	r3, [r2, #0]
 800fce4:	bf5c      	itt	pl
 800fce6:	6013      	strpl	r3, [r2, #0]
 800fce8:	2002      	movpl	r0, #2
 800fcea:	4770      	bx	lr
 800fcec:	b299      	uxth	r1, r3
 800fcee:	b909      	cbnz	r1, 800fcf4 <__lo0bits+0x2a>
 800fcf0:	0c1b      	lsrs	r3, r3, #16
 800fcf2:	2010      	movs	r0, #16
 800fcf4:	b2d9      	uxtb	r1, r3
 800fcf6:	b909      	cbnz	r1, 800fcfc <__lo0bits+0x32>
 800fcf8:	3008      	adds	r0, #8
 800fcfa:	0a1b      	lsrs	r3, r3, #8
 800fcfc:	0719      	lsls	r1, r3, #28
 800fcfe:	bf04      	itt	eq
 800fd00:	091b      	lsreq	r3, r3, #4
 800fd02:	3004      	addeq	r0, #4
 800fd04:	0799      	lsls	r1, r3, #30
 800fd06:	bf04      	itt	eq
 800fd08:	089b      	lsreq	r3, r3, #2
 800fd0a:	3002      	addeq	r0, #2
 800fd0c:	07d9      	lsls	r1, r3, #31
 800fd0e:	d403      	bmi.n	800fd18 <__lo0bits+0x4e>
 800fd10:	085b      	lsrs	r3, r3, #1
 800fd12:	f100 0001 	add.w	r0, r0, #1
 800fd16:	d003      	beq.n	800fd20 <__lo0bits+0x56>
 800fd18:	6013      	str	r3, [r2, #0]
 800fd1a:	4770      	bx	lr
 800fd1c:	2000      	movs	r0, #0
 800fd1e:	4770      	bx	lr
 800fd20:	2020      	movs	r0, #32
 800fd22:	4770      	bx	lr

0800fd24 <__i2b>:
 800fd24:	b510      	push	{r4, lr}
 800fd26:	460c      	mov	r4, r1
 800fd28:	2101      	movs	r1, #1
 800fd2a:	f7ff febd 	bl	800faa8 <_Balloc>
 800fd2e:	4602      	mov	r2, r0
 800fd30:	b928      	cbnz	r0, 800fd3e <__i2b+0x1a>
 800fd32:	4b05      	ldr	r3, [pc, #20]	@ (800fd48 <__i2b+0x24>)
 800fd34:	4805      	ldr	r0, [pc, #20]	@ (800fd4c <__i2b+0x28>)
 800fd36:	f240 1145 	movw	r1, #325	@ 0x145
 800fd3a:	f000 fc29 	bl	8010590 <__assert_func>
 800fd3e:	2301      	movs	r3, #1
 800fd40:	6144      	str	r4, [r0, #20]
 800fd42:	6103      	str	r3, [r0, #16]
 800fd44:	bd10      	pop	{r4, pc}
 800fd46:	bf00      	nop
 800fd48:	08010fbe 	.word	0x08010fbe
 800fd4c:	08011046 	.word	0x08011046

0800fd50 <__multiply>:
 800fd50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd54:	4617      	mov	r7, r2
 800fd56:	690a      	ldr	r2, [r1, #16]
 800fd58:	693b      	ldr	r3, [r7, #16]
 800fd5a:	429a      	cmp	r2, r3
 800fd5c:	bfa8      	it	ge
 800fd5e:	463b      	movge	r3, r7
 800fd60:	4689      	mov	r9, r1
 800fd62:	bfa4      	itt	ge
 800fd64:	460f      	movge	r7, r1
 800fd66:	4699      	movge	r9, r3
 800fd68:	693d      	ldr	r5, [r7, #16]
 800fd6a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fd6e:	68bb      	ldr	r3, [r7, #8]
 800fd70:	6879      	ldr	r1, [r7, #4]
 800fd72:	eb05 060a 	add.w	r6, r5, sl
 800fd76:	42b3      	cmp	r3, r6
 800fd78:	b085      	sub	sp, #20
 800fd7a:	bfb8      	it	lt
 800fd7c:	3101      	addlt	r1, #1
 800fd7e:	f7ff fe93 	bl	800faa8 <_Balloc>
 800fd82:	b930      	cbnz	r0, 800fd92 <__multiply+0x42>
 800fd84:	4602      	mov	r2, r0
 800fd86:	4b41      	ldr	r3, [pc, #260]	@ (800fe8c <__multiply+0x13c>)
 800fd88:	4841      	ldr	r0, [pc, #260]	@ (800fe90 <__multiply+0x140>)
 800fd8a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800fd8e:	f000 fbff 	bl	8010590 <__assert_func>
 800fd92:	f100 0414 	add.w	r4, r0, #20
 800fd96:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800fd9a:	4623      	mov	r3, r4
 800fd9c:	2200      	movs	r2, #0
 800fd9e:	4573      	cmp	r3, lr
 800fda0:	d320      	bcc.n	800fde4 <__multiply+0x94>
 800fda2:	f107 0814 	add.w	r8, r7, #20
 800fda6:	f109 0114 	add.w	r1, r9, #20
 800fdaa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fdae:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fdb2:	9302      	str	r3, [sp, #8]
 800fdb4:	1beb      	subs	r3, r5, r7
 800fdb6:	3b15      	subs	r3, #21
 800fdb8:	f023 0303 	bic.w	r3, r3, #3
 800fdbc:	3304      	adds	r3, #4
 800fdbe:	3715      	adds	r7, #21
 800fdc0:	42bd      	cmp	r5, r7
 800fdc2:	bf38      	it	cc
 800fdc4:	2304      	movcc	r3, #4
 800fdc6:	9301      	str	r3, [sp, #4]
 800fdc8:	9b02      	ldr	r3, [sp, #8]
 800fdca:	9103      	str	r1, [sp, #12]
 800fdcc:	428b      	cmp	r3, r1
 800fdce:	d80c      	bhi.n	800fdea <__multiply+0x9a>
 800fdd0:	2e00      	cmp	r6, #0
 800fdd2:	dd03      	ble.n	800fddc <__multiply+0x8c>
 800fdd4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d055      	beq.n	800fe88 <__multiply+0x138>
 800fddc:	6106      	str	r6, [r0, #16]
 800fdde:	b005      	add	sp, #20
 800fde0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fde4:	f843 2b04 	str.w	r2, [r3], #4
 800fde8:	e7d9      	b.n	800fd9e <__multiply+0x4e>
 800fdea:	f8b1 a000 	ldrh.w	sl, [r1]
 800fdee:	f1ba 0f00 	cmp.w	sl, #0
 800fdf2:	d01f      	beq.n	800fe34 <__multiply+0xe4>
 800fdf4:	46c4      	mov	ip, r8
 800fdf6:	46a1      	mov	r9, r4
 800fdf8:	2700      	movs	r7, #0
 800fdfa:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fdfe:	f8d9 3000 	ldr.w	r3, [r9]
 800fe02:	fa1f fb82 	uxth.w	fp, r2
 800fe06:	b29b      	uxth	r3, r3
 800fe08:	fb0a 330b 	mla	r3, sl, fp, r3
 800fe0c:	443b      	add	r3, r7
 800fe0e:	f8d9 7000 	ldr.w	r7, [r9]
 800fe12:	0c12      	lsrs	r2, r2, #16
 800fe14:	0c3f      	lsrs	r7, r7, #16
 800fe16:	fb0a 7202 	mla	r2, sl, r2, r7
 800fe1a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fe1e:	b29b      	uxth	r3, r3
 800fe20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fe24:	4565      	cmp	r5, ip
 800fe26:	f849 3b04 	str.w	r3, [r9], #4
 800fe2a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800fe2e:	d8e4      	bhi.n	800fdfa <__multiply+0xaa>
 800fe30:	9b01      	ldr	r3, [sp, #4]
 800fe32:	50e7      	str	r7, [r4, r3]
 800fe34:	9b03      	ldr	r3, [sp, #12]
 800fe36:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fe3a:	3104      	adds	r1, #4
 800fe3c:	f1b9 0f00 	cmp.w	r9, #0
 800fe40:	d020      	beq.n	800fe84 <__multiply+0x134>
 800fe42:	6823      	ldr	r3, [r4, #0]
 800fe44:	4647      	mov	r7, r8
 800fe46:	46a4      	mov	ip, r4
 800fe48:	f04f 0a00 	mov.w	sl, #0
 800fe4c:	f8b7 b000 	ldrh.w	fp, [r7]
 800fe50:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fe54:	fb09 220b 	mla	r2, r9, fp, r2
 800fe58:	4452      	add	r2, sl
 800fe5a:	b29b      	uxth	r3, r3
 800fe5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fe60:	f84c 3b04 	str.w	r3, [ip], #4
 800fe64:	f857 3b04 	ldr.w	r3, [r7], #4
 800fe68:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe6c:	f8bc 3000 	ldrh.w	r3, [ip]
 800fe70:	fb09 330a 	mla	r3, r9, sl, r3
 800fe74:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fe78:	42bd      	cmp	r5, r7
 800fe7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fe7e:	d8e5      	bhi.n	800fe4c <__multiply+0xfc>
 800fe80:	9a01      	ldr	r2, [sp, #4]
 800fe82:	50a3      	str	r3, [r4, r2]
 800fe84:	3404      	adds	r4, #4
 800fe86:	e79f      	b.n	800fdc8 <__multiply+0x78>
 800fe88:	3e01      	subs	r6, #1
 800fe8a:	e7a1      	b.n	800fdd0 <__multiply+0x80>
 800fe8c:	08010fbe 	.word	0x08010fbe
 800fe90:	08011046 	.word	0x08011046

0800fe94 <__pow5mult>:
 800fe94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fe98:	4615      	mov	r5, r2
 800fe9a:	f012 0203 	ands.w	r2, r2, #3
 800fe9e:	4607      	mov	r7, r0
 800fea0:	460e      	mov	r6, r1
 800fea2:	d007      	beq.n	800feb4 <__pow5mult+0x20>
 800fea4:	4c25      	ldr	r4, [pc, #148]	@ (800ff3c <__pow5mult+0xa8>)
 800fea6:	3a01      	subs	r2, #1
 800fea8:	2300      	movs	r3, #0
 800feaa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800feae:	f7ff fe5d 	bl	800fb6c <__multadd>
 800feb2:	4606      	mov	r6, r0
 800feb4:	10ad      	asrs	r5, r5, #2
 800feb6:	d03d      	beq.n	800ff34 <__pow5mult+0xa0>
 800feb8:	69fc      	ldr	r4, [r7, #28]
 800feba:	b97c      	cbnz	r4, 800fedc <__pow5mult+0x48>
 800febc:	2010      	movs	r0, #16
 800febe:	f000 fb99 	bl	80105f4 <malloc>
 800fec2:	4602      	mov	r2, r0
 800fec4:	61f8      	str	r0, [r7, #28]
 800fec6:	b928      	cbnz	r0, 800fed4 <__pow5mult+0x40>
 800fec8:	4b1d      	ldr	r3, [pc, #116]	@ (800ff40 <__pow5mult+0xac>)
 800feca:	481e      	ldr	r0, [pc, #120]	@ (800ff44 <__pow5mult+0xb0>)
 800fecc:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fed0:	f000 fb5e 	bl	8010590 <__assert_func>
 800fed4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fed8:	6004      	str	r4, [r0, #0]
 800feda:	60c4      	str	r4, [r0, #12]
 800fedc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fee0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fee4:	b94c      	cbnz	r4, 800fefa <__pow5mult+0x66>
 800fee6:	f240 2171 	movw	r1, #625	@ 0x271
 800feea:	4638      	mov	r0, r7
 800feec:	f7ff ff1a 	bl	800fd24 <__i2b>
 800fef0:	2300      	movs	r3, #0
 800fef2:	f8c8 0008 	str.w	r0, [r8, #8]
 800fef6:	4604      	mov	r4, r0
 800fef8:	6003      	str	r3, [r0, #0]
 800fefa:	f04f 0900 	mov.w	r9, #0
 800fefe:	07eb      	lsls	r3, r5, #31
 800ff00:	d50a      	bpl.n	800ff18 <__pow5mult+0x84>
 800ff02:	4631      	mov	r1, r6
 800ff04:	4622      	mov	r2, r4
 800ff06:	4638      	mov	r0, r7
 800ff08:	f7ff ff22 	bl	800fd50 <__multiply>
 800ff0c:	4631      	mov	r1, r6
 800ff0e:	4680      	mov	r8, r0
 800ff10:	4638      	mov	r0, r7
 800ff12:	f7ff fe09 	bl	800fb28 <_Bfree>
 800ff16:	4646      	mov	r6, r8
 800ff18:	106d      	asrs	r5, r5, #1
 800ff1a:	d00b      	beq.n	800ff34 <__pow5mult+0xa0>
 800ff1c:	6820      	ldr	r0, [r4, #0]
 800ff1e:	b938      	cbnz	r0, 800ff30 <__pow5mult+0x9c>
 800ff20:	4622      	mov	r2, r4
 800ff22:	4621      	mov	r1, r4
 800ff24:	4638      	mov	r0, r7
 800ff26:	f7ff ff13 	bl	800fd50 <__multiply>
 800ff2a:	6020      	str	r0, [r4, #0]
 800ff2c:	f8c0 9000 	str.w	r9, [r0]
 800ff30:	4604      	mov	r4, r0
 800ff32:	e7e4      	b.n	800fefe <__pow5mult+0x6a>
 800ff34:	4630      	mov	r0, r6
 800ff36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ff3a:	bf00      	nop
 800ff3c:	080117b0 	.word	0x080117b0
 800ff40:	0801102f 	.word	0x0801102f
 800ff44:	08011046 	.word	0x08011046

0800ff48 <__lshift>:
 800ff48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff4c:	460c      	mov	r4, r1
 800ff4e:	6849      	ldr	r1, [r1, #4]
 800ff50:	6923      	ldr	r3, [r4, #16]
 800ff52:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ff56:	68a3      	ldr	r3, [r4, #8]
 800ff58:	4607      	mov	r7, r0
 800ff5a:	4691      	mov	r9, r2
 800ff5c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ff60:	f108 0601 	add.w	r6, r8, #1
 800ff64:	42b3      	cmp	r3, r6
 800ff66:	db0b      	blt.n	800ff80 <__lshift+0x38>
 800ff68:	4638      	mov	r0, r7
 800ff6a:	f7ff fd9d 	bl	800faa8 <_Balloc>
 800ff6e:	4605      	mov	r5, r0
 800ff70:	b948      	cbnz	r0, 800ff86 <__lshift+0x3e>
 800ff72:	4602      	mov	r2, r0
 800ff74:	4b28      	ldr	r3, [pc, #160]	@ (8010018 <__lshift+0xd0>)
 800ff76:	4829      	ldr	r0, [pc, #164]	@ (801001c <__lshift+0xd4>)
 800ff78:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ff7c:	f000 fb08 	bl	8010590 <__assert_func>
 800ff80:	3101      	adds	r1, #1
 800ff82:	005b      	lsls	r3, r3, #1
 800ff84:	e7ee      	b.n	800ff64 <__lshift+0x1c>
 800ff86:	2300      	movs	r3, #0
 800ff88:	f100 0114 	add.w	r1, r0, #20
 800ff8c:	f100 0210 	add.w	r2, r0, #16
 800ff90:	4618      	mov	r0, r3
 800ff92:	4553      	cmp	r3, sl
 800ff94:	db33      	blt.n	800fffe <__lshift+0xb6>
 800ff96:	6920      	ldr	r0, [r4, #16]
 800ff98:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ff9c:	f104 0314 	add.w	r3, r4, #20
 800ffa0:	f019 091f 	ands.w	r9, r9, #31
 800ffa4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ffa8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ffac:	d02b      	beq.n	8010006 <__lshift+0xbe>
 800ffae:	f1c9 0e20 	rsb	lr, r9, #32
 800ffb2:	468a      	mov	sl, r1
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	6818      	ldr	r0, [r3, #0]
 800ffb8:	fa00 f009 	lsl.w	r0, r0, r9
 800ffbc:	4310      	orrs	r0, r2
 800ffbe:	f84a 0b04 	str.w	r0, [sl], #4
 800ffc2:	f853 2b04 	ldr.w	r2, [r3], #4
 800ffc6:	459c      	cmp	ip, r3
 800ffc8:	fa22 f20e 	lsr.w	r2, r2, lr
 800ffcc:	d8f3      	bhi.n	800ffb6 <__lshift+0x6e>
 800ffce:	ebac 0304 	sub.w	r3, ip, r4
 800ffd2:	3b15      	subs	r3, #21
 800ffd4:	f023 0303 	bic.w	r3, r3, #3
 800ffd8:	3304      	adds	r3, #4
 800ffda:	f104 0015 	add.w	r0, r4, #21
 800ffde:	4560      	cmp	r0, ip
 800ffe0:	bf88      	it	hi
 800ffe2:	2304      	movhi	r3, #4
 800ffe4:	50ca      	str	r2, [r1, r3]
 800ffe6:	b10a      	cbz	r2, 800ffec <__lshift+0xa4>
 800ffe8:	f108 0602 	add.w	r6, r8, #2
 800ffec:	3e01      	subs	r6, #1
 800ffee:	4638      	mov	r0, r7
 800fff0:	612e      	str	r6, [r5, #16]
 800fff2:	4621      	mov	r1, r4
 800fff4:	f7ff fd98 	bl	800fb28 <_Bfree>
 800fff8:	4628      	mov	r0, r5
 800fffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fffe:	f842 0f04 	str.w	r0, [r2, #4]!
 8010002:	3301      	adds	r3, #1
 8010004:	e7c5      	b.n	800ff92 <__lshift+0x4a>
 8010006:	3904      	subs	r1, #4
 8010008:	f853 2b04 	ldr.w	r2, [r3], #4
 801000c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010010:	459c      	cmp	ip, r3
 8010012:	d8f9      	bhi.n	8010008 <__lshift+0xc0>
 8010014:	e7ea      	b.n	800ffec <__lshift+0xa4>
 8010016:	bf00      	nop
 8010018:	08010fbe 	.word	0x08010fbe
 801001c:	08011046 	.word	0x08011046

08010020 <__mcmp>:
 8010020:	690a      	ldr	r2, [r1, #16]
 8010022:	4603      	mov	r3, r0
 8010024:	6900      	ldr	r0, [r0, #16]
 8010026:	1a80      	subs	r0, r0, r2
 8010028:	b530      	push	{r4, r5, lr}
 801002a:	d10e      	bne.n	801004a <__mcmp+0x2a>
 801002c:	3314      	adds	r3, #20
 801002e:	3114      	adds	r1, #20
 8010030:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010034:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010038:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801003c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010040:	4295      	cmp	r5, r2
 8010042:	d003      	beq.n	801004c <__mcmp+0x2c>
 8010044:	d205      	bcs.n	8010052 <__mcmp+0x32>
 8010046:	f04f 30ff 	mov.w	r0, #4294967295
 801004a:	bd30      	pop	{r4, r5, pc}
 801004c:	42a3      	cmp	r3, r4
 801004e:	d3f3      	bcc.n	8010038 <__mcmp+0x18>
 8010050:	e7fb      	b.n	801004a <__mcmp+0x2a>
 8010052:	2001      	movs	r0, #1
 8010054:	e7f9      	b.n	801004a <__mcmp+0x2a>
	...

08010058 <__mdiff>:
 8010058:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801005c:	4689      	mov	r9, r1
 801005e:	4606      	mov	r6, r0
 8010060:	4611      	mov	r1, r2
 8010062:	4648      	mov	r0, r9
 8010064:	4614      	mov	r4, r2
 8010066:	f7ff ffdb 	bl	8010020 <__mcmp>
 801006a:	1e05      	subs	r5, r0, #0
 801006c:	d112      	bne.n	8010094 <__mdiff+0x3c>
 801006e:	4629      	mov	r1, r5
 8010070:	4630      	mov	r0, r6
 8010072:	f7ff fd19 	bl	800faa8 <_Balloc>
 8010076:	4602      	mov	r2, r0
 8010078:	b928      	cbnz	r0, 8010086 <__mdiff+0x2e>
 801007a:	4b3f      	ldr	r3, [pc, #252]	@ (8010178 <__mdiff+0x120>)
 801007c:	f240 2137 	movw	r1, #567	@ 0x237
 8010080:	483e      	ldr	r0, [pc, #248]	@ (801017c <__mdiff+0x124>)
 8010082:	f000 fa85 	bl	8010590 <__assert_func>
 8010086:	2301      	movs	r3, #1
 8010088:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801008c:	4610      	mov	r0, r2
 801008e:	b003      	add	sp, #12
 8010090:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010094:	bfbc      	itt	lt
 8010096:	464b      	movlt	r3, r9
 8010098:	46a1      	movlt	r9, r4
 801009a:	4630      	mov	r0, r6
 801009c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80100a0:	bfba      	itte	lt
 80100a2:	461c      	movlt	r4, r3
 80100a4:	2501      	movlt	r5, #1
 80100a6:	2500      	movge	r5, #0
 80100a8:	f7ff fcfe 	bl	800faa8 <_Balloc>
 80100ac:	4602      	mov	r2, r0
 80100ae:	b918      	cbnz	r0, 80100b8 <__mdiff+0x60>
 80100b0:	4b31      	ldr	r3, [pc, #196]	@ (8010178 <__mdiff+0x120>)
 80100b2:	f240 2145 	movw	r1, #581	@ 0x245
 80100b6:	e7e3      	b.n	8010080 <__mdiff+0x28>
 80100b8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80100bc:	6926      	ldr	r6, [r4, #16]
 80100be:	60c5      	str	r5, [r0, #12]
 80100c0:	f109 0310 	add.w	r3, r9, #16
 80100c4:	f109 0514 	add.w	r5, r9, #20
 80100c8:	f104 0e14 	add.w	lr, r4, #20
 80100cc:	f100 0b14 	add.w	fp, r0, #20
 80100d0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80100d4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80100d8:	9301      	str	r3, [sp, #4]
 80100da:	46d9      	mov	r9, fp
 80100dc:	f04f 0c00 	mov.w	ip, #0
 80100e0:	9b01      	ldr	r3, [sp, #4]
 80100e2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80100e6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80100ea:	9301      	str	r3, [sp, #4]
 80100ec:	fa1f f38a 	uxth.w	r3, sl
 80100f0:	4619      	mov	r1, r3
 80100f2:	b283      	uxth	r3, r0
 80100f4:	1acb      	subs	r3, r1, r3
 80100f6:	0c00      	lsrs	r0, r0, #16
 80100f8:	4463      	add	r3, ip
 80100fa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80100fe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010102:	b29b      	uxth	r3, r3
 8010104:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010108:	4576      	cmp	r6, lr
 801010a:	f849 3b04 	str.w	r3, [r9], #4
 801010e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010112:	d8e5      	bhi.n	80100e0 <__mdiff+0x88>
 8010114:	1b33      	subs	r3, r6, r4
 8010116:	3b15      	subs	r3, #21
 8010118:	f023 0303 	bic.w	r3, r3, #3
 801011c:	3415      	adds	r4, #21
 801011e:	3304      	adds	r3, #4
 8010120:	42a6      	cmp	r6, r4
 8010122:	bf38      	it	cc
 8010124:	2304      	movcc	r3, #4
 8010126:	441d      	add	r5, r3
 8010128:	445b      	add	r3, fp
 801012a:	461e      	mov	r6, r3
 801012c:	462c      	mov	r4, r5
 801012e:	4544      	cmp	r4, r8
 8010130:	d30e      	bcc.n	8010150 <__mdiff+0xf8>
 8010132:	f108 0103 	add.w	r1, r8, #3
 8010136:	1b49      	subs	r1, r1, r5
 8010138:	f021 0103 	bic.w	r1, r1, #3
 801013c:	3d03      	subs	r5, #3
 801013e:	45a8      	cmp	r8, r5
 8010140:	bf38      	it	cc
 8010142:	2100      	movcc	r1, #0
 8010144:	440b      	add	r3, r1
 8010146:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801014a:	b191      	cbz	r1, 8010172 <__mdiff+0x11a>
 801014c:	6117      	str	r7, [r2, #16]
 801014e:	e79d      	b.n	801008c <__mdiff+0x34>
 8010150:	f854 1b04 	ldr.w	r1, [r4], #4
 8010154:	46e6      	mov	lr, ip
 8010156:	0c08      	lsrs	r0, r1, #16
 8010158:	fa1c fc81 	uxtah	ip, ip, r1
 801015c:	4471      	add	r1, lr
 801015e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010162:	b289      	uxth	r1, r1
 8010164:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010168:	f846 1b04 	str.w	r1, [r6], #4
 801016c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010170:	e7dd      	b.n	801012e <__mdiff+0xd6>
 8010172:	3f01      	subs	r7, #1
 8010174:	e7e7      	b.n	8010146 <__mdiff+0xee>
 8010176:	bf00      	nop
 8010178:	08010fbe 	.word	0x08010fbe
 801017c:	08011046 	.word	0x08011046

08010180 <__ulp>:
 8010180:	b082      	sub	sp, #8
 8010182:	ed8d 0b00 	vstr	d0, [sp]
 8010186:	9a01      	ldr	r2, [sp, #4]
 8010188:	4b0f      	ldr	r3, [pc, #60]	@ (80101c8 <__ulp+0x48>)
 801018a:	4013      	ands	r3, r2
 801018c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010190:	2b00      	cmp	r3, #0
 8010192:	dc08      	bgt.n	80101a6 <__ulp+0x26>
 8010194:	425b      	negs	r3, r3
 8010196:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801019a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801019e:	da04      	bge.n	80101aa <__ulp+0x2a>
 80101a0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80101a4:	4113      	asrs	r3, r2
 80101a6:	2200      	movs	r2, #0
 80101a8:	e008      	b.n	80101bc <__ulp+0x3c>
 80101aa:	f1a2 0314 	sub.w	r3, r2, #20
 80101ae:	2b1e      	cmp	r3, #30
 80101b0:	bfda      	itte	le
 80101b2:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80101b6:	40da      	lsrle	r2, r3
 80101b8:	2201      	movgt	r2, #1
 80101ba:	2300      	movs	r3, #0
 80101bc:	4619      	mov	r1, r3
 80101be:	4610      	mov	r0, r2
 80101c0:	ec41 0b10 	vmov	d0, r0, r1
 80101c4:	b002      	add	sp, #8
 80101c6:	4770      	bx	lr
 80101c8:	7ff00000 	.word	0x7ff00000

080101cc <__b2d>:
 80101cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80101d0:	6906      	ldr	r6, [r0, #16]
 80101d2:	f100 0814 	add.w	r8, r0, #20
 80101d6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80101da:	1f37      	subs	r7, r6, #4
 80101dc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80101e0:	4610      	mov	r0, r2
 80101e2:	f7ff fd53 	bl	800fc8c <__hi0bits>
 80101e6:	f1c0 0320 	rsb	r3, r0, #32
 80101ea:	280a      	cmp	r0, #10
 80101ec:	600b      	str	r3, [r1, #0]
 80101ee:	491b      	ldr	r1, [pc, #108]	@ (801025c <__b2d+0x90>)
 80101f0:	dc15      	bgt.n	801021e <__b2d+0x52>
 80101f2:	f1c0 0c0b 	rsb	ip, r0, #11
 80101f6:	fa22 f30c 	lsr.w	r3, r2, ip
 80101fa:	45b8      	cmp	r8, r7
 80101fc:	ea43 0501 	orr.w	r5, r3, r1
 8010200:	bf34      	ite	cc
 8010202:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010206:	2300      	movcs	r3, #0
 8010208:	3015      	adds	r0, #21
 801020a:	fa02 f000 	lsl.w	r0, r2, r0
 801020e:	fa23 f30c 	lsr.w	r3, r3, ip
 8010212:	4303      	orrs	r3, r0
 8010214:	461c      	mov	r4, r3
 8010216:	ec45 4b10 	vmov	d0, r4, r5
 801021a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801021e:	45b8      	cmp	r8, r7
 8010220:	bf3a      	itte	cc
 8010222:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010226:	f1a6 0708 	subcc.w	r7, r6, #8
 801022a:	2300      	movcs	r3, #0
 801022c:	380b      	subs	r0, #11
 801022e:	d012      	beq.n	8010256 <__b2d+0x8a>
 8010230:	f1c0 0120 	rsb	r1, r0, #32
 8010234:	fa23 f401 	lsr.w	r4, r3, r1
 8010238:	4082      	lsls	r2, r0
 801023a:	4322      	orrs	r2, r4
 801023c:	4547      	cmp	r7, r8
 801023e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010242:	bf8c      	ite	hi
 8010244:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010248:	2200      	movls	r2, #0
 801024a:	4083      	lsls	r3, r0
 801024c:	40ca      	lsrs	r2, r1
 801024e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010252:	4313      	orrs	r3, r2
 8010254:	e7de      	b.n	8010214 <__b2d+0x48>
 8010256:	ea42 0501 	orr.w	r5, r2, r1
 801025a:	e7db      	b.n	8010214 <__b2d+0x48>
 801025c:	3ff00000 	.word	0x3ff00000

08010260 <__d2b>:
 8010260:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010264:	460f      	mov	r7, r1
 8010266:	2101      	movs	r1, #1
 8010268:	ec59 8b10 	vmov	r8, r9, d0
 801026c:	4616      	mov	r6, r2
 801026e:	f7ff fc1b 	bl	800faa8 <_Balloc>
 8010272:	4604      	mov	r4, r0
 8010274:	b930      	cbnz	r0, 8010284 <__d2b+0x24>
 8010276:	4602      	mov	r2, r0
 8010278:	4b23      	ldr	r3, [pc, #140]	@ (8010308 <__d2b+0xa8>)
 801027a:	4824      	ldr	r0, [pc, #144]	@ (801030c <__d2b+0xac>)
 801027c:	f240 310f 	movw	r1, #783	@ 0x30f
 8010280:	f000 f986 	bl	8010590 <__assert_func>
 8010284:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010288:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801028c:	b10d      	cbz	r5, 8010292 <__d2b+0x32>
 801028e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010292:	9301      	str	r3, [sp, #4]
 8010294:	f1b8 0300 	subs.w	r3, r8, #0
 8010298:	d023      	beq.n	80102e2 <__d2b+0x82>
 801029a:	4668      	mov	r0, sp
 801029c:	9300      	str	r3, [sp, #0]
 801029e:	f7ff fd14 	bl	800fcca <__lo0bits>
 80102a2:	e9dd 1200 	ldrd	r1, r2, [sp]
 80102a6:	b1d0      	cbz	r0, 80102de <__d2b+0x7e>
 80102a8:	f1c0 0320 	rsb	r3, r0, #32
 80102ac:	fa02 f303 	lsl.w	r3, r2, r3
 80102b0:	430b      	orrs	r3, r1
 80102b2:	40c2      	lsrs	r2, r0
 80102b4:	6163      	str	r3, [r4, #20]
 80102b6:	9201      	str	r2, [sp, #4]
 80102b8:	9b01      	ldr	r3, [sp, #4]
 80102ba:	61a3      	str	r3, [r4, #24]
 80102bc:	2b00      	cmp	r3, #0
 80102be:	bf0c      	ite	eq
 80102c0:	2201      	moveq	r2, #1
 80102c2:	2202      	movne	r2, #2
 80102c4:	6122      	str	r2, [r4, #16]
 80102c6:	b1a5      	cbz	r5, 80102f2 <__d2b+0x92>
 80102c8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80102cc:	4405      	add	r5, r0
 80102ce:	603d      	str	r5, [r7, #0]
 80102d0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80102d4:	6030      	str	r0, [r6, #0]
 80102d6:	4620      	mov	r0, r4
 80102d8:	b003      	add	sp, #12
 80102da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102de:	6161      	str	r1, [r4, #20]
 80102e0:	e7ea      	b.n	80102b8 <__d2b+0x58>
 80102e2:	a801      	add	r0, sp, #4
 80102e4:	f7ff fcf1 	bl	800fcca <__lo0bits>
 80102e8:	9b01      	ldr	r3, [sp, #4]
 80102ea:	6163      	str	r3, [r4, #20]
 80102ec:	3020      	adds	r0, #32
 80102ee:	2201      	movs	r2, #1
 80102f0:	e7e8      	b.n	80102c4 <__d2b+0x64>
 80102f2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80102f6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80102fa:	6038      	str	r0, [r7, #0]
 80102fc:	6918      	ldr	r0, [r3, #16]
 80102fe:	f7ff fcc5 	bl	800fc8c <__hi0bits>
 8010302:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010306:	e7e5      	b.n	80102d4 <__d2b+0x74>
 8010308:	08010fbe 	.word	0x08010fbe
 801030c:	08011046 	.word	0x08011046

08010310 <__ratio>:
 8010310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010314:	b085      	sub	sp, #20
 8010316:	e9cd 1000 	strd	r1, r0, [sp]
 801031a:	a902      	add	r1, sp, #8
 801031c:	f7ff ff56 	bl	80101cc <__b2d>
 8010320:	9800      	ldr	r0, [sp, #0]
 8010322:	a903      	add	r1, sp, #12
 8010324:	ec55 4b10 	vmov	r4, r5, d0
 8010328:	f7ff ff50 	bl	80101cc <__b2d>
 801032c:	9b01      	ldr	r3, [sp, #4]
 801032e:	6919      	ldr	r1, [r3, #16]
 8010330:	9b00      	ldr	r3, [sp, #0]
 8010332:	691b      	ldr	r3, [r3, #16]
 8010334:	1ac9      	subs	r1, r1, r3
 8010336:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801033a:	1a9b      	subs	r3, r3, r2
 801033c:	ec5b ab10 	vmov	sl, fp, d0
 8010340:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010344:	2b00      	cmp	r3, #0
 8010346:	bfce      	itee	gt
 8010348:	462a      	movgt	r2, r5
 801034a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801034e:	465a      	movle	r2, fp
 8010350:	462f      	mov	r7, r5
 8010352:	46d9      	mov	r9, fp
 8010354:	bfcc      	ite	gt
 8010356:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801035a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801035e:	464b      	mov	r3, r9
 8010360:	4652      	mov	r2, sl
 8010362:	4620      	mov	r0, r4
 8010364:	4639      	mov	r1, r7
 8010366:	f7f0 fa69 	bl	800083c <__aeabi_ddiv>
 801036a:	ec41 0b10 	vmov	d0, r0, r1
 801036e:	b005      	add	sp, #20
 8010370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010374 <__copybits>:
 8010374:	3901      	subs	r1, #1
 8010376:	b570      	push	{r4, r5, r6, lr}
 8010378:	1149      	asrs	r1, r1, #5
 801037a:	6914      	ldr	r4, [r2, #16]
 801037c:	3101      	adds	r1, #1
 801037e:	f102 0314 	add.w	r3, r2, #20
 8010382:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010386:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801038a:	1f05      	subs	r5, r0, #4
 801038c:	42a3      	cmp	r3, r4
 801038e:	d30c      	bcc.n	80103aa <__copybits+0x36>
 8010390:	1aa3      	subs	r3, r4, r2
 8010392:	3b11      	subs	r3, #17
 8010394:	f023 0303 	bic.w	r3, r3, #3
 8010398:	3211      	adds	r2, #17
 801039a:	42a2      	cmp	r2, r4
 801039c:	bf88      	it	hi
 801039e:	2300      	movhi	r3, #0
 80103a0:	4418      	add	r0, r3
 80103a2:	2300      	movs	r3, #0
 80103a4:	4288      	cmp	r0, r1
 80103a6:	d305      	bcc.n	80103b4 <__copybits+0x40>
 80103a8:	bd70      	pop	{r4, r5, r6, pc}
 80103aa:	f853 6b04 	ldr.w	r6, [r3], #4
 80103ae:	f845 6f04 	str.w	r6, [r5, #4]!
 80103b2:	e7eb      	b.n	801038c <__copybits+0x18>
 80103b4:	f840 3b04 	str.w	r3, [r0], #4
 80103b8:	e7f4      	b.n	80103a4 <__copybits+0x30>

080103ba <__any_on>:
 80103ba:	f100 0214 	add.w	r2, r0, #20
 80103be:	6900      	ldr	r0, [r0, #16]
 80103c0:	114b      	asrs	r3, r1, #5
 80103c2:	4298      	cmp	r0, r3
 80103c4:	b510      	push	{r4, lr}
 80103c6:	db11      	blt.n	80103ec <__any_on+0x32>
 80103c8:	dd0a      	ble.n	80103e0 <__any_on+0x26>
 80103ca:	f011 011f 	ands.w	r1, r1, #31
 80103ce:	d007      	beq.n	80103e0 <__any_on+0x26>
 80103d0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80103d4:	fa24 f001 	lsr.w	r0, r4, r1
 80103d8:	fa00 f101 	lsl.w	r1, r0, r1
 80103dc:	428c      	cmp	r4, r1
 80103de:	d10b      	bne.n	80103f8 <__any_on+0x3e>
 80103e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80103e4:	4293      	cmp	r3, r2
 80103e6:	d803      	bhi.n	80103f0 <__any_on+0x36>
 80103e8:	2000      	movs	r0, #0
 80103ea:	bd10      	pop	{r4, pc}
 80103ec:	4603      	mov	r3, r0
 80103ee:	e7f7      	b.n	80103e0 <__any_on+0x26>
 80103f0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80103f4:	2900      	cmp	r1, #0
 80103f6:	d0f5      	beq.n	80103e4 <__any_on+0x2a>
 80103f8:	2001      	movs	r0, #1
 80103fa:	e7f6      	b.n	80103ea <__any_on+0x30>

080103fc <__ascii_wctomb>:
 80103fc:	4603      	mov	r3, r0
 80103fe:	4608      	mov	r0, r1
 8010400:	b141      	cbz	r1, 8010414 <__ascii_wctomb+0x18>
 8010402:	2aff      	cmp	r2, #255	@ 0xff
 8010404:	d904      	bls.n	8010410 <__ascii_wctomb+0x14>
 8010406:	228a      	movs	r2, #138	@ 0x8a
 8010408:	601a      	str	r2, [r3, #0]
 801040a:	f04f 30ff 	mov.w	r0, #4294967295
 801040e:	4770      	bx	lr
 8010410:	700a      	strb	r2, [r1, #0]
 8010412:	2001      	movs	r0, #1
 8010414:	4770      	bx	lr
	...

08010418 <__sflush_r>:
 8010418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801041c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010420:	0716      	lsls	r6, r2, #28
 8010422:	4605      	mov	r5, r0
 8010424:	460c      	mov	r4, r1
 8010426:	d454      	bmi.n	80104d2 <__sflush_r+0xba>
 8010428:	684b      	ldr	r3, [r1, #4]
 801042a:	2b00      	cmp	r3, #0
 801042c:	dc02      	bgt.n	8010434 <__sflush_r+0x1c>
 801042e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8010430:	2b00      	cmp	r3, #0
 8010432:	dd48      	ble.n	80104c6 <__sflush_r+0xae>
 8010434:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010436:	2e00      	cmp	r6, #0
 8010438:	d045      	beq.n	80104c6 <__sflush_r+0xae>
 801043a:	2300      	movs	r3, #0
 801043c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8010440:	682f      	ldr	r7, [r5, #0]
 8010442:	6a21      	ldr	r1, [r4, #32]
 8010444:	602b      	str	r3, [r5, #0]
 8010446:	d030      	beq.n	80104aa <__sflush_r+0x92>
 8010448:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801044a:	89a3      	ldrh	r3, [r4, #12]
 801044c:	0759      	lsls	r1, r3, #29
 801044e:	d505      	bpl.n	801045c <__sflush_r+0x44>
 8010450:	6863      	ldr	r3, [r4, #4]
 8010452:	1ad2      	subs	r2, r2, r3
 8010454:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8010456:	b10b      	cbz	r3, 801045c <__sflush_r+0x44>
 8010458:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801045a:	1ad2      	subs	r2, r2, r3
 801045c:	2300      	movs	r3, #0
 801045e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8010460:	6a21      	ldr	r1, [r4, #32]
 8010462:	4628      	mov	r0, r5
 8010464:	47b0      	blx	r6
 8010466:	1c43      	adds	r3, r0, #1
 8010468:	89a3      	ldrh	r3, [r4, #12]
 801046a:	d106      	bne.n	801047a <__sflush_r+0x62>
 801046c:	6829      	ldr	r1, [r5, #0]
 801046e:	291d      	cmp	r1, #29
 8010470:	d82b      	bhi.n	80104ca <__sflush_r+0xb2>
 8010472:	4a2a      	ldr	r2, [pc, #168]	@ (801051c <__sflush_r+0x104>)
 8010474:	40ca      	lsrs	r2, r1
 8010476:	07d6      	lsls	r6, r2, #31
 8010478:	d527      	bpl.n	80104ca <__sflush_r+0xb2>
 801047a:	2200      	movs	r2, #0
 801047c:	6062      	str	r2, [r4, #4]
 801047e:	04d9      	lsls	r1, r3, #19
 8010480:	6922      	ldr	r2, [r4, #16]
 8010482:	6022      	str	r2, [r4, #0]
 8010484:	d504      	bpl.n	8010490 <__sflush_r+0x78>
 8010486:	1c42      	adds	r2, r0, #1
 8010488:	d101      	bne.n	801048e <__sflush_r+0x76>
 801048a:	682b      	ldr	r3, [r5, #0]
 801048c:	b903      	cbnz	r3, 8010490 <__sflush_r+0x78>
 801048e:	6560      	str	r0, [r4, #84]	@ 0x54
 8010490:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010492:	602f      	str	r7, [r5, #0]
 8010494:	b1b9      	cbz	r1, 80104c6 <__sflush_r+0xae>
 8010496:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801049a:	4299      	cmp	r1, r3
 801049c:	d002      	beq.n	80104a4 <__sflush_r+0x8c>
 801049e:	4628      	mov	r0, r5
 80104a0:	f7fe febe 	bl	800f220 <_free_r>
 80104a4:	2300      	movs	r3, #0
 80104a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80104a8:	e00d      	b.n	80104c6 <__sflush_r+0xae>
 80104aa:	2301      	movs	r3, #1
 80104ac:	4628      	mov	r0, r5
 80104ae:	47b0      	blx	r6
 80104b0:	4602      	mov	r2, r0
 80104b2:	1c50      	adds	r0, r2, #1
 80104b4:	d1c9      	bne.n	801044a <__sflush_r+0x32>
 80104b6:	682b      	ldr	r3, [r5, #0]
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	d0c6      	beq.n	801044a <__sflush_r+0x32>
 80104bc:	2b1d      	cmp	r3, #29
 80104be:	d001      	beq.n	80104c4 <__sflush_r+0xac>
 80104c0:	2b16      	cmp	r3, #22
 80104c2:	d11e      	bne.n	8010502 <__sflush_r+0xea>
 80104c4:	602f      	str	r7, [r5, #0]
 80104c6:	2000      	movs	r0, #0
 80104c8:	e022      	b.n	8010510 <__sflush_r+0xf8>
 80104ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80104ce:	b21b      	sxth	r3, r3
 80104d0:	e01b      	b.n	801050a <__sflush_r+0xf2>
 80104d2:	690f      	ldr	r7, [r1, #16]
 80104d4:	2f00      	cmp	r7, #0
 80104d6:	d0f6      	beq.n	80104c6 <__sflush_r+0xae>
 80104d8:	0793      	lsls	r3, r2, #30
 80104da:	680e      	ldr	r6, [r1, #0]
 80104dc:	bf08      	it	eq
 80104de:	694b      	ldreq	r3, [r1, #20]
 80104e0:	600f      	str	r7, [r1, #0]
 80104e2:	bf18      	it	ne
 80104e4:	2300      	movne	r3, #0
 80104e6:	eba6 0807 	sub.w	r8, r6, r7
 80104ea:	608b      	str	r3, [r1, #8]
 80104ec:	f1b8 0f00 	cmp.w	r8, #0
 80104f0:	dde9      	ble.n	80104c6 <__sflush_r+0xae>
 80104f2:	6a21      	ldr	r1, [r4, #32]
 80104f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80104f6:	4643      	mov	r3, r8
 80104f8:	463a      	mov	r2, r7
 80104fa:	4628      	mov	r0, r5
 80104fc:	47b0      	blx	r6
 80104fe:	2800      	cmp	r0, #0
 8010500:	dc08      	bgt.n	8010514 <__sflush_r+0xfc>
 8010502:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801050a:	81a3      	strh	r3, [r4, #12]
 801050c:	f04f 30ff 	mov.w	r0, #4294967295
 8010510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010514:	4407      	add	r7, r0
 8010516:	eba8 0800 	sub.w	r8, r8, r0
 801051a:	e7e7      	b.n	80104ec <__sflush_r+0xd4>
 801051c:	20400001 	.word	0x20400001

08010520 <_fflush_r>:
 8010520:	b538      	push	{r3, r4, r5, lr}
 8010522:	690b      	ldr	r3, [r1, #16]
 8010524:	4605      	mov	r5, r0
 8010526:	460c      	mov	r4, r1
 8010528:	b913      	cbnz	r3, 8010530 <_fflush_r+0x10>
 801052a:	2500      	movs	r5, #0
 801052c:	4628      	mov	r0, r5
 801052e:	bd38      	pop	{r3, r4, r5, pc}
 8010530:	b118      	cbz	r0, 801053a <_fflush_r+0x1a>
 8010532:	6a03      	ldr	r3, [r0, #32]
 8010534:	b90b      	cbnz	r3, 801053a <_fflush_r+0x1a>
 8010536:	f7fe fcf7 	bl	800ef28 <__sinit>
 801053a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d0f3      	beq.n	801052a <_fflush_r+0xa>
 8010542:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010544:	07d0      	lsls	r0, r2, #31
 8010546:	d404      	bmi.n	8010552 <_fflush_r+0x32>
 8010548:	0599      	lsls	r1, r3, #22
 801054a:	d402      	bmi.n	8010552 <_fflush_r+0x32>
 801054c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801054e:	f7fe fe4e 	bl	800f1ee <__retarget_lock_acquire_recursive>
 8010552:	4628      	mov	r0, r5
 8010554:	4621      	mov	r1, r4
 8010556:	f7ff ff5f 	bl	8010418 <__sflush_r>
 801055a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801055c:	07da      	lsls	r2, r3, #31
 801055e:	4605      	mov	r5, r0
 8010560:	d4e4      	bmi.n	801052c <_fflush_r+0xc>
 8010562:	89a3      	ldrh	r3, [r4, #12]
 8010564:	059b      	lsls	r3, r3, #22
 8010566:	d4e1      	bmi.n	801052c <_fflush_r+0xc>
 8010568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801056a:	f7fe fe41 	bl	800f1f0 <__retarget_lock_release_recursive>
 801056e:	e7dd      	b.n	801052c <_fflush_r+0xc>

08010570 <_sbrk_r>:
 8010570:	b538      	push	{r3, r4, r5, lr}
 8010572:	4d06      	ldr	r5, [pc, #24]	@ (801058c <_sbrk_r+0x1c>)
 8010574:	2300      	movs	r3, #0
 8010576:	4604      	mov	r4, r0
 8010578:	4608      	mov	r0, r1
 801057a:	602b      	str	r3, [r5, #0]
 801057c:	f7f2 fc0a 	bl	8002d94 <_sbrk>
 8010580:	1c43      	adds	r3, r0, #1
 8010582:	d102      	bne.n	801058a <_sbrk_r+0x1a>
 8010584:	682b      	ldr	r3, [r5, #0]
 8010586:	b103      	cbz	r3, 801058a <_sbrk_r+0x1a>
 8010588:	6023      	str	r3, [r4, #0]
 801058a:	bd38      	pop	{r3, r4, r5, pc}
 801058c:	20006d38 	.word	0x20006d38

08010590 <__assert_func>:
 8010590:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010592:	4614      	mov	r4, r2
 8010594:	461a      	mov	r2, r3
 8010596:	4b09      	ldr	r3, [pc, #36]	@ (80105bc <__assert_func+0x2c>)
 8010598:	681b      	ldr	r3, [r3, #0]
 801059a:	4605      	mov	r5, r0
 801059c:	68d8      	ldr	r0, [r3, #12]
 801059e:	b14c      	cbz	r4, 80105b4 <__assert_func+0x24>
 80105a0:	4b07      	ldr	r3, [pc, #28]	@ (80105c0 <__assert_func+0x30>)
 80105a2:	9100      	str	r1, [sp, #0]
 80105a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80105a8:	4906      	ldr	r1, [pc, #24]	@ (80105c4 <__assert_func+0x34>)
 80105aa:	462b      	mov	r3, r5
 80105ac:	f000 f82a 	bl	8010604 <fiprintf>
 80105b0:	f000 f83a 	bl	8010628 <abort>
 80105b4:	4b04      	ldr	r3, [pc, #16]	@ (80105c8 <__assert_func+0x38>)
 80105b6:	461c      	mov	r4, r3
 80105b8:	e7f3      	b.n	80105a2 <__assert_func+0x12>
 80105ba:	bf00      	nop
 80105bc:	2000018c 	.word	0x2000018c
 80105c0:	0801109f 	.word	0x0801109f
 80105c4:	080110ac 	.word	0x080110ac
 80105c8:	080110da 	.word	0x080110da

080105cc <_calloc_r>:
 80105cc:	b570      	push	{r4, r5, r6, lr}
 80105ce:	fba1 5402 	umull	r5, r4, r1, r2
 80105d2:	b934      	cbnz	r4, 80105e2 <_calloc_r+0x16>
 80105d4:	4629      	mov	r1, r5
 80105d6:	f7ff f9c9 	bl	800f96c <_malloc_r>
 80105da:	4606      	mov	r6, r0
 80105dc:	b928      	cbnz	r0, 80105ea <_calloc_r+0x1e>
 80105de:	4630      	mov	r0, r6
 80105e0:	bd70      	pop	{r4, r5, r6, pc}
 80105e2:	220c      	movs	r2, #12
 80105e4:	6002      	str	r2, [r0, #0]
 80105e6:	2600      	movs	r6, #0
 80105e8:	e7f9      	b.n	80105de <_calloc_r+0x12>
 80105ea:	462a      	mov	r2, r5
 80105ec:	4621      	mov	r1, r4
 80105ee:	f7fe fd14 	bl	800f01a <memset>
 80105f2:	e7f4      	b.n	80105de <_calloc_r+0x12>

080105f4 <malloc>:
 80105f4:	4b02      	ldr	r3, [pc, #8]	@ (8010600 <malloc+0xc>)
 80105f6:	4601      	mov	r1, r0
 80105f8:	6818      	ldr	r0, [r3, #0]
 80105fa:	f7ff b9b7 	b.w	800f96c <_malloc_r>
 80105fe:	bf00      	nop
 8010600:	2000018c 	.word	0x2000018c

08010604 <fiprintf>:
 8010604:	b40e      	push	{r1, r2, r3}
 8010606:	b503      	push	{r0, r1, lr}
 8010608:	4601      	mov	r1, r0
 801060a:	ab03      	add	r3, sp, #12
 801060c:	4805      	ldr	r0, [pc, #20]	@ (8010624 <fiprintf+0x20>)
 801060e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010612:	6800      	ldr	r0, [r0, #0]
 8010614:	9301      	str	r3, [sp, #4]
 8010616:	f000 f837 	bl	8010688 <_vfiprintf_r>
 801061a:	b002      	add	sp, #8
 801061c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010620:	b003      	add	sp, #12
 8010622:	4770      	bx	lr
 8010624:	2000018c 	.word	0x2000018c

08010628 <abort>:
 8010628:	b508      	push	{r3, lr}
 801062a:	2006      	movs	r0, #6
 801062c:	f000 fb8c 	bl	8010d48 <raise>
 8010630:	2001      	movs	r0, #1
 8010632:	f7f2 fb37 	bl	8002ca4 <_exit>

08010636 <__sfputc_r>:
 8010636:	6893      	ldr	r3, [r2, #8]
 8010638:	3b01      	subs	r3, #1
 801063a:	2b00      	cmp	r3, #0
 801063c:	b410      	push	{r4}
 801063e:	6093      	str	r3, [r2, #8]
 8010640:	da08      	bge.n	8010654 <__sfputc_r+0x1e>
 8010642:	6994      	ldr	r4, [r2, #24]
 8010644:	42a3      	cmp	r3, r4
 8010646:	db01      	blt.n	801064c <__sfputc_r+0x16>
 8010648:	290a      	cmp	r1, #10
 801064a:	d103      	bne.n	8010654 <__sfputc_r+0x1e>
 801064c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010650:	f000 babe 	b.w	8010bd0 <__swbuf_r>
 8010654:	6813      	ldr	r3, [r2, #0]
 8010656:	1c58      	adds	r0, r3, #1
 8010658:	6010      	str	r0, [r2, #0]
 801065a:	7019      	strb	r1, [r3, #0]
 801065c:	4608      	mov	r0, r1
 801065e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010662:	4770      	bx	lr

08010664 <__sfputs_r>:
 8010664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010666:	4606      	mov	r6, r0
 8010668:	460f      	mov	r7, r1
 801066a:	4614      	mov	r4, r2
 801066c:	18d5      	adds	r5, r2, r3
 801066e:	42ac      	cmp	r4, r5
 8010670:	d101      	bne.n	8010676 <__sfputs_r+0x12>
 8010672:	2000      	movs	r0, #0
 8010674:	e007      	b.n	8010686 <__sfputs_r+0x22>
 8010676:	f814 1b01 	ldrb.w	r1, [r4], #1
 801067a:	463a      	mov	r2, r7
 801067c:	4630      	mov	r0, r6
 801067e:	f7ff ffda 	bl	8010636 <__sfputc_r>
 8010682:	1c43      	adds	r3, r0, #1
 8010684:	d1f3      	bne.n	801066e <__sfputs_r+0xa>
 8010686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010688 <_vfiprintf_r>:
 8010688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801068c:	460d      	mov	r5, r1
 801068e:	b09d      	sub	sp, #116	@ 0x74
 8010690:	4614      	mov	r4, r2
 8010692:	4698      	mov	r8, r3
 8010694:	4606      	mov	r6, r0
 8010696:	b118      	cbz	r0, 80106a0 <_vfiprintf_r+0x18>
 8010698:	6a03      	ldr	r3, [r0, #32]
 801069a:	b90b      	cbnz	r3, 80106a0 <_vfiprintf_r+0x18>
 801069c:	f7fe fc44 	bl	800ef28 <__sinit>
 80106a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80106a2:	07d9      	lsls	r1, r3, #31
 80106a4:	d405      	bmi.n	80106b2 <_vfiprintf_r+0x2a>
 80106a6:	89ab      	ldrh	r3, [r5, #12]
 80106a8:	059a      	lsls	r2, r3, #22
 80106aa:	d402      	bmi.n	80106b2 <_vfiprintf_r+0x2a>
 80106ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80106ae:	f7fe fd9e 	bl	800f1ee <__retarget_lock_acquire_recursive>
 80106b2:	89ab      	ldrh	r3, [r5, #12]
 80106b4:	071b      	lsls	r3, r3, #28
 80106b6:	d501      	bpl.n	80106bc <_vfiprintf_r+0x34>
 80106b8:	692b      	ldr	r3, [r5, #16]
 80106ba:	b99b      	cbnz	r3, 80106e4 <_vfiprintf_r+0x5c>
 80106bc:	4629      	mov	r1, r5
 80106be:	4630      	mov	r0, r6
 80106c0:	f000 fac4 	bl	8010c4c <__swsetup_r>
 80106c4:	b170      	cbz	r0, 80106e4 <_vfiprintf_r+0x5c>
 80106c6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80106c8:	07dc      	lsls	r4, r3, #31
 80106ca:	d504      	bpl.n	80106d6 <_vfiprintf_r+0x4e>
 80106cc:	f04f 30ff 	mov.w	r0, #4294967295
 80106d0:	b01d      	add	sp, #116	@ 0x74
 80106d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80106d6:	89ab      	ldrh	r3, [r5, #12]
 80106d8:	0598      	lsls	r0, r3, #22
 80106da:	d4f7      	bmi.n	80106cc <_vfiprintf_r+0x44>
 80106dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80106de:	f7fe fd87 	bl	800f1f0 <__retarget_lock_release_recursive>
 80106e2:	e7f3      	b.n	80106cc <_vfiprintf_r+0x44>
 80106e4:	2300      	movs	r3, #0
 80106e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80106e8:	2320      	movs	r3, #32
 80106ea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80106ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80106f2:	2330      	movs	r3, #48	@ 0x30
 80106f4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80108a4 <_vfiprintf_r+0x21c>
 80106f8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80106fc:	f04f 0901 	mov.w	r9, #1
 8010700:	4623      	mov	r3, r4
 8010702:	469a      	mov	sl, r3
 8010704:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010708:	b10a      	cbz	r2, 801070e <_vfiprintf_r+0x86>
 801070a:	2a25      	cmp	r2, #37	@ 0x25
 801070c:	d1f9      	bne.n	8010702 <_vfiprintf_r+0x7a>
 801070e:	ebba 0b04 	subs.w	fp, sl, r4
 8010712:	d00b      	beq.n	801072c <_vfiprintf_r+0xa4>
 8010714:	465b      	mov	r3, fp
 8010716:	4622      	mov	r2, r4
 8010718:	4629      	mov	r1, r5
 801071a:	4630      	mov	r0, r6
 801071c:	f7ff ffa2 	bl	8010664 <__sfputs_r>
 8010720:	3001      	adds	r0, #1
 8010722:	f000 80a7 	beq.w	8010874 <_vfiprintf_r+0x1ec>
 8010726:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010728:	445a      	add	r2, fp
 801072a:	9209      	str	r2, [sp, #36]	@ 0x24
 801072c:	f89a 3000 	ldrb.w	r3, [sl]
 8010730:	2b00      	cmp	r3, #0
 8010732:	f000 809f 	beq.w	8010874 <_vfiprintf_r+0x1ec>
 8010736:	2300      	movs	r3, #0
 8010738:	f04f 32ff 	mov.w	r2, #4294967295
 801073c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010740:	f10a 0a01 	add.w	sl, sl, #1
 8010744:	9304      	str	r3, [sp, #16]
 8010746:	9307      	str	r3, [sp, #28]
 8010748:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801074c:	931a      	str	r3, [sp, #104]	@ 0x68
 801074e:	4654      	mov	r4, sl
 8010750:	2205      	movs	r2, #5
 8010752:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010756:	4853      	ldr	r0, [pc, #332]	@ (80108a4 <_vfiprintf_r+0x21c>)
 8010758:	f7ef fd3a 	bl	80001d0 <memchr>
 801075c:	9a04      	ldr	r2, [sp, #16]
 801075e:	b9d8      	cbnz	r0, 8010798 <_vfiprintf_r+0x110>
 8010760:	06d1      	lsls	r1, r2, #27
 8010762:	bf44      	itt	mi
 8010764:	2320      	movmi	r3, #32
 8010766:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801076a:	0713      	lsls	r3, r2, #28
 801076c:	bf44      	itt	mi
 801076e:	232b      	movmi	r3, #43	@ 0x2b
 8010770:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010774:	f89a 3000 	ldrb.w	r3, [sl]
 8010778:	2b2a      	cmp	r3, #42	@ 0x2a
 801077a:	d015      	beq.n	80107a8 <_vfiprintf_r+0x120>
 801077c:	9a07      	ldr	r2, [sp, #28]
 801077e:	4654      	mov	r4, sl
 8010780:	2000      	movs	r0, #0
 8010782:	f04f 0c0a 	mov.w	ip, #10
 8010786:	4621      	mov	r1, r4
 8010788:	f811 3b01 	ldrb.w	r3, [r1], #1
 801078c:	3b30      	subs	r3, #48	@ 0x30
 801078e:	2b09      	cmp	r3, #9
 8010790:	d94b      	bls.n	801082a <_vfiprintf_r+0x1a2>
 8010792:	b1b0      	cbz	r0, 80107c2 <_vfiprintf_r+0x13a>
 8010794:	9207      	str	r2, [sp, #28]
 8010796:	e014      	b.n	80107c2 <_vfiprintf_r+0x13a>
 8010798:	eba0 0308 	sub.w	r3, r0, r8
 801079c:	fa09 f303 	lsl.w	r3, r9, r3
 80107a0:	4313      	orrs	r3, r2
 80107a2:	9304      	str	r3, [sp, #16]
 80107a4:	46a2      	mov	sl, r4
 80107a6:	e7d2      	b.n	801074e <_vfiprintf_r+0xc6>
 80107a8:	9b03      	ldr	r3, [sp, #12]
 80107aa:	1d19      	adds	r1, r3, #4
 80107ac:	681b      	ldr	r3, [r3, #0]
 80107ae:	9103      	str	r1, [sp, #12]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	bfbb      	ittet	lt
 80107b4:	425b      	neglt	r3, r3
 80107b6:	f042 0202 	orrlt.w	r2, r2, #2
 80107ba:	9307      	strge	r3, [sp, #28]
 80107bc:	9307      	strlt	r3, [sp, #28]
 80107be:	bfb8      	it	lt
 80107c0:	9204      	strlt	r2, [sp, #16]
 80107c2:	7823      	ldrb	r3, [r4, #0]
 80107c4:	2b2e      	cmp	r3, #46	@ 0x2e
 80107c6:	d10a      	bne.n	80107de <_vfiprintf_r+0x156>
 80107c8:	7863      	ldrb	r3, [r4, #1]
 80107ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80107cc:	d132      	bne.n	8010834 <_vfiprintf_r+0x1ac>
 80107ce:	9b03      	ldr	r3, [sp, #12]
 80107d0:	1d1a      	adds	r2, r3, #4
 80107d2:	681b      	ldr	r3, [r3, #0]
 80107d4:	9203      	str	r2, [sp, #12]
 80107d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80107da:	3402      	adds	r4, #2
 80107dc:	9305      	str	r3, [sp, #20]
 80107de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80108b4 <_vfiprintf_r+0x22c>
 80107e2:	7821      	ldrb	r1, [r4, #0]
 80107e4:	2203      	movs	r2, #3
 80107e6:	4650      	mov	r0, sl
 80107e8:	f7ef fcf2 	bl	80001d0 <memchr>
 80107ec:	b138      	cbz	r0, 80107fe <_vfiprintf_r+0x176>
 80107ee:	9b04      	ldr	r3, [sp, #16]
 80107f0:	eba0 000a 	sub.w	r0, r0, sl
 80107f4:	2240      	movs	r2, #64	@ 0x40
 80107f6:	4082      	lsls	r2, r0
 80107f8:	4313      	orrs	r3, r2
 80107fa:	3401      	adds	r4, #1
 80107fc:	9304      	str	r3, [sp, #16]
 80107fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010802:	4829      	ldr	r0, [pc, #164]	@ (80108a8 <_vfiprintf_r+0x220>)
 8010804:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010808:	2206      	movs	r2, #6
 801080a:	f7ef fce1 	bl	80001d0 <memchr>
 801080e:	2800      	cmp	r0, #0
 8010810:	d03f      	beq.n	8010892 <_vfiprintf_r+0x20a>
 8010812:	4b26      	ldr	r3, [pc, #152]	@ (80108ac <_vfiprintf_r+0x224>)
 8010814:	bb1b      	cbnz	r3, 801085e <_vfiprintf_r+0x1d6>
 8010816:	9b03      	ldr	r3, [sp, #12]
 8010818:	3307      	adds	r3, #7
 801081a:	f023 0307 	bic.w	r3, r3, #7
 801081e:	3308      	adds	r3, #8
 8010820:	9303      	str	r3, [sp, #12]
 8010822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010824:	443b      	add	r3, r7
 8010826:	9309      	str	r3, [sp, #36]	@ 0x24
 8010828:	e76a      	b.n	8010700 <_vfiprintf_r+0x78>
 801082a:	fb0c 3202 	mla	r2, ip, r2, r3
 801082e:	460c      	mov	r4, r1
 8010830:	2001      	movs	r0, #1
 8010832:	e7a8      	b.n	8010786 <_vfiprintf_r+0xfe>
 8010834:	2300      	movs	r3, #0
 8010836:	3401      	adds	r4, #1
 8010838:	9305      	str	r3, [sp, #20]
 801083a:	4619      	mov	r1, r3
 801083c:	f04f 0c0a 	mov.w	ip, #10
 8010840:	4620      	mov	r0, r4
 8010842:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010846:	3a30      	subs	r2, #48	@ 0x30
 8010848:	2a09      	cmp	r2, #9
 801084a:	d903      	bls.n	8010854 <_vfiprintf_r+0x1cc>
 801084c:	2b00      	cmp	r3, #0
 801084e:	d0c6      	beq.n	80107de <_vfiprintf_r+0x156>
 8010850:	9105      	str	r1, [sp, #20]
 8010852:	e7c4      	b.n	80107de <_vfiprintf_r+0x156>
 8010854:	fb0c 2101 	mla	r1, ip, r1, r2
 8010858:	4604      	mov	r4, r0
 801085a:	2301      	movs	r3, #1
 801085c:	e7f0      	b.n	8010840 <_vfiprintf_r+0x1b8>
 801085e:	ab03      	add	r3, sp, #12
 8010860:	9300      	str	r3, [sp, #0]
 8010862:	462a      	mov	r2, r5
 8010864:	4b12      	ldr	r3, [pc, #72]	@ (80108b0 <_vfiprintf_r+0x228>)
 8010866:	a904      	add	r1, sp, #16
 8010868:	4630      	mov	r0, r6
 801086a:	f3af 8000 	nop.w
 801086e:	4607      	mov	r7, r0
 8010870:	1c78      	adds	r0, r7, #1
 8010872:	d1d6      	bne.n	8010822 <_vfiprintf_r+0x19a>
 8010874:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010876:	07d9      	lsls	r1, r3, #31
 8010878:	d405      	bmi.n	8010886 <_vfiprintf_r+0x1fe>
 801087a:	89ab      	ldrh	r3, [r5, #12]
 801087c:	059a      	lsls	r2, r3, #22
 801087e:	d402      	bmi.n	8010886 <_vfiprintf_r+0x1fe>
 8010880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010882:	f7fe fcb5 	bl	800f1f0 <__retarget_lock_release_recursive>
 8010886:	89ab      	ldrh	r3, [r5, #12]
 8010888:	065b      	lsls	r3, r3, #25
 801088a:	f53f af1f 	bmi.w	80106cc <_vfiprintf_r+0x44>
 801088e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010890:	e71e      	b.n	80106d0 <_vfiprintf_r+0x48>
 8010892:	ab03      	add	r3, sp, #12
 8010894:	9300      	str	r3, [sp, #0]
 8010896:	462a      	mov	r2, r5
 8010898:	4b05      	ldr	r3, [pc, #20]	@ (80108b0 <_vfiprintf_r+0x228>)
 801089a:	a904      	add	r1, sp, #16
 801089c:	4630      	mov	r0, r6
 801089e:	f000 f879 	bl	8010994 <_printf_i>
 80108a2:	e7e4      	b.n	801086e <_vfiprintf_r+0x1e6>
 80108a4:	080110db 	.word	0x080110db
 80108a8:	080110e5 	.word	0x080110e5
 80108ac:	00000000 	.word	0x00000000
 80108b0:	08010665 	.word	0x08010665
 80108b4:	080110e1 	.word	0x080110e1

080108b8 <_printf_common>:
 80108b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80108bc:	4616      	mov	r6, r2
 80108be:	4698      	mov	r8, r3
 80108c0:	688a      	ldr	r2, [r1, #8]
 80108c2:	690b      	ldr	r3, [r1, #16]
 80108c4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80108c8:	4293      	cmp	r3, r2
 80108ca:	bfb8      	it	lt
 80108cc:	4613      	movlt	r3, r2
 80108ce:	6033      	str	r3, [r6, #0]
 80108d0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80108d4:	4607      	mov	r7, r0
 80108d6:	460c      	mov	r4, r1
 80108d8:	b10a      	cbz	r2, 80108de <_printf_common+0x26>
 80108da:	3301      	adds	r3, #1
 80108dc:	6033      	str	r3, [r6, #0]
 80108de:	6823      	ldr	r3, [r4, #0]
 80108e0:	0699      	lsls	r1, r3, #26
 80108e2:	bf42      	ittt	mi
 80108e4:	6833      	ldrmi	r3, [r6, #0]
 80108e6:	3302      	addmi	r3, #2
 80108e8:	6033      	strmi	r3, [r6, #0]
 80108ea:	6825      	ldr	r5, [r4, #0]
 80108ec:	f015 0506 	ands.w	r5, r5, #6
 80108f0:	d106      	bne.n	8010900 <_printf_common+0x48>
 80108f2:	f104 0a19 	add.w	sl, r4, #25
 80108f6:	68e3      	ldr	r3, [r4, #12]
 80108f8:	6832      	ldr	r2, [r6, #0]
 80108fa:	1a9b      	subs	r3, r3, r2
 80108fc:	42ab      	cmp	r3, r5
 80108fe:	dc26      	bgt.n	801094e <_printf_common+0x96>
 8010900:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010904:	6822      	ldr	r2, [r4, #0]
 8010906:	3b00      	subs	r3, #0
 8010908:	bf18      	it	ne
 801090a:	2301      	movne	r3, #1
 801090c:	0692      	lsls	r2, r2, #26
 801090e:	d42b      	bmi.n	8010968 <_printf_common+0xb0>
 8010910:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010914:	4641      	mov	r1, r8
 8010916:	4638      	mov	r0, r7
 8010918:	47c8      	blx	r9
 801091a:	3001      	adds	r0, #1
 801091c:	d01e      	beq.n	801095c <_printf_common+0xa4>
 801091e:	6823      	ldr	r3, [r4, #0]
 8010920:	6922      	ldr	r2, [r4, #16]
 8010922:	f003 0306 	and.w	r3, r3, #6
 8010926:	2b04      	cmp	r3, #4
 8010928:	bf02      	ittt	eq
 801092a:	68e5      	ldreq	r5, [r4, #12]
 801092c:	6833      	ldreq	r3, [r6, #0]
 801092e:	1aed      	subeq	r5, r5, r3
 8010930:	68a3      	ldr	r3, [r4, #8]
 8010932:	bf0c      	ite	eq
 8010934:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010938:	2500      	movne	r5, #0
 801093a:	4293      	cmp	r3, r2
 801093c:	bfc4      	itt	gt
 801093e:	1a9b      	subgt	r3, r3, r2
 8010940:	18ed      	addgt	r5, r5, r3
 8010942:	2600      	movs	r6, #0
 8010944:	341a      	adds	r4, #26
 8010946:	42b5      	cmp	r5, r6
 8010948:	d11a      	bne.n	8010980 <_printf_common+0xc8>
 801094a:	2000      	movs	r0, #0
 801094c:	e008      	b.n	8010960 <_printf_common+0xa8>
 801094e:	2301      	movs	r3, #1
 8010950:	4652      	mov	r2, sl
 8010952:	4641      	mov	r1, r8
 8010954:	4638      	mov	r0, r7
 8010956:	47c8      	blx	r9
 8010958:	3001      	adds	r0, #1
 801095a:	d103      	bne.n	8010964 <_printf_common+0xac>
 801095c:	f04f 30ff 	mov.w	r0, #4294967295
 8010960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010964:	3501      	adds	r5, #1
 8010966:	e7c6      	b.n	80108f6 <_printf_common+0x3e>
 8010968:	18e1      	adds	r1, r4, r3
 801096a:	1c5a      	adds	r2, r3, #1
 801096c:	2030      	movs	r0, #48	@ 0x30
 801096e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010972:	4422      	add	r2, r4
 8010974:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010978:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801097c:	3302      	adds	r3, #2
 801097e:	e7c7      	b.n	8010910 <_printf_common+0x58>
 8010980:	2301      	movs	r3, #1
 8010982:	4622      	mov	r2, r4
 8010984:	4641      	mov	r1, r8
 8010986:	4638      	mov	r0, r7
 8010988:	47c8      	blx	r9
 801098a:	3001      	adds	r0, #1
 801098c:	d0e6      	beq.n	801095c <_printf_common+0xa4>
 801098e:	3601      	adds	r6, #1
 8010990:	e7d9      	b.n	8010946 <_printf_common+0x8e>
	...

08010994 <_printf_i>:
 8010994:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010998:	7e0f      	ldrb	r7, [r1, #24]
 801099a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801099c:	2f78      	cmp	r7, #120	@ 0x78
 801099e:	4691      	mov	r9, r2
 80109a0:	4680      	mov	r8, r0
 80109a2:	460c      	mov	r4, r1
 80109a4:	469a      	mov	sl, r3
 80109a6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80109aa:	d807      	bhi.n	80109bc <_printf_i+0x28>
 80109ac:	2f62      	cmp	r7, #98	@ 0x62
 80109ae:	d80a      	bhi.n	80109c6 <_printf_i+0x32>
 80109b0:	2f00      	cmp	r7, #0
 80109b2:	f000 80d1 	beq.w	8010b58 <_printf_i+0x1c4>
 80109b6:	2f58      	cmp	r7, #88	@ 0x58
 80109b8:	f000 80b8 	beq.w	8010b2c <_printf_i+0x198>
 80109bc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80109c0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80109c4:	e03a      	b.n	8010a3c <_printf_i+0xa8>
 80109c6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80109ca:	2b15      	cmp	r3, #21
 80109cc:	d8f6      	bhi.n	80109bc <_printf_i+0x28>
 80109ce:	a101      	add	r1, pc, #4	@ (adr r1, 80109d4 <_printf_i+0x40>)
 80109d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80109d4:	08010a2d 	.word	0x08010a2d
 80109d8:	08010a41 	.word	0x08010a41
 80109dc:	080109bd 	.word	0x080109bd
 80109e0:	080109bd 	.word	0x080109bd
 80109e4:	080109bd 	.word	0x080109bd
 80109e8:	080109bd 	.word	0x080109bd
 80109ec:	08010a41 	.word	0x08010a41
 80109f0:	080109bd 	.word	0x080109bd
 80109f4:	080109bd 	.word	0x080109bd
 80109f8:	080109bd 	.word	0x080109bd
 80109fc:	080109bd 	.word	0x080109bd
 8010a00:	08010b3f 	.word	0x08010b3f
 8010a04:	08010a6b 	.word	0x08010a6b
 8010a08:	08010af9 	.word	0x08010af9
 8010a0c:	080109bd 	.word	0x080109bd
 8010a10:	080109bd 	.word	0x080109bd
 8010a14:	08010b61 	.word	0x08010b61
 8010a18:	080109bd 	.word	0x080109bd
 8010a1c:	08010a6b 	.word	0x08010a6b
 8010a20:	080109bd 	.word	0x080109bd
 8010a24:	080109bd 	.word	0x080109bd
 8010a28:	08010b01 	.word	0x08010b01
 8010a2c:	6833      	ldr	r3, [r6, #0]
 8010a2e:	1d1a      	adds	r2, r3, #4
 8010a30:	681b      	ldr	r3, [r3, #0]
 8010a32:	6032      	str	r2, [r6, #0]
 8010a34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010a38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010a3c:	2301      	movs	r3, #1
 8010a3e:	e09c      	b.n	8010b7a <_printf_i+0x1e6>
 8010a40:	6833      	ldr	r3, [r6, #0]
 8010a42:	6820      	ldr	r0, [r4, #0]
 8010a44:	1d19      	adds	r1, r3, #4
 8010a46:	6031      	str	r1, [r6, #0]
 8010a48:	0606      	lsls	r6, r0, #24
 8010a4a:	d501      	bpl.n	8010a50 <_printf_i+0xbc>
 8010a4c:	681d      	ldr	r5, [r3, #0]
 8010a4e:	e003      	b.n	8010a58 <_printf_i+0xc4>
 8010a50:	0645      	lsls	r5, r0, #25
 8010a52:	d5fb      	bpl.n	8010a4c <_printf_i+0xb8>
 8010a54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010a58:	2d00      	cmp	r5, #0
 8010a5a:	da03      	bge.n	8010a64 <_printf_i+0xd0>
 8010a5c:	232d      	movs	r3, #45	@ 0x2d
 8010a5e:	426d      	negs	r5, r5
 8010a60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010a64:	4858      	ldr	r0, [pc, #352]	@ (8010bc8 <_printf_i+0x234>)
 8010a66:	230a      	movs	r3, #10
 8010a68:	e011      	b.n	8010a8e <_printf_i+0xfa>
 8010a6a:	6821      	ldr	r1, [r4, #0]
 8010a6c:	6833      	ldr	r3, [r6, #0]
 8010a6e:	0608      	lsls	r0, r1, #24
 8010a70:	f853 5b04 	ldr.w	r5, [r3], #4
 8010a74:	d402      	bmi.n	8010a7c <_printf_i+0xe8>
 8010a76:	0649      	lsls	r1, r1, #25
 8010a78:	bf48      	it	mi
 8010a7a:	b2ad      	uxthmi	r5, r5
 8010a7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8010a7e:	4852      	ldr	r0, [pc, #328]	@ (8010bc8 <_printf_i+0x234>)
 8010a80:	6033      	str	r3, [r6, #0]
 8010a82:	bf14      	ite	ne
 8010a84:	230a      	movne	r3, #10
 8010a86:	2308      	moveq	r3, #8
 8010a88:	2100      	movs	r1, #0
 8010a8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010a8e:	6866      	ldr	r6, [r4, #4]
 8010a90:	60a6      	str	r6, [r4, #8]
 8010a92:	2e00      	cmp	r6, #0
 8010a94:	db05      	blt.n	8010aa2 <_printf_i+0x10e>
 8010a96:	6821      	ldr	r1, [r4, #0]
 8010a98:	432e      	orrs	r6, r5
 8010a9a:	f021 0104 	bic.w	r1, r1, #4
 8010a9e:	6021      	str	r1, [r4, #0]
 8010aa0:	d04b      	beq.n	8010b3a <_printf_i+0x1a6>
 8010aa2:	4616      	mov	r6, r2
 8010aa4:	fbb5 f1f3 	udiv	r1, r5, r3
 8010aa8:	fb03 5711 	mls	r7, r3, r1, r5
 8010aac:	5dc7      	ldrb	r7, [r0, r7]
 8010aae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010ab2:	462f      	mov	r7, r5
 8010ab4:	42bb      	cmp	r3, r7
 8010ab6:	460d      	mov	r5, r1
 8010ab8:	d9f4      	bls.n	8010aa4 <_printf_i+0x110>
 8010aba:	2b08      	cmp	r3, #8
 8010abc:	d10b      	bne.n	8010ad6 <_printf_i+0x142>
 8010abe:	6823      	ldr	r3, [r4, #0]
 8010ac0:	07df      	lsls	r7, r3, #31
 8010ac2:	d508      	bpl.n	8010ad6 <_printf_i+0x142>
 8010ac4:	6923      	ldr	r3, [r4, #16]
 8010ac6:	6861      	ldr	r1, [r4, #4]
 8010ac8:	4299      	cmp	r1, r3
 8010aca:	bfde      	ittt	le
 8010acc:	2330      	movle	r3, #48	@ 0x30
 8010ace:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010ad2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010ad6:	1b92      	subs	r2, r2, r6
 8010ad8:	6122      	str	r2, [r4, #16]
 8010ada:	f8cd a000 	str.w	sl, [sp]
 8010ade:	464b      	mov	r3, r9
 8010ae0:	aa03      	add	r2, sp, #12
 8010ae2:	4621      	mov	r1, r4
 8010ae4:	4640      	mov	r0, r8
 8010ae6:	f7ff fee7 	bl	80108b8 <_printf_common>
 8010aea:	3001      	adds	r0, #1
 8010aec:	d14a      	bne.n	8010b84 <_printf_i+0x1f0>
 8010aee:	f04f 30ff 	mov.w	r0, #4294967295
 8010af2:	b004      	add	sp, #16
 8010af4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010af8:	6823      	ldr	r3, [r4, #0]
 8010afa:	f043 0320 	orr.w	r3, r3, #32
 8010afe:	6023      	str	r3, [r4, #0]
 8010b00:	4832      	ldr	r0, [pc, #200]	@ (8010bcc <_printf_i+0x238>)
 8010b02:	2778      	movs	r7, #120	@ 0x78
 8010b04:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010b08:	6823      	ldr	r3, [r4, #0]
 8010b0a:	6831      	ldr	r1, [r6, #0]
 8010b0c:	061f      	lsls	r7, r3, #24
 8010b0e:	f851 5b04 	ldr.w	r5, [r1], #4
 8010b12:	d402      	bmi.n	8010b1a <_printf_i+0x186>
 8010b14:	065f      	lsls	r7, r3, #25
 8010b16:	bf48      	it	mi
 8010b18:	b2ad      	uxthmi	r5, r5
 8010b1a:	6031      	str	r1, [r6, #0]
 8010b1c:	07d9      	lsls	r1, r3, #31
 8010b1e:	bf44      	itt	mi
 8010b20:	f043 0320 	orrmi.w	r3, r3, #32
 8010b24:	6023      	strmi	r3, [r4, #0]
 8010b26:	b11d      	cbz	r5, 8010b30 <_printf_i+0x19c>
 8010b28:	2310      	movs	r3, #16
 8010b2a:	e7ad      	b.n	8010a88 <_printf_i+0xf4>
 8010b2c:	4826      	ldr	r0, [pc, #152]	@ (8010bc8 <_printf_i+0x234>)
 8010b2e:	e7e9      	b.n	8010b04 <_printf_i+0x170>
 8010b30:	6823      	ldr	r3, [r4, #0]
 8010b32:	f023 0320 	bic.w	r3, r3, #32
 8010b36:	6023      	str	r3, [r4, #0]
 8010b38:	e7f6      	b.n	8010b28 <_printf_i+0x194>
 8010b3a:	4616      	mov	r6, r2
 8010b3c:	e7bd      	b.n	8010aba <_printf_i+0x126>
 8010b3e:	6833      	ldr	r3, [r6, #0]
 8010b40:	6825      	ldr	r5, [r4, #0]
 8010b42:	6961      	ldr	r1, [r4, #20]
 8010b44:	1d18      	adds	r0, r3, #4
 8010b46:	6030      	str	r0, [r6, #0]
 8010b48:	062e      	lsls	r6, r5, #24
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	d501      	bpl.n	8010b52 <_printf_i+0x1be>
 8010b4e:	6019      	str	r1, [r3, #0]
 8010b50:	e002      	b.n	8010b58 <_printf_i+0x1c4>
 8010b52:	0668      	lsls	r0, r5, #25
 8010b54:	d5fb      	bpl.n	8010b4e <_printf_i+0x1ba>
 8010b56:	8019      	strh	r1, [r3, #0]
 8010b58:	2300      	movs	r3, #0
 8010b5a:	6123      	str	r3, [r4, #16]
 8010b5c:	4616      	mov	r6, r2
 8010b5e:	e7bc      	b.n	8010ada <_printf_i+0x146>
 8010b60:	6833      	ldr	r3, [r6, #0]
 8010b62:	1d1a      	adds	r2, r3, #4
 8010b64:	6032      	str	r2, [r6, #0]
 8010b66:	681e      	ldr	r6, [r3, #0]
 8010b68:	6862      	ldr	r2, [r4, #4]
 8010b6a:	2100      	movs	r1, #0
 8010b6c:	4630      	mov	r0, r6
 8010b6e:	f7ef fb2f 	bl	80001d0 <memchr>
 8010b72:	b108      	cbz	r0, 8010b78 <_printf_i+0x1e4>
 8010b74:	1b80      	subs	r0, r0, r6
 8010b76:	6060      	str	r0, [r4, #4]
 8010b78:	6863      	ldr	r3, [r4, #4]
 8010b7a:	6123      	str	r3, [r4, #16]
 8010b7c:	2300      	movs	r3, #0
 8010b7e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010b82:	e7aa      	b.n	8010ada <_printf_i+0x146>
 8010b84:	6923      	ldr	r3, [r4, #16]
 8010b86:	4632      	mov	r2, r6
 8010b88:	4649      	mov	r1, r9
 8010b8a:	4640      	mov	r0, r8
 8010b8c:	47d0      	blx	sl
 8010b8e:	3001      	adds	r0, #1
 8010b90:	d0ad      	beq.n	8010aee <_printf_i+0x15a>
 8010b92:	6823      	ldr	r3, [r4, #0]
 8010b94:	079b      	lsls	r3, r3, #30
 8010b96:	d413      	bmi.n	8010bc0 <_printf_i+0x22c>
 8010b98:	68e0      	ldr	r0, [r4, #12]
 8010b9a:	9b03      	ldr	r3, [sp, #12]
 8010b9c:	4298      	cmp	r0, r3
 8010b9e:	bfb8      	it	lt
 8010ba0:	4618      	movlt	r0, r3
 8010ba2:	e7a6      	b.n	8010af2 <_printf_i+0x15e>
 8010ba4:	2301      	movs	r3, #1
 8010ba6:	4632      	mov	r2, r6
 8010ba8:	4649      	mov	r1, r9
 8010baa:	4640      	mov	r0, r8
 8010bac:	47d0      	blx	sl
 8010bae:	3001      	adds	r0, #1
 8010bb0:	d09d      	beq.n	8010aee <_printf_i+0x15a>
 8010bb2:	3501      	adds	r5, #1
 8010bb4:	68e3      	ldr	r3, [r4, #12]
 8010bb6:	9903      	ldr	r1, [sp, #12]
 8010bb8:	1a5b      	subs	r3, r3, r1
 8010bba:	42ab      	cmp	r3, r5
 8010bbc:	dcf2      	bgt.n	8010ba4 <_printf_i+0x210>
 8010bbe:	e7eb      	b.n	8010b98 <_printf_i+0x204>
 8010bc0:	2500      	movs	r5, #0
 8010bc2:	f104 0619 	add.w	r6, r4, #25
 8010bc6:	e7f5      	b.n	8010bb4 <_printf_i+0x220>
 8010bc8:	080110ec 	.word	0x080110ec
 8010bcc:	080110fd 	.word	0x080110fd

08010bd0 <__swbuf_r>:
 8010bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010bd2:	460e      	mov	r6, r1
 8010bd4:	4614      	mov	r4, r2
 8010bd6:	4605      	mov	r5, r0
 8010bd8:	b118      	cbz	r0, 8010be2 <__swbuf_r+0x12>
 8010bda:	6a03      	ldr	r3, [r0, #32]
 8010bdc:	b90b      	cbnz	r3, 8010be2 <__swbuf_r+0x12>
 8010bde:	f7fe f9a3 	bl	800ef28 <__sinit>
 8010be2:	69a3      	ldr	r3, [r4, #24]
 8010be4:	60a3      	str	r3, [r4, #8]
 8010be6:	89a3      	ldrh	r3, [r4, #12]
 8010be8:	071a      	lsls	r2, r3, #28
 8010bea:	d501      	bpl.n	8010bf0 <__swbuf_r+0x20>
 8010bec:	6923      	ldr	r3, [r4, #16]
 8010bee:	b943      	cbnz	r3, 8010c02 <__swbuf_r+0x32>
 8010bf0:	4621      	mov	r1, r4
 8010bf2:	4628      	mov	r0, r5
 8010bf4:	f000 f82a 	bl	8010c4c <__swsetup_r>
 8010bf8:	b118      	cbz	r0, 8010c02 <__swbuf_r+0x32>
 8010bfa:	f04f 37ff 	mov.w	r7, #4294967295
 8010bfe:	4638      	mov	r0, r7
 8010c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c02:	6823      	ldr	r3, [r4, #0]
 8010c04:	6922      	ldr	r2, [r4, #16]
 8010c06:	1a98      	subs	r0, r3, r2
 8010c08:	6963      	ldr	r3, [r4, #20]
 8010c0a:	b2f6      	uxtb	r6, r6
 8010c0c:	4283      	cmp	r3, r0
 8010c0e:	4637      	mov	r7, r6
 8010c10:	dc05      	bgt.n	8010c1e <__swbuf_r+0x4e>
 8010c12:	4621      	mov	r1, r4
 8010c14:	4628      	mov	r0, r5
 8010c16:	f7ff fc83 	bl	8010520 <_fflush_r>
 8010c1a:	2800      	cmp	r0, #0
 8010c1c:	d1ed      	bne.n	8010bfa <__swbuf_r+0x2a>
 8010c1e:	68a3      	ldr	r3, [r4, #8]
 8010c20:	3b01      	subs	r3, #1
 8010c22:	60a3      	str	r3, [r4, #8]
 8010c24:	6823      	ldr	r3, [r4, #0]
 8010c26:	1c5a      	adds	r2, r3, #1
 8010c28:	6022      	str	r2, [r4, #0]
 8010c2a:	701e      	strb	r6, [r3, #0]
 8010c2c:	6962      	ldr	r2, [r4, #20]
 8010c2e:	1c43      	adds	r3, r0, #1
 8010c30:	429a      	cmp	r2, r3
 8010c32:	d004      	beq.n	8010c3e <__swbuf_r+0x6e>
 8010c34:	89a3      	ldrh	r3, [r4, #12]
 8010c36:	07db      	lsls	r3, r3, #31
 8010c38:	d5e1      	bpl.n	8010bfe <__swbuf_r+0x2e>
 8010c3a:	2e0a      	cmp	r6, #10
 8010c3c:	d1df      	bne.n	8010bfe <__swbuf_r+0x2e>
 8010c3e:	4621      	mov	r1, r4
 8010c40:	4628      	mov	r0, r5
 8010c42:	f7ff fc6d 	bl	8010520 <_fflush_r>
 8010c46:	2800      	cmp	r0, #0
 8010c48:	d0d9      	beq.n	8010bfe <__swbuf_r+0x2e>
 8010c4a:	e7d6      	b.n	8010bfa <__swbuf_r+0x2a>

08010c4c <__swsetup_r>:
 8010c4c:	b538      	push	{r3, r4, r5, lr}
 8010c4e:	4b29      	ldr	r3, [pc, #164]	@ (8010cf4 <__swsetup_r+0xa8>)
 8010c50:	4605      	mov	r5, r0
 8010c52:	6818      	ldr	r0, [r3, #0]
 8010c54:	460c      	mov	r4, r1
 8010c56:	b118      	cbz	r0, 8010c60 <__swsetup_r+0x14>
 8010c58:	6a03      	ldr	r3, [r0, #32]
 8010c5a:	b90b      	cbnz	r3, 8010c60 <__swsetup_r+0x14>
 8010c5c:	f7fe f964 	bl	800ef28 <__sinit>
 8010c60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c64:	0719      	lsls	r1, r3, #28
 8010c66:	d422      	bmi.n	8010cae <__swsetup_r+0x62>
 8010c68:	06da      	lsls	r2, r3, #27
 8010c6a:	d407      	bmi.n	8010c7c <__swsetup_r+0x30>
 8010c6c:	2209      	movs	r2, #9
 8010c6e:	602a      	str	r2, [r5, #0]
 8010c70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010c74:	81a3      	strh	r3, [r4, #12]
 8010c76:	f04f 30ff 	mov.w	r0, #4294967295
 8010c7a:	e033      	b.n	8010ce4 <__swsetup_r+0x98>
 8010c7c:	0758      	lsls	r0, r3, #29
 8010c7e:	d512      	bpl.n	8010ca6 <__swsetup_r+0x5a>
 8010c80:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010c82:	b141      	cbz	r1, 8010c96 <__swsetup_r+0x4a>
 8010c84:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8010c88:	4299      	cmp	r1, r3
 8010c8a:	d002      	beq.n	8010c92 <__swsetup_r+0x46>
 8010c8c:	4628      	mov	r0, r5
 8010c8e:	f7fe fac7 	bl	800f220 <_free_r>
 8010c92:	2300      	movs	r3, #0
 8010c94:	6363      	str	r3, [r4, #52]	@ 0x34
 8010c96:	89a3      	ldrh	r3, [r4, #12]
 8010c98:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8010c9c:	81a3      	strh	r3, [r4, #12]
 8010c9e:	2300      	movs	r3, #0
 8010ca0:	6063      	str	r3, [r4, #4]
 8010ca2:	6923      	ldr	r3, [r4, #16]
 8010ca4:	6023      	str	r3, [r4, #0]
 8010ca6:	89a3      	ldrh	r3, [r4, #12]
 8010ca8:	f043 0308 	orr.w	r3, r3, #8
 8010cac:	81a3      	strh	r3, [r4, #12]
 8010cae:	6923      	ldr	r3, [r4, #16]
 8010cb0:	b94b      	cbnz	r3, 8010cc6 <__swsetup_r+0x7a>
 8010cb2:	89a3      	ldrh	r3, [r4, #12]
 8010cb4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8010cb8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8010cbc:	d003      	beq.n	8010cc6 <__swsetup_r+0x7a>
 8010cbe:	4621      	mov	r1, r4
 8010cc0:	4628      	mov	r0, r5
 8010cc2:	f000 f883 	bl	8010dcc <__smakebuf_r>
 8010cc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010cca:	f013 0201 	ands.w	r2, r3, #1
 8010cce:	d00a      	beq.n	8010ce6 <__swsetup_r+0x9a>
 8010cd0:	2200      	movs	r2, #0
 8010cd2:	60a2      	str	r2, [r4, #8]
 8010cd4:	6962      	ldr	r2, [r4, #20]
 8010cd6:	4252      	negs	r2, r2
 8010cd8:	61a2      	str	r2, [r4, #24]
 8010cda:	6922      	ldr	r2, [r4, #16]
 8010cdc:	b942      	cbnz	r2, 8010cf0 <__swsetup_r+0xa4>
 8010cde:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8010ce2:	d1c5      	bne.n	8010c70 <__swsetup_r+0x24>
 8010ce4:	bd38      	pop	{r3, r4, r5, pc}
 8010ce6:	0799      	lsls	r1, r3, #30
 8010ce8:	bf58      	it	pl
 8010cea:	6962      	ldrpl	r2, [r4, #20]
 8010cec:	60a2      	str	r2, [r4, #8]
 8010cee:	e7f4      	b.n	8010cda <__swsetup_r+0x8e>
 8010cf0:	2000      	movs	r0, #0
 8010cf2:	e7f7      	b.n	8010ce4 <__swsetup_r+0x98>
 8010cf4:	2000018c 	.word	0x2000018c

08010cf8 <_raise_r>:
 8010cf8:	291f      	cmp	r1, #31
 8010cfa:	b538      	push	{r3, r4, r5, lr}
 8010cfc:	4605      	mov	r5, r0
 8010cfe:	460c      	mov	r4, r1
 8010d00:	d904      	bls.n	8010d0c <_raise_r+0x14>
 8010d02:	2316      	movs	r3, #22
 8010d04:	6003      	str	r3, [r0, #0]
 8010d06:	f04f 30ff 	mov.w	r0, #4294967295
 8010d0a:	bd38      	pop	{r3, r4, r5, pc}
 8010d0c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010d0e:	b112      	cbz	r2, 8010d16 <_raise_r+0x1e>
 8010d10:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8010d14:	b94b      	cbnz	r3, 8010d2a <_raise_r+0x32>
 8010d16:	4628      	mov	r0, r5
 8010d18:	f000 f830 	bl	8010d7c <_getpid_r>
 8010d1c:	4622      	mov	r2, r4
 8010d1e:	4601      	mov	r1, r0
 8010d20:	4628      	mov	r0, r5
 8010d22:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010d26:	f000 b817 	b.w	8010d58 <_kill_r>
 8010d2a:	2b01      	cmp	r3, #1
 8010d2c:	d00a      	beq.n	8010d44 <_raise_r+0x4c>
 8010d2e:	1c59      	adds	r1, r3, #1
 8010d30:	d103      	bne.n	8010d3a <_raise_r+0x42>
 8010d32:	2316      	movs	r3, #22
 8010d34:	6003      	str	r3, [r0, #0]
 8010d36:	2001      	movs	r0, #1
 8010d38:	e7e7      	b.n	8010d0a <_raise_r+0x12>
 8010d3a:	2100      	movs	r1, #0
 8010d3c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8010d40:	4620      	mov	r0, r4
 8010d42:	4798      	blx	r3
 8010d44:	2000      	movs	r0, #0
 8010d46:	e7e0      	b.n	8010d0a <_raise_r+0x12>

08010d48 <raise>:
 8010d48:	4b02      	ldr	r3, [pc, #8]	@ (8010d54 <raise+0xc>)
 8010d4a:	4601      	mov	r1, r0
 8010d4c:	6818      	ldr	r0, [r3, #0]
 8010d4e:	f7ff bfd3 	b.w	8010cf8 <_raise_r>
 8010d52:	bf00      	nop
 8010d54:	2000018c 	.word	0x2000018c

08010d58 <_kill_r>:
 8010d58:	b538      	push	{r3, r4, r5, lr}
 8010d5a:	4d07      	ldr	r5, [pc, #28]	@ (8010d78 <_kill_r+0x20>)
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	4604      	mov	r4, r0
 8010d60:	4608      	mov	r0, r1
 8010d62:	4611      	mov	r1, r2
 8010d64:	602b      	str	r3, [r5, #0]
 8010d66:	f7f1 ff8d 	bl	8002c84 <_kill>
 8010d6a:	1c43      	adds	r3, r0, #1
 8010d6c:	d102      	bne.n	8010d74 <_kill_r+0x1c>
 8010d6e:	682b      	ldr	r3, [r5, #0]
 8010d70:	b103      	cbz	r3, 8010d74 <_kill_r+0x1c>
 8010d72:	6023      	str	r3, [r4, #0]
 8010d74:	bd38      	pop	{r3, r4, r5, pc}
 8010d76:	bf00      	nop
 8010d78:	20006d38 	.word	0x20006d38

08010d7c <_getpid_r>:
 8010d7c:	f7f1 bf7a 	b.w	8002c74 <_getpid>

08010d80 <__swhatbuf_r>:
 8010d80:	b570      	push	{r4, r5, r6, lr}
 8010d82:	460c      	mov	r4, r1
 8010d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010d88:	2900      	cmp	r1, #0
 8010d8a:	b096      	sub	sp, #88	@ 0x58
 8010d8c:	4615      	mov	r5, r2
 8010d8e:	461e      	mov	r6, r3
 8010d90:	da0d      	bge.n	8010dae <__swhatbuf_r+0x2e>
 8010d92:	89a3      	ldrh	r3, [r4, #12]
 8010d94:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010d98:	f04f 0100 	mov.w	r1, #0
 8010d9c:	bf14      	ite	ne
 8010d9e:	2340      	movne	r3, #64	@ 0x40
 8010da0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010da4:	2000      	movs	r0, #0
 8010da6:	6031      	str	r1, [r6, #0]
 8010da8:	602b      	str	r3, [r5, #0]
 8010daa:	b016      	add	sp, #88	@ 0x58
 8010dac:	bd70      	pop	{r4, r5, r6, pc}
 8010dae:	466a      	mov	r2, sp
 8010db0:	f000 f848 	bl	8010e44 <_fstat_r>
 8010db4:	2800      	cmp	r0, #0
 8010db6:	dbec      	blt.n	8010d92 <__swhatbuf_r+0x12>
 8010db8:	9901      	ldr	r1, [sp, #4]
 8010dba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8010dbe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010dc2:	4259      	negs	r1, r3
 8010dc4:	4159      	adcs	r1, r3
 8010dc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010dca:	e7eb      	b.n	8010da4 <__swhatbuf_r+0x24>

08010dcc <__smakebuf_r>:
 8010dcc:	898b      	ldrh	r3, [r1, #12]
 8010dce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010dd0:	079d      	lsls	r5, r3, #30
 8010dd2:	4606      	mov	r6, r0
 8010dd4:	460c      	mov	r4, r1
 8010dd6:	d507      	bpl.n	8010de8 <__smakebuf_r+0x1c>
 8010dd8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8010ddc:	6023      	str	r3, [r4, #0]
 8010dde:	6123      	str	r3, [r4, #16]
 8010de0:	2301      	movs	r3, #1
 8010de2:	6163      	str	r3, [r4, #20]
 8010de4:	b003      	add	sp, #12
 8010de6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010de8:	ab01      	add	r3, sp, #4
 8010dea:	466a      	mov	r2, sp
 8010dec:	f7ff ffc8 	bl	8010d80 <__swhatbuf_r>
 8010df0:	9f00      	ldr	r7, [sp, #0]
 8010df2:	4605      	mov	r5, r0
 8010df4:	4639      	mov	r1, r7
 8010df6:	4630      	mov	r0, r6
 8010df8:	f7fe fdb8 	bl	800f96c <_malloc_r>
 8010dfc:	b948      	cbnz	r0, 8010e12 <__smakebuf_r+0x46>
 8010dfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010e02:	059a      	lsls	r2, r3, #22
 8010e04:	d4ee      	bmi.n	8010de4 <__smakebuf_r+0x18>
 8010e06:	f023 0303 	bic.w	r3, r3, #3
 8010e0a:	f043 0302 	orr.w	r3, r3, #2
 8010e0e:	81a3      	strh	r3, [r4, #12]
 8010e10:	e7e2      	b.n	8010dd8 <__smakebuf_r+0xc>
 8010e12:	89a3      	ldrh	r3, [r4, #12]
 8010e14:	6020      	str	r0, [r4, #0]
 8010e16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e1a:	81a3      	strh	r3, [r4, #12]
 8010e1c:	9b01      	ldr	r3, [sp, #4]
 8010e1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010e22:	b15b      	cbz	r3, 8010e3c <__smakebuf_r+0x70>
 8010e24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010e28:	4630      	mov	r0, r6
 8010e2a:	f000 f81d 	bl	8010e68 <_isatty_r>
 8010e2e:	b128      	cbz	r0, 8010e3c <__smakebuf_r+0x70>
 8010e30:	89a3      	ldrh	r3, [r4, #12]
 8010e32:	f023 0303 	bic.w	r3, r3, #3
 8010e36:	f043 0301 	orr.w	r3, r3, #1
 8010e3a:	81a3      	strh	r3, [r4, #12]
 8010e3c:	89a3      	ldrh	r3, [r4, #12]
 8010e3e:	431d      	orrs	r5, r3
 8010e40:	81a5      	strh	r5, [r4, #12]
 8010e42:	e7cf      	b.n	8010de4 <__smakebuf_r+0x18>

08010e44 <_fstat_r>:
 8010e44:	b538      	push	{r3, r4, r5, lr}
 8010e46:	4d07      	ldr	r5, [pc, #28]	@ (8010e64 <_fstat_r+0x20>)
 8010e48:	2300      	movs	r3, #0
 8010e4a:	4604      	mov	r4, r0
 8010e4c:	4608      	mov	r0, r1
 8010e4e:	4611      	mov	r1, r2
 8010e50:	602b      	str	r3, [r5, #0]
 8010e52:	f7f1 ff77 	bl	8002d44 <_fstat>
 8010e56:	1c43      	adds	r3, r0, #1
 8010e58:	d102      	bne.n	8010e60 <_fstat_r+0x1c>
 8010e5a:	682b      	ldr	r3, [r5, #0]
 8010e5c:	b103      	cbz	r3, 8010e60 <_fstat_r+0x1c>
 8010e5e:	6023      	str	r3, [r4, #0]
 8010e60:	bd38      	pop	{r3, r4, r5, pc}
 8010e62:	bf00      	nop
 8010e64:	20006d38 	.word	0x20006d38

08010e68 <_isatty_r>:
 8010e68:	b538      	push	{r3, r4, r5, lr}
 8010e6a:	4d06      	ldr	r5, [pc, #24]	@ (8010e84 <_isatty_r+0x1c>)
 8010e6c:	2300      	movs	r3, #0
 8010e6e:	4604      	mov	r4, r0
 8010e70:	4608      	mov	r0, r1
 8010e72:	602b      	str	r3, [r5, #0]
 8010e74:	f7f1 ff76 	bl	8002d64 <_isatty>
 8010e78:	1c43      	adds	r3, r0, #1
 8010e7a:	d102      	bne.n	8010e82 <_isatty_r+0x1a>
 8010e7c:	682b      	ldr	r3, [r5, #0]
 8010e7e:	b103      	cbz	r3, 8010e82 <_isatty_r+0x1a>
 8010e80:	6023      	str	r3, [r4, #0]
 8010e82:	bd38      	pop	{r3, r4, r5, pc}
 8010e84:	20006d38 	.word	0x20006d38

08010e88 <_init>:
 8010e88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e8a:	bf00      	nop
 8010e8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e8e:	bc08      	pop	{r3}
 8010e90:	469e      	mov	lr, r3
 8010e92:	4770      	bx	lr

08010e94 <_fini>:
 8010e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e96:	bf00      	nop
 8010e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e9a:	bc08      	pop	{r3}
 8010e9c:	469e      	mov	lr, r3
 8010e9e:	4770      	bx	lr
