GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\filter.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_clkdiv\gowin_clkdiv0.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_clkdiv\gowin_clkdiv1.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_dpb\blk_mem_gen_4.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_dpb\display_ram.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_dpb\gowin_dpb0.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_dpb\gowin_dpb1.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_prom\gowin_prom.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_rpll\gowin_rpll0.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_sp\blk_mem_gen_3.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_sp\gowin_sp.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\audio_clock_regeneration_packet.sv'
WARN  (EX2478) : Non-net output port 'clk_audio_counter_wrap' cannot be initialized at declaration in SystemVerilog mode("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\audio_clock_regeneration_packet.sv":13)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\audio_info_frame.sv'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\audio_sample_packet.sv'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\auxiliary_video_information_info_frame.sv'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\hdmi.sv'
WARN  (EX2478) : Non-net output port 'cx' cannot be initialized at declaration in SystemVerilog mode("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\hdmi.sv":81)
WARN  (EX2478) : Non-net output port 'cy' cannot be initialized at declaration in SystemVerilog mode("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\hdmi.sv":82)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_assembler.sv'
WARN  (EX2478) : Non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_assembler.sv":11)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_picker.sv'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\serializer.sv'
WARN  (EX3182) : Initial value of parameter 'VIDEO_RATE' is omitted("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\serializer.sv":7)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\source_product_description_info_frame.sv'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\tmds_channel.sv'
WARN  (EX2478) : Non-net output port 'tmds' cannot be initialized at declaration in SystemVerilog mode("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\tmds_channel.sv":16)
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\top.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\trigger.v'
Analyzing Verilog file 'E:\Documents\FPGA\TRS-IO++PTRS\src\vga.v'
Compiling module 'top'("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":2)
WARN  (EX3780) : Using initial value of 'audio_sample_word' since it is never assigned("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":1124)
Compiling module 'Gowin_rPLL'("E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_rpll\gowin_rpll.v":9)
Compiling module 'filter'("E:\Documents\FPGA\TRS-IO++PTRS\src\filter.v":3)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 6("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":311)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":542)
Compiling module 'trigger'("E:\Documents\FPGA\TRS-IO++PTRS\src\trigger.v":3)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":652)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":660)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":830)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":849)
Compiling module 'Gowin_rPLL0'("E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_rpll\gowin_rpll0.v":9)
Compiling module 'Gowin_CLKDIV0'("E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_clkdiv\gowin_clkdiv0.v":9)
Compiling module 'Gowin_CLKDIV1'("E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_clkdiv\gowin_clkdiv1.v":9)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":1121)
Compiling module 'hdmi(VIDEO_ID_CODE=5,VIDEO_REFRESH_RATE=60,AUDIO_RATE=48000)'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\hdmi.sv":4)
Compiling module 'packet_picker(VIDEO_ID_CODE=5,VIDEO_RATE=40000000.0,IT_CONTENT=1'b1,AUDIO_BIT_WIDTH=16,AUDIO_RATE=48000,VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_picker.sv":4)
Extracting RAM for identifier 'audio_sample_word_buffer'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_picker.sv":80)
Compiling module 'audio_clock_regeneration_packet(VIDEO_RATE=40000000.0,AUDIO_RATE=48000)'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\audio_clock_regeneration_packet.sv":5)
Compiling module 'audio_sample_packet(SAMPLING_FREQUENCY=4'b0010,WORD_LENGTH=4'b0010)'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\audio_sample_packet.sv":8)
WARN  (EX3780) : Using initial value of 'CHANNEL_LEFT' since it is never assigned("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\audio_sample_packet.sv":63)
WARN  (EX3780) : Using initial value of 'CHANNEL_RIGHT' since it is never assigned("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\audio_sample_packet.sv":64)
Compiling module 'auxiliary_video_information_info_frame(IT_CONTENT=1'b1,VIDEO_ID_CODE=32'sb00000000000000000000000000000101)'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\auxiliary_video_information_info_frame.sv":5)
Compiling module 'source_product_description_info_frame(VENDOR_NAME=64'b0101010101101110011010110110111001101111011101110110111000000000,PRODUCT_DESCRIPTION=128'b01000110010100000100011101000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SOURCE_DEVICE_INFORMATION=8'b00000000)'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\source_product_description_info_frame.sv":5)
Compiling module 'audio_info_frame'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\audio_info_frame.sv":5)
WARN  (EX1998) : Net 'headers[255][23]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_picker.sv":29)
WARN  (EX1998) : Net 'subs[255][3][55]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_picker.sv":30)
Compiling module 'packet_assembler'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_assembler.sv":4)
Compiling module 'tmds_channel'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=1)'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\tmds_channel.sv":4)
Compiling module 'tmds_channel(CN=2)'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\tmds_channel.sv":4)
Compiling module 'serializer(VIDEO_RATE=40000000.0)'("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\serializer.sv":4)
Compiling module 'NextZ80'("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":63)
WARN  (EX2664) : Variable 'mux_rdor' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1606)
WARN  (EX2664) : Variable 'mux_rdor' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1607)
WARN  (EX2664) : Variable 'mux_rdor' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1608)
WARN  (EX2664) : Variable 'mux_rdor' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1609)
Compiling module 'Z80Reg'("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1504)
Compiling module 'RAM16X8D_regs'("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1662)
Extracting RAM for identifier 'data'("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1673)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1580)
Compiling module 'RegSelect'("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1632)
Compiling module 'ALU8'("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1725)
Compiling module 'daa'("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1966)
Compiling module 'ALU16'("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":2001)
Compiling module 'Gowin_pROM_M3'("E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_prom\gowin_prom.v":10)
Compiling module 'Gowin_SP_RAM'("E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_sp\gowin_sp.v":9)
Compiling module 'vga'("E:\Documents\FPGA\TRS-IO++PTRS\src\vga.v":5)
Compiling module 'display_ram'("E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_dpb\display_ram.v":9)
Compiling module 'blk_mem_gen_4'("E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_dpb\blk_mem_gen_4.v":9)
Compiling module 'blk_mem_gen_3'("E:\Documents\FPGA\TRS-IO++PTRS\src\gowin_sp\blk_mem_gen_3.v":9)
WARN  (EX1998) : Net 'start_msg' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":344)
WARN  (EX1998) : Net 'douta[7]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":680)
WARN  (EX1998) : Net 'doutb[7]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":687)
WARN  (EX1998) : Net 'xdouta[7]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":814)
WARN  (EX1998) : Net 'xdoutb[7]' does not have a driver("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":884)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "CASS_OUT" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":26)
WARN  (EX0211) : The output port "LED_GREEN" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":41)
WARN  (EX0211) : The output port "LED_RED" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":42)
WARN  (EX0211) : The output port "LED_BLUE" of module "top" has no driver, assigning undriven bits to Z, simulation mismatch possible("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":43)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input VIDEOX is unused("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":35)
WARN  (CV0016) : Input VSYNCX is unused("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":36)
WARN  (CV0016) : Input HSYNCX is unused("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":37)
WARN  (CV0017) : Inout _RAS_N is unused("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":10)
WARN  (CV0017) : Inout _RESET_N is unused("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":13)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "daa" instantiated to "daa_adjust" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\NextZ80CPU.v":1749)
WARN  (NL0002) : The module "trigger" instantiated to "bram_poke_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":896)
WARN  (NL0002) : The module "trigger" instantiated to "brama_read_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":771)
WARN  (NL0002) : The module "trigger" instantiated to "brama_write_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":779)
WARN  (NL0002) : The module "audio_info_frame" instantiated to "audio_info_frame" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_picker.sv":143)
WARN  (NL0002) : The module "audio_sample_packet" instantiated to "audio_sample_packet" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_picker.sv":131)
WARN  (NL0002) : The module "auxiliary_video_information_info_frame" instantiated to "auxiliary_video_information_info_frame" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_picker.sv":137)
WARN  (NL0002) : The module "source_product_description_info_frame" instantiated to "source_product_description_info_frame" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\hdmi\packet_picker.sv":140)
WARN  (NL0002) : The module "filter" instantiated to "io" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":137)
WARN  (NL0002) : The module "filter" instantiated to "mem" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":1238)
WARN  (NL0002) : The module "trigger" instantiated to "pre_ram_access_check_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":613)
WARN  (NL0002) : The module "trigger" instantiated to "le18_wr_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\vga.v":182)
WARN  (NL0002) : The module "trigger" instantiated to "z80_dsp_rd_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\vga.v":95)
WARN  (NL0002) : The module "trigger" instantiated to "z80_dsp_wr_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\vga.v":85)
WARN  (NL0002) : The module "trigger" instantiated to "xram_poke_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":1023)
WARN  (NL0002) : The module "trigger" instantiated to "xrama_read_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":1000)
WARN  (NL0002) : The module "trigger" instantiated to "xrama_write_trigger" is swept in optimizing("E:\Documents\FPGA\TRS-IO++PTRS\src\top.v":1008)
[95%] Generate netlist file "E:\Documents\FPGA\TRS-IO++PTRS\impl\gwsynthesis\TRS-IO++.vg" completed
WARN  (CK3000) : Can't calculate clocks' relationship between: "clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk" and "clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "clk_audio_4" and "clkdiv0/clkdiv_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "clk_wiz_0/rpll_inst/CLKOUT.default_gen_clk" and "z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk"
WARN  (CK3000) : Can't calculate clocks' relationship between: "z80_clkdiv2/clkdiv_inst/CLKOUT.default_gen_clk" and "clkdiv1/clkdiv_inst/CLKOUT.default_gen_clk"
[100%] Generate report file "E:\Documents\FPGA\TRS-IO++PTRS\impl\gwsynthesis\TRS-IO++_syn.rpt.html" completed
GowinSynthesis finish
