ModuleName alu_add
LanguageType Vhdl
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 30
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b8
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 64 ,Y1: 192 ,X2: 368 ,Y2: 192
End
Branches
End
Wire Name: b9
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 64 ,Y1: 224 ,X2: 368 ,Y2: 224
End
Branches
End
Wire Name: b11
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 552 ,Y1: 192 ,X2: 576 ,Y2: 192
End
Branches
End
Wire Name: b12
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 560 ,Y1: 208 ,X2: 576 ,Y2: 208
Edge X1: 560 ,Y1: 208 ,X2: 560 ,Y2: 224
Edge X1: 552 ,Y1: 224 ,X2: 560 ,Y2: 224
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 128 ,X2: 200 ,Y2: 128
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 144 ,X2: 200 ,Y2: 144
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 808 ,Y1: 208 ,X2: 824 ,Y2: 208
End
Branches
End
Wire Name: b10
LV: 31
RV: 0
Width: 32
Edges
Edge X1: 808 ,Y1: 192 ,X2: 824 ,Y2: 192
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 264 ,Y1: 136 ,X2: 336 ,Y2: 136
Edge X1: 336 ,Y1: 136 ,X2: 336 ,Y2: 208
Edge X1: 336 ,Y1: 136 ,X2: 368 ,Y2: 136
Edge X1: 336 ,Y1: 208 ,X2: 336 ,Y2: 240
Edge X1: 336 ,Y1: 208 ,X2: 368 ,Y2: 208
Edge X1: 336 ,Y1: 240 ,X2: 368 ,Y2: 240
End
Branches
End
End
Ports
Port Left: 64 Top: 128 ,Orientation: 0
Portname: En ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 144 ,Orientation: 0
Portname: start ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 64 Top: 192 ,Orientation: 0
Portname: R1 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 64 Top: 224 ,Orientation: 0
Portname: R2 ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 0 ,LV:
31
,Width:
32
,RV:
0
Port Left: 824 Top: 192 ,Orientation: 0
Portname: result ,PortType: std_logic_vector ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
31
,Width:
32
,RV:
0
Port Left: 824 Top: 208 ,Orientation: 0
Portname: Sig_overflow ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 368 Top: 136 ,Orientation: 0
Portname: done_cal ,PortType: std_logic ,LanguageType: Vhdl ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 600 Top: 184
Name: s0
LibraryName: (NoLibraryName)
IpName: adder32bit
SymbolParameters
End
Symbol Left: 392 Top: 184
Name: s1
LibraryName: (NoLibraryName)
IpName: Enable32Bit
SymbolParameters
End
Symbol Left: 392 Top: 216
Name: s2
LibraryName: (NoLibraryName)
IpName: Enable32Bit
SymbolParameters
End
Symbol Left: 200 Top: 120
Name: s3
LibraryName: gtlib
IpName: GT_AND2
SymbolParameters
End
End
Texts
End
Links
End
