
test_spi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008bec  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000ac  20000000  00008bec  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00002d24  200000ac  00008c98  000180ac  2**2
                  ALLOC
  3 .stack        00002000  20002dd0  0000b9bc  000180ac  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000180ac  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  000180d4  2**0
                  CONTENTS, READONLY
  6 .debug_info   0005b1d8  00000000  00000000  0001812f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006833  00000000  00000000  00073307  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000afd0  00000000  00000000  00079b3a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009b8  00000000  00000000  00084b0a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d88  00000000  00000000  000854c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001feae  00000000  00000000  0008624a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001cecc  00000000  00000000  000a60f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0008d915  00000000  00000000  000c2fc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000026d0  00000000  00000000  001508dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
//Include glue file
#include "platform.h"

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
       0:	20004dd0 	.word	0x20004dd0
       4:	000030a1 	.word	0x000030a1
       8:	0000309d 	.word	0x0000309d
       c:	0000309d 	.word	0x0000309d
	...
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      2c:	0000309d 	.word	0x0000309d
	...
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
	
	//zero reading
	volt -= zero_point;
      38:	0000309d 	.word	0x0000309d
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      3c:	0000309d 	.word	0x0000309d

//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
      40:	0000309d 	.word	0x0000309d
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      44:	0000309d 	.word	0x0000309d
inline float	adc_to_g_force(uint16_t adc_value, float zero_point, float volt_per_g)
{
	//lets see, what to do here
	
	//Convert to voltage
	float volt = adc_to_volt(adc_value);
      48:	0000309d 	.word	0x0000309d
	
	//zero reading
	volt -= zero_point;
      4c:	0000058d 	.word	0x0000058d
	
	
	//There is somewhere between 0.3 and 0.306 V per G
	//Divide out reading
	return  volt /volt_per_g;
      50:	00000315 	.word	0x00000315
      54:	0000309d 	.word	0x0000309d
//Do the float math reading from raw values
void recalculate_accelerometer_values(void)
{
	accelerometer.scaled_gforce.x	= adc_to_g_force(accelerometer.raw_values.x, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
	accelerometer.scaled_gforce.y	= adc_to_g_force(accelerometer.raw_values.y, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
	accelerometer.scaled_gforce.z	= adc_to_g_force(accelerometer.raw_values.z, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
      58:	0000309d 	.word	0x0000309d
	//Also add angle
	accelerometer.angle_x = atan( accelerometer.scaled_gforce.y / sqrt( pow(accelerometer.scaled_gforce.x,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      5c:	0000309d 	.word	0x0000309d
      60:	0000309d 	.word	0x0000309d
      64:	00002505 	.word	0x00002505
      68:	00002515 	.word	0x00002515
      6c:	00002525 	.word	0x00002525
      70:	00002535 	.word	0x00002535
	...
      7c:	0000309d 	.word	0x0000309d
      80:	0000309d 	.word	0x0000309d
      84:	0000309d 	.word	0x0000309d
      88:	0000306d 	.word	0x0000306d
      8c:	0000307d 	.word	0x0000307d
      90:	0000308d 	.word	0x0000308d
	...
      9c:	00001c35 	.word	0x00001c35
      a0:	0000309d 	.word	0x0000309d
      a4:	0000309d 	.word	0x0000309d
      a8:	0000309d 	.word	0x0000309d
      ac:	0000309d 	.word	0x0000309d

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	200000ac 	.word	0x200000ac
      d0:	00000000 	.word	0x00000000
      d4:	00008bec 	.word	0x00008bec

000000d8 <frame_dummy>:
	accelerometer.angle_y = atan( accelerometer.scaled_gforce.x / sqrt( pow(accelerometer.scaled_gforce.y,2) + pow(accelerometer.scaled_gforce.z,2)  ) )* 180.0 / PI;
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00008bec 	.word	0x00008bec
     104:	200000b0 	.word	0x200000b0
     108:	00008bec 	.word	0x00008bec
     10c:	00000000 	.word	0x00000000

00000110 <adc_complete_callback>:
     110:	b510      	push	{r4, lr}
     112:	4c14      	ldr	r4, [pc, #80]	; (164 <adc_complete_callback+0x54>)
     114:	7822      	ldrb	r2, [r4, #0]
     116:	4b14      	ldr	r3, [pc, #80]	; (168 <adc_complete_callback+0x58>)
     118:	681b      	ldr	r3, [r3, #0]
     11a:	0092      	lsls	r2, r2, #2
     11c:	4913      	ldr	r1, [pc, #76]	; (16c <adc_complete_callback+0x5c>)
     11e:	8808      	ldrh	r0, [r1, #0]
     120:	58d3      	ldr	r3, [r2, r3]
     122:	4798      	blx	r3
     124:	7820      	ldrb	r0, [r4, #0]
     126:	3001      	adds	r0, #1
     128:	b2c0      	uxtb	r0, r0
     12a:	4b11      	ldr	r3, [pc, #68]	; (170 <adc_complete_callback+0x60>)
     12c:	7819      	ldrb	r1, [r3, #0]
     12e:	4b11      	ldr	r3, [pc, #68]	; (174 <adc_complete_callback+0x64>)
     130:	4798      	blx	r3
     132:	b2c9      	uxtb	r1, r1
     134:	7021      	strb	r1, [r4, #0]
     136:	4b10      	ldr	r3, [pc, #64]	; (178 <adc_complete_callback+0x68>)
     138:	5c59      	ldrb	r1, [r3, r1]
     13a:	4b10      	ldr	r3, [pc, #64]	; (17c <adc_complete_callback+0x6c>)
     13c:	681b      	ldr	r3, [r3, #0]
     13e:	7e5a      	ldrb	r2, [r3, #25]
     140:	b252      	sxtb	r2, r2
     142:	2a00      	cmp	r2, #0
     144:	dbfb      	blt.n	13e <adc_complete_callback+0x2e>
     146:	691a      	ldr	r2, [r3, #16]
     148:	201f      	movs	r0, #31
     14a:	4382      	bics	r2, r0
	
}
     14c:	430a      	orrs	r2, r1
     14e:	611a      	str	r2, [r3, #16]
     150:	7e5a      	ldrb	r2, [r3, #25]
     152:	b252      	sxtb	r2, r2
     154:	2a00      	cmp	r2, #0
     156:	dbfb      	blt.n	150 <adc_complete_callback+0x40>
     158:	4808      	ldr	r0, [pc, #32]	; (17c <adc_complete_callback+0x6c>)
     15a:	4904      	ldr	r1, [pc, #16]	; (16c <adc_complete_callback+0x5c>)
     15c:	2201      	movs	r2, #1
     15e:	4b08      	ldr	r3, [pc, #32]	; (180 <adc_complete_callback+0x70>)
     160:	4798      	blx	r3
     162:	bd10      	pop	{r4, pc}
     164:	200000c8 	.word	0x200000c8
     168:	20000a24 	.word	0x20000a24
     16c:	20000124 	.word	0x20000124
     170:	20000000 	.word	0x20000000
     174:	00005ecd 	.word	0x00005ecd
     178:	00008544 	.word	0x00008544
     17c:	200009e8 	.word	0x200009e8
     180:	00001d05 	.word	0x00001d05

00000184 <configure_adc>:
     184:	b5f0      	push	{r4, r5, r6, r7, lr}
     186:	b08f      	sub	sp, #60	; 0x3c
     188:	1c05      	adds	r5, r0, #0
     18a:	1c0e      	adds	r6, r1, #0
     18c:	ac02      	add	r4, sp, #8
     18e:	1c20      	adds	r0, r4, #0
     190:	4b32      	ldr	r3, [pc, #200]	; (25c <configure_adc+0xd8>)
     192:	4798      	blx	r3
     194:	2300      	movs	r3, #0
     196:	60a3      	str	r3, [r4, #8]
     198:	22e0      	movs	r2, #224	; 0xe0
     19a:	00d2      	lsls	r2, r2, #3
{
	struct adc_config config_adc;
	adc_get_config_defaults(&config_adc);
	
	config_adc.gain_factor = ADC_GAIN_FACTOR_1X;
	config_adc.clock_prescaler = ADC_CLOCK_PRESCALER_DIV512;
     19c:	8062      	strh	r2, [r4, #2]
	//Select reference
	config_adc.reference = ADC_REFCTRL_REFSEL_AREFA;
     19e:	2203      	movs	r2, #3
     1a0:	7062      	strb	r2, [r4, #1]
	config_adc.positive_input = ADC_POSITIVE_INPUT_PIN0;
     1a2:	7323      	strb	r3, [r4, #12]
	config_adc.resolution = ADC_RESOLUTION_16BIT;
     1a4:	2310      	movs	r3, #16
     1a6:	7123      	strb	r3, [r4, #4]
	
	adc_init(&adc_instance, ADC, &config_adc);
     1a8:	4f2d      	ldr	r7, [pc, #180]	; (260 <configure_adc+0xdc>)
     1aa:	1c38      	adds	r0, r7, #0
     1ac:	492d      	ldr	r1, [pc, #180]	; (264 <configure_adc+0xe0>)
     1ae:	1c22      	adds	r2, r4, #0
     1b0:	4b2d      	ldr	r3, [pc, #180]	; (268 <configure_adc+0xe4>)
     1b2:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     1b4:	683b      	ldr	r3, [r7, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1b6:	7e5a      	ldrb	r2, [r3, #25]

	while (adc_is_syncing(module_inst)) {
     1b8:	b252      	sxtb	r2, r2
     1ba:	2a00      	cmp	r2, #0
     1bc:	dbfb      	blt.n	1b6 <configure_adc+0x32>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1be:	2180      	movs	r1, #128	; 0x80
     1c0:	0409      	lsls	r1, r1, #16
     1c2:	4a2a      	ldr	r2, [pc, #168]	; (26c <configure_adc+0xe8>)
     1c4:	6011      	str	r1, [r2, #0]
#	else
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     1c6:	7819      	ldrb	r1, [r3, #0]
     1c8:	2202      	movs	r2, #2
     1ca:	430a      	orrs	r2, r1
     1cc:	701a      	strb	r2, [r3, #0]
	struct adc_module *const module_inst)
{
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;
     1ce:	4b24      	ldr	r3, [pc, #144]	; (260 <configure_adc+0xdc>)
     1d0:	681a      	ldr	r2, [r3, #0]

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     1d2:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     1d4:	b25b      	sxtb	r3, r3
     1d6:	2b00      	cmp	r3, #0
     1d8:	dbfb      	blt.n	1d2 <configure_adc+0x4e>
	
	adc_enable(&adc_instance);
	
	adc_register_callback(&adc_instance, adc_complete_callback, ADC_CALLBACK_READ_BUFFER);
     1da:	4c21      	ldr	r4, [pc, #132]	; (260 <configure_adc+0xdc>)
     1dc:	1c20      	adds	r0, r4, #0
     1de:	4924      	ldr	r1, [pc, #144]	; (270 <configure_adc+0xec>)
     1e0:	2200      	movs	r2, #0
     1e2:	4b24      	ldr	r3, [pc, #144]	; (274 <configure_adc+0xf0>)
     1e4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback_mask |= (1 << callback_type);
     1e6:	7ee2      	ldrb	r2, [r4, #27]
     1e8:	2301      	movs	r3, #1
     1ea:	4313      	orrs	r3, r2
     1ec:	76e3      	strb	r3, [r4, #27]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     1ee:	a901      	add	r1, sp, #4
     1f0:	2200      	movs	r2, #0
     1f2:	704a      	strb	r2, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     1f4:	70ca      	strb	r2, [r1, #3]
	/* Configure the rest of the analog pins */
	struct system_pinmux_config config;
	system_pinmux_get_config_defaults(&config);
	
	/* Analog functions are all on MUX setting B */
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     1f6:	708a      	strb	r2, [r1, #2]
	
	//Set up vref to pin 3
	config.mux_position = MUX_PA03B_DAC_VREFP;
     1f8:	2201      	movs	r2, #1
     1fa:	700a      	strb	r2, [r1, #0]
	system_pinmux_pin_set_config(PIN_PA03, &config);
     1fc:	2003      	movs	r0, #3
     1fe:	4b1e      	ldr	r3, [pc, #120]	; (278 <configure_adc+0xf4>)
     200:	4798      	blx	r3
	
	//Todo: add switch case here for setting up number of channels: check!
	switch(no_channels)
     202:	2d03      	cmp	r5, #3
     204:	d013      	beq.n	22e <configure_adc+0xaa>
     206:	d802      	bhi.n	20e <configure_adc+0x8a>
     208:	2d02      	cmp	r5, #2
     20a:	d016      	beq.n	23a <configure_adc+0xb6>
     20c:	e01b      	b.n	246 <configure_adc+0xc2>
     20e:	2d04      	cmp	r5, #4
     210:	d007      	beq.n	222 <configure_adc+0x9e>
     212:	2d05      	cmp	r5, #5
     214:	d117      	bne.n	246 <configure_adc+0xc2>
	{
		//No breaks
		case 5:
			config.mux_position = MUX_PA07B_ADC_AIN7;
     216:	a901      	add	r1, sp, #4
     218:	2301      	movs	r3, #1
     21a:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     21c:	2004      	movs	r0, #4
     21e:	4b16      	ldr	r3, [pc, #88]	; (278 <configure_adc+0xf4>)
     220:	4798      	blx	r3
		case 4:
			config.mux_position = MUX_PA06B_ADC_AIN6;
     222:	a901      	add	r1, sp, #4
     224:	2301      	movs	r3, #1
     226:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA06, &config);
     228:	2006      	movs	r0, #6
     22a:	4b13      	ldr	r3, [pc, #76]	; (278 <configure_adc+0xf4>)
     22c:	4798      	blx	r3
		case 3:
			config.mux_position = MUX_PA05B_ADC_AIN5;
     22e:	a901      	add	r1, sp, #4
     230:	2301      	movs	r3, #1
     232:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA05, &config);
     234:	2005      	movs	r0, #5
     236:	4b10      	ldr	r3, [pc, #64]	; (278 <configure_adc+0xf4>)
     238:	4798      	blx	r3
		case 2:
			config.mux_position = MUX_PA04B_ADC_AIN4;
     23a:	a901      	add	r1, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	700b      	strb	r3, [r1, #0]
			system_pinmux_pin_set_config(PIN_PA04, &config);
     240:	2004      	movs	r0, #4
     242:	4b0d      	ldr	r3, [pc, #52]	; (278 <configure_adc+0xf4>)
     244:	4798      	blx	r3
			//No extra pins needed
		break;
	}
	
	//Set up callbacks and num channels
	num_channels = no_channels;
     246:	4b0d      	ldr	r3, [pc, #52]	; (27c <configure_adc+0xf8>)
     248:	701d      	strb	r5, [r3, #0]
	callbacks = register_callbacks;
     24a:	4b0d      	ldr	r3, [pc, #52]	; (280 <configure_adc+0xfc>)
     24c:	601e      	str	r6, [r3, #0]
	
	//Start reading
	adc_read_buffer_job(&adc_instance, &adc_val, 1);
     24e:	4804      	ldr	r0, [pc, #16]	; (260 <configure_adc+0xdc>)
     250:	490c      	ldr	r1, [pc, #48]	; (284 <configure_adc+0x100>)
     252:	2201      	movs	r2, #1
     254:	4b0c      	ldr	r3, [pc, #48]	; (288 <configure_adc+0x104>)
     256:	4798      	blx	r3
}
     258:	b00f      	add	sp, #60	; 0x3c
     25a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     25c:	000017b5 	.word	0x000017b5
     260:	200009e8 	.word	0x200009e8
     264:	42004000 	.word	0x42004000
     268:	000017fd 	.word	0x000017fd
     26c:	e000e100 	.word	0xe000e100
     270:	00000111 	.word	0x00000111
     274:	00001cf1 	.word	0x00001cf1
     278:	00002c9d 	.word	0x00002c9d
     27c:	20000000 	.word	0x20000000
     280:	20000a24 	.word	0x20000a24
     284:	20000124 	.word	0x20000124
     288:	00001d05 	.word	0x00001d05

0000028c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     28c:	4b05      	ldr	r3, [pc, #20]	; (2a4 <_extint_enable+0x18>)
     28e:	7819      	ldrb	r1, [r3, #0]
     290:	2202      	movs	r2, #2
     292:	430a      	orrs	r2, r1
     294:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     296:	1c1a      	adds	r2, r3, #0
     298:	7853      	ldrb	r3, [r2, #1]
     29a:	b25b      	sxtb	r3, r3
     29c:	2b00      	cmp	r3, #0
     29e:	dbfb      	blt.n	298 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     2a0:	4770      	bx	lr
     2a2:	46c0      	nop			; (mov r8, r8)
     2a4:	40001800 	.word	0x40001800

000002a8 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
     2a8:	b500      	push	{lr}
     2aa:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     2ac:	4b12      	ldr	r3, [pc, #72]	; (2f8 <_system_extint_init+0x50>)
     2ae:	6999      	ldr	r1, [r3, #24]
     2b0:	2240      	movs	r2, #64	; 0x40
     2b2:	430a      	orrs	r2, r1
     2b4:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     2b6:	a901      	add	r1, sp, #4
     2b8:	2300      	movs	r3, #0
     2ba:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     2bc:	2005      	movs	r0, #5
     2be:	4b0f      	ldr	r3, [pc, #60]	; (2fc <_system_extint_init+0x54>)
     2c0:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
     2c2:	2005      	movs	r0, #5
     2c4:	4b0e      	ldr	r3, [pc, #56]	; (300 <_system_extint_init+0x58>)
     2c6:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     2c8:	4b0e      	ldr	r3, [pc, #56]	; (304 <_system_extint_init+0x5c>)
     2ca:	7819      	ldrb	r1, [r3, #0]
     2cc:	2201      	movs	r2, #1
     2ce:	430a      	orrs	r2, r1
     2d0:	701a      	strb	r2, [r3, #0]
     2d2:	1c1a      	adds	r2, r3, #0
     2d4:	7853      	ldrb	r3, [r2, #1]
     2d6:	b25b      	sxtb	r3, r3
     2d8:	2b00      	cmp	r3, #0
     2da:	dbfb      	blt.n	2d4 <_system_extint_init+0x2c>
     2dc:	4b0a      	ldr	r3, [pc, #40]	; (308 <_system_extint_init+0x60>)
     2de:	1c19      	adds	r1, r3, #0
     2e0:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
     2e2:	2200      	movs	r2, #0
     2e4:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     2e6:	428b      	cmp	r3, r1
     2e8:	d1fc      	bne.n	2e4 <_system_extint_init+0x3c>
     2ea:	2210      	movs	r2, #16
     2ec:	4b07      	ldr	r3, [pc, #28]	; (30c <_system_extint_init+0x64>)
     2ee:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
     2f0:	4b07      	ldr	r3, [pc, #28]	; (310 <_system_extint_init+0x68>)
     2f2:	4798      	blx	r3
}
     2f4:	b003      	add	sp, #12
     2f6:	bd00      	pop	{pc}
     2f8:	40000400 	.word	0x40000400
     2fc:	00002bc1 	.word	0x00002bc1
     300:	00002b35 	.word	0x00002b35
     304:	40001800 	.word	0x40001800
     308:	20000a28 	.word	0x20000a28
     30c:	e000e100 	.word	0xe000e100
     310:	0000028d 	.word	0x0000028d

00000314 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     314:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     316:	2200      	movs	r2, #0
     318:	4b16      	ldr	r3, [pc, #88]	; (374 <EIC_Handler+0x60>)
     31a:	701a      	strb	r2, [r3, #0]
     31c:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     31e:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     320:	4d15      	ldr	r5, [pc, #84]	; (378 <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     322:	4c14      	ldr	r4, [pc, #80]	; (374 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
     324:	2b1f      	cmp	r3, #31
     326:	d910      	bls.n	34a <EIC_Handler+0x36>
     328:	e019      	b.n	35e <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
     32a:	4914      	ldr	r1, [pc, #80]	; (37c <EIC_Handler+0x68>)
     32c:	e000      	b.n	330 <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
     32e:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     330:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     332:	009b      	lsls	r3, r3, #2
     334:	595b      	ldr	r3, [r3, r5]
     336:	2b00      	cmp	r3, #0
     338:	d000      	beq.n	33c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     33a:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     33c:	7823      	ldrb	r3, [r4, #0]
     33e:	3301      	adds	r3, #1
     340:	b2db      	uxtb	r3, r3
     342:	7023      	strb	r3, [r4, #0]
     344:	2b0f      	cmp	r3, #15
     346:	d814      	bhi.n	372 <EIC_Handler+0x5e>
     348:	e7ec      	b.n	324 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     34a:	1c32      	adds	r2, r6, #0
     34c:	401a      	ands	r2, r3
     34e:	2101      	movs	r1, #1
     350:	4091      	lsls	r1, r2
     352:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     354:	4909      	ldr	r1, [pc, #36]	; (37c <EIC_Handler+0x68>)
     356:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     358:	4211      	tst	r1, r2
     35a:	d1e6      	bne.n	32a <EIC_Handler+0x16>
     35c:	e7ee      	b.n	33c <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     35e:	1c32      	adds	r2, r6, #0
     360:	401a      	ands	r2, r3
     362:	2101      	movs	r1, #1
     364:	4091      	lsls	r1, r2
     366:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
     368:	2100      	movs	r1, #0
     36a:	6909      	ldr	r1, [r1, #16]
     36c:	4211      	tst	r1, r2
     36e:	d1de      	bne.n	32e <EIC_Handler+0x1a>
     370:	e7e4      	b.n	33c <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
     372:	bd70      	pop	{r4, r5, r6, pc}
     374:	20000a68 	.word	0x20000a68
     378:	20000a28 	.word	0x20000a28
     37c:	40001800 	.word	0x40001800

00000380 <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     380:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
     382:	88ca      	ldrh	r2, [r1, #6]
     384:	88c3      	ldrh	r3, [r0, #6]
     386:	1ad2      	subs	r2, r2, r3
     388:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     38a:	790c      	ldrb	r4, [r1, #4]
     38c:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
     38e:	794b      	ldrb	r3, [r1, #5]
     390:	059b      	lsls	r3, r3, #22
     392:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     394:	788c      	ldrb	r4, [r1, #2]
     396:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
     398:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
     39a:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
     39c:	7902      	ldrb	r2, [r0, #4]
     39e:	2a00      	cmp	r2, #0
     3a0:	d105      	bne.n	3ae <_rtc_calendar_time_to_register_value+0x2e>
     3a2:	78ca      	ldrb	r2, [r1, #3]
     3a4:	2a00      	cmp	r2, #0
     3a6:	d002      	beq.n	3ae <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
     3a8:	2280      	movs	r2, #128	; 0x80
     3aa:	0252      	lsls	r2, r2, #9
     3ac:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     3ae:	7848      	ldrb	r0, [r1, #1]
     3b0:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     3b2:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
     3b4:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
     3b6:	4318      	orrs	r0, r3

	return register_value;
}
     3b8:	bd10      	pop	{r4, pc}
     3ba:	46c0      	nop			; (mov r8, r8)

000003bc <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
     3bc:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
     3be:	0e8c      	lsrs	r4, r1, #26
     3c0:	88c3      	ldrh	r3, [r0, #6]
     3c2:	18e3      	adds	r3, r4, r3
     3c4:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
     3c6:	018b      	lsls	r3, r1, #6
     3c8:	0f1b      	lsrs	r3, r3, #28
     3ca:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
     3cc:	028b      	lsls	r3, r1, #10
     3ce:	0edb      	lsrs	r3, r3, #27
     3d0:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
     3d2:	7903      	ldrb	r3, [r0, #4]
     3d4:	2b00      	cmp	r3, #0
     3d6:	d003      	beq.n	3e0 <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
     3d8:	03cb      	lsls	r3, r1, #15
     3da:	0edb      	lsrs	r3, r3, #27
     3dc:	7093      	strb	r3, [r2, #2]
     3de:	e005      	b.n	3ec <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     3e0:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
     3e2:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
     3e4:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
     3e6:	03cb      	lsls	r3, r1, #15
     3e8:	0fdb      	lsrs	r3, r3, #31
     3ea:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
     3ec:	050b      	lsls	r3, r1, #20
     3ee:	0e9b      	lsrs	r3, r3, #26
     3f0:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
     3f2:	233f      	movs	r3, #63	; 0x3f
     3f4:	4019      	ands	r1, r3
     3f6:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
     3f8:	bd10      	pop	{r4, pc}
     3fa:	46c0      	nop			; (mov r8, r8)

000003fc <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
     3fc:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     3fe:	6802      	ldr	r2, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     400:	2408      	movs	r4, #8
     402:	2380      	movs	r3, #128	; 0x80
     404:	490b      	ldr	r1, [pc, #44]	; (434 <rtc_calendar_reset+0x38>)
     406:	50cc      	str	r4, [r1, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     408:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     40a:	7a8b      	ldrb	r3, [r1, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     40c:	b25b      	sxtb	r3, r3
     40e:	2b00      	cmp	r3, #0
     410:	dbfb      	blt.n	40a <rtc_calendar_reset+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
     412:	8813      	ldrh	r3, [r2, #0]
     414:	2102      	movs	r1, #2
     416:	438b      	bics	r3, r1
     418:	8013      	strh	r3, [r2, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
     41a:	2300      	movs	r3, #0
     41c:	7403      	strb	r3, [r0, #16]
	module->enabled_callback    = 0;
     41e:	7443      	strb	r3, [r0, #17]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     420:	6801      	ldr	r1, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     422:	7a8b      	ldrb	r3, [r1, #10]
#endif

	while (rtc_calendar_is_syncing(module)) {
     424:	b25b      	sxtb	r3, r3
     426:	2b00      	cmp	r3, #0
     428:	dbfb      	blt.n	422 <rtc_calendar_reset+0x26>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
     42a:	8811      	ldrh	r1, [r2, #0]
     42c:	2301      	movs	r3, #1
     42e:	430b      	orrs	r3, r1
     430:	8013      	strh	r3, [r2, #0]
}
     432:	bd10      	pop	{r4, pc}
     434:	e000e100 	.word	0xe000e100

00000438 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar.
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
     438:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     43a:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
     43c:	4b03      	ldr	r3, [pc, #12]	; (44c <rtc_calendar_set_time+0x14>)
     43e:	4798      	blx	r3
     440:	7aa3      	ldrb	r3, [r4, #10]

	while (rtc_calendar_is_syncing(module)) {
     442:	b25b      	sxtb	r3, r3
     444:	2b00      	cmp	r3, #0
     446:	dbfb      	blt.n	440 <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
     448:	6120      	str	r0, [r4, #16]
}
     44a:	bd10      	pop	{r4, pc}
     44c:	00000381 	.word	0x00000381

00000450 <rtc_calendar_get_time>:
 * \param[out] time  Pointer to value that will be filled with current time.
 */
void rtc_calendar_get_time(
		struct rtc_module *const module,
		struct rtc_calendar_time *const time)
{
     450:	b510      	push	{r4, lr}
     452:	1c0a      	adds	r2, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     454:	6803      	ldr	r3, [r0, #0]

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if (!(module->continuously_update)) {
     456:	7941      	ldrb	r1, [r0, #5]
     458:	2900      	cmp	r1, #0
     45a:	d106      	bne.n	46a <rtc_calendar_get_time+0x1a>
		/* Request read on CLOCK register. */
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;
     45c:	4905      	ldr	r1, [pc, #20]	; (474 <rtc_calendar_get_time+0x24>)
     45e:	8059      	strh	r1, [r3, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     460:	6804      	ldr	r4, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     462:	7aa1      	ldrb	r1, [r4, #10]

		while (rtc_calendar_is_syncing(module)) {
     464:	b249      	sxtb	r1, r1
     466:	2900      	cmp	r1, #0
     468:	dbfb      	blt.n	462 <rtc_calendar_get_time+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value. */
	uint32_t register_value = rtc_module->MODE2.CLOCK.reg;
     46a:	6919      	ldr	r1, [r3, #16]

	/* Convert value to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, time);
     46c:	4b02      	ldr	r3, [pc, #8]	; (478 <rtc_calendar_get_time+0x28>)
     46e:	4798      	blx	r3
}
     470:	bd10      	pop	{r4, pc}
     472:	46c0      	nop			; (mov r8, r8)
     474:	ffff8000 	.word	0xffff8000
     478:	000003bd 	.word	0x000003bd

0000047c <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
     47c:	b570      	push	{r4, r5, r6, lr}
     47e:	1c0e      	adds	r6, r1, #0
     480:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     482:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
     484:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
     486:	2a01      	cmp	r2, #1
     488:	d80d      	bhi.n	4a6 <rtc_calendar_set_alarm+0x2a>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
     48a:	4b08      	ldr	r3, [pc, #32]	; (4ac <rtc_calendar_set_alarm+0x30>)
     48c:	4798      	blx	r3
     48e:	7aab      	ldrb	r3, [r5, #10]

	while (rtc_calendar_is_syncing(module)) {
     490:	b25b      	sxtb	r3, r3
     492:	2b00      	cmp	r3, #0
     494:	dbfb      	blt.n	48e <rtc_calendar_set_alarm+0x12>
     496:	00e4      	lsls	r4, r4, #3
     498:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
     49a:	61a8      	str	r0, [r5, #24]

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     49c:	7a32      	ldrb	r2, [r6, #8]
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
	}
	

	return STATUS_OK;
     49e:	2300      	movs	r3, #0
	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;

	//HAX, set mask to an invalid mask( >= RTC_MODE2_MASK_MASK) to disable writing it and set alarm fast instead!
	//Petter Olofsson
	if (alarm->mask < RTC_MODE2_MASK_MASK)
     4a0:	2a06      	cmp	r2, #6
     4a2:	d800      	bhi.n	4a6 <rtc_calendar_set_alarm+0x2a>
	{
		/* Set alarm mask */
		rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
     4a4:	772a      	strb	r2, [r5, #28]
	}
	

	return STATUS_OK;
}
     4a6:	1c18      	adds	r0, r3, #0
     4a8:	bd70      	pop	{r4, r5, r6, pc}
     4aa:	46c0      	nop			; (mov r8, r8)
     4ac:	00000381 	.word	0x00000381

000004b0 <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
     4b0:	b530      	push	{r4, r5, lr}
     4b2:	b083      	sub	sp, #12
     4b4:	1c04      	adds	r4, r0, #0
     4b6:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
     4b8:	6001      	str	r1, [r0, #0]
     4ba:	4b1c      	ldr	r3, [pc, #112]	; (52c <rtc_calendar_init+0x7c>)
     4bc:	6999      	ldr	r1, [r3, #24]
     4be:	2220      	movs	r2, #32
     4c0:	430a      	orrs	r2, r1
     4c2:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
     4c4:	a901      	add	r1, sp, #4
     4c6:	2302      	movs	r3, #2
     4c8:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
     4ca:	2004      	movs	r0, #4
     4cc:	4b18      	ldr	r3, [pc, #96]	; (530 <rtc_calendar_init+0x80>)
     4ce:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
     4d0:	2004      	movs	r0, #4
     4d2:	4b18      	ldr	r3, [pc, #96]	; (534 <rtc_calendar_init+0x84>)
     4d4:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
     4d6:	1c20      	adds	r0, r4, #0
     4d8:	4b17      	ldr	r3, [pc, #92]	; (538 <rtc_calendar_init+0x88>)
     4da:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
     4dc:	792b      	ldrb	r3, [r5, #4]
     4de:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
     4e0:	78eb      	ldrb	r3, [r5, #3]
     4e2:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
     4e4:	88eb      	ldrh	r3, [r5, #6]
     4e6:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
     4e8:	4b14      	ldr	r3, [pc, #80]	; (53c <rtc_calendar_init+0x8c>)
     4ea:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     4ec:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     4ee:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
     4f0:	7929      	ldrb	r1, [r5, #4]
     4f2:	2900      	cmp	r1, #0
     4f4:	d002      	beq.n	4fc <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
     4f6:	2108      	movs	r1, #8
     4f8:	430a      	orrs	r2, r1
     4fa:	e001      	b.n	500 <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
     4fc:	2148      	movs	r1, #72	; 0x48
     4fe:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
     500:	78a9      	ldrb	r1, [r5, #2]
     502:	2900      	cmp	r1, #0
     504:	d001      	beq.n	50a <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
     506:	2180      	movs	r1, #128	; 0x80
     508:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
     50a:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
     50c:	78ea      	ldrb	r2, [r5, #3]
     50e:	2a00      	cmp	r2, #0
     510:	d004      	beq.n	51c <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
     512:	8859      	ldrh	r1, [r3, #2]
     514:	2280      	movs	r2, #128	; 0x80
     516:	01d2      	lsls	r2, r2, #7
     518:	430a      	orrs	r2, r1
     51a:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
     51c:	1c29      	adds	r1, r5, #0
     51e:	3108      	adds	r1, #8
     520:	1c20      	adds	r0, r4, #0
     522:	2200      	movs	r2, #0
     524:	4b06      	ldr	r3, [pc, #24]	; (540 <rtc_calendar_init+0x90>)
     526:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
     528:	b003      	add	sp, #12
     52a:	bd30      	pop	{r4, r5, pc}
     52c:	40000400 	.word	0x40000400
     530:	00002bc1 	.word	0x00002bc1
     534:	00002b35 	.word	0x00002b35
     538:	000003fd 	.word	0x000003fd
     53c:	20000ac8 	.word	0x20000ac8
     540:	0000047d 	.word	0x0000047d

00000544 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
     544:	2a01      	cmp	r2, #1
     546:	d901      	bls.n	54c <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
     548:	2017      	movs	r0, #23
     54a:	e00a      	b.n	562 <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     54c:	1c93      	adds	r3, r2, #2
     54e:	009b      	lsls	r3, r3, #2
     550:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     552:	7c03      	ldrb	r3, [r0, #16]
     554:	2101      	movs	r1, #1
     556:	4091      	lsls	r1, r2
     558:	1c0a      	adds	r2, r1, #0
     55a:	431a      	orrs	r2, r3
     55c:	b2d2      	uxtb	r2, r2
     55e:	7402      	strb	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
     560:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
     562:	4770      	bx	lr

00000564 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
     564:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     566:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
     568:	2901      	cmp	r1, #1
     56a:	d102      	bne.n	572 <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
     56c:	2280      	movs	r2, #128	; 0x80
     56e:	71da      	strb	r2, [r3, #7]
     570:	e004      	b.n	57c <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
     572:	2201      	movs	r2, #1
     574:	408a      	lsls	r2, r1
     576:	2401      	movs	r4, #1
     578:	4022      	ands	r2, r4
     57a:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     57c:	7c43      	ldrb	r3, [r0, #17]
     57e:	2201      	movs	r2, #1
     580:	408a      	lsls	r2, r1
     582:	1c11      	adds	r1, r2, #0
     584:	4319      	orrs	r1, r3
     586:	b2c9      	uxtb	r1, r1
     588:	7441      	strb	r1, [r0, #17]
}
     58a:	bd10      	pop	{r4, pc}

0000058c <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     58c:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
     58e:	4b0e      	ldr	r3, [pc, #56]	; (5c8 <RTC_Handler+0x3c>)
     590:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
     592:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     594:	7c5a      	ldrb	r2, [r3, #17]
	callback_mask &= module->registered_callback;
     596:	7c19      	ldrb	r1, [r3, #16]
     598:	1c08      	adds	r0, r1, #0
     59a:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
     59c:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
     59e:	79e1      	ldrb	r1, [r4, #7]
     5a0:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
     5a2:	09d1      	lsrs	r1, r2, #7
     5a4:	d006      	beq.n	5b4 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
     5a6:	0781      	lsls	r1, r0, #30
     5a8:	d501      	bpl.n	5ae <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
     5aa:	68db      	ldr	r3, [r3, #12]
     5ac:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
     5ae:	2380      	movs	r3, #128	; 0x80
     5b0:	7223      	strb	r3, [r4, #8]
     5b2:	e007      	b.n	5c4 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
     5b4:	07d1      	lsls	r1, r2, #31
     5b6:	d505      	bpl.n	5c4 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
     5b8:	07c2      	lsls	r2, r0, #31
     5ba:	d501      	bpl.n	5c0 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
     5bc:	689b      	ldr	r3, [r3, #8]
     5be:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
     5c0:	2301      	movs	r3, #1
     5c2:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
     5c4:	bd10      	pop	{r4, pc}
     5c6:	46c0      	nop			; (mov r8, r8)
     5c8:	20000ac8 	.word	0x20000ac8

000005cc <button_init>:
 */ 
#include <asf.h>
#include "button_lib.h"

void button_init(button_lib_t * make_me_normal, uint8_t pin)
{
     5cc:	b530      	push	{r4, r5, lr}
     5ce:	b083      	sub	sp, #12
     5d0:	1c05      	adds	r5, r0, #0
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     5d2:	ab01      	add	r3, sp, #4
     5d4:	2280      	movs	r2, #128	; 0x80
     5d6:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     5d8:	2400      	movs	r4, #0
     5da:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     5dc:	2201      	movs	r2, #1
     5de:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     5e0:	70dc      	strb	r4, [r3, #3]
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	
	make_me_normal->gpio_pin = pin;
     5e2:	7081      	strb	r1, [r0, #2]
	system_pinmux_pin_set_config(make_me_normal->gpio_pin, &config);	//Todo, set this to read from struct
     5e4:	1c08      	adds	r0, r1, #0
     5e6:	1c19      	adds	r1, r3, #0
     5e8:	4b03      	ldr	r3, [pc, #12]	; (5f8 <button_init+0x2c>)
     5ea:	4798      	blx	r3

	make_me_normal->pressed = false;
     5ec:	702c      	strb	r4, [r5, #0]
	make_me_normal->read = false;
     5ee:	706c      	strb	r4, [r5, #1]
	make_me_normal->active_high = false;
     5f0:	72ac      	strb	r4, [r5, #10]
	make_me_normal->button_debounce = false;
     5f2:	80ac      	strh	r4, [r5, #4]
	

}
     5f4:	b003      	add	sp, #12
     5f6:	bd30      	pop	{r4, r5, pc}
     5f8:	00002c9d 	.word	0x00002c9d

000005fc <button_read_button>:

//Read and handle buttonpress
bool button_read_button(button_lib_t * read_me)
{
     5fc:	1c03      	adds	r3, r0, #0
	if (read_me->pressed && !read_me->read)
     5fe:	7800      	ldrb	r0, [r0, #0]
     600:	b2c0      	uxtb	r0, r0
     602:	2800      	cmp	r0, #0
     604:	d006      	beq.n	614 <button_read_button+0x18>
     606:	785a      	ldrb	r2, [r3, #1]
     608:	2a00      	cmp	r2, #0
     60a:	d102      	bne.n	612 <button_read_button+0x16>
	{
		read_me->read = true;
     60c:	2201      	movs	r2, #1
     60e:	705a      	strb	r2, [r3, #1]
		return true;
     610:	e000      	b.n	614 <button_read_button+0x18>
	}
	return false;
     612:	2000      	movs	r0, #0
}
     614:	4770      	bx	lr
     616:	46c0      	nop			; (mov r8, r8)

00000618 <button_handler>:
//Handler for button 
inline void button_handler(button_lib_t * btn_to_read)
{
	//Read button! Handle debounce and scroll
	//Read.?
	if (port_pin_get_input_level(btn_to_read->gpio_pin) == btn_to_read->active_high)
     618:	7883      	ldrb	r3, [r0, #2]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     61a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     61c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     61e:	2900      	cmp	r1, #0
     620:	d103      	bne.n	62a <button_handler+0x12>
		return &(ports[port_index]->Group[group_index]);
     622:	095a      	lsrs	r2, r3, #5
     624:	01d2      	lsls	r2, r2, #7
     626:	4912      	ldr	r1, [pc, #72]	; (670 <button_handler+0x58>)
     628:	1852      	adds	r2, r2, r1
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     62a:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     62c:	211f      	movs	r1, #31
     62e:	400b      	ands	r3, r1
     630:	2101      	movs	r1, #1
     632:	4099      	lsls	r1, r3
     634:	1c0b      	adds	r3, r1, #0

	return (port_base->IN.reg & pin_mask);
     636:	4013      	ands	r3, r2
     638:	1e5a      	subs	r2, r3, #1
     63a:	4193      	sbcs	r3, r2
     63c:	7a82      	ldrb	r2, [r0, #10]
     63e:	429a      	cmp	r2, r3
     640:	d10d      	bne.n	65e <button_handler+0x46>
	{
		btn_to_read->button_debounce++;
     642:	8883      	ldrh	r3, [r0, #4]
     644:	3301      	adds	r3, #1
     646:	b29b      	uxth	r3, r3
     648:	8083      	strh	r3, [r0, #4]
		if (btn_to_read->button_debounce >= 35 && !btn_to_read->pressed)
     64a:	2b22      	cmp	r3, #34	; 0x22
     64c:	d90e      	bls.n	66c <button_handler+0x54>
     64e:	7803      	ldrb	r3, [r0, #0]
     650:	2b00      	cmp	r3, #0
     652:	d10b      	bne.n	66c <button_handler+0x54>
		{
			btn_to_read->pressed = true;
     654:	2301      	movs	r3, #1
     656:	7003      	strb	r3, [r0, #0]
			btn_to_read->read = false;
     658:	2300      	movs	r3, #0
     65a:	7043      	strb	r3, [r0, #1]
     65c:	e006      	b.n	66c <button_handler+0x54>
		}
		
		}else{
		if (btn_to_read->read)
     65e:	7843      	ldrb	r3, [r0, #1]
     660:	2b00      	cmp	r3, #0
     662:	d001      	beq.n	668 <button_handler+0x50>
		{
			btn_to_read->pressed = false;
     664:	2300      	movs	r3, #0
     666:	7003      	strb	r3, [r0, #0]
		}
		btn_to_read->button_debounce = 0;
     668:	2300      	movs	r3, #0
     66a:	8083      	strh	r3, [r0, #4]
	}
     66c:	4770      	bx	lr
     66e:	46c0      	nop			; (mov r8, r8)
     670:	41004400 	.word	0x41004400

00000674 <json_add_variable>:
// 		gprs_send_data_log();
// 	}
}

// Add json variable to string.
void json_add_variable(char *target, uint16_t *target_pos, const char *variable, char *value, uint8_t first) {
     674:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     676:	1c06      	adds	r6, r0, #0
     678:	1c0c      	adds	r4, r1, #0
     67a:	1c17      	adds	r7, r2, #0
     67c:	1c1d      	adds	r5, r3, #0
     67e:	ab06      	add	r3, sp, #24
     680:	781b      	ldrb	r3, [r3, #0]
	
	if(first != 1) {
     682:	2b01      	cmp	r3, #1
     684:	d007      	beq.n	696 <json_add_variable+0x22>
		sprintf((target + (*target_pos)++), ",");
     686:	8808      	ldrh	r0, [r1, #0]
     688:	1c43      	adds	r3, r0, #1
     68a:	800b      	strh	r3, [r1, #0]
     68c:	1830      	adds	r0, r6, r0
     68e:	490f      	ldr	r1, [pc, #60]	; (6cc <json_add_variable+0x58>)
     690:	2202      	movs	r2, #2
     692:	4b0f      	ldr	r3, [pc, #60]	; (6d0 <json_add_variable+0x5c>)
     694:	4798      	blx	r3
	}
	
	sprintf((target + (*target_pos)), "\"%s\":", variable);
     696:	8820      	ldrh	r0, [r4, #0]
     698:	1830      	adds	r0, r6, r0
     69a:	490e      	ldr	r1, [pc, #56]	; (6d4 <json_add_variable+0x60>)
     69c:	1c3a      	adds	r2, r7, #0
     69e:	4b0e      	ldr	r3, [pc, #56]	; (6d8 <json_add_variable+0x64>)
     6a0:	4798      	blx	r3
	*target_pos += 3 + strlen(variable);
     6a2:	1c38      	adds	r0, r7, #0
     6a4:	4b0d      	ldr	r3, [pc, #52]	; (6dc <json_add_variable+0x68>)
     6a6:	4798      	blx	r3
     6a8:	8823      	ldrh	r3, [r4, #0]
     6aa:	3303      	adds	r3, #3
     6ac:	1818      	adds	r0, r3, r0
     6ae:	b280      	uxth	r0, r0
     6b0:	8020      	strh	r0, [r4, #0]
	
	if(value != '\0') {
     6b2:	2d00      	cmp	r5, #0
     6b4:	d009      	beq.n	6ca <json_add_variable+0x56>
		sprintf((target + (*target_pos)), "%s", value);
     6b6:	1830      	adds	r0, r6, r0
     6b8:	1c29      	adds	r1, r5, #0
     6ba:	4b09      	ldr	r3, [pc, #36]	; (6e0 <json_add_variable+0x6c>)
     6bc:	4798      	blx	r3
		*target_pos += strlen(value);
     6be:	1c28      	adds	r0, r5, #0
     6c0:	4b06      	ldr	r3, [pc, #24]	; (6dc <json_add_variable+0x68>)
     6c2:	4798      	blx	r3
     6c4:	8823      	ldrh	r3, [r4, #0]
     6c6:	18c0      	adds	r0, r0, r3
     6c8:	8020      	strh	r0, [r4, #0]
	}

}
     6ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     6cc:	00008548 	.word	0x00008548
     6d0:	00003429 	.word	0x00003429
     6d4:	0000854c 	.word	0x0000854c
     6d8:	00003481 	.word	0x00003481
     6dc:	000034e9 	.word	0x000034e9
     6e0:	000034d9 	.word	0x000034d9

000006e4 <gprs_buf_temp_pull>:
	buf->data.entries[buf->head] = entry;
	buf->head++;
	if(buf->head == buf->len) buf->head = 0;
}

log_entry gprs_buf_temp_pull(gprs_send_buffer *buf) {
     6e4:	b5f0      	push	{r4, r5, r6, r7, lr}
	log_entry entry2 = buf->data.entries[buf->temp_tail];
     6e6:	4a0d      	ldr	r2, [pc, #52]	; (71c <gprs_buf_temp_pull+0x38>)
     6e8:	4694      	mov	ip, r2
     6ea:	5a8c      	ldrh	r4, [r1, r2]
     6ec:	00e2      	lsls	r2, r4, #3
     6ee:	1b12      	subs	r2, r2, r4
     6f0:	0092      	lsls	r2, r2, #2
     6f2:	188a      	adds	r2, r1, r2
     6f4:	3210      	adds	r2, #16
     6f6:	1c03      	adds	r3, r0, #0
     6f8:	cae0      	ldmia	r2!, {r5, r6, r7}
     6fa:	c3e0      	stmia	r3!, {r5, r6, r7}
     6fc:	cae0      	ldmia	r2!, {r5, r6, r7}
     6fe:	c3e0      	stmia	r3!, {r5, r6, r7}
     700:	6812      	ldr	r2, [r2, #0]
     702:	601a      	str	r2, [r3, #0]
	buf->temp_tail++;
     704:	3401      	adds	r4, #1
     706:	b2a4      	uxth	r4, r4
     708:	4662      	mov	r2, ip
     70a:	528c      	strh	r4, [r1, r2]
	if(buf->temp_tail == buf->len) buf->temp_tail = 0;
     70c:	4b04      	ldr	r3, [pc, #16]	; (720 <gprs_buf_temp_pull+0x3c>)
     70e:	5acb      	ldrh	r3, [r1, r3]
     710:	42a3      	cmp	r3, r4
     712:	d102      	bne.n	71a <gprs_buf_temp_pull+0x36>
     714:	2200      	movs	r2, #0
     716:	4663      	mov	r3, ip
     718:	52ca      	strh	r2, [r1, r3]
	
	return entry2;
}
     71a:	bdf0      	pop	{r4, r5, r6, r7, pc}
     71c:	000020e4 	.word	0x000020e4
     720:	000020e0 	.word	0x000020e0

00000724 <gprs_send_data_log>:
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
}

void gprs_send_data_log() {
     724:	b5f0      	push	{r4, r5, r6, r7, lr}
     726:	465f      	mov	r7, fp
     728:	4656      	mov	r6, sl
     72a:	464d      	mov	r5, r9
     72c:	4644      	mov	r4, r8
     72e:	b4f0      	push	{r4, r5, r6, r7}
     730:	4c99      	ldr	r4, [pc, #612]	; (998 <gprs_send_data_log+0x274>)
     732:	44a5      	add	sp, r4
	
	gps_logging_enabled = 0;	//Disable gps request commands, enabled again in post request callback.
     734:	2700      	movs	r7, #0
     736:	4b99      	ldr	r3, [pc, #612]	; (99c <gprs_send_data_log+0x278>)
     738:	701f      	strb	r7, [r3, #0]
	gprs_log_buf.ready = 0;
     73a:	4d99      	ldr	r5, [pc, #612]	; (9a0 <gprs_send_data_log+0x27c>)
     73c:	4b99      	ldr	r3, [pc, #612]	; (9a4 <gprs_send_data_log+0x280>)
     73e:	54ef      	strb	r7, [r5, r3]
/*
	sprintf(tempVar, "\"%s\"", gprs_log_buf.data.date_time);
	json_add_variable(&send_string, &pos, "DateTime", tempVar, 1);
	*/

	memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
     740:	ac1c      	add	r4, sp, #112	; 0x70
     742:	1c20      	adds	r0, r4, #0
     744:	2100      	movs	r1, #0
     746:	4a98      	ldr	r2, [pc, #608]	; (9a8 <gprs_send_data_log+0x284>)
     748:	4b98      	ldr	r3, [pc, #608]	; (9ac <gprs_send_data_log+0x288>)
     74a:	4798      	blx	r3
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
     74c:	2201      	movs	r2, #1
     74e:	4690      	mov	r8, r2
     750:	236e      	movs	r3, #110	; 0x6e
     752:	446b      	add	r3, sp
     754:	801a      	strh	r2, [r3, #0]
     756:	237b      	movs	r3, #123	; 0x7b
     758:	8023      	strh	r3, [r4, #0]

	memset(send_string, '\0', HTTP_PACKAGE_STRING_LENGTH);	//Clear buffer
		
	json_begin_object(send_string, &pos, !i);
	
	sprintf(tempVar, "%d", gprs_log_buf.data.device);
     75a:	68ea      	ldr	r2, [r5, #12]
     75c:	a810      	add	r0, sp, #64	; 0x40
     75e:	4994      	ldr	r1, [pc, #592]	; (9b0 <gprs_send_data_log+0x28c>)
     760:	4b94      	ldr	r3, [pc, #592]	; (9b4 <gprs_send_data_log+0x290>)
     762:	4798      	blx	r3
	json_add_variable(send_string, &pos, "Device", tempVar, 1);
     764:	4642      	mov	r2, r8
     766:	9200      	str	r2, [sp, #0]
     768:	1c20      	adds	r0, r4, #0
     76a:	4669      	mov	r1, sp
     76c:	316e      	adds	r1, #110	; 0x6e
     76e:	4a92      	ldr	r2, [pc, #584]	; (9b8 <gprs_send_data_log+0x294>)
     770:	ab10      	add	r3, sp, #64	; 0x40
     772:	4e92      	ldr	r6, [pc, #584]	; (9bc <gprs_send_data_log+0x298>)
     774:	47b0      	blx	r6
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
     776:	9700      	str	r7, [sp, #0]
     778:	1c20      	adds	r0, r4, #0
     77a:	4669      	mov	r1, sp
     77c:	316e      	adds	r1, #110	; 0x6e
     77e:	4a90      	ldr	r2, [pc, #576]	; (9c0 <gprs_send_data_log+0x29c>)
     780:	2300      	movs	r3, #0
     782:	47b0      	blx	r6

}

static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
     784:	226e      	movs	r2, #110	; 0x6e
     786:	446a      	add	r2, sp
     788:	8810      	ldrh	r0, [r2, #0]
     78a:	1c43      	adds	r3, r0, #1
     78c:	8013      	strh	r3, [r2, #0]
     78e:	1820      	adds	r0, r4, r0
     790:	498c      	ldr	r1, [pc, #560]	; (9c4 <gprs_send_data_log+0x2a0>)
     792:	2202      	movs	r2, #2
     794:	4b8c      	ldr	r3, [pc, #560]	; (9c8 <gprs_send_data_log+0x2a4>)
     796:	4798      	blx	r3
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
     798:	4b8c      	ldr	r3, [pc, #560]	; (9cc <gprs_send_data_log+0x2a8>)
     79a:	5aea      	ldrh	r2, [r5, r3]
     79c:	4b8c      	ldr	r3, [pc, #560]	; (9d0 <gprs_send_data_log+0x2ac>)
     79e:	5aeb      	ldrh	r3, [r5, r3]
     7a0:	b292      	uxth	r2, r2
     7a2:	429a      	cmp	r2, r3
     7a4:	d000      	beq.n	7a8 <gprs_send_data_log+0x84>
     7a6:	e0e6      	b.n	976 <gprs_send_data_log+0x252>
     7a8:	e0aa      	b.n	900 <gprs_send_data_log+0x1dc>
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
     7aa:	a814      	add	r0, sp, #80	; 0x50
     7ac:	497c      	ldr	r1, [pc, #496]	; (9a0 <gprs_send_data_log+0x27c>)
     7ae:	4b89      	ldr	r3, [pc, #548]	; (9d4 <gprs_send_data_log+0x2b0>)
     7b0:	4798      	blx	r3
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
}
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
     7b2:	9e03      	ldr	r6, [sp, #12]
     7b4:	2e00      	cmp	r6, #0
     7b6:	d00a      	beq.n	7ce <gprs_send_data_log+0xaa>
     7b8:	226e      	movs	r2, #110	; 0x6e
     7ba:	446a      	add	r2, sp
     7bc:	8810      	ldrh	r0, [r2, #0]
     7be:	1c43      	adds	r3, r0, #1
     7c0:	8013      	strh	r3, [r2, #0]
     7c2:	aa1c      	add	r2, sp, #112	; 0x70
     7c4:	1810      	adds	r0, r2, r0
     7c6:	4984      	ldr	r1, [pc, #528]	; (9d8 <gprs_send_data_log+0x2b4>)
     7c8:	2202      	movs	r2, #2
     7ca:	4b7f      	ldr	r3, [pc, #508]	; (9c8 <gprs_send_data_log+0x2a4>)
     7cc:	4798      	blx	r3
	sprintf((target + (*target_pos)++), "{");
     7ce:	466f      	mov	r7, sp
     7d0:	376e      	adds	r7, #110	; 0x6e
     7d2:	8838      	ldrh	r0, [r7, #0]
     7d4:	1c43      	adds	r3, r0, #1
     7d6:	803b      	strh	r3, [r7, #0]
     7d8:	ab1c      	add	r3, sp, #112	; 0x70
     7da:	1818      	adds	r0, r3, r0
     7dc:	497f      	ldr	r1, [pc, #508]	; (9dc <gprs_send_data_log+0x2b8>)
     7de:	2202      	movs	r2, #2
     7e0:	4e79      	ldr	r6, [pc, #484]	; (9c8 <gprs_send_data_log+0x2a4>)
     7e2:	47b0      	blx	r6
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
		
		json_begin_object(send_string, &pos, !i);
		
		sprintf(tempVar, "%d", entry.time);
     7e4:	ae14      	add	r6, sp, #80	; 0x50
     7e6:	a810      	add	r0, sp, #64	; 0x40
     7e8:	4651      	mov	r1, sl
     7ea:	9a14      	ldr	r2, [sp, #80]	; 0x50
     7ec:	4d71      	ldr	r5, [pc, #452]	; (9b4 <gprs_send_data_log+0x290>)
     7ee:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "t", tempVar, 1);
     7f0:	2301      	movs	r3, #1
     7f2:	9300      	str	r3, [sp, #0]
     7f4:	a81c      	add	r0, sp, #112	; 0x70
     7f6:	4669      	mov	r1, sp
     7f8:	316e      	adds	r1, #110	; 0x6e
     7fa:	4a79      	ldr	r2, [pc, #484]	; (9e0 <gprs_send_data_log+0x2bc>)
     7fc:	ab10      	add	r3, sp, #64	; 0x40
     7fe:	4c6f      	ldr	r4, [pc, #444]	; (9bc <gprs_send_data_log+0x298>)
     800:	47a0      	blx	r4
		
		sprintf(tempVar, "%.5f", entry.lat);
     802:	4a78      	ldr	r2, [pc, #480]	; (9e4 <gprs_send_data_log+0x2c0>)
     804:	4693      	mov	fp, r2
     806:	4b78      	ldr	r3, [pc, #480]	; (9e8 <gprs_send_data_log+0x2c4>)
     808:	4699      	mov	r9, r3
     80a:	6870      	ldr	r0, [r6, #4]
     80c:	4798      	blx	r3
     80e:	1c02      	adds	r2, r0, #0
     810:	1c0b      	adds	r3, r1, #0
     812:	a810      	add	r0, sp, #64	; 0x40
     814:	4659      	mov	r1, fp
     816:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "la", tempVar, 0);
     818:	2200      	movs	r2, #0
     81a:	4690      	mov	r8, r2
     81c:	9200      	str	r2, [sp, #0]
     81e:	a81c      	add	r0, sp, #112	; 0x70
     820:	4669      	mov	r1, sp
     822:	316e      	adds	r1, #110	; 0x6e
     824:	4a71      	ldr	r2, [pc, #452]	; (9ec <gprs_send_data_log+0x2c8>)
     826:	ab10      	add	r3, sp, #64	; 0x40
     828:	47a0      	blx	r4
		
		sprintf(tempVar, "%.5f", entry.lng);
     82a:	68b0      	ldr	r0, [r6, #8]
     82c:	47c8      	blx	r9
     82e:	1c02      	adds	r2, r0, #0
     830:	1c0b      	adds	r3, r1, #0
     832:	a810      	add	r0, sp, #64	; 0x40
     834:	4659      	mov	r1, fp
     836:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "ln", tempVar, 0);
     838:	4642      	mov	r2, r8
     83a:	9200      	str	r2, [sp, #0]
     83c:	a81c      	add	r0, sp, #112	; 0x70
     83e:	4669      	mov	r1, sp
     840:	316e      	adds	r1, #110	; 0x6e
     842:	4a6b      	ldr	r2, [pc, #428]	; (9f0 <gprs_send_data_log+0x2cc>)
     844:	ab10      	add	r3, sp, #64	; 0x40
     846:	47a0      	blx	r4
		
		sprintf(tempVar, "%.1f", entry.speed);
     848:	4b6a      	ldr	r3, [pc, #424]	; (9f4 <gprs_send_data_log+0x2d0>)
     84a:	469b      	mov	fp, r3
     84c:	68f0      	ldr	r0, [r6, #12]
     84e:	47c8      	blx	r9
     850:	1c02      	adds	r2, r0, #0
     852:	1c0b      	adds	r3, r1, #0
     854:	a810      	add	r0, sp, #64	; 0x40
     856:	4659      	mov	r1, fp
     858:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "s", tempVar, 0);
     85a:	4642      	mov	r2, r8
     85c:	9200      	str	r2, [sp, #0]
     85e:	a81c      	add	r0, sp, #112	; 0x70
     860:	4669      	mov	r1, sp
     862:	316e      	adds	r1, #110	; 0x6e
     864:	4a64      	ldr	r2, [pc, #400]	; (9f8 <gprs_send_data_log+0x2d4>)
     866:	ab10      	add	r3, sp, #64	; 0x40
     868:	47a0      	blx	r4
		
		sprintf(tempVar, "%d", entry.cadence);
     86a:	7c32      	ldrb	r2, [r6, #16]
     86c:	a810      	add	r0, sp, #64	; 0x40
     86e:	4651      	mov	r1, sl
     870:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "c", tempVar, 0);
     872:	4643      	mov	r3, r8
     874:	9300      	str	r3, [sp, #0]
     876:	a81c      	add	r0, sp, #112	; 0x70
     878:	4669      	mov	r1, sp
     87a:	316e      	adds	r1, #110	; 0x6e
     87c:	4a5f      	ldr	r2, [pc, #380]	; (9fc <gprs_send_data_log+0x2d8>)
     87e:	ab10      	add	r3, sp, #64	; 0x40
     880:	47a0      	blx	r4
		
		sprintf(tempVar, "%d", entry.inclination);
     882:	7c72      	ldrb	r2, [r6, #17]
     884:	a810      	add	r0, sp, #64	; 0x40
     886:	4651      	mov	r1, sl
     888:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "i", tempVar, 0);
     88a:	4642      	mov	r2, r8
     88c:	9200      	str	r2, [sp, #0]
     88e:	a81c      	add	r0, sp, #112	; 0x70
     890:	4669      	mov	r1, sp
     892:	316e      	adds	r1, #110	; 0x6e
     894:	4a5a      	ldr	r2, [pc, #360]	; (a00 <gprs_send_data_log+0x2dc>)
     896:	ab10      	add	r3, sp, #64	; 0x40
     898:	47a0      	blx	r4
		
		sprintf(tempVar, "%.1f", entry.g_force);
     89a:	6970      	ldr	r0, [r6, #20]
     89c:	47c8      	blx	r9
     89e:	1c02      	adds	r2, r0, #0
     8a0:	1c0b      	adds	r3, r1, #0
     8a2:	a810      	add	r0, sp, #64	; 0x40
     8a4:	4659      	mov	r1, fp
     8a6:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "g", tempVar, 0);
     8a8:	4643      	mov	r3, r8
     8aa:	9300      	str	r3, [sp, #0]
     8ac:	a81c      	add	r0, sp, #112	; 0x70
     8ae:	4669      	mov	r1, sp
     8b0:	316e      	adds	r1, #110	; 0x6e
     8b2:	4a54      	ldr	r2, [pc, #336]	; (a04 <gprs_send_data_log+0x2e0>)
     8b4:	ab10      	add	r3, sp, #64	; 0x40
     8b6:	47a0      	blx	r4
		
		sprintf(tempVar, "%d", entry.upload_interval);
     8b8:	8b32      	ldrh	r2, [r6, #24]
     8ba:	a810      	add	r0, sp, #64	; 0x40
     8bc:	4651      	mov	r1, sl
     8be:	47a8      	blx	r5
		json_add_variable(send_string, &pos, "f", tempVar, 0);
     8c0:	4646      	mov	r6, r8
     8c2:	9600      	str	r6, [sp, #0]
     8c4:	a81c      	add	r0, sp, #112	; 0x70
     8c6:	4669      	mov	r1, sp
     8c8:	316e      	adds	r1, #110	; 0x6e
     8ca:	4a4f      	ldr	r2, [pc, #316]	; (a08 <gprs_send_data_log+0x2e4>)
     8cc:	ab10      	add	r3, sp, #64	; 0x40
     8ce:	47a0      	blx	r4
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     8d0:	8838      	ldrh	r0, [r7, #0]
     8d2:	1c43      	adds	r3, r0, #1
     8d4:	803b      	strh	r3, [r7, #0]
     8d6:	aa1c      	add	r2, sp, #112	; 0x70
     8d8:	1810      	adds	r0, r2, r0
     8da:	494c      	ldr	r1, [pc, #304]	; (a0c <gprs_send_data_log+0x2e8>)
     8dc:	2202      	movs	r2, #2
     8de:	4e3a      	ldr	r6, [pc, #232]	; (9c8 <gprs_send_data_log+0x2a4>)
     8e0:	47b0      	blx	r6
		sprintf(tempVar, "%d", entry.upload_interval);
		json_add_variable(send_string, &pos, "f", tempVar, 0);
		
		json_close_object(send_string, &pos);
		
		i++;
     8e2:	9b03      	ldr	r3, [sp, #12]
     8e4:	3301      	adds	r3, #1
     8e6:	b2db      	uxtb	r3, r3
     8e8:	9303      	str	r3, [sp, #12]
	
	json_add_variable(send_string, &pos, "Entries", '\0', 0);
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
     8ea:	2b28      	cmp	r3, #40	; 0x28
     8ec:	d008      	beq.n	900 <gprs_send_data_log+0x1dc>
     8ee:	4b2c      	ldr	r3, [pc, #176]	; (9a0 <gprs_send_data_log+0x27c>)
     8f0:	4a36      	ldr	r2, [pc, #216]	; (9cc <gprs_send_data_log+0x2a8>)
     8f2:	5a9a      	ldrh	r2, [r3, r2]
     8f4:	4936      	ldr	r1, [pc, #216]	; (9d0 <gprs_send_data_log+0x2ac>)
     8f6:	5a5b      	ldrh	r3, [r3, r1]
     8f8:	b292      	uxth	r2, r2
     8fa:	429a      	cmp	r2, r3
     8fc:	d000      	beq.n	900 <gprs_send_data_log+0x1dc>
     8fe:	e754      	b.n	7aa <gprs_send_data_log+0x86>
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
     900:	226e      	movs	r2, #110	; 0x6e
     902:	446a      	add	r2, sp
     904:	8814      	ldrh	r4, [r2, #0]
     906:	ab1c      	add	r3, sp, #112	; 0x70
     908:	1918      	adds	r0, r3, r4
     90a:	4941      	ldr	r1, [pc, #260]	; (a10 <gprs_send_data_log+0x2ec>)
     90c:	2202      	movs	r2, #2
     90e:	4d2e      	ldr	r5, [pc, #184]	; (9c8 <gprs_send_data_log+0x2a4>)
     910:	47a8      	blx	r5
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     912:	1ca3      	adds	r3, r4, #2
     914:	266e      	movs	r6, #110	; 0x6e
     916:	446e      	add	r6, sp
     918:	8033      	strh	r3, [r6, #0]
static inline void json_begin_array(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "[");
}
static inline void json_close_array(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "]");
     91a:	1c60      	adds	r0, r4, #1
static inline void json_begin_object(char *target, uint16_t *target_pos, uint8_t first) {
	if(!first) sprintf((target + (*target_pos)++), ",");
	sprintf((target + (*target_pos)++), "{");
}
static inline void json_close_object(char *target, uint16_t *target_pos) {
	sprintf((target + (*target_pos)++), "}");
     91c:	b280      	uxth	r0, r0
     91e:	aa1c      	add	r2, sp, #112	; 0x70
     920:	1810      	adds	r0, r2, r0
     922:	493a      	ldr	r1, [pc, #232]	; (a0c <gprs_send_data_log+0x2e8>)
     924:	2202      	movs	r2, #2
     926:	47a8      	blx	r5
	
	// ONLY FOR DEBUG:
	char *completeString;
	volatile uint16_t len;
	completeString = &send_string;
	len = strlen(completeString);
     928:	a81c      	add	r0, sp, #112	; 0x70
     92a:	4c3a      	ldr	r4, [pc, #232]	; (a14 <gprs_send_data_log+0x2f0>)
     92c:	47a0      	blx	r4
     92e:	b280      	uxth	r0, r0
     930:	466b      	mov	r3, sp
     932:	87d8      	strh	r0, [r3, #62]	; 0x3e
	
	// TODO: Send post request to server:		
	command cmd;
	char cmd_name[25];
		
	sprintf(cmd_name, "AT+HTTPDATA=%d,30000", strlen(send_string));
     934:	a81c      	add	r0, sp, #112	; 0x70
     936:	47a0      	blx	r4
     938:	1c02      	adds	r2, r0, #0
     93a:	a804      	add	r0, sp, #16
     93c:	4936      	ldr	r1, [pc, #216]	; (a18 <gprs_send_data_log+0x2f4>)
     93e:	4b1d      	ldr	r3, [pc, #116]	; (9b4 <gprs_send_data_log+0x290>)
     940:	4798      	blx	r3
	cmd.cmd = cmd_name;
     942:	ab0b      	add	r3, sp, #44	; 0x2c
	cmd.expected_response = "DOWNLOAD";
	cmd.callback_enabled = 0;
     944:	2200      	movs	r2, #0
     946:	721a      	strb	r2, [r3, #8]
		
	sim808_send_command(cmd);
     948:	a804      	add	r0, sp, #16
     94a:	4934      	ldr	r1, [pc, #208]	; (a1c <gprs_send_data_log+0x2f8>)
     94c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
     94e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
     950:	4c33      	ldr	r4, [pc, #204]	; (a20 <gprs_send_data_log+0x2fc>)
     952:	47a0      	blx	r4
	if(sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL)) {
     954:	20fa      	movs	r0, #250	; 0xfa
     956:	0040      	lsls	r0, r0, #1
     958:	4b32      	ldr	r3, [pc, #200]	; (a24 <gprs_send_data_log+0x300>)
     95a:	4798      	blx	r3
     95c:	2800      	cmp	r0, #0
     95e:	d013      	beq.n	988 <gprs_send_data_log+0x264>
		printf(send_string);
     960:	a81c      	add	r0, sp, #112	; 0x70
     962:	4b31      	ldr	r3, [pc, #196]	; (a28 <gprs_send_data_log+0x304>)
     964:	4798      	blx	r3
		last_command.expected_response = "OK";
     966:	4b31      	ldr	r3, [pc, #196]	; (a2c <gprs_send_data_log+0x308>)
     968:	4a31      	ldr	r2, [pc, #196]	; (a30 <gprs_send_data_log+0x30c>)
     96a:	605a      	str	r2, [r3, #4]
		last_command.callback_enabled = 1;
     96c:	2201      	movs	r2, #1
     96e:	721a      	strb	r2, [r3, #8]
		last_command.response_cb = SIM808_response_gprs_send_post_request;
     970:	4a30      	ldr	r2, [pc, #192]	; (a34 <gprs_send_data_log+0x310>)
     972:	60da      	str	r2, [r3, #12]
     974:	e008      	b.n	988 <gprs_send_data_log+0x264>
	
	json_begin_array(send_string, &pos, 1);
	
	while(i < HTTP_PACKAGE_MAX_LOG_ENTRIES && gprs_log_buf.head != gprs_log_buf.temp_tail) {
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
     976:	a814      	add	r0, sp, #80	; 0x50
     978:	4909      	ldr	r1, [pc, #36]	; (9a0 <gprs_send_data_log+0x27c>)
     97a:	4b16      	ldr	r3, [pc, #88]	; (9d4 <gprs_send_data_log+0x2b0>)
     97c:	4798      	blx	r3
	
	char send_string[HTTP_PACKAGE_STRING_LENGTH];
	uint16_t pos = 0;
	log_entry entry;
	char tempVar[15];
	uint8_t i = 0;
     97e:	2600      	movs	r6, #0
     980:	9603      	str	r6, [sp, #12]
		
		entry = gprs_buf_temp_pull(&gprs_log_buf);
		
		json_begin_object(send_string, &pos, !i);
		
		sprintf(tempVar, "%d", entry.time);
     982:	4a0b      	ldr	r2, [pc, #44]	; (9b0 <gprs_send_data_log+0x28c>)
     984:	4692      	mov	sl, r2
     986:	e722      	b.n	7ce <gprs_send_data_log+0xaa>
		last_command.expected_response = "OK";
		last_command.callback_enabled = 1;
		last_command.response_cb = SIM808_response_gprs_send_post_request;
		//sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL);
	}
}
     988:	4b2b      	ldr	r3, [pc, #172]	; (a38 <gprs_send_data_log+0x314>)
     98a:	449d      	add	sp, r3
     98c:	bc3c      	pop	{r2, r3, r4, r5}
     98e:	4690      	mov	r8, r2
     990:	4699      	mov	r9, r3
     992:	46a2      	mov	sl, r4
     994:	46ab      	mov	fp, r5
     996:	bdf0      	pop	{r4, r5, r6, r7, pc}
     998:	fffff294 	.word	0xfffff294
     99c:	20000a6d 	.word	0x20000a6d
     9a0:	20000bf4 	.word	0x20000bf4
     9a4:	000020e8 	.word	0x000020e8
     9a8:	00000cf8 	.word	0x00000cf8
     9ac:	0000343b 	.word	0x0000343b
     9b0:	00008554 	.word	0x00008554
     9b4:	00003481 	.word	0x00003481
     9b8:	00008558 	.word	0x00008558
     9bc:	00000675 	.word	0x00000675
     9c0:	00008560 	.word	0x00008560
     9c4:	00008568 	.word	0x00008568
     9c8:	00003429 	.word	0x00003429
     9cc:	000020e2 	.word	0x000020e2
     9d0:	000020e4 	.word	0x000020e4
     9d4:	000006e5 	.word	0x000006e5
     9d8:	00008548 	.word	0x00008548
     9dc:	0000856c 	.word	0x0000856c
     9e0:	00008570 	.word	0x00008570
     9e4:	00008574 	.word	0x00008574
     9e8:	00008465 	.word	0x00008465
     9ec:	0000857c 	.word	0x0000857c
     9f0:	00008580 	.word	0x00008580
     9f4:	00008584 	.word	0x00008584
     9f8:	0000858c 	.word	0x0000858c
     9fc:	00008590 	.word	0x00008590
     a00:	00008594 	.word	0x00008594
     a04:	00008598 	.word	0x00008598
     a08:	0000859c 	.word	0x0000859c
     a0c:	000085a0 	.word	0x000085a0
     a10:	000085a4 	.word	0x000085a4
     a14:	000034e9 	.word	0x000034e9
     a18:	000085a8 	.word	0x000085a8
     a1c:	000085c0 	.word	0x000085c0
     a20:	00001009 	.word	0x00001009
     a24:	000010ed 	.word	0x000010ed
     a28:	0000344d 	.word	0x0000344d
     a2c:	20000b30 	.word	0x20000b30
     a30:	000085cc 	.word	0x000085cc
     a34:	00000bb9 	.word	0x00000bb9
     a38:	00000d6c 	.word	0x00000d6c

00000a3c <SIM808_handle_data_transfer>:
 */ 
#include "gprs_transfer_packages.h"
#include "platform.h"

// Called in main loop to handle data transfer.
void SIM808_handle_data_transfer() {
     a3c:	b508      	push	{r3, lr}
	
	// Continue sending remaining packages if any.
	if(!gps_logging_enabled && gprs_log_buf.ready) {
     a3e:	4b06      	ldr	r3, [pc, #24]	; (a58 <SIM808_handle_data_transfer+0x1c>)
     a40:	781b      	ldrb	r3, [r3, #0]
     a42:	2b00      	cmp	r3, #0
     a44:	d106      	bne.n	a54 <SIM808_handle_data_transfer+0x18>
     a46:	4b05      	ldr	r3, [pc, #20]	; (a5c <SIM808_handle_data_transfer+0x20>)
     a48:	4a05      	ldr	r2, [pc, #20]	; (a60 <SIM808_handle_data_transfer+0x24>)
     a4a:	5cd3      	ldrb	r3, [r2, r3]
     a4c:	2b00      	cmp	r3, #0
     a4e:	d001      	beq.n	a54 <SIM808_handle_data_transfer+0x18>
		gprs_send_data_log();	
     a50:	4b04      	ldr	r3, [pc, #16]	; (a64 <SIM808_handle_data_transfer+0x28>)
     a52:	4798      	blx	r3
	// TODO: Should be taken care of by an alarm:
// 	if(gps_counter >= 40) {
// 		gps_counter = 0;
// 		gprs_send_data_log();
// 	}
}
     a54:	bd08      	pop	{r3, pc}
     a56:	46c0      	nop			; (mov r8, r8)
     a58:	20000a6d 	.word	0x20000a6d
     a5c:	000020e8 	.word	0x000020e8
     a60:	20000bf4 	.word	0x20000bf4
     a64:	00000725 	.word	0x00000725

00000a68 <run_every_second_platform>:
	volatile uint8_t result = 0;
}
void run_every_second_platform(void)
{
	
}
     a68:	4770      	bx	lr
     a6a:	46c0      	nop			; (mov r8, r8)

00000a6c <init_platform>:

//Init all longboard specifics
void init_platform(void)
{
     a6c:	b510      	push	{r4, lr}
		button_init(&spi_btn,PIN_PA19);
     a6e:	4c06      	ldr	r4, [pc, #24]	; (a88 <init_platform+0x1c>)
     a70:	1c20      	adds	r0, r4, #0
     a72:	2113      	movs	r1, #19
     a74:	4b05      	ldr	r3, [pc, #20]	; (a8c <init_platform+0x20>)
     a76:	4798      	blx	r3
	//	port_pin_set_config(LED_RTC, &pinconf);		//led_usart
	//	port_pin_set_config(LED_ADC, &pinconf);		//led_adc
		
		
		//Config spi_sseg
		configure_spi_master(&spi_btn);
     a78:	1c20      	adds	r0, r4, #0
     a7a:	4b05      	ldr	r3, [pc, #20]	; (a90 <init_platform+0x24>)
     a7c:	4798      	blx	r3
		
		//Set high brightness for now
		sseg_set_display_brightness(255);
     a7e:	20ff      	movs	r0, #255	; 0xff
     a80:	4b04      	ldr	r3, [pc, #16]	; (a94 <init_platform+0x28>)
     a82:	4798      	blx	r3
		
}
     a84:	bd10      	pop	{r4, pc}
     a86:	46c0      	nop			; (mov r8, r8)
     a88:	20000964 	.word	0x20000964
     a8c:	000005cd 	.word	0x000005cd
     a90:	0000158d 	.word	0x0000158d
     a94:	00001481 	.word	0x00001481

00000a98 <background_service_platform>:

//Update screen and buttons
void background_service_platform(void)
{
     a98:	b510      	push	{r4, lr}
     a9a:	b082      	sub	sp, #8
		//Read buttons
		button_handler(&spi_btn);
     a9c:	4c09      	ldr	r4, [pc, #36]	; (ac4 <background_service_platform+0x2c>)
     a9e:	1c20      	adds	r0, r4, #0
     aa0:	4b09      	ldr	r3, [pc, #36]	; (ac8 <background_service_platform+0x30>)
     aa2:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     aa4:	a901      	add	r1, sp, #4
     aa6:	2300      	movs	r3, #0
     aa8:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     aaa:	2201      	movs	r2, #1
     aac:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
     aae:	70cb      	strb	r3, [r1, #3]
		
		//Reactivate for spi
		struct system_pinmux_config config;
		system_pinmux_get_config_defaults(&config);
		
		config.mux_position = MUX_PA19C_SERCOM1_PAD3;
     ab0:	2302      	movs	r3, #2
     ab2:	700b      	strb	r3, [r1, #0]
		
		system_pinmux_pin_set_config(spi_btn.gpio_pin, &config);
     ab4:	78a0      	ldrb	r0, [r4, #2]
     ab6:	b2c0      	uxtb	r0, r0
     ab8:	4b04      	ldr	r3, [pc, #16]	; (acc <background_service_platform+0x34>)
     aba:	4798      	blx	r3
		
		sseg_update_display();
     abc:	4b04      	ldr	r3, [pc, #16]	; (ad0 <background_service_platform+0x38>)
     abe:	4798      	blx	r3
}
     ac0:	b002      	add	sp, #8
     ac2:	bd10      	pop	{r4, pc}
     ac4:	20000964 	.word	0x20000964
     ac8:	00000619 	.word	0x00000619
     acc:	00002c9d 	.word	0x00002c9d
     ad0:	0000148d 	.word	0x0000148d

00000ad4 <main_platform>:

//Main loop for longboard specifics
void main_platform(void)
{
     ad4:	b500      	push	{lr}
     ad6:	b083      	sub	sp, #12
	//what value we are displaying
	static uint8_t disp_val = 0;
	//Soft blink led
	static uint8_t led_ramp = 4, led_inc = 0;

	if (led_inc)
     ad8:	4b2f      	ldr	r3, [pc, #188]	; (b98 <main_platform+0xc4>)
     ada:	781b      	ldrb	r3, [r3, #0]
     adc:	2b00      	cmp	r3, #0
     ade:	d004      	beq.n	aea <main_platform+0x16>
	{
		led_ramp = led_ramp << 1;
     ae0:	4a2e      	ldr	r2, [pc, #184]	; (b9c <main_platform+0xc8>)
     ae2:	7811      	ldrb	r1, [r2, #0]
     ae4:	0049      	lsls	r1, r1, #1
     ae6:	7011      	strb	r1, [r2, #0]
     ae8:	e003      	b.n	af2 <main_platform+0x1e>
		}else{
		led_ramp = led_ramp >> 1;
     aea:	4a2c      	ldr	r2, [pc, #176]	; (b9c <main_platform+0xc8>)
     aec:	7811      	ldrb	r1, [r2, #0]
     aee:	0849      	lsrs	r1, r1, #1
     af0:	7011      	strb	r1, [r2, #0]
	}

	if ((led_ramp <= 1) || (led_ramp >= 128))
     af2:	4a2a      	ldr	r2, [pc, #168]	; (b9c <main_platform+0xc8>)
     af4:	7812      	ldrb	r2, [r2, #0]
     af6:	3a02      	subs	r2, #2
     af8:	2a7d      	cmp	r2, #125	; 0x7d
     afa:	d902      	bls.n	b02 <main_platform+0x2e>
	{
		led_inc ^= 0xFF;
     afc:	43db      	mvns	r3, r3
     afe:	4a26      	ldr	r2, [pc, #152]	; (b98 <main_platform+0xc4>)
     b00:	7013      	strb	r3, [r2, #0]
	}

	if (button_read_button(&spi_btn))
     b02:	4827      	ldr	r0, [pc, #156]	; (ba0 <main_platform+0xcc>)
     b04:	4b27      	ldr	r3, [pc, #156]	; (ba4 <main_platform+0xd0>)
     b06:	4798      	blx	r3
     b08:	2800      	cmp	r0, #0
     b0a:	d005      	beq.n	b18 <main_platform+0x44>
	{
		disp_val++;
		disp_val %= 4;
     b0c:	4b26      	ldr	r3, [pc, #152]	; (ba8 <main_platform+0xd4>)
		led_inc ^= 0xFF;
	}

	if (button_read_button(&spi_btn))
	{
		disp_val++;
     b0e:	781a      	ldrb	r2, [r3, #0]
     b10:	3201      	adds	r2, #1
		disp_val %= 4;
     b12:	2103      	movs	r1, #3
     b14:	400a      	ands	r2, r1
     b16:	701a      	strb	r2, [r3, #0]
	}
	RGB_LED_t blink;
	switch(disp_val)
     b18:	4b23      	ldr	r3, [pc, #140]	; (ba8 <main_platform+0xd4>)
     b1a:	781b      	ldrb	r3, [r3, #0]
     b1c:	2b01      	cmp	r3, #1
     b1e:	d012      	beq.n	b46 <main_platform+0x72>
     b20:	2b00      	cmp	r3, #0
     b22:	d004      	beq.n	b2e <main_platform+0x5a>
     b24:	2b02      	cmp	r3, #2
     b26:	d01a      	beq.n	b5e <main_platform+0x8a>
     b28:	2b03      	cmp	r3, #3
     b2a:	d024      	beq.n	b76 <main_platform+0xa2>
     b2c:	e02e      	b.n	b8c <main_platform+0xb8>
	{
		case 0:
		set_seg_disp_num(accelerometer.scaled_gforce.x);
     b2e:	4b1f      	ldr	r3, [pc, #124]	; (bac <main_platform+0xd8>)
     b30:	6898      	ldr	r0, [r3, #8]
     b32:	4b1f      	ldr	r3, [pc, #124]	; (bb0 <main_platform+0xdc>)
     b34:	4798      	blx	r3
		blink.blue_set = 0;
     b36:	ab01      	add	r3, sp, #4
     b38:	2200      	movs	r2, #0
     b3a:	709a      	strb	r2, [r3, #2]
		blink.red_set = 0;
     b3c:	701a      	strb	r2, [r3, #0]
		blink.green_set = led_ramp;
     b3e:	4a17      	ldr	r2, [pc, #92]	; (b9c <main_platform+0xc8>)
     b40:	7812      	ldrb	r2, [r2, #0]
     b42:	705a      	strb	r2, [r3, #1]
		break;
     b44:	e022      	b.n	b8c <main_platform+0xb8>
		case 1:
		set_seg_disp_num(accelerometer.scaled_gforce.y);
     b46:	4b19      	ldr	r3, [pc, #100]	; (bac <main_platform+0xd8>)
     b48:	68d8      	ldr	r0, [r3, #12]
     b4a:	4b19      	ldr	r3, [pc, #100]	; (bb0 <main_platform+0xdc>)
     b4c:	4798      	blx	r3
		blink.blue_set = 0;
     b4e:	ab01      	add	r3, sp, #4
     b50:	2200      	movs	r2, #0
     b52:	709a      	strb	r2, [r3, #2]
		blink.red_set = led_ramp;
     b54:	4a11      	ldr	r2, [pc, #68]	; (b9c <main_platform+0xc8>)
     b56:	7812      	ldrb	r2, [r2, #0]
     b58:	701a      	strb	r2, [r3, #0]
		blink.green_set = led_ramp;
     b5a:	705a      	strb	r2, [r3, #1]
		break;
     b5c:	e016      	b.n	b8c <main_platform+0xb8>
		case 2:
		set_seg_disp_num(accelerometer.scaled_gforce.z);
     b5e:	4b13      	ldr	r3, [pc, #76]	; (bac <main_platform+0xd8>)
     b60:	6918      	ldr	r0, [r3, #16]
     b62:	4b13      	ldr	r3, [pc, #76]	; (bb0 <main_platform+0xdc>)
     b64:	4798      	blx	r3
		blink.blue_set = 0;
     b66:	ab01      	add	r3, sp, #4
     b68:	2200      	movs	r2, #0
     b6a:	709a      	strb	r2, [r3, #2]
		blink.red_set = led_ramp;
     b6c:	490b      	ldr	r1, [pc, #44]	; (b9c <main_platform+0xc8>)
     b6e:	7809      	ldrb	r1, [r1, #0]
     b70:	7019      	strb	r1, [r3, #0]
		blink.green_set = 0;
     b72:	705a      	strb	r2, [r3, #1]
		break;
     b74:	e00a      	b.n	b8c <main_platform+0xb8>
		case 3:
		set_seg_disp_num(accelerometer.angle_x);
     b76:	4b0d      	ldr	r3, [pc, #52]	; (bac <main_platform+0xd8>)
     b78:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
     b7a:	4b0d      	ldr	r3, [pc, #52]	; (bb0 <main_platform+0xdc>)
     b7c:	4798      	blx	r3
		blink.blue_set = led_ramp;
     b7e:	ab01      	add	r3, sp, #4
     b80:	4a06      	ldr	r2, [pc, #24]	; (b9c <main_platform+0xc8>)
     b82:	7812      	ldrb	r2, [r2, #0]
     b84:	709a      	strb	r2, [r3, #2]
		blink.red_set = 0;
     b86:	2200      	movs	r2, #0
     b88:	701a      	strb	r2, [r3, #0]
		blink.green_set = 0;
     b8a:	705a      	strb	r2, [r3, #1]
		break;
	
	}
	set_disp_led(blink);
     b8c:	9801      	ldr	r0, [sp, #4]
     b8e:	4b09      	ldr	r3, [pc, #36]	; (bb4 <main_platform+0xe0>)
     b90:	4798      	blx	r3

	//printf("X: %.3f Y: %.3f Z: %.3f", accelerometer.scaled_gforce.x, accelerometer.scaled_gforce.y, accelerometer.scaled_gforce.z);
	//printf("\n\r");

	//port_pin_set_output_level(LED_SYS, false);
}
     b92:	b003      	add	sp, #12
     b94:	bd00      	pop	{pc}
     b96:	46c0      	nop			; (mov r8, r8)
     b98:	200000c9 	.word	0x200000c9
     b9c:	20000001 	.word	0x20000001
     ba0:	20000964 	.word	0x20000964
     ba4:	000005fd 	.word	0x000005fd
     ba8:	200000ca 	.word	0x200000ca
     bac:	20000528 	.word	0x20000528
     bb0:	000011a9 	.word	0x000011a9
     bb4:	00001191 	.word	0x00001191

00000bb8 <SIM808_response_gprs_send_post_request>:
 *  Author: jiut0001
 */ 
#include "response_actions.h"

// Send previously added JSON POST data to web server.
void SIM808_response_gprs_send_post_request(volatile uint8_t success, volatile char *cmd) {
     bb8:	b510      	push	{r4, lr}
     bba:	b084      	sub	sp, #16
     bbc:	466b      	mov	r3, sp
     bbe:	71d8      	strb	r0, [r3, #7]
     bc0:	3307      	adds	r3, #7
	if(success == 1) {
     bc2:	781b      	ldrb	r3, [r3, #0]
     bc4:	2b01      	cmp	r3, #1
     bc6:	d111      	bne.n	bec <SIM808_response_gprs_send_post_request+0x34>
		sim808_send_command(CMD_GPRS_POST_REQ);	
     bc8:	4b09      	ldr	r3, [pc, #36]	; (bf0 <SIM808_response_gprs_send_post_request+0x38>)
     bca:	6818      	ldr	r0, [r3, #0]
     bcc:	6859      	ldr	r1, [r3, #4]
     bce:	689a      	ldr	r2, [r3, #8]
     bd0:	68db      	ldr	r3, [r3, #12]
     bd2:	4c08      	ldr	r4, [pc, #32]	; (bf4 <SIM808_response_gprs_send_post_request+0x3c>)
     bd4:	47a0      	blx	r4
		volatile uint8_t res = sim808_parse_response_wait(SIM808_RECEIVE_DELAY_NORMAL); // Perhaps make asynchronous.
     bd6:	20fa      	movs	r0, #250	; 0xfa
     bd8:	0040      	lsls	r0, r0, #1
     bda:	4b07      	ldr	r3, [pc, #28]	; (bf8 <SIM808_response_gprs_send_post_request+0x40>)
     bdc:	4798      	blx	r3
     bde:	466b      	mov	r3, sp
     be0:	73d8      	strb	r0, [r3, #15]
		last_command.callback_enabled = 1;
     be2:	4b06      	ldr	r3, [pc, #24]	; (bfc <SIM808_response_gprs_send_post_request+0x44>)
     be4:	2201      	movs	r2, #1
     be6:	721a      	strb	r2, [r3, #8]
		last_command.expected_response = "+HTTPACTION";
     be8:	4a05      	ldr	r2, [pc, #20]	; (c00 <SIM808_response_gprs_send_post_request+0x48>)
     bea:	605a      	str	r2, [r3, #4]
	}
}
     bec:	b004      	add	sp, #16
     bee:	bd10      	pop	{r4, pc}
     bf0:	20000be4 	.word	0x20000be4
     bf4:	00001009 	.word	0x00001009
     bf8:	000010ed 	.word	0x000010ed
     bfc:	20000b30 	.word	0x20000b30
     c00:	000085d0 	.word	0x000085d0

00000c04 <rtc_lib_soft_alarm_handler>:
	return false;
}
//handle soft alarms! This should be registered as alarm 0
//This could also be added as an invisible extension to the normal alarms
static void rtc_lib_soft_alarm_handler(void)
{
     c04:	b5f0      	push	{r4, r5, r6, r7, lr}
     c06:	465f      	mov	r7, fp
     c08:	4656      	mov	r6, sl
     c0a:	464d      	mov	r5, r9
     c0c:	4644      	mov	r4, r8
     c0e:	b4f0      	push	{r4, r5, r6, r7}
     c10:	b085      	sub	sp, #20
	soft_alarm_t * curr_alarm = soft_alarm_conf;
	//Get current time
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
     c12:	482c      	ldr	r0, [pc, #176]	; (cc4 <rtc_lib_soft_alarm_handler+0xc0>)
     c14:	a902      	add	r1, sp, #8
     c16:	4b2c      	ldr	r3, [pc, #176]	; (cc8 <rtc_lib_soft_alarm_handler+0xc4>)
     c18:	4798      	blx	r3
	//Loop through soft alarms
	while(curr_alarm->alarm_settings.active)
     c1a:	4b2c      	ldr	r3, [pc, #176]	; (ccc <rtc_lib_soft_alarm_handler+0xc8>)
     c1c:	7a1b      	ldrb	r3, [r3, #8]
     c1e:	2b00      	cmp	r3, #0
     c20:	d048      	beq.n	cb4 <rtc_lib_soft_alarm_handler+0xb0>
     c22:	4c2b      	ldr	r4, [pc, #172]	; (cd0 <rtc_lib_soft_alarm_handler+0xcc>)
}
//handle soft alarms! This should be registered as alarm 0
//This could also be added as an invisible extension to the normal alarms
static void rtc_lib_soft_alarm_handler(void)
{
	soft_alarm_t * curr_alarm = soft_alarm_conf;
     c24:	1c25      	adds	r5, r4, #0
     c26:	3d0e      	subs	r5, #14
		time->hour %= 24;
}
static inline bool rtc_lib_compare_time(struct rtc_calendar_time* time1, struct rtc_calendar_time* time2)
{
	//Normalize am/pm
	time1->hour %= 12;
     c28:	4f2a      	ldr	r7, [pc, #168]	; (cd4 <rtc_lib_soft_alarm_handler+0xd0>)
     c2a:	466a      	mov	r2, sp
     c2c:	7a90      	ldrb	r0, [r2, #10]
     c2e:	210c      	movs	r1, #12
     c30:	47b8      	blx	r7
     c32:	b2ce      	uxtb	r6, r1
     c34:	466b      	mov	r3, sp
     c36:	729e      	strb	r6, [r3, #10]
     c38:	46a1      	mov	r9, r4
	time2->hour %= 12;	
     c3a:	7820      	ldrb	r0, [r4, #0]
     c3c:	210c      	movs	r1, #12
     c3e:	47b8      	blx	r7
     c40:	b2c9      	uxtb	r1, r1
     c42:	7021      	strb	r1, [r4, #0]
	
	if ((time1->second == time2->second) &&
     c44:	4668      	mov	r0, sp
     c46:	7a03      	ldrb	r3, [r0, #8]
     c48:	1ea2      	subs	r2, r4, #2
     c4a:	4690      	mov	r8, r2
     c4c:	7812      	ldrb	r2, [r2, #0]
     c4e:	429a      	cmp	r2, r3
     c50:	d10b      	bne.n	c6a <rtc_lib_soft_alarm_handler+0x66>
     c52:	428e      	cmp	r6, r1
     c54:	d109      	bne.n	c6a <rtc_lib_soft_alarm_handler+0x66>
     c56:	2001      	movs	r0, #1
     c58:	4240      	negs	r0, r0
     c5a:	4682      	mov	sl, r0
     c5c:	44ca      	add	sl, r9
		(time1->hour == time2->hour) &&
     c5e:	466a      	mov	r2, sp
     c60:	7a51      	ldrb	r1, [r2, #9]
     c62:	4650      	mov	r0, sl
     c64:	7802      	ldrb	r2, [r0, #0]
     c66:	4291      	cmp	r1, r2
     c68:	d005      	beq.n	c76 <rtc_lib_soft_alarm_handler+0x72>
			//Alarm has gone off, handle!
			rtc_lib_update_alarm_time(&curr_alarm->next_alarm, curr_alarm->alarm_settings);
			curr_alarm->alarm_settings.external_callback_func();
		}
		//Move on to the next one
		curr_alarm++;
     c6a:	3514      	adds	r5, #20
     c6c:	3414      	adds	r4, #20
	soft_alarm_t * curr_alarm = soft_alarm_conf;
	//Get current time
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
	//Loop through soft alarms
	while(curr_alarm->alarm_settings.active)
     c6e:	7a2b      	ldrb	r3, [r5, #8]
     c70:	2b00      	cmp	r3, #0
     c72:	d1da      	bne.n	c2a <rtc_lib_soft_alarm_handler+0x26>
     c74:	e01e      	b.n	cb4 <rtc_lib_soft_alarm_handler+0xb0>
     c76:	786a      	ldrb	r2, [r5, #1]
     c78:	4693      	mov	fp, r2
     c7a:	78a8      	ldrb	r0, [r5, #2]
     c7c:	9001      	str	r0, [sp, #4]

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
     c7e:	7828      	ldrb	r0, [r5, #0]
     c80:	181b      	adds	r3, r3, r0
		time->second %= 60;
     c82:	b2d8      	uxtb	r0, r3
     c84:	213c      	movs	r1, #60	; 0x3c
     c86:	4a13      	ldr	r2, [pc, #76]	; (cd4 <rtc_lib_soft_alarm_handler+0xd0>)
     c88:	4790      	blx	r2
     c8a:	4643      	mov	r3, r8
     c8c:	7019      	strb	r1, [r3, #0]
		time->minute += active_alarm.alarm_interval_min;
     c8e:	4652      	mov	r2, sl
     c90:	7810      	ldrb	r0, [r2, #0]
     c92:	4458      	add	r0, fp
		time->minute %= 60;
     c94:	b2c0      	uxtb	r0, r0
     c96:	213c      	movs	r1, #60	; 0x3c
     c98:	4b0e      	ldr	r3, [pc, #56]	; (cd4 <rtc_lib_soft_alarm_handler+0xd0>)
     c9a:	4798      	blx	r3
     c9c:	4650      	mov	r0, sl
     c9e:	7001      	strb	r1, [r0, #0]
		time->hour += active_alarm.alarm_interval_hour;
     ca0:	9a01      	ldr	r2, [sp, #4]
     ca2:	18b0      	adds	r0, r6, r2
		time->hour %= 24;
     ca4:	b2c0      	uxtb	r0, r0
     ca6:	2118      	movs	r1, #24
     ca8:	4b0a      	ldr	r3, [pc, #40]	; (cd4 <rtc_lib_soft_alarm_handler+0xd0>)
     caa:	4798      	blx	r3
     cac:	7021      	strb	r1, [r4, #0]
	{
		if (rtc_lib_compare_time(&now, &curr_alarm->next_alarm))
		{
			//Alarm has gone off, handle!
			rtc_lib_update_alarm_time(&curr_alarm->next_alarm, curr_alarm->alarm_settings);
			curr_alarm->alarm_settings.external_callback_func();
     cae:	686a      	ldr	r2, [r5, #4]
     cb0:	4790      	blx	r2
     cb2:	e7da      	b.n	c6a <rtc_lib_soft_alarm_handler+0x66>
		}
		//Move on to the next one
		curr_alarm++;
	}
	
}
     cb4:	b005      	add	sp, #20
     cb6:	bc3c      	pop	{r2, r3, r4, r5}
     cb8:	4690      	mov	r8, r2
     cba:	4699      	mov	r9, r3
     cbc:	46a2      	mov	sl, r4
     cbe:	46ab      	mov	fp, r5
     cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     cc2:	46c0      	nop			; (mov r8, r8)
     cc4:	20002d20 	.word	0x20002d20
     cc8:	00000451 	.word	0x00000451
     ccc:	20002d34 	.word	0x20002d34
     cd0:	20002d42 	.word	0x20002d42
     cd4:	00005ecd 	.word	0x00005ecd

00000cd8 <rtc_match_callback0>:
// 	rtc_calendar_get_time(&rtc_instance, &test);
//	printf("\talarm!\r\n\r\nklockan r %02d:%02d:%02d %04d-%02d-%02d \n\r", test.hour, test.minute, test.second, test.year, test.month, test.day);
}
//Wrappers
static void rtc_match_callback0(void)
{
     cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
     cda:	464f      	mov	r7, r9
     cdc:	4646      	mov	r6, r8
     cde:	b4c0      	push	{r6, r7}
     ce0:	b083      	sub	sp, #12
	/* Set new alarm in alarm_interval_sec seconds */
	static struct rtc_calendar_alarm_time alarm;
	
	//Get current time to not mess with am/pm bull
	struct rtc_calendar_time now;
	rtc_calendar_get_time(&rtc_instance, &now);
     ce2:	4f19      	ldr	r7, [pc, #100]	; (d48 <rtc_match_callback0+0x70>)
     ce4:	466d      	mov	r5, sp
     ce6:	1c38      	adds	r0, r7, #0
     ce8:	4669      	mov	r1, sp
     cea:	4b18      	ldr	r3, [pc, #96]	; (d4c <rtc_match_callback0+0x74>)
     cec:	4798      	blx	r3
	
	alarm.time = now;
     cee:	4c18      	ldr	r4, [pc, #96]	; (d50 <rtc_match_callback0+0x78>)
     cf0:	1c23      	adds	r3, r4, #0
     cf2:	cd06      	ldmia	r5!, {r1, r2}
     cf4:	c306      	stmia	r3!, {r1, r2}
	
	//Disable updating mask
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
     cf6:	2307      	movs	r3, #7
     cf8:	7223      	strb	r3, [r4, #8]
     cfa:	4d16      	ldr	r5, [pc, #88]	; (d54 <rtc_match_callback0+0x7c>)
     cfc:	786b      	ldrb	r3, [r5, #1]
     cfe:	4699      	mov	r9, r3
     d00:	78a9      	ldrb	r1, [r5, #2]
     d02:	4688      	mov	r8, r1

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
     d04:	7820      	ldrb	r0, [r4, #0]
     d06:	782b      	ldrb	r3, [r5, #0]
     d08:	18c0      	adds	r0, r0, r3
		time->second %= 60;
     d0a:	b2c0      	uxtb	r0, r0
     d0c:	4e12      	ldr	r6, [pc, #72]	; (d58 <rtc_match_callback0+0x80>)
     d0e:	213c      	movs	r1, #60	; 0x3c
     d10:	47b0      	blx	r6
     d12:	7021      	strb	r1, [r4, #0]
		time->minute += active_alarm.alarm_interval_min;
     d14:	7860      	ldrb	r0, [r4, #1]
     d16:	4448      	add	r0, r9
		time->minute %= 60;
     d18:	b2c0      	uxtb	r0, r0
     d1a:	213c      	movs	r1, #60	; 0x3c
     d1c:	47b0      	blx	r6
     d1e:	7061      	strb	r1, [r4, #1]
		time->hour += active_alarm.alarm_interval_hour;
     d20:	78a0      	ldrb	r0, [r4, #2]
     d22:	4440      	add	r0, r8
		time->hour %= 24;
     d24:	b2c0      	uxtb	r0, r0
     d26:	2118      	movs	r1, #24
     d28:	47b0      	blx	r6
     d2a:	70a1      	strb	r1, [r4, #2]
	alarm.mask = RTC_LIB_SKIP_MASK_MASK;
	
	//Update and normalize alarm time
	rtc_lib_update_alarm_time(&alarm.time, alarm_conf[alarm_number]);
	
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);
     d2c:	1c38      	adds	r0, r7, #0
     d2e:	1c21      	adds	r1, r4, #0
     d30:	2200      	movs	r2, #0
     d32:	4b0a      	ldr	r3, [pc, #40]	; (d5c <rtc_match_callback0+0x84>)
     d34:	4798      	blx	r3
	
	//Do we have a valid callback? 
	if (*alarm_conf[alarm_number].external_callback_func)
     d36:	686b      	ldr	r3, [r5, #4]
     d38:	2b00      	cmp	r3, #0
     d3a:	d000      	beq.n	d3e <rtc_match_callback0+0x66>
	{
		//Call it then
		alarm_conf[alarm_number].external_callback_func();
     d3c:	4798      	blx	r3
}
//Wrappers
static void rtc_match_callback0(void)
{
	rtc_match_callback(RTC_CALENDAR_ALARM_0);
}
     d3e:	b003      	add	sp, #12
     d40:	bc0c      	pop	{r2, r3}
     d42:	4690      	mov	r8, r2
     d44:	4699      	mov	r9, r3
     d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
     d48:	20002d20 	.word	0x20002d20
     d4c:	00000451 	.word	0x00000451
     d50:	200000cc 	.word	0x200000cc
     d54:	20002d14 	.word	0x20002d14
     d58:	00005ecd 	.word	0x00005ecd
     d5c:	0000047d 	.word	0x0000047d

00000d60 <rtc_lib_configure_calendar>:
soft_alarm_t soft_alarm_conf[NO_SOFT_RTC_ALARMS];

uint8_t no_active_alarms;

 void rtc_lib_configure_calendar(void)
{
     d60:	b510      	push	{r4, lr}
     d62:	b088      	sub	sp, #32
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
     d64:	aa03      	add	r2, sp, #12
     d66:	23a0      	movs	r3, #160	; 0xa0
     d68:	011b      	lsls	r3, r3, #4
     d6a:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
     d6c:	2300      	movs	r3, #0
     d6e:	7093      	strb	r3, [r2, #2]
	config->continuously_update = false;
     d70:	70d3      	strb	r3, [r2, #3]
	config->clock_24h           = false;
     d72:	7113      	strb	r3, [r2, #4]
	config->year_init_value     = 2000;
     d74:	21fa      	movs	r1, #250	; 0xfa
     d76:	00c9      	lsls	r1, r1, #3
     d78:	80d1      	strh	r1, [r2, #6]
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		config->alarm[i].time = time;
     d7a:	a805      	add	r0, sp, #20
     d7c:	7003      	strb	r3, [r0, #0]
     d7e:	4668      	mov	r0, sp
     d80:	7543      	strb	r3, [r0, #21]
     d82:	4668      	mov	r0, sp
     d84:	7583      	strb	r3, [r0, #22]
     d86:	4668      	mov	r0, sp
     d88:	75c3      	strb	r3, [r0, #23]
     d8a:	2301      	movs	r3, #1
     d8c:	a806      	add	r0, sp, #24
     d8e:	7003      	strb	r3, [r0, #0]
     d90:	4668      	mov	r0, sp
     d92:	7643      	strb	r3, [r0, #25]
     d94:	466b      	mov	r3, sp
     d96:	8359      	strh	r1, [r3, #26]
		config->alarm[i].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
     d98:	2306      	movs	r3, #6
     d9a:	7413      	strb	r3, [r2, #16]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar2;
	rtc_calendar_get_config_defaults(&config_rtc_calendar2);
	
	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar2);
     d9c:	4c11      	ldr	r4, [pc, #68]	; (de4 <rtc_lib_configure_calendar+0x84>)
     d9e:	1c20      	adds	r0, r4, #0
     da0:	4911      	ldr	r1, [pc, #68]	; (de8 <rtc_lib_configure_calendar+0x88>)
     da2:	4b12      	ldr	r3, [pc, #72]	; (dec <rtc_lib_configure_calendar+0x8c>)
     da4:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     da6:	6821      	ldr	r1, [r4, #0]
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     da8:	2208      	movs	r2, #8
     daa:	4b11      	ldr	r3, [pc, #68]	; (df0 <rtc_lib_configure_calendar+0x90>)
     dac:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     dae:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
     db0:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
     db2:	b25b      	sxtb	r3, r3
     db4:	2b00      	cmp	r3, #0
     db6:	dbfb      	blt.n	db0 <rtc_lib_configure_calendar+0x50>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
     db8:	880a      	ldrh	r2, [r1, #0]
     dba:	2302      	movs	r3, #2
     dbc:	4313      	orrs	r3, r2
     dbe:	800b      	strh	r3, [r1, #0]
 * \param[out] time  Time structure to initialize.
 */
static inline void rtc_calendar_get_time_defaults(
		struct rtc_calendar_time *const time)
{
	time->second = 0;
     dc0:	a901      	add	r1, sp, #4
     dc2:	2300      	movs	r3, #0
     dc4:	700b      	strb	r3, [r1, #0]
	time->minute = 0;
     dc6:	704b      	strb	r3, [r1, #1]
	time->hour   = 0;
     dc8:	708b      	strb	r3, [r1, #2]
	time->pm     = 0;
     dca:	70cb      	strb	r3, [r1, #3]
	time->day 	 = 1;
     dcc:	2301      	movs	r3, #1
     dce:	710b      	strb	r3, [r1, #4]
	rtc_calendar_enable(&rtc_instance);
	
	//Set time to something more recent
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);
	time.year = 2015;
     dd0:	4b08      	ldr	r3, [pc, #32]	; (df4 <rtc_lib_configure_calendar+0x94>)
     dd2:	80cb      	strh	r3, [r1, #6]
	time.month = 10;
     dd4:	230a      	movs	r3, #10
     dd6:	714b      	strb	r3, [r1, #5]
	time.day = 1;
	time.hour = 0;
	time.minute = 0;
	time.second = 0;
	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
     dd8:	4802      	ldr	r0, [pc, #8]	; (de4 <rtc_lib_configure_calendar+0x84>)
     dda:	4b07      	ldr	r3, [pc, #28]	; (df8 <rtc_lib_configure_calendar+0x98>)
     ddc:	4798      	blx	r3

}
     dde:	b008      	add	sp, #32
     de0:	bd10      	pop	{r4, pc}
     de2:	46c0      	nop			; (mov r8, r8)
     de4:	20002d20 	.word	0x20002d20
     de8:	40001400 	.word	0x40001400
     dec:	000004b1 	.word	0x000004b1
     df0:	e000e100 	.word	0xe000e100
     df4:	000007df 	.word	0x000007df
     df8:	00000439 	.word	0x00000439

00000dfc <rtc_lib_set_alarm>:
	
	alarm_number++;
}
	
void rtc_lib_set_alarm(uint16_t interval, void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
{
     dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
     dfe:	465f      	mov	r7, fp
     e00:	4656      	mov	r6, sl
     e02:	464d      	mov	r5, r9
     e04:	4644      	mov	r4, r8
     e06:	b4f0      	push	{r4, r5, r6, r7}
     e08:	b087      	sub	sp, #28
     e0a:	1c04      	adds	r4, r0, #0
     e0c:	1c0e      	adds	r6, r1, #0
	//Validate arguments
	if (alarm_number >= NO_RTC_ALARMS || !callback_func )
     e0e:	2a00      	cmp	r2, #0
     e10:	d14b      	bne.n	eaa <rtc_lib_set_alarm+0xae>
     e12:	2900      	cmp	r1, #0
     e14:	d049      	beq.n	eaa <rtc_lib_set_alarm+0xae>
	{
		return;	//Fail
	}
	
	//Set all parts of the alarm struct. (This is to speed up the interrupt)
	alarm_conf[alarm_number].alarm_interval_hour = interval / (60 * 60);
     e16:	4d28      	ldr	r5, [pc, #160]	; (eb8 <rtc_lib_set_alarm+0xbc>)
     e18:	4f28      	ldr	r7, [pc, #160]	; (ebc <rtc_lib_set_alarm+0xc0>)
     e1a:	21e1      	movs	r1, #225	; 0xe1
     e1c:	0109      	lsls	r1, r1, #4
     e1e:	47b8      	blx	r7
     e20:	70a8      	strb	r0, [r5, #2]
	alarm_conf[alarm_number].alarm_interval_min = interval % (60 * 60) / 60;
     e22:	4827      	ldr	r0, [pc, #156]	; (ec0 <rtc_lib_set_alarm+0xc4>)
     e24:	4680      	mov	r8, r0
     e26:	1c20      	adds	r0, r4, #0
     e28:	21e1      	movs	r1, #225	; 0xe1
     e2a:	0109      	lsls	r1, r1, #4
     e2c:	47c0      	blx	r8
     e2e:	b288      	uxth	r0, r1
     e30:	213c      	movs	r1, #60	; 0x3c
     e32:	47b8      	blx	r7
     e34:	7068      	strb	r0, [r5, #1]
	alarm_conf[alarm_number].alarm_interval_sec = interval % 60;
     e36:	1c20      	adds	r0, r4, #0
     e38:	213c      	movs	r1, #60	; 0x3c
     e3a:	47c0      	blx	r8
     e3c:	7029      	strb	r1, [r5, #0]
	
	//Set to active, for future generations
	alarm_conf[alarm_number].active = true;
     e3e:	2301      	movs	r3, #1
     e40:	722b      	strb	r3, [r5, #8]
	
	//Get current time to sync alarm and time
	struct rtc_calendar_time time;
	/* Get current time. */
	rtc_calendar_get_time(&rtc_instance, &time);
     e42:	4920      	ldr	r1, [pc, #128]	; (ec4 <rtc_lib_set_alarm+0xc8>)
     e44:	4689      	mov	r9, r1
     e46:	ac04      	add	r4, sp, #16
     e48:	1c08      	adds	r0, r1, #0
     e4a:	1c21      	adds	r1, r4, #0
     e4c:	4b1e      	ldr	r3, [pc, #120]	; (ec8 <rtc_lib_set_alarm+0xcc>)
     e4e:	4798      	blx	r3
	
	struct rtc_calendar_alarm_time alarm;
	
	alarm.time = time;
     e50:	af01      	add	r7, sp, #4
     e52:	1c3b      	adds	r3, r7, #0
     e54:	1c22      	adds	r2, r4, #0
     e56:	ca03      	ldmia	r2!, {r0, r1}
     e58:	c303      	stmia	r3!, {r0, r1}
	alarm.mask = RTC_CALENDAR_ALARM_MASK_HOUR;	//Match on HH:MM:SS
     e5a:	2303      	movs	r3, #3
     e5c:	723b      	strb	r3, [r7, #8]
     e5e:	786b      	ldrb	r3, [r5, #1]
     e60:	469b      	mov	fp, r3
     e62:	78a8      	ldrb	r0, [r5, #2]
     e64:	4682      	mov	sl, r0

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
     e66:	7828      	ldrb	r0, [r5, #0]
     e68:	7823      	ldrb	r3, [r4, #0]
     e6a:	18c0      	adds	r0, r0, r3
		time->second %= 60;
     e6c:	b2c0      	uxtb	r0, r0
     e6e:	213c      	movs	r1, #60	; 0x3c
     e70:	47c0      	blx	r8
     e72:	7021      	strb	r1, [r4, #0]
		time->minute += active_alarm.alarm_interval_min;
     e74:	7860      	ldrb	r0, [r4, #1]
     e76:	4458      	add	r0, fp
		time->minute %= 60;
     e78:	b2c0      	uxtb	r0, r0
     e7a:	213c      	movs	r1, #60	; 0x3c
     e7c:	47c0      	blx	r8
     e7e:	7061      	strb	r1, [r4, #1]
		time->hour += active_alarm.alarm_interval_hour;
     e80:	78a0      	ldrb	r0, [r4, #2]
     e82:	4450      	add	r0, sl
		time->hour %= 24;
     e84:	b2c0      	uxtb	r0, r0
     e86:	2118      	movs	r1, #24
     e88:	47c0      	blx	r8
     e8a:	70a1      	strb	r1, [r4, #2]
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, alarm_conf[alarm_number]);
	
	//Update alarm
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);		
     e8c:	4648      	mov	r0, r9
     e8e:	1c39      	adds	r1, r7, #0
     e90:	2200      	movs	r2, #0
     e92:	4b0e      	ldr	r3, [pc, #56]	; (ecc <rtc_lib_set_alarm+0xd0>)
     e94:	4798      	blx	r3
// 	rtc_match_callback(RTC_CALENDAR_ALARM_3);
// }
//Set upp a callback for an alarm
 static void configure_rtc_callbacks( void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
{
	alarm_conf[alarm_number].external_callback_func = callback_func;
     e96:	606e      	str	r6, [r5, #4]
	void(*callback_wrappers[NO_RTC_ALARMS])(void) = {rtc_match_callback0};
	//const void(*callback_wrappers[NO_RTC_ALARMS])(void) = {rtc_match_callback0, rtc_match_callback1, rtc_match_callback2, rtc_match_callback3 };
		
	
	//And register callback
	rtc_calendar_register_callback(	&rtc_instance, callback_wrappers[alarm_number], alarm_number);
     e98:	4648      	mov	r0, r9
     e9a:	490d      	ldr	r1, [pc, #52]	; (ed0 <rtc_lib_set_alarm+0xd4>)
     e9c:	2200      	movs	r2, #0
     e9e:	4b0d      	ldr	r3, [pc, #52]	; (ed4 <rtc_lib_set_alarm+0xd8>)
     ea0:	4798      	blx	r3
	rtc_calendar_enable_callback(&rtc_instance, alarm_number);
     ea2:	4648      	mov	r0, r9
     ea4:	2100      	movs	r1, #0
     ea6:	4b0c      	ldr	r3, [pc, #48]	; (ed8 <rtc_lib_set_alarm+0xdc>)
     ea8:	4798      	blx	r3
	//Update alarm
	rtc_calendar_set_alarm(&rtc_instance, &alarm, alarm_number);		
	
	/* Configure and enable callback */
	configure_rtc_callbacks(callback_func, alarm_number);
}
     eaa:	b007      	add	sp, #28
     eac:	bc3c      	pop	{r2, r3, r4, r5}
     eae:	4690      	mov	r8, r2
     eb0:	4699      	mov	r9, r3
     eb2:	46a2      	mov	sl, r4
     eb4:	46ab      	mov	fp, r5
     eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
     eb8:	20002d14 	.word	0x20002d14
     ebc:	00005e45 	.word	0x00005e45
     ec0:	00005ecd 	.word	0x00005ecd
     ec4:	20002d20 	.word	0x20002d20
     ec8:	00000451 	.word	0x00000451
     ecc:	0000047d 	.word	0x0000047d
     ed0:	00000cd9 	.word	0x00000cd9
     ed4:	00000545 	.word	0x00000545
     ed8:	00000565 	.word	0x00000565

00000edc <rtc_lib_set_alarm_simple>:
}

//Set RTC from arguments and do cleanup relevant to this project
//void rtc_simple_configuration(uint16_t interval, void(*callback_func)(void), enum rtc_calendar_alarm alarm_number)
void rtc_lib_set_alarm_simple(uint16_t interval, void(*callback_func)(void))
{
     edc:	b510      	push	{r4, lr}
	//Slight hack to keep it SIMPLE
	static enum rtc_calendar_alarm alarm_number = 0;
	
	//And then set the alarm!
	rtc_lib_set_alarm(interval, callback_func, alarm_number);
     ede:	4c04      	ldr	r4, [pc, #16]	; (ef0 <rtc_lib_set_alarm_simple+0x14>)
     ee0:	7822      	ldrb	r2, [r4, #0]
     ee2:	4b04      	ldr	r3, [pc, #16]	; (ef4 <rtc_lib_set_alarm_simple+0x18>)
     ee4:	4798      	blx	r3
	
	alarm_number++;
     ee6:	7823      	ldrb	r3, [r4, #0]
     ee8:	3301      	adds	r3, #1
     eea:	7023      	strb	r3, [r4, #0]
}
     eec:	bd10      	pop	{r4, pc}
     eee:	46c0      	nop			; (mov r8, r8)
     ef0:	200000cb 	.word	0x200000cb
     ef4:	00000dfd 	.word	0x00000dfd

00000ef8 <rtc_lib_configure_soft_alarms>:
	configure_rtc_callbacks(callback_func, alarm_number);
}

//Set up handler for soft alarms
void rtc_lib_configure_soft_alarms(void)
{
     ef8:	b508      	push	{r3, lr}
	//Set up calendar and register handler for soft alarms
	rtc_lib_configure_calendar();
     efa:	4b07      	ldr	r3, [pc, #28]	; (f18 <rtc_lib_configure_soft_alarms+0x20>)
     efc:	4798      	blx	r3
	//init items
	for (int i = 0; i < NO_SOFT_RTC_ALARMS;i++)
	{
		soft_alarm_conf[i].alarm_settings.active = false;
     efe:	4b07      	ldr	r3, [pc, #28]	; (f1c <rtc_lib_configure_soft_alarms+0x24>)
     f00:	2200      	movs	r2, #0
     f02:	721a      	strb	r2, [r3, #8]
     f04:	771a      	strb	r2, [r3, #28]
     f06:	2130      	movs	r1, #48	; 0x30
     f08:	545a      	strb	r2, [r3, r1]
     f0a:	2144      	movs	r1, #68	; 0x44
     f0c:	545a      	strb	r2, [r3, r1]
	}
	rtc_lib_set_alarm_simple(0, rtc_lib_soft_alarm_handler);
     f0e:	2000      	movs	r0, #0
     f10:	4903      	ldr	r1, [pc, #12]	; (f20 <rtc_lib_configure_soft_alarms+0x28>)
     f12:	4b04      	ldr	r3, [pc, #16]	; (f24 <rtc_lib_configure_soft_alarms+0x2c>)
     f14:	4798      	blx	r3
}
     f16:	bd08      	pop	{r3, pc}
     f18:	00000d61 	.word	0x00000d61
     f1c:	20002d34 	.word	0x20002d34
     f20:	00000c05 	.word	0x00000c05
     f24:	00000edd 	.word	0x00000edd

00000f28 <rtc_lib_set_soft_alarm_simple>:
//Simple way to set up a soft alarm
void rtc_lib_set_soft_alarm_simple(uint16_t interval, void(*callback_func)(void))
{
     f28:	b5f0      	push	{r4, r5, r6, r7, lr}
     f2a:	465f      	mov	r7, fp
     f2c:	4656      	mov	r6, sl
     f2e:	464d      	mov	r5, r9
     f30:	4644      	mov	r4, r8
     f32:	b4f0      	push	{r4, r5, r6, r7}
     f34:	b085      	sub	sp, #20
     f36:	4681      	mov	r9, r0
     f38:	9101      	str	r1, [sp, #4]
	//Slight hack to keep it SIMPLE
	static uint8_t alarm_number = 0;
	
	//TODO: Write code here
	//Set all parts of the alarm struct. (This is to speed up the interrupt)
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_hour = interval / (60 * 60);
     f3a:	4f2d      	ldr	r7, [pc, #180]	; (ff0 <rtc_lib_set_soft_alarm_simple+0xc8>)
     f3c:	783e      	ldrb	r6, [r7, #0]
     f3e:	4c2d      	ldr	r4, [pc, #180]	; (ff4 <rtc_lib_set_soft_alarm_simple+0xcc>)
     f40:	00b1      	lsls	r1, r6, #2
     f42:	4688      	mov	r8, r1
     f44:	198d      	adds	r5, r1, r6
     f46:	00ad      	lsls	r5, r5, #2
     f48:	4a2b      	ldr	r2, [pc, #172]	; (ff8 <rtc_lib_set_soft_alarm_simple+0xd0>)
     f4a:	4693      	mov	fp, r2
     f4c:	21e1      	movs	r1, #225	; 0xe1
     f4e:	0109      	lsls	r1, r1, #4
     f50:	4790      	blx	r2
     f52:	192d      	adds	r5, r5, r4
     f54:	46aa      	mov	sl, r5
     f56:	70a8      	strb	r0, [r5, #2]
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_min = interval % (60 * 60) / 60;
     f58:	4d28      	ldr	r5, [pc, #160]	; (ffc <rtc_lib_set_soft_alarm_simple+0xd4>)
     f5a:	4648      	mov	r0, r9
     f5c:	21e1      	movs	r1, #225	; 0xe1
     f5e:	0109      	lsls	r1, r1, #4
     f60:	47a8      	blx	r5
     f62:	b288      	uxth	r0, r1
     f64:	213c      	movs	r1, #60	; 0x3c
     f66:	47d8      	blx	fp
     f68:	4653      	mov	r3, sl
     f6a:	7058      	strb	r0, [r3, #1]
	soft_alarm_conf[alarm_number].alarm_settings.alarm_interval_sec = interval % 60;
     f6c:	4641      	mov	r1, r8
     f6e:	198b      	adds	r3, r1, r6
     f70:	009b      	lsls	r3, r3, #2
     f72:	469a      	mov	sl, r3
     f74:	4648      	mov	r0, r9
     f76:	213c      	movs	r1, #60	; 0x3c
     f78:	47a8      	blx	r5
     f7a:	4652      	mov	r2, sl
     f7c:	5511      	strb	r1, [r2, r4]
		
	//Set to active, for future generations
	soft_alarm_conf[alarm_number].alarm_settings.active = true;
     f7e:	18a6      	adds	r6, r4, r2
     f80:	2301      	movs	r3, #1
     f82:	7233      	strb	r3, [r6, #8]
		
	//Get current time to sync alarm and time
	struct rtc_calendar_time time;
	/* Get current time. */
	rtc_calendar_get_time(&rtc_instance, &time);
     f84:	ae02      	add	r6, sp, #8
     f86:	481e      	ldr	r0, [pc, #120]	; (1000 <rtc_lib_set_soft_alarm_simple+0xd8>)
     f88:	1c31      	adds	r1, r6, #0
     f8a:	4b1e      	ldr	r3, [pc, #120]	; (1004 <rtc_lib_set_soft_alarm_simple+0xdc>)
     f8c:	4798      	blx	r3
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, soft_alarm_conf[alarm_number].alarm_settings);
     f8e:	783b      	ldrb	r3, [r7, #0]
     f90:	4698      	mov	r8, r3
     f92:	009b      	lsls	r3, r3, #2
     f94:	4443      	add	r3, r8
     f96:	009b      	lsls	r3, r3, #2
     f98:	191b      	adds	r3, r3, r4
     f9a:	4699      	mov	r9, r3
     f9c:	785a      	ldrb	r2, [r3, #1]
     f9e:	4693      	mov	fp, r2
     fa0:	789b      	ldrb	r3, [r3, #2]
     fa2:	9300      	str	r3, [sp, #0]

//Update timestamp to next time
static void rtc_lib_update_alarm_time(struct rtc_calendar_time* time, alarm_t active_alarm )
{
		//Update and normalize alarm time
		time->second += active_alarm.alarm_interval_sec;
     fa4:	4649      	mov	r1, r9
     fa6:	7808      	ldrb	r0, [r1, #0]
     fa8:	7833      	ldrb	r3, [r6, #0]
     faa:	18c0      	adds	r0, r0, r3
		time->second %= 60;
     fac:	b2c0      	uxtb	r0, r0
     fae:	213c      	movs	r1, #60	; 0x3c
     fb0:	47a8      	blx	r5
     fb2:	7031      	strb	r1, [r6, #0]
		time->minute += active_alarm.alarm_interval_min;
     fb4:	7870      	ldrb	r0, [r6, #1]
     fb6:	4458      	add	r0, fp
		time->minute %= 60;
     fb8:	b2c0      	uxtb	r0, r0
     fba:	213c      	movs	r1, #60	; 0x3c
     fbc:	47a8      	blx	r5
     fbe:	7071      	strb	r1, [r6, #1]
		time->hour += active_alarm.alarm_interval_hour;
     fc0:	78b0      	ldrb	r0, [r6, #2]
     fc2:	9a00      	ldr	r2, [sp, #0]
     fc4:	1810      	adds	r0, r2, r0
		time->hour %= 24;
     fc6:	b2c0      	uxtb	r0, r0
     fc8:	2118      	movs	r1, #24
     fca:	47a8      	blx	r5
     fcc:	70b1      	strb	r1, [r6, #2]
	
	//Update alarm time to next time
	rtc_lib_update_alarm_time(&time, soft_alarm_conf[alarm_number].alarm_settings);
	
	//Set alarm time to that time
	soft_alarm_conf[alarm_number].next_alarm = time;
     fce:	464b      	mov	r3, r9
     fd0:	330c      	adds	r3, #12
     fd2:	ce06      	ldmia	r6!, {r1, r2}
     fd4:	c306      	stmia	r3!, {r1, r2}
		
	/* Configure and enable callback */
	soft_alarm_conf[alarm_number].alarm_settings.external_callback_func = callback_func;
     fd6:	464c      	mov	r4, r9
     fd8:	9a01      	ldr	r2, [sp, #4]
     fda:	6062      	str	r2, [r4, #4]
	
	alarm_number++;
     fdc:	4643      	mov	r3, r8
     fde:	3301      	adds	r3, #1
     fe0:	703b      	strb	r3, [r7, #0]
     fe2:	b005      	add	sp, #20
     fe4:	bc3c      	pop	{r2, r3, r4, r5}
     fe6:	4690      	mov	r8, r2
     fe8:	4699      	mov	r9, r3
     fea:	46a2      	mov	sl, r4
     fec:	46ab      	mov	fp, r5
     fee:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ff0:	200000d8 	.word	0x200000d8
     ff4:	20002d34 	.word	0x20002d34
     ff8:	00005e45 	.word	0x00005e45
     ffc:	00005ecd 	.word	0x00005ecd
    1000:	20002d20 	.word	0x20002d20
    1004:	00000451 	.word	0x00000451

00001008 <sim808_send_command>:
	delay_ms(500);		

	return res;
}

void sim808_send_command(command cmd) {
    1008:	b570      	push	{r4, r5, r6, lr}
    100a:	b084      	sub	sp, #16
    100c:	466c      	mov	r4, sp
    100e:	9000      	str	r0, [sp, #0]
    1010:	9101      	str	r1, [sp, #4]
    1012:	9202      	str	r2, [sp, #8]
	//uint8_t send_string_len = strlen(cmd.cmd)+2;
	//char send_string[50];
	last_command = cmd;
    1014:	4a05      	ldr	r2, [pc, #20]	; (102c <sim808_send_command+0x24>)
    1016:	1c11      	adds	r1, r2, #0
    1018:	cc61      	ldmia	r4!, {r0, r5, r6}
    101a:	c161      	stmia	r1!, {r0, r5, r6}
    101c:	600b      	str	r3, [r1, #0]
	printf("%s\r\n", cmd.cmd);
    101e:	4804      	ldr	r0, [pc, #16]	; (1030 <sim808_send_command+0x28>)
    1020:	9900      	ldr	r1, [sp, #0]
    1022:	4b04      	ldr	r3, [pc, #16]	; (1034 <sim808_send_command+0x2c>)
    1024:	4798      	blx	r3
}
    1026:	b004      	add	sp, #16
    1028:	bd70      	pop	{r4, r5, r6, pc}
    102a:	46c0      	nop			; (mov r8, r8)
    102c:	20000b30 	.word	0x20000b30
    1030:	000085dc 	.word	0x000085dc
    1034:	0000344d 	.word	0x0000344d

00001038 <sim808_parse_response>:
	
	return 0;
	
}

uint8_t sim808_parse_response() {
    1038:	b570      	push	{r4, r5, r6, lr}
    103a:	b082      	sub	sp, #8
	volatile uint8_t result = 0;
    103c:	2200      	movs	r2, #0
    103e:	466b      	mov	r3, sp
    1040:	71da      	strb	r2, [r3, #7]
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
    1042:	4e25      	ldr	r6, [pc, #148]	; (10d8 <sim808_parse_response+0xa0>)
    1044:	2380      	movs	r3, #128	; 0x80
    1046:	5cf3      	ldrb	r3, [r6, r3]
    1048:	b2db      	uxtb	r3, r3
    104a:	466c      	mov	r4, sp
    104c:	71a3      	strb	r3, [r4, #6]
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    104e:	4b23      	ldr	r3, [pc, #140]	; (10dc <sim808_parse_response+0xa4>)
    1050:	685d      	ldr	r5, [r3, #4]
    1052:	1c28      	adds	r0, r5, #0
    1054:	4b22      	ldr	r3, [pc, #136]	; (10e0 <sim808_parse_response+0xa8>)
    1056:	4798      	blx	r3
    1058:	b2c0      	uxtb	r0, r0
    105a:	466b      	mov	r3, sp
    105c:	7160      	strb	r0, [r4, #5]
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    105e:	7962      	ldrb	r2, [r4, #5]
}

uint8_t sim808_parse_response() {
	volatile uint8_t result = 0;
	volatile uint8_t cmp_cmd_len = SIM808_buf.position;
	volatile uint8_t resp_len = strlen(last_command.expected_response);
    1060:	3305      	adds	r3, #5
	
	volatile char originalChar = SIM808_buf.command[resp_len];
    1062:	b2d2      	uxtb	r2, r2
    1064:	5cb1      	ldrb	r1, [r6, r2]
    1066:	b2c9      	uxtb	r1, r1
    1068:	aa01      	add	r2, sp, #4
    106a:	7011      	strb	r1, [r2, #0]
	if(cmp_cmd_len > resp_len) {
    106c:	79a2      	ldrb	r2, [r4, #6]
    106e:	781b      	ldrb	r3, [r3, #0]
    1070:	b2d2      	uxtb	r2, r2
    1072:	429a      	cmp	r2, r3
    1074:	d905      	bls.n	1082 <sim808_parse_response+0x4a>
		SIM808_buf.command[resp_len] = '\0';
    1076:	466b      	mov	r3, sp
    1078:	3305      	adds	r3, #5
    107a:	781b      	ldrb	r3, [r3, #0]
    107c:	b2db      	uxtb	r3, r3
    107e:	2100      	movs	r1, #0
    1080:	54f1      	strb	r1, [r6, r3]
	}
	
	if(strcmp(SIM808_buf.command, last_command.expected_response) == 0) {
    1082:	4815      	ldr	r0, [pc, #84]	; (10d8 <sim808_parse_response+0xa0>)
    1084:	1c29      	adds	r1, r5, #0
    1086:	4b17      	ldr	r3, [pc, #92]	; (10e4 <sim808_parse_response+0xac>)
    1088:	4798      	blx	r3
    108a:	2800      	cmp	r0, #0
    108c:	d102      	bne.n	1094 <sim808_parse_response+0x5c>
		result = 1;
    108e:	2201      	movs	r2, #1
    1090:	466b      	mov	r3, sp
    1092:	71da      	strb	r2, [r3, #7]
	}
	
	SIM808_buf.command[resp_len] = originalChar;	//Reset to original state after comparison
    1094:	466b      	mov	r3, sp
    1096:	3305      	adds	r3, #5
    1098:	781b      	ldrb	r3, [r3, #0]
    109a:	b2db      	uxtb	r3, r3
    109c:	aa01      	add	r2, sp, #4
    109e:	7811      	ldrb	r1, [r2, #0]
    10a0:	b2c9      	uxtb	r1, r1
    10a2:	4a0d      	ldr	r2, [pc, #52]	; (10d8 <sim808_parse_response+0xa0>)
    10a4:	54d1      	strb	r1, [r2, r3]
	
	if(last_command.callback_enabled) {
    10a6:	4b0d      	ldr	r3, [pc, #52]	; (10dc <sim808_parse_response+0xa4>)
    10a8:	7a1b      	ldrb	r3, [r3, #8]
    10aa:	2b00      	cmp	r3, #0
    10ac:	d006      	beq.n	10bc <sim808_parse_response+0x84>
		(*last_command.response_cb)(result, SIM808_buf.command);	
    10ae:	466b      	mov	r3, sp
    10b0:	79d8      	ldrb	r0, [r3, #7]
    10b2:	b2c0      	uxtb	r0, r0
    10b4:	4b09      	ldr	r3, [pc, #36]	; (10dc <sim808_parse_response+0xa4>)
    10b6:	68db      	ldr	r3, [r3, #12]
    10b8:	1c11      	adds	r1, r2, #0
    10ba:	4798      	blx	r3
	}
	
	SIM808_buf.available = 0;
    10bc:	4806      	ldr	r0, [pc, #24]	; (10d8 <sim808_parse_response+0xa0>)
    10be:	2300      	movs	r3, #0
    10c0:	2281      	movs	r2, #129	; 0x81
    10c2:	5483      	strb	r3, [r0, r2]
	SIM808_buf.position = 0;
    10c4:	2280      	movs	r2, #128	; 0x80
    10c6:	5483      	strb	r3, [r0, r2]
	memset(SIM808_buf.command, 0, sizeof(unsigned char)*COMMAND_BUFFER_SIZE);
    10c8:	2100      	movs	r1, #0
    10ca:	4b07      	ldr	r3, [pc, #28]	; (10e8 <sim808_parse_response+0xb0>)
    10cc:	4798      	blx	r3
	
	return result;
    10ce:	466b      	mov	r3, sp
    10d0:	79d8      	ldrb	r0, [r3, #7]
    10d2:	b2c0      	uxtb	r0, r0
}
    10d4:	b002      	add	sp, #8
    10d6:	bd70      	pop	{r4, r5, r6, pc}
    10d8:	20000b60 	.word	0x20000b60
    10dc:	20000b30 	.word	0x20000b30
    10e0:	000034e9 	.word	0x000034e9
    10e4:	000034c5 	.word	0x000034c5
    10e8:	0000343b 	.word	0x0000343b

000010ec <sim808_parse_response_wait>:
	//char send_string[50];
	last_command = cmd;
	printf("%s\r\n", cmd.cmd);
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
    10ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    10ee:	b083      	sub	sp, #12
    10f0:	1c05      	adds	r5, r0, #0
	volatile uint16_t i = 0;
    10f2:	466b      	mov	r3, sp
    10f4:	2200      	movs	r2, #0
    10f6:	80da      	strh	r2, [r3, #6]
    10f8:	3306      	adds	r3, #6
	
	while(i < timeout) {
    10fa:	881b      	ldrh	r3, [r3, #0]
    10fc:	b29b      	uxth	r3, r3
    10fe:	4298      	cmp	r0, r3
    1100:	d91c      	bls.n	113c <sim808_parse_response_wait+0x50>
		if(SIM808_buf.available == 1) {
    1102:	2381      	movs	r3, #129	; 0x81
    1104:	4a0f      	ldr	r2, [pc, #60]	; (1144 <sim808_parse_response_wait+0x58>)
    1106:	5cd3      	ldrb	r3, [r2, r3]
    1108:	2b01      	cmp	r3, #1
    110a:	d107      	bne.n	111c <sim808_parse_response_wait+0x30>
    110c:	e003      	b.n	1116 <sim808_parse_response_wait+0x2a>
    110e:	2381      	movs	r3, #129	; 0x81
    1110:	5cfb      	ldrb	r3, [r7, r3]
    1112:	2b01      	cmp	r3, #1
    1114:	d106      	bne.n	1124 <sim808_parse_response_wait+0x38>
			return sim808_parse_response();
    1116:	4b0c      	ldr	r3, [pc, #48]	; (1148 <sim808_parse_response_wait+0x5c>)
    1118:	4798      	blx	r3
    111a:	e010      	b.n	113e <sim808_parse_response_wait+0x52>
		}
		delay_ms(1);
    111c:	4e0b      	ldr	r6, [pc, #44]	; (114c <sim808_parse_response_wait+0x60>)
		i++;
    111e:	466c      	mov	r4, sp
    1120:	3406      	adds	r4, #6

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
		if(SIM808_buf.available == 1) {
    1122:	4f08      	ldr	r7, [pc, #32]	; (1144 <sim808_parse_response_wait+0x58>)
			return sim808_parse_response();
		}
		delay_ms(1);
    1124:	2001      	movs	r0, #1
    1126:	47b0      	blx	r6
		i++;
    1128:	8823      	ldrh	r3, [r4, #0]
    112a:	3301      	adds	r3, #1
    112c:	b29b      	uxth	r3, r3
    112e:	8023      	strh	r3, [r4, #0]
}

uint8_t sim808_parse_response_wait(uint16_t timeout) {
	volatile uint16_t i = 0;
	
	while(i < timeout) {
    1130:	8823      	ldrh	r3, [r4, #0]
    1132:	b29b      	uxth	r3, r3
    1134:	42ab      	cmp	r3, r5
    1136:	d3ea      	bcc.n	110e <sim808_parse_response_wait+0x22>
		}
		delay_ms(1);
		i++;
	}
	
	return 0;
    1138:	2000      	movs	r0, #0
    113a:	e000      	b.n	113e <sim808_parse_response_wait+0x52>
    113c:	2000      	movs	r0, #0
	
}
    113e:	b003      	add	sp, #12
    1140:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1142:	46c0      	nop			; (mov r8, r8)
    1144:	20000b60 	.word	0x20000b60
    1148:	00001039 	.word	0x00001039
    114c:	00001789 	.word	0x00001789

00001150 <spi_master_write_done>:
	spi_write_buffer_job(&spi_master_instance, buf, 2);

}

 void spi_master_write_done(struct spi_module *const module)
{
    1150:	b500      	push	{lr}
    1152:	b083      	sub	sp, #12
	spi_select_slave(&spi_master_instance, &slave, false);
    1154:	4809      	ldr	r0, [pc, #36]	; (117c <spi_master_write_done+0x2c>)
    1156:	490a      	ldr	r1, [pc, #40]	; (1180 <spi_master_write_done+0x30>)
    1158:	2200      	movs	r2, #0
    115a:	4b0a      	ldr	r3, [pc, #40]	; (1184 <spi_master_write_done+0x34>)
    115c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    115e:	a901      	add	r1, sp, #4
    1160:	2380      	movs	r3, #128	; 0x80
    1162:	700b      	strb	r3, [r1, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1164:	2300      	movs	r3, #0
    1166:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1168:	2201      	movs	r2, #1
    116a:	708a      	strb	r2, [r1, #2]
	config->powersave    = false;
    116c:	70cb      	strb	r3, [r1, #3]
	
	config.direction   = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config.input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config.mux_position = SYSTEM_PINMUX_GPIO;
	
	system_pinmux_pin_set_config(sseg_disp_btn->gpio_pin, &config);	//Todo, set this to read from struct
    116e:	4b06      	ldr	r3, [pc, #24]	; (1188 <spi_master_write_done+0x38>)
    1170:	681b      	ldr	r3, [r3, #0]
    1172:	7898      	ldrb	r0, [r3, #2]
    1174:	4b05      	ldr	r3, [pc, #20]	; (118c <spi_master_write_done+0x3c>)
    1176:	4798      	blx	r3
}
    1178:	b003      	add	sp, #12
    117a:	bd00      	pop	{pc}
    117c:	20000970 	.word	0x20000970
    1180:	200009ac 	.word	0x200009ac
    1184:	00002151 	.word	0x00002151
    1188:	20002d94 	.word	0x20002d94
    118c:	00002c9d 	.word	0x00002c9d

00001190 <set_disp_led>:
		sseg_leds.blue_set = 111;
		break;
	}
}
 void set_disp_led(RGB_LED_t values)
 {
    1190:	b082      	sub	sp, #8
    1192:	1c02      	adds	r2, r0, #0
    1194:	0c00      	lsrs	r0, r0, #16
	sseg_leds = values;
    1196:	4b02      	ldr	r3, [pc, #8]	; (11a0 <set_disp_led+0x10>)
    1198:	801a      	strh	r2, [r3, #0]
    119a:	7098      	strb	r0, [r3, #2]
 }
    119c:	b002      	add	sp, #8
    119e:	4770      	bx	lr
    11a0:	20002d88 	.word	0x20002d88
    11a4:	00000000 	.word	0x00000000

000011a8 <set_seg_disp_num>:
	 
	 return DISPLAY1[num%10];
 }
 
 void set_seg_disp_num(float num)
 {
    11a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    11aa:	465f      	mov	r7, fp
    11ac:	4656      	mov	r6, sl
    11ae:	464d      	mov	r5, r9
    11b0:	4644      	mov	r4, r8
    11b2:	b4f0      	push	{r4, r5, r6, r7}
    11b4:	b083      	sub	sp, #12
    11b6:	1c04      	adds	r4, r0, #0
	 if (num < 0)
    11b8:	2100      	movs	r1, #0
    11ba:	4ba1      	ldr	r3, [pc, #644]	; (1440 <set_seg_disp_num+0x298>)
    11bc:	4798      	blx	r3
    11be:	2800      	cmp	r0, #0
    11c0:	d002      	beq.n	11c8 <set_seg_disp_num+0x20>
	 {
		 num =-num;
    11c2:	2380      	movs	r3, #128	; 0x80
    11c4:	061b      	lsls	r3, r3, #24
    11c6:	18e4      	adds	r4, r4, r3
	 }
	 if (num > 999.99)
    11c8:	1c20      	adds	r0, r4, #0
    11ca:	4b9e      	ldr	r3, [pc, #632]	; (1444 <set_seg_disp_num+0x29c>)
    11cc:	4798      	blx	r3
    11ce:	1c06      	adds	r6, r0, #0
    11d0:	1c0f      	adds	r7, r1, #0
    11d2:	4b96      	ldr	r3, [pc, #600]	; (142c <set_seg_disp_num+0x284>)
    11d4:	4a94      	ldr	r2, [pc, #592]	; (1428 <set_seg_disp_num+0x280>)
    11d6:	4d9c      	ldr	r5, [pc, #624]	; (1448 <set_seg_disp_num+0x2a0>)
    11d8:	47a8      	blx	r5
    11da:	2800      	cmp	r0, #0
    11dc:	d035      	beq.n	124a <set_seg_disp_num+0xa2>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    11de:	1c20      	adds	r0, r4, #0
    11e0:	4b9a      	ldr	r3, [pc, #616]	; (144c <set_seg_disp_num+0x2a4>)
    11e2:	4798      	blx	r3
    11e4:	4680      	mov	r8, r0
    11e6:	4c9a      	ldr	r4, [pc, #616]	; (1450 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    11e8:	4d9a      	ldr	r5, [pc, #616]	; (1454 <set_seg_disp_num+0x2ac>)
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    11ea:	4b9b      	ldr	r3, [pc, #620]	; (1458 <set_seg_disp_num+0x2b0>)
    11ec:	4699      	mov	r9, r3
    11ee:	21fa      	movs	r1, #250	; 0xfa
    11f0:	0089      	lsls	r1, r1, #2
    11f2:	4798      	blx	r3
    11f4:	4f99      	ldr	r7, [pc, #612]	; (145c <set_seg_disp_num+0x2b4>)
    11f6:	210a      	movs	r1, #10
    11f8:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    11fa:	b2c8      	uxtb	r0, r1
    11fc:	4e98      	ldr	r6, [pc, #608]	; (1460 <set_seg_disp_num+0x2b8>)
    11fe:	210a      	movs	r1, #10
    1200:	47b0      	blx	r6
    1202:	b2c9      	uxtb	r1, r1
	 {
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
    1204:	5c6b      	ldrb	r3, [r5, r1]
    1206:	7023      	strb	r3, [r4, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    1208:	4640      	mov	r0, r8
    120a:	2164      	movs	r1, #100	; 0x64
    120c:	47c8      	blx	r9
    120e:	210a      	movs	r1, #10
    1210:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1212:	b2c8      	uxtb	r0, r1
    1214:	210a      	movs	r1, #10
    1216:	47b0      	blx	r6
    1218:	b2c9      	uxtb	r1, r1
		 num =-num;
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
    121a:	5c6b      	ldrb	r3, [r5, r1]
    121c:	7063      	strb	r3, [r4, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    121e:	4640      	mov	r0, r8
    1220:	210a      	movs	r1, #10
    1222:	47c8      	blx	r9
    1224:	210a      	movs	r1, #10
    1226:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1228:	b2c8      	uxtb	r0, r1
    122a:	210a      	movs	r1, #10
    122c:	47b0      	blx	r6
    122e:	b2c9      	uxtb	r1, r1
	 }
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
    1230:	5c6b      	ldrb	r3, [r5, r1]
    1232:	70a3      	strb	r3, [r4, #2]
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    1234:	4640      	mov	r0, r8
    1236:	210a      	movs	r1, #10
    1238:	47b8      	blx	r7
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    123a:	b2c8      	uxtb	r0, r1
    123c:	210a      	movs	r1, #10
    123e:	47b0      	blx	r6
    1240:	b2c9      	uxtb	r1, r1
	 if (num > 999.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/1000%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
    1242:	5c6b      	ldrb	r3, [r5, r1]
    1244:	3b80      	subs	r3, #128	; 0x80
    1246:	70e3      	strb	r3, [r4, #3]
    1248:	e0de      	b.n	1408 <set_seg_disp_num+0x260>
	 }else 	if (num > 99.99)
    124a:	1c30      	adds	r0, r6, #0
    124c:	1c39      	adds	r1, r7, #0
    124e:	4a78      	ldr	r2, [pc, #480]	; (1430 <set_seg_disp_num+0x288>)
    1250:	4b78      	ldr	r3, [pc, #480]	; (1434 <set_seg_disp_num+0x28c>)
    1252:	4d7d      	ldr	r5, [pc, #500]	; (1448 <set_seg_disp_num+0x2a0>)
    1254:	47a8      	blx	r5
    1256:	2800      	cmp	r0, #0
    1258:	d03c      	beq.n	12d4 <set_seg_disp_num+0x12c>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    125a:	1c20      	adds	r0, r4, #0
    125c:	4b7b      	ldr	r3, [pc, #492]	; (144c <set_seg_disp_num+0x2a4>)
    125e:	4798      	blx	r3
    1260:	4680      	mov	r8, r0
    1262:	4d7b      	ldr	r5, [pc, #492]	; (1450 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1264:	4e7b      	ldr	r6, [pc, #492]	; (1454 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    1266:	4b7c      	ldr	r3, [pc, #496]	; (1458 <set_seg_disp_num+0x2b0>)
    1268:	469a      	mov	sl, r3
    126a:	2164      	movs	r1, #100	; 0x64
    126c:	4798      	blx	r3
    126e:	4b7b      	ldr	r3, [pc, #492]	; (145c <set_seg_disp_num+0x2b4>)
    1270:	4699      	mov	r9, r3
    1272:	210a      	movs	r1, #10
    1274:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1276:	b2c8      	uxtb	r0, r1
    1278:	4f79      	ldr	r7, [pc, #484]	; (1460 <set_seg_disp_num+0x2b8>)
    127a:	210a      	movs	r1, #10
    127c:	47b8      	blx	r7
    127e:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
    1280:	5c73      	ldrb	r3, [r6, r1]
    1282:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    1284:	4640      	mov	r0, r8
    1286:	210a      	movs	r1, #10
    1288:	47d0      	blx	sl
    128a:	210a      	movs	r1, #10
    128c:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    128e:	b2c8      	uxtb	r0, r1
    1290:	210a      	movs	r1, #10
    1292:	47b8      	blx	r7
    1294:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
    1296:	5c73      	ldrb	r3, [r6, r1]
    1298:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    129a:	4640      	mov	r0, r8
    129c:	210a      	movs	r1, #10
    129e:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    12a0:	b2c8      	uxtb	r0, r1
    12a2:	210a      	movs	r1, #10
    12a4:	47b8      	blx	r7
    12a6:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((int)num%10) + 128;
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
    12a8:	5c73      	ldrb	r3, [r6, r1]
    12aa:	3b80      	subs	r3, #128	; 0x80
    12ac:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    12ae:	4640      	mov	r0, r8
    12b0:	4b6c      	ldr	r3, [pc, #432]	; (1464 <set_seg_disp_num+0x2bc>)
    12b2:	4798      	blx	r3
    12b4:	1c01      	adds	r1, r0, #0
    12b6:	1c20      	adds	r0, r4, #0
    12b8:	4b6b      	ldr	r3, [pc, #428]	; (1468 <set_seg_disp_num+0x2c0>)
    12ba:	4798      	blx	r3
    12bc:	496b      	ldr	r1, [pc, #428]	; (146c <set_seg_disp_num+0x2c4>)
    12be:	4b6c      	ldr	r3, [pc, #432]	; (1470 <set_seg_disp_num+0x2c8>)
    12c0:	4798      	blx	r3
    12c2:	4b6c      	ldr	r3, [pc, #432]	; (1474 <set_seg_disp_num+0x2cc>)
    12c4:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    12c6:	b2c0      	uxtb	r0, r0
    12c8:	210a      	movs	r1, #10
    12ca:	47b8      	blx	r7
    12cc:	b2c9      	uxtb	r1, r1
	 }else 	if (num > 99.99)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/100%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
    12ce:	5c73      	ldrb	r3, [r6, r1]
    12d0:	70eb      	strb	r3, [r5, #3]
    12d2:	e099      	b.n	1408 <set_seg_disp_num+0x260>
	 }else if (num > 9.999)
    12d4:	1c30      	adds	r0, r6, #0
    12d6:	1c39      	adds	r1, r7, #0
    12d8:	4a57      	ldr	r2, [pc, #348]	; (1438 <set_seg_disp_num+0x290>)
    12da:	4b58      	ldr	r3, [pc, #352]	; (143c <set_seg_disp_num+0x294>)
    12dc:	4d5a      	ldr	r5, [pc, #360]	; (1448 <set_seg_disp_num+0x2a0>)
    12de:	47a8      	blx	r5
    12e0:	2800      	cmp	r0, #0
    12e2:	d047      	beq.n	1374 <set_seg_disp_num+0x1cc>
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    12e4:	4b59      	ldr	r3, [pc, #356]	; (144c <set_seg_disp_num+0x2a4>)
    12e6:	469b      	mov	fp, r3
    12e8:	1c20      	adds	r0, r4, #0
    12ea:	4798      	blx	r3
    12ec:	4680      	mov	r8, r0
    12ee:	4d58      	ldr	r5, [pc, #352]	; (1450 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    12f0:	4e58      	ldr	r6, [pc, #352]	; (1454 <set_seg_disp_num+0x2ac>)
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    12f2:	210a      	movs	r1, #10
    12f4:	4b58      	ldr	r3, [pc, #352]	; (1458 <set_seg_disp_num+0x2b0>)
    12f6:	4798      	blx	r3
    12f8:	4b58      	ldr	r3, [pc, #352]	; (145c <set_seg_disp_num+0x2b4>)
    12fa:	4699      	mov	r9, r3
    12fc:	210a      	movs	r1, #10
    12fe:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1300:	b2c8      	uxtb	r0, r1
    1302:	4f57      	ldr	r7, [pc, #348]	; (1460 <set_seg_disp_num+0x2b8>)
    1304:	210a      	movs	r1, #10
    1306:	47b8      	blx	r7
    1308:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
    130a:	5c73      	ldrb	r3, [r6, r1]
    130c:	702b      	strb	r3, [r5, #0]
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    130e:	4640      	mov	r0, r8
    1310:	210a      	movs	r1, #10
    1312:	47c8      	blx	r9
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1314:	b2c8      	uxtb	r0, r1
    1316:	210a      	movs	r1, #10
    1318:	47b8      	blx	r7
    131a:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
    131c:	5c73      	ldrb	r3, [r6, r1]
    131e:	3b80      	subs	r3, #128	; 0x80
    1320:	706b      	strb	r3, [r5, #1]
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    1322:	4b50      	ldr	r3, [pc, #320]	; (1464 <set_seg_disp_num+0x2bc>)
    1324:	469a      	mov	sl, r3
    1326:	4640      	mov	r0, r8
    1328:	4798      	blx	r3
    132a:	1c01      	adds	r1, r0, #0
    132c:	4b4e      	ldr	r3, [pc, #312]	; (1468 <set_seg_disp_num+0x2c0>)
    132e:	4699      	mov	r9, r3
    1330:	1c20      	adds	r0, r4, #0
    1332:	4798      	blx	r3
    1334:	4b4e      	ldr	r3, [pc, #312]	; (1470 <set_seg_disp_num+0x2c8>)
    1336:	4698      	mov	r8, r3
    1338:	494c      	ldr	r1, [pc, #304]	; (146c <set_seg_disp_num+0x2c4>)
    133a:	4798      	blx	r3
    133c:	4b4d      	ldr	r3, [pc, #308]	; (1474 <set_seg_disp_num+0x2cc>)
    133e:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1340:	b2c0      	uxtb	r0, r0
    1342:	210a      	movs	r1, #10
    1344:	47b8      	blx	r7
    1346:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num - (int)num)*10);
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
    1348:	5c73      	ldrb	r3, [r6, r1]
    134a:	70ab      	strb	r3, [r5, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    134c:	1c20      	adds	r0, r4, #0
    134e:	4947      	ldr	r1, [pc, #284]	; (146c <set_seg_disp_num+0x2c4>)
    1350:	47c0      	blx	r8
    1352:	1c04      	adds	r4, r0, #0
    1354:	47d8      	blx	fp
    1356:	47d0      	blx	sl
    1358:	1c01      	adds	r1, r0, #0
    135a:	1c20      	adds	r0, r4, #0
    135c:	47c8      	blx	r9
    135e:	4943      	ldr	r1, [pc, #268]	; (146c <set_seg_disp_num+0x2c4>)
    1360:	47c0      	blx	r8
    1362:	4b44      	ldr	r3, [pc, #272]	; (1474 <set_seg_disp_num+0x2cc>)
    1364:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1366:	b2c0      	uxtb	r0, r0
    1368:	210a      	movs	r1, #10
    136a:	47b8      	blx	r7
    136c:	b2c9      	uxtb	r1, r1
	 }else if (num > 9.999)
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num/10%10);
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    136e:	5c73      	ldrb	r3, [r6, r1]
    1370:	70eb      	strb	r3, [r5, #3]
    1372:	e049      	b.n	1408 <set_seg_disp_num+0x260>
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    1374:	4b35      	ldr	r3, [pc, #212]	; (144c <set_seg_disp_num+0x2a4>)
    1376:	469a      	mov	sl, r3
    1378:	1c20      	adds	r0, r4, #0
    137a:	4798      	blx	r3
    137c:	1c05      	adds	r5, r0, #0
    137e:	4e34      	ldr	r6, [pc, #208]	; (1450 <set_seg_disp_num+0x2a8>)
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    1380:	4f34      	ldr	r7, [pc, #208]	; (1454 <set_seg_disp_num+0x2ac>)
    1382:	b2c0      	uxtb	r0, r0
    1384:	4b36      	ldr	r3, [pc, #216]	; (1460 <set_seg_disp_num+0x2b8>)
    1386:	4698      	mov	r8, r3
    1388:	210a      	movs	r1, #10
    138a:	4798      	blx	r3
    138c:	b2c9      	uxtb	r1, r1
		 sseg_num_num[1] = convert_to_7_seg((int)num%10) + 128;
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
    138e:	5c7b      	ldrb	r3, [r7, r1]
    1390:	3b80      	subs	r3, #128	; 0x80
    1392:	7033      	strb	r3, [r6, #0]
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    1394:	4b33      	ldr	r3, [pc, #204]	; (1464 <set_seg_disp_num+0x2bc>)
    1396:	4699      	mov	r9, r3
    1398:	1c28      	adds	r0, r5, #0
    139a:	4798      	blx	r3
    139c:	1c01      	adds	r1, r0, #0
    139e:	1c20      	adds	r0, r4, #0
    13a0:	4b31      	ldr	r3, [pc, #196]	; (1468 <set_seg_disp_num+0x2c0>)
    13a2:	4798      	blx	r3
    13a4:	4d32      	ldr	r5, [pc, #200]	; (1470 <set_seg_disp_num+0x2c8>)
    13a6:	4931      	ldr	r1, [pc, #196]	; (146c <set_seg_disp_num+0x2c4>)
    13a8:	47a8      	blx	r5
    13aa:	4b32      	ldr	r3, [pc, #200]	; (1474 <set_seg_disp_num+0x2cc>)
    13ac:	469b      	mov	fp, r3
    13ae:	4798      	blx	r3
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    13b0:	b2c0      	uxtb	r0, r0
    13b2:	210a      	movs	r1, #10
    13b4:	47c0      	blx	r8
    13b6:	b2c9      	uxtb	r1, r1
		 sseg_num_num[2] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
    13b8:	5c7b      	ldrb	r3, [r7, r1]
    13ba:	7073      	strb	r3, [r6, #1]
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    13bc:	1c20      	adds	r0, r4, #0
    13be:	492b      	ldr	r1, [pc, #172]	; (146c <set_seg_disp_num+0x2c4>)
    13c0:	47a8      	blx	r5
    13c2:	9001      	str	r0, [sp, #4]
    13c4:	47d0      	blx	sl
    13c6:	47c8      	blx	r9
    13c8:	1c01      	adds	r1, r0, #0
    13ca:	9801      	ldr	r0, [sp, #4]
    13cc:	4b26      	ldr	r3, [pc, #152]	; (1468 <set_seg_disp_num+0x2c0>)
    13ce:	4798      	blx	r3
    13d0:	4926      	ldr	r1, [pc, #152]	; (146c <set_seg_disp_num+0x2c4>)
    13d2:	47a8      	blx	r5
    13d4:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    13d6:	b2c0      	uxtb	r0, r0
    13d8:	210a      	movs	r1, #10
    13da:	47c0      	blx	r8
    13dc:	b2c9      	uxtb	r1, r1
		 sseg_num_num[3] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
    13de:	5c7b      	ldrb	r3, [r7, r1]
    13e0:	70b3      	strb	r3, [r6, #2]
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    13e2:	1c20      	adds	r0, r4, #0
    13e4:	4924      	ldr	r1, [pc, #144]	; (1478 <set_seg_disp_num+0x2d0>)
    13e6:	47a8      	blx	r5
    13e8:	1c04      	adds	r4, r0, #0
    13ea:	47d0      	blx	sl
    13ec:	47c8      	blx	r9
    13ee:	1c01      	adds	r1, r0, #0
    13f0:	1c20      	adds	r0, r4, #0
    13f2:	4b1d      	ldr	r3, [pc, #116]	; (1468 <set_seg_disp_num+0x2c0>)
    13f4:	4798      	blx	r3
    13f6:	491d      	ldr	r1, [pc, #116]	; (146c <set_seg_disp_num+0x2c4>)
    13f8:	47a8      	blx	r5
    13fa:	47d8      	blx	fp
 //Convert number to hex
 static uint8_t convert_to_7_seg(uint8_t num)
 {
	static const unsigned char DISPLAY1 [10] = {0x3F,0x06,0x5B,0x4F,0x66,0x6D,0x7D,0x07,0x7F,0x67};
	 
	 return DISPLAY1[num%10];
    13fc:	b2c0      	uxtb	r0, r0
    13fe:	210a      	movs	r1, #10
    1400:	47c0      	blx	r8
    1402:	b2c9      	uxtb	r1, r1
	 }else
	 {
		 sseg_num_num[0] = convert_to_7_seg((int)num) + 128;
		 sseg_num_num[1] = convert_to_7_seg((num - (int)num)*10);
		 sseg_num_num[2] = convert_to_7_seg((num * 10 - (int)(num* 10))*10);
		 sseg_num_num[3] = convert_to_7_seg((num * 100 - (int)(num* 100))*10);
    1404:	5c7b      	ldrb	r3, [r7, r1]
    1406:	70f3      	strb	r3, [r6, #3]
	 }
	 //Failsafe for brightness, always turn display on at least the lowest brightness
	 if (sseg_brightness < BCM_MIN_STEP)
    1408:	4b1c      	ldr	r3, [pc, #112]	; (147c <set_seg_disp_num+0x2d4>)
    140a:	781b      	ldrb	r3, [r3, #0]
    140c:	b2db      	uxtb	r3, r3
    140e:	2b0f      	cmp	r3, #15
    1410:	d802      	bhi.n	1418 <set_seg_disp_num+0x270>
	 {
		 sseg_brightness = BCM_MIN_STEP;
    1412:	2210      	movs	r2, #16
    1414:	4b19      	ldr	r3, [pc, #100]	; (147c <set_seg_disp_num+0x2d4>)
    1416:	701a      	strb	r2, [r3, #0]
	 }

 }
    1418:	b003      	add	sp, #12
    141a:	bc3c      	pop	{r2, r3, r4, r5}
    141c:	4690      	mov	r8, r2
    141e:	4699      	mov	r9, r3
    1420:	46a2      	mov	sl, r4
    1422:	46ab      	mov	fp, r5
    1424:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1426:	46c0      	nop			; (mov r8, r8)
    1428:	851eb852 	.word	0x851eb852
    142c:	408f3feb 	.word	0x408f3feb
    1430:	28f5c28f 	.word	0x28f5c28f
    1434:	4058ff5c 	.word	0x4058ff5c
    1438:	ed916873 	.word	0xed916873
    143c:	4023ff7c 	.word	0x4023ff7c
    1440:	00006045 	.word	0x00006045
    1444:	00008465 	.word	0x00008465
    1448:	00005ff9 	.word	0x00005ff9
    144c:	00006781 	.word	0x00006781
    1450:	20002d8c 	.word	0x20002d8c
    1454:	000087a0 	.word	0x000087a0
    1458:	00005ee1 	.word	0x00005ee1
    145c:	00005f8d 	.word	0x00005f8d
    1460:	00005ecd 	.word	0x00005ecd
    1464:	000067c1 	.word	0x000067c1
    1468:	00006495 	.word	0x00006495
    146c:	41200000 	.word	0x41200000
    1470:	00006241 	.word	0x00006241
    1474:	00006095 	.word	0x00006095
    1478:	42c80000 	.word	0x42c80000
    147c:	20002d98 	.word	0x20002d98

00001480 <sseg_set_display_brightness>:

//Set screen brightness
void sseg_set_display_brightness(uint8_t level)
{
	sseg_brightness = level;
    1480:	4b01      	ldr	r3, [pc, #4]	; (1488 <sseg_set_display_brightness+0x8>)
    1482:	7018      	strb	r0, [r3, #0]
}
    1484:	4770      	bx	lr
    1486:	46c0      	nop			; (mov r8, r8)
    1488:	20002d98 	.word	0x20002d98

0000148c <sseg_update_display>:

//Redraw display and handle leds
void sseg_update_display(void)
{
    148c:	b508      	push	{r3, lr}

	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];

	active_num ++;
    148e:	4b33      	ldr	r3, [pc, #204]	; (155c <sseg_update_display+0xd0>)
    1490:	781b      	ldrb	r3, [r3, #0]
    1492:	3301      	adds	r3, #1
    1494:	b2db      	uxtb	r3, r3
	if (active_num >= 4)
    1496:	2b03      	cmp	r3, #3
    1498:	d802      	bhi.n	14a0 <sseg_update_display+0x14>

	static uint8_t bcm_cycle = 16;
	static uint8_t active_num = 0;
	static uint8_t buf[2];

	active_num ++;
    149a:	4a30      	ldr	r2, [pc, #192]	; (155c <sseg_update_display+0xd0>)
    149c:	7013      	strb	r3, [r2, #0]
    149e:	e013      	b.n	14c8 <sseg_update_display+0x3c>
	if (active_num >= 4)
	{
		active_num = 0;
    14a0:	2200      	movs	r2, #0
    14a2:	4b2e      	ldr	r3, [pc, #184]	; (155c <sseg_update_display+0xd0>)
    14a4:	701a      	strb	r2, [r3, #0]
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
    14a6:	4b2e      	ldr	r3, [pc, #184]	; (1560 <sseg_update_display+0xd4>)
    14a8:	781b      	ldrb	r3, [r3, #0]
    14aa:	005b      	lsls	r3, r3, #1
    14ac:	b2db      	uxtb	r3, r3
		//reset
		if (bcm_cycle == 0)
    14ae:	2b00      	cmp	r3, #0
    14b0:	d002      	beq.n	14b8 <sseg_update_display+0x2c>
	active_num ++;
	if (active_num >= 4)
	{
		active_num = 0;
		//all segs done, go to next level
		bcm_cycle = bcm_cycle << 1;
    14b2:	4a2b      	ldr	r2, [pc, #172]	; (1560 <sseg_update_display+0xd4>)
    14b4:	7013      	strb	r3, [r2, #0]
    14b6:	e002      	b.n	14be <sseg_update_display+0x32>
		//reset
		if (bcm_cycle == 0)
		{
			bcm_cycle = BCM_MIN_STEP;
    14b8:	2210      	movs	r2, #16
    14ba:	4b29      	ldr	r3, [pc, #164]	; (1560 <sseg_update_display+0xd4>)
    14bc:	701a      	strb	r2, [r3, #0]
		}
		tc_set_top_value(&display_timer_instance, bcm_cycle);
    14be:	4b28      	ldr	r3, [pc, #160]	; (1560 <sseg_update_display+0xd4>)
    14c0:	7819      	ldrb	r1, [r3, #0]
    14c2:	4828      	ldr	r0, [pc, #160]	; (1564 <sseg_update_display+0xd8>)
    14c4:	4b28      	ldr	r3, [pc, #160]	; (1568 <sseg_update_display+0xdc>)
    14c6:	4798      	blx	r3
	}

	// 	//Get the proper number
	buf[0] = (sseg_num_num[active_num] & 0xf0);	//high 7seg nibble + rgb
    14c8:	4b24      	ldr	r3, [pc, #144]	; (155c <sseg_update_display+0xd0>)
    14ca:	781b      	ldrb	r3, [r3, #0]
    14cc:	4a27      	ldr	r2, [pc, #156]	; (156c <sseg_update_display+0xe0>)
    14ce:	5cd2      	ldrb	r2, [r2, r3]
    14d0:	230f      	movs	r3, #15
    14d2:	1c11      	adds	r1, r2, #0
    14d4:	4399      	bics	r1, r3
    14d6:	4b26      	ldr	r3, [pc, #152]	; (1570 <sseg_update_display+0xe4>)
    14d8:	7019      	strb	r1, [r3, #0]

	//Light led for each bcm level
	if(!(sseg_leds.red_set & bcm_cycle))
    14da:	4b21      	ldr	r3, [pc, #132]	; (1560 <sseg_update_display+0xd4>)
    14dc:	781b      	ldrb	r3, [r3, #0]
    14de:	4825      	ldr	r0, [pc, #148]	; (1574 <sseg_update_display+0xe8>)
    14e0:	7800      	ldrb	r0, [r0, #0]
    14e2:	4218      	tst	r0, r3
    14e4:	d102      	bne.n	14ec <sseg_update_display+0x60>
	{
		buf[0] += RED_LED_BIT;
    14e6:	3104      	adds	r1, #4
    14e8:	4821      	ldr	r0, [pc, #132]	; (1570 <sseg_update_display+0xe4>)
    14ea:	7001      	strb	r1, [r0, #0]
	}
	if(!(sseg_leds.green_set & bcm_cycle))
    14ec:	4921      	ldr	r1, [pc, #132]	; (1574 <sseg_update_display+0xe8>)
    14ee:	7849      	ldrb	r1, [r1, #1]
    14f0:	4219      	tst	r1, r3
    14f2:	d103      	bne.n	14fc <sseg_update_display+0x70>
	{
		buf[0] += GREEN_LED_BIT;
    14f4:	491e      	ldr	r1, [pc, #120]	; (1570 <sseg_update_display+0xe4>)
    14f6:	7808      	ldrb	r0, [r1, #0]
    14f8:	3002      	adds	r0, #2
    14fa:	7008      	strb	r0, [r1, #0]
	}
	if(!(sseg_leds.blue_set & bcm_cycle))
    14fc:	491d      	ldr	r1, [pc, #116]	; (1574 <sseg_update_display+0xe8>)
    14fe:	7889      	ldrb	r1, [r1, #2]
    1500:	4219      	tst	r1, r3
    1502:	d103      	bne.n	150c <sseg_update_display+0x80>
	{
		buf[0] += BLUE_LED_BIT;
    1504:	4b1a      	ldr	r3, [pc, #104]	; (1570 <sseg_update_display+0xe4>)
    1506:	7819      	ldrb	r1, [r3, #0]
    1508:	3108      	adds	r1, #8
    150a:	7019      	strb	r1, [r3, #0]
	}

	buf[1] = (sseg_num_num[active_num] & 0x0f) ;	//U1!!!!!!!!!!!!!!!!!!	//low 7seg nibble	&& segment select is at high nibble
    150c:	230f      	movs	r3, #15
    150e:	401a      	ands	r2, r3
    1510:	4b17      	ldr	r3, [pc, #92]	; (1570 <sseg_update_display+0xe4>)
    1512:	705a      	strb	r2, [r3, #1]

	spi_select_slave(&spi_master_instance, &slave, true);
    1514:	4818      	ldr	r0, [pc, #96]	; (1578 <sseg_update_display+0xec>)
    1516:	4919      	ldr	r1, [pc, #100]	; (157c <sseg_update_display+0xf0>)
    1518:	2201      	movs	r2, #1
    151a:	4b19      	ldr	r3, [pc, #100]	; (1580 <sseg_update_display+0xf4>)
    151c:	4798      	blx	r3

	if(sseg_brightness & bcm_cycle)
    151e:	4b19      	ldr	r3, [pc, #100]	; (1584 <sseg_update_display+0xf8>)
    1520:	781a      	ldrb	r2, [r3, #0]
    1522:	4b0f      	ldr	r3, [pc, #60]	; (1560 <sseg_update_display+0xd4>)
    1524:	781b      	ldrb	r3, [r3, #0]
    1526:	421a      	tst	r2, r3
    1528:	d00d      	beq.n	1546 <sseg_update_display+0xba>
	{
		buf[1] +=  (~(1 << (7 - active_num)) & 0xf0);
    152a:	4b11      	ldr	r3, [pc, #68]	; (1570 <sseg_update_display+0xe4>)
    152c:	4a0b      	ldr	r2, [pc, #44]	; (155c <sseg_update_display+0xd0>)
    152e:	7812      	ldrb	r2, [r2, #0]
    1530:	2107      	movs	r1, #7
    1532:	1a8a      	subs	r2, r1, r2
    1534:	2101      	movs	r1, #1
    1536:	4091      	lsls	r1, r2
    1538:	43ca      	mvns	r2, r1
    153a:	210f      	movs	r1, #15
    153c:	438a      	bics	r2, r1
    153e:	7859      	ldrb	r1, [r3, #1]
    1540:	1852      	adds	r2, r2, r1
    1542:	705a      	strb	r2, [r3, #1]
    1544:	e003      	b.n	154e <sseg_update_display+0xc2>
	
	}else{
		buf[1] += 0xF0;
    1546:	4b0a      	ldr	r3, [pc, #40]	; (1570 <sseg_update_display+0xe4>)
    1548:	785a      	ldrb	r2, [r3, #1]
    154a:	3a10      	subs	r2, #16
    154c:	705a      	strb	r2, [r3, #1]
	}

	spi_write_buffer_job(&spi_master_instance, buf, 2);
    154e:	480a      	ldr	r0, [pc, #40]	; (1578 <sseg_update_display+0xec>)
    1550:	4907      	ldr	r1, [pc, #28]	; (1570 <sseg_update_display+0xe4>)
    1552:	2202      	movs	r2, #2
    1554:	4b0c      	ldr	r3, [pc, #48]	; (1588 <sseg_update_display+0xfc>)
    1556:	4798      	blx	r3

}
    1558:	bd08      	pop	{r3, pc}
    155a:	46c0      	nop			; (mov r8, r8)
    155c:	200000d9 	.word	0x200000d9
    1560:	20000002 	.word	0x20000002
    1564:	200009cc 	.word	0x200009cc
    1568:	00002fa5 	.word	0x00002fa5
    156c:	20002d8c 	.word	0x20002d8c
    1570:	200000dc 	.word	0x200000dc
    1574:	20002d88 	.word	0x20002d88
    1578:	20000970 	.word	0x20000970
    157c:	200009ac 	.word	0x200009ac
    1580:	00002151 	.word	0x00002151
    1584:	20002d98 	.word	0x20002d98
    1588:	00002255 	.word	0x00002255

0000158c <configure_spi_master>:
	
	system_pinmux_pin_set_config(sseg_disp_btn->gpio_pin, &config);	//Todo, set this to read from struct
}

 void configure_spi_master(button_lib_t * set_sseg_disp_btn)
{
    158c:	b5f0      	push	{r4, r5, r6, r7, lr}
    158e:	b091      	sub	sp, #68	; 0x44
	sseg_disp_btn =  set_sseg_disp_btn;
    1590:	4b2d      	ldr	r3, [pc, #180]	; (1648 <configure_spi_master+0xbc>)
    1592:	6018      	str	r0, [r3, #0]
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
    1594:	4c2d      	ldr	r4, [pc, #180]	; (164c <configure_spi_master+0xc0>)
    1596:	2312      	movs	r3, #18
    1598:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
    159a:	2300      	movs	r3, #0
    159c:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
    159e:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    15a0:	a901      	add	r1, sp, #4
    15a2:	2201      	movs	r2, #1
    15a4:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    15a6:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    15a8:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
    15aa:	2012      	movs	r0, #18
    15ac:	4b28      	ldr	r3, [pc, #160]	; (1650 <configure_spi_master+0xc4>)
    15ae:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
    15b0:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    15b2:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    15b4:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    15b6:	2900      	cmp	r1, #0
    15b8:	d103      	bne.n	15c2 <configure_spi_master+0x36>
		return &(ports[port_index]->Group[group_index]);
    15ba:	095a      	lsrs	r2, r3, #5
    15bc:	01d2      	lsls	r2, r2, #7
    15be:	4925      	ldr	r1, [pc, #148]	; (1654 <configure_spi_master+0xc8>)
    15c0:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    15c2:	271f      	movs	r7, #31
    15c4:	403b      	ands	r3, r7
    15c6:	2401      	movs	r4, #1
    15c8:	1c21      	adds	r1, r4, #0
    15ca:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    15cc:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
    15ce:	aa02      	add	r2, sp, #8
    15d0:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    15d2:	2300      	movs	r3, #0
    15d4:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    15d6:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_E;	//do pad 1, di pad 0
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    15d8:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
    15da:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
    15dc:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
    15de:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
    15e0:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
    15e2:	2124      	movs	r1, #36	; 0x24
    15e4:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    15e6:	9309      	str	r3, [sp, #36]	; 0x24
    15e8:	930a      	str	r3, [sp, #40]	; 0x28

	/* Master config defaults */
	config->mode_specific.master.baudrate = 1000000;
    15ea:	4b1b      	ldr	r3, [pc, #108]	; (1658 <configure_spi_master+0xcc>)
    15ec:	6193      	str	r3, [r2, #24]
	spi_attach_slave(&slave, &slave_dev_config);
	
	/* Configure, initialize and enable SERCOM SPI module */
	spi_get_config_defaults(&config_spi_master);
	
	config_spi_master.mux_setting = SPI_SIGNAL_MUX_SETTING_I;
    15ee:	2380      	movs	r3, #128	; 0x80
    15f0:	029b      	lsls	r3, r3, #10
    15f2:	60d3      	str	r3, [r2, #12]
	
	/* Configure pad 0 for data in */
	config_spi_master.pinmux_pad0 = PINMUX_UNUSED;
    15f4:	2301      	movs	r3, #1
    15f6:	425b      	negs	r3, r3
    15f8:	6293      	str	r3, [r2, #40]	; 0x28
	/* Configure pad 1 as unused */
	//config_spi_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;
	config_spi_master.pinmux_pad1 = PINMUX_PA17C_SERCOM1_PAD1;	
    15fa:	4918      	ldr	r1, [pc, #96]	; (165c <configure_spi_master+0xd0>)
    15fc:	62d1      	str	r1, [r2, #44]	; 0x2c
	/* Configure pad 2 for data out */
	//config_spi_master.pinmux_pad2 = PINMUX_PA18C_SERCOM1_PAD2;
	config_spi_master.pinmux_pad2 = PINMUX_UNUSED;	
    15fe:	6313      	str	r3, [r2, #48]	; 0x30
	/* Configure pad 3 for SCK */
	config_spi_master.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;
    1600:	4b17      	ldr	r3, [pc, #92]	; (1660 <configure_spi_master+0xd4>)
    1602:	6353      	str	r3, [r2, #52]	; 0x34
	
	spi_init(&spi_master_instance, SERCOM1, &config_spi_master);
    1604:	4e17      	ldr	r6, [pc, #92]	; (1664 <configure_spi_master+0xd8>)
    1606:	1c30      	adds	r0, r6, #0
    1608:	4917      	ldr	r1, [pc, #92]	; (1668 <configure_spi_master+0xdc>)
    160a:	4b18      	ldr	r3, [pc, #96]	; (166c <configure_spi_master+0xe0>)
    160c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    160e:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1610:	1c28      	adds	r0, r5, #0
    1612:	4b17      	ldr	r3, [pc, #92]	; (1670 <configure_spi_master+0xe4>)
    1614:	4798      	blx	r3
    1616:	4007      	ands	r7, r0
    1618:	40bc      	lsls	r4, r7
    161a:	4b16      	ldr	r3, [pc, #88]	; (1674 <configure_spi_master+0xe8>)
    161c:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    161e:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
    1620:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
    1622:	2b00      	cmp	r3, #0
    1624:	d1fc      	bne.n	1620 <configure_spi_master+0x94>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    1626:	682a      	ldr	r2, [r5, #0]
    1628:	2302      	movs	r3, #2
    162a:	4313      	orrs	r3, r2
    162c:	602b      	str	r3, [r5, #0]
	spi_enable(&spi_master_instance);
	
	spi_register_callback(&spi_master_instance, spi_master_write_done, SPI_CALLBACK_BUFFER_TRANSMITTED);
    162e:	4c0d      	ldr	r4, [pc, #52]	; (1664 <configure_spi_master+0xd8>)
    1630:	1c20      	adds	r0, r4, #0
    1632:	4911      	ldr	r1, [pc, #68]	; (1678 <configure_spi_master+0xec>)
    1634:	2200      	movs	r2, #0
    1636:	4b11      	ldr	r3, [pc, #68]	; (167c <configure_spi_master+0xf0>)
    1638:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->enabled_callback |= (1 << callback_type);
    163a:	2337      	movs	r3, #55	; 0x37
    163c:	5ce1      	ldrb	r1, [r4, r3]
    163e:	2201      	movs	r2, #1
    1640:	430a      	orrs	r2, r1
    1642:	54e2      	strb	r2, [r4, r3]
	spi_enable_callback(&spi_master_instance, SPI_CALLBACK_BUFFER_TRANSMITTED);
}
    1644:	b011      	add	sp, #68	; 0x44
    1646:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1648:	20002d94 	.word	0x20002d94
    164c:	200009ac 	.word	0x200009ac
    1650:	00001d51 	.word	0x00001d51
    1654:	41004400 	.word	0x41004400
    1658:	000f4240 	.word	0x000f4240
    165c:	00110002 	.word	0x00110002
    1660:	00130002 	.word	0x00130002
    1664:	20000970 	.word	0x20000970
    1668:	42000c00 	.word	0x42000c00
    166c:	00001f39 	.word	0x00001f39
    1670:	000024d9 	.word	0x000024d9
    1674:	e000e100 	.word	0xe000e100
    1678:	00001151 	.word	0x00001151
    167c:	0000223d 	.word	0x0000223d

00001680 <configure_tc_bg>:
	tc_enable(&cadence_timer_instance);
}

//Set up timer, for fast periods
void configure_tc_bg(uint8_t period)
{
    1680:	b510      	push	{r4, lr}
    1682:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    1684:	aa01      	add	r2, sp, #4
    1686:	2300      	movs	r3, #0
    1688:	2100      	movs	r1, #0
    168a:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    168c:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    168e:	2400      	movs	r4, #0
    1690:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    1692:	7054      	strb	r4, [r2, #1]

	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    1694:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1696:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1698:	7311      	strb	r1, [r2, #12]

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    169a:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    169c:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    169e:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    16a0:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    16a2:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    16a4:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    16a6:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    16a8:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    16aa:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    16ac:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	config_tc.counter_size = TC_COUNTER_SIZE_8BIT;
    16ae:	2304      	movs	r3, #4
    16b0:	7093      	strb	r3, [r2, #2]
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64;
    16b2:	23a0      	movs	r3, #160	; 0xa0
    16b4:	00db      	lsls	r3, r3, #3
    16b6:	8093      	strh	r3, [r2, #4]
	
	config_tc.counter_8_bit.compare_capture_channel[0] = period;
    16b8:	232a      	movs	r3, #42	; 0x2a
    16ba:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.period = period;
    16bc:	2329      	movs	r3, #41	; 0x29
    16be:	54d0      	strb	r0, [r2, r3]
	config_tc.counter_8_bit.value = 0x00;
    16c0:	2328      	movs	r3, #40	; 0x28
    16c2:	54d4      	strb	r4, [r2, r3]
	
	config_tc.pwm_channel[0].enabled = false;
	tc_init(&display_timer_instance, TC3, &config_tc);
    16c4:	4c07      	ldr	r4, [pc, #28]	; (16e4 <configure_tc_bg+0x64>)
    16c6:	1c20      	adds	r0, r4, #0
    16c8:	4907      	ldr	r1, [pc, #28]	; (16e8 <configure_tc_bg+0x68>)
    16ca:	4b08      	ldr	r3, [pc, #32]	; (16ec <configure_tc_bg+0x6c>)
    16cc:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    16ce:	6822      	ldr	r2, [r4, #0]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    16d0:	217f      	movs	r1, #127	; 0x7f
    16d2:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
    16d4:	438b      	bics	r3, r1
    16d6:	d1fc      	bne.n	16d2 <configure_tc_bg+0x52>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    16d8:	8811      	ldrh	r1, [r2, #0]
    16da:	2302      	movs	r3, #2
    16dc:	430b      	orrs	r3, r1
    16de:	8013      	strh	r3, [r2, #0]
	tc_enable(&display_timer_instance);
}
    16e0:	b00e      	add	sp, #56	; 0x38
    16e2:	bd10      	pop	{r4, pc}
    16e4:	200009cc 	.word	0x200009cc
    16e8:	42002c00 	.word	0x42002c00
    16ec:	00002d31 	.word	0x00002d31

000016f0 <configure_tc>:


//Set up timers:
void configure_tc( )
{
    16f0:	b508      	push	{r3, lr}

  //configure_tc_logger( );
  configure_tc_bg( 0xff);
    16f2:	20ff      	movs	r0, #255	; 0xff
    16f4:	4b01      	ldr	r3, [pc, #4]	; (16fc <configure_tc+0xc>)
    16f6:	4798      	blx	r3
}
    16f8:	bd08      	pop	{r3, pc}
    16fa:	46c0      	nop			; (mov r8, r8)
    16fc:	00001681 	.word	0x00001681

00001700 <configure_tc_callbacks>:

//Register in callback
void configure_tc_callbacks(tc_callback_t callback_func)
{
    1700:	b510      	push	{r4, lr}
    1702:	1c01      	adds	r1, r0, #0
	tc_register_callback(	&display_timer_instance,	callback_func, TC_CALLBACK_OVERFLOW);
    1704:	4c0c      	ldr	r4, [pc, #48]	; (1738 <configure_tc_callbacks+0x38>)
    1706:	1c20      	adds	r0, r4, #0
    1708:	2200      	movs	r2, #0
    170a:	4b0c      	ldr	r3, [pc, #48]	; (173c <configure_tc_callbacks+0x3c>)
    170c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    170e:	6820      	ldr	r0, [r4, #0]
    1710:	4b0b      	ldr	r3, [pc, #44]	; (1740 <configure_tc_callbacks+0x40>)
    1712:	4798      	blx	r3
	static uint8_t tc_interrupt_vectors[TC_INST_NUM] =
		{
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    1714:	4b0b      	ldr	r3, [pc, #44]	; (1744 <configure_tc_callbacks+0x44>)
    1716:	5c1b      	ldrb	r3, [r3, r0]
    1718:	211f      	movs	r1, #31
    171a:	4019      	ands	r1, r3
    171c:	2301      	movs	r3, #1
    171e:	1c1a      	adds	r2, r3, #0
    1720:	408a      	lsls	r2, r1
    1722:	1c11      	adds	r1, r2, #0
    1724:	4a08      	ldr	r2, [pc, #32]	; (1748 <configure_tc_callbacks+0x48>)
    1726:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
    1728:	7e61      	ldrb	r1, [r4, #25]
    172a:	2201      	movs	r2, #1
    172c:	430a      	orrs	r2, r1
    172e:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    1730:	6822      	ldr	r2, [r4, #0]
    1732:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&display_timer_instance, TC_CALLBACK_OVERFLOW);
}
    1734:	bd10      	pop	{r4, pc}
    1736:	46c0      	nop			; (mov r8, r8)
    1738:	200009cc 	.word	0x200009cc
    173c:	00002fdd 	.word	0x00002fdd
    1740:	00002cf9 	.word	0x00002cf9
    1744:	000087ac 	.word	0x000087ac
    1748:	e000e100 	.word	0xe000e100

0000174c <delay_init>:
    174c:	b510      	push	{r4, lr}
    174e:	2000      	movs	r0, #0
    1750:	4b08      	ldr	r3, [pc, #32]	; (1774 <delay_init+0x28>)
    1752:	4798      	blx	r3
    1754:	4c08      	ldr	r4, [pc, #32]	; (1778 <delay_init+0x2c>)
    1756:	21fa      	movs	r1, #250	; 0xfa
    1758:	0089      	lsls	r1, r1, #2
    175a:	47a0      	blx	r4
    175c:	4b07      	ldr	r3, [pc, #28]	; (177c <delay_init+0x30>)
    175e:	6018      	str	r0, [r3, #0]
    1760:	21fa      	movs	r1, #250	; 0xfa
    1762:	0089      	lsls	r1, r1, #2
    1764:	47a0      	blx	r4
    1766:	4b06      	ldr	r3, [pc, #24]	; (1780 <delay_init+0x34>)
    1768:	6018      	str	r0, [r3, #0]
    176a:	2205      	movs	r2, #5
    176c:	4b05      	ldr	r3, [pc, #20]	; (1784 <delay_init+0x38>)
    176e:	601a      	str	r2, [r3, #0]
    1770:	bd10      	pop	{r4, pc}
    1772:	46c0      	nop			; (mov r8, r8)
    1774:	00002aa9 	.word	0x00002aa9
    1778:	00005e45 	.word	0x00005e45
    177c:	20000008 	.word	0x20000008
    1780:	20000004 	.word	0x20000004
    1784:	e000e010 	.word	0xe000e010

00001788 <delay_cycles_ms>:
    1788:	b530      	push	{r4, r5, lr}
    178a:	4b08      	ldr	r3, [pc, #32]	; (17ac <delay_cycles_ms+0x24>)
    178c:	681c      	ldr	r4, [r3, #0]
    178e:	4a08      	ldr	r2, [pc, #32]	; (17b0 <delay_cycles_ms+0x28>)
    1790:	2500      	movs	r5, #0
    1792:	2180      	movs	r1, #128	; 0x80
    1794:	0249      	lsls	r1, r1, #9
    1796:	e006      	b.n	17a6 <delay_cycles_ms+0x1e>
    1798:	2c00      	cmp	r4, #0
    179a:	d004      	beq.n	17a6 <delay_cycles_ms+0x1e>
    179c:	6054      	str	r4, [r2, #4]
    179e:	6095      	str	r5, [r2, #8]
    17a0:	6813      	ldr	r3, [r2, #0]
    17a2:	420b      	tst	r3, r1
    17a4:	d0fc      	beq.n	17a0 <delay_cycles_ms+0x18>
    17a6:	3801      	subs	r0, #1
    17a8:	d2f6      	bcs.n	1798 <delay_cycles_ms+0x10>
    17aa:	bd30      	pop	{r4, r5, pc}
    17ac:	20000008 	.word	0x20000008
    17b0:	e000e010 	.word	0xe000e010

000017b4 <adc_get_config_defaults>:
    17b4:	b510      	push	{r4, lr}
    17b6:	2200      	movs	r2, #0
    17b8:	2300      	movs	r3, #0
    17ba:	7002      	strb	r2, [r0, #0]
    17bc:	7042      	strb	r2, [r0, #1]
    17be:	2100      	movs	r1, #0
    17c0:	8042      	strh	r2, [r0, #2]
    17c2:	7101      	strb	r1, [r0, #4]
    17c4:	7603      	strb	r3, [r0, #24]
    17c6:	6202      	str	r2, [r0, #32]
    17c8:	61c2      	str	r2, [r0, #28]
    17ca:	6082      	str	r2, [r0, #8]
    17cc:	7303      	strb	r3, [r0, #12]
    17ce:	24c0      	movs	r4, #192	; 0xc0
    17d0:	0164      	lsls	r4, r4, #5
    17d2:	81c4      	strh	r4, [r0, #14]
    17d4:	7403      	strb	r3, [r0, #16]
    17d6:	7443      	strb	r3, [r0, #17]
    17d8:	7483      	strb	r3, [r0, #18]
    17da:	74c3      	strb	r3, [r0, #19]
    17dc:	7503      	strb	r3, [r0, #20]
    17de:	242a      	movs	r4, #42	; 0x2a
    17e0:	5503      	strb	r3, [r0, r4]
    17e2:	7543      	strb	r3, [r0, #21]
    17e4:	7583      	strb	r3, [r0, #22]
    17e6:	2424      	movs	r4, #36	; 0x24
    17e8:	5503      	strb	r3, [r0, r4]
    17ea:	84c2      	strh	r2, [r0, #38]	; 0x26
    17ec:	8502      	strh	r2, [r0, #40]	; 0x28
    17ee:	75c1      	strb	r1, [r0, #23]
    17f0:	232b      	movs	r3, #43	; 0x2b
    17f2:	54c1      	strb	r1, [r0, r3]
    17f4:	232c      	movs	r3, #44	; 0x2c
    17f6:	54c1      	strb	r1, [r0, r3]
    17f8:	bd10      	pop	{r4, pc}
    17fa:	46c0      	nop			; (mov r8, r8)

000017fc <adc_init>:
    17fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    17fe:	465f      	mov	r7, fp
    1800:	4656      	mov	r6, sl
    1802:	464d      	mov	r5, r9
    1804:	4644      	mov	r4, r8
    1806:	b4f0      	push	{r4, r5, r6, r7}
    1808:	b099      	sub	sp, #100	; 0x64
    180a:	1c06      	adds	r6, r0, #0
    180c:	1c14      	adds	r4, r2, #0
    180e:	6001      	str	r1, [r0, #0]
    1810:	4bbc      	ldr	r3, [pc, #752]	; (1b04 <adc_init+0x308>)
    1812:	6a18      	ldr	r0, [r3, #32]
    1814:	2280      	movs	r2, #128	; 0x80
    1816:	0252      	lsls	r2, r2, #9
    1818:	4302      	orrs	r2, r0
    181a:	621a      	str	r2, [r3, #32]
    181c:	780b      	ldrb	r3, [r1, #0]
    181e:	2005      	movs	r0, #5
    1820:	07da      	lsls	r2, r3, #31
    1822:	d500      	bpl.n	1826 <adc_init+0x2a>
    1824:	e1f6      	b.n	1c14 <adc_init+0x418>
    1826:	780b      	ldrb	r3, [r1, #0]
    1828:	201c      	movs	r0, #28
    182a:	0799      	lsls	r1, r3, #30
    182c:	d500      	bpl.n	1830 <adc_init+0x34>
    182e:	e1f1      	b.n	1c14 <adc_init+0x418>
    1830:	7863      	ldrb	r3, [r4, #1]
    1832:	7133      	strb	r3, [r6, #4]
    1834:	2b00      	cmp	r3, #0
    1836:	d000      	beq.n	183a <adc_init+0x3e>
    1838:	e1dc      	b.n	1bf4 <adc_init+0x3f8>
    183a:	4bb3      	ldr	r3, [pc, #716]	; (1b08 <adc_init+0x30c>)
    183c:	6c19      	ldr	r1, [r3, #64]	; 0x40
    183e:	2204      	movs	r2, #4
    1840:	430a      	orrs	r2, r1
    1842:	641a      	str	r2, [r3, #64]	; 0x40
    1844:	e1d6      	b.n	1bf4 <adc_init+0x3f8>
    1846:	7d23      	ldrb	r3, [r4, #20]
    1848:	2b00      	cmp	r3, #0
    184a:	d102      	bne.n	1852 <adc_init+0x56>
    184c:	2301      	movs	r3, #1
    184e:	7773      	strb	r3, [r6, #29]
    1850:	e001      	b.n	1856 <adc_init+0x5a>
    1852:	2300      	movs	r3, #0
    1854:	7773      	strb	r3, [r6, #29]
    1856:	6832      	ldr	r2, [r6, #0]
    1858:	9201      	str	r2, [sp, #4]
    185a:	7823      	ldrb	r3, [r4, #0]
    185c:	4668      	mov	r0, sp
    185e:	7203      	strb	r3, [r0, #8]
    1860:	201e      	movs	r0, #30
    1862:	a902      	add	r1, sp, #8
    1864:	4ba9      	ldr	r3, [pc, #676]	; (1b0c <adc_init+0x310>)
    1866:	4798      	blx	r3
    1868:	201e      	movs	r0, #30
    186a:	4ba9      	ldr	r3, [pc, #676]	; (1b10 <adc_init+0x314>)
    186c:	4798      	blx	r3
    186e:	232c      	movs	r3, #44	; 0x2c
    1870:	5ce3      	ldrb	r3, [r4, r3]
    1872:	2b00      	cmp	r3, #0
    1874:	d042      	beq.n	18fc <adc_init+0x100>
    1876:	222b      	movs	r2, #43	; 0x2b
    1878:	5ca5      	ldrb	r5, [r4, r2]
    187a:	7b21      	ldrb	r1, [r4, #12]
    187c:	4688      	mov	r8, r1
    187e:	194a      	adds	r2, r1, r5
    1880:	b2d2      	uxtb	r2, r2
    1882:	18d3      	adds	r3, r2, r3
    1884:	b2db      	uxtb	r3, r3
    1886:	4699      	mov	r9, r3
    1888:	429a      	cmp	r2, r3
    188a:	d221      	bcs.n	18d0 <adc_init+0xd4>
    188c:	4aa1      	ldr	r2, [pc, #644]	; (1b14 <adc_init+0x318>)
    188e:	4693      	mov	fp, r2
    1890:	4ba1      	ldr	r3, [pc, #644]	; (1b18 <adc_init+0x31c>)
    1892:	469a      	mov	sl, r3
    1894:	270f      	movs	r7, #15
    1896:	402f      	ands	r7, r5
    1898:	7b23      	ldrb	r3, [r4, #12]
    189a:	18ff      	adds	r7, r7, r3
    189c:	a804      	add	r0, sp, #16
    189e:	4659      	mov	r1, fp
    18a0:	2250      	movs	r2, #80	; 0x50
    18a2:	47d0      	blx	sl
    18a4:	2f13      	cmp	r7, #19
    18a6:	d80c      	bhi.n	18c2 <adc_init+0xc6>
    18a8:	00bf      	lsls	r7, r7, #2
    18aa:	ab04      	add	r3, sp, #16
    18ac:	58f8      	ldr	r0, [r7, r3]
    18ae:	a903      	add	r1, sp, #12
    18b0:	2300      	movs	r3, #0
    18b2:	704b      	strb	r3, [r1, #1]
    18b4:	70cb      	strb	r3, [r1, #3]
    18b6:	708b      	strb	r3, [r1, #2]
    18b8:	2301      	movs	r3, #1
    18ba:	700b      	strb	r3, [r1, #0]
    18bc:	b2c0      	uxtb	r0, r0
    18be:	4a97      	ldr	r2, [pc, #604]	; (1b1c <adc_init+0x320>)
    18c0:	4790      	blx	r2
    18c2:	3501      	adds	r5, #1
    18c4:	b2ed      	uxtb	r5, r5
    18c6:	4640      	mov	r0, r8
    18c8:	1943      	adds	r3, r0, r5
    18ca:	b2db      	uxtb	r3, r3
    18cc:	454b      	cmp	r3, r9
    18ce:	d3e1      	bcc.n	1894 <adc_init+0x98>
    18d0:	89e5      	ldrh	r5, [r4, #14]
    18d2:	a804      	add	r0, sp, #16
    18d4:	498f      	ldr	r1, [pc, #572]	; (1b14 <adc_init+0x318>)
    18d6:	2250      	movs	r2, #80	; 0x50
    18d8:	4b8f      	ldr	r3, [pc, #572]	; (1b18 <adc_init+0x31c>)
    18da:	4798      	blx	r3
    18dc:	2d13      	cmp	r5, #19
    18de:	d837      	bhi.n	1950 <adc_init+0x154>
    18e0:	00ad      	lsls	r5, r5, #2
    18e2:	ab04      	add	r3, sp, #16
    18e4:	58e8      	ldr	r0, [r5, r3]
    18e6:	a903      	add	r1, sp, #12
    18e8:	2300      	movs	r3, #0
    18ea:	704b      	strb	r3, [r1, #1]
    18ec:	70cb      	strb	r3, [r1, #3]
    18ee:	708b      	strb	r3, [r1, #2]
    18f0:	2301      	movs	r3, #1
    18f2:	700b      	strb	r3, [r1, #0]
    18f4:	b2c0      	uxtb	r0, r0
    18f6:	4b89      	ldr	r3, [pc, #548]	; (1b1c <adc_init+0x320>)
    18f8:	4798      	blx	r3
    18fa:	e029      	b.n	1950 <adc_init+0x154>
    18fc:	7b25      	ldrb	r5, [r4, #12]
    18fe:	a804      	add	r0, sp, #16
    1900:	4984      	ldr	r1, [pc, #528]	; (1b14 <adc_init+0x318>)
    1902:	2250      	movs	r2, #80	; 0x50
    1904:	4b84      	ldr	r3, [pc, #528]	; (1b18 <adc_init+0x31c>)
    1906:	4798      	blx	r3
    1908:	2d13      	cmp	r5, #19
    190a:	d80c      	bhi.n	1926 <adc_init+0x12a>
    190c:	00ad      	lsls	r5, r5, #2
    190e:	ab04      	add	r3, sp, #16
    1910:	58e8      	ldr	r0, [r5, r3]
    1912:	a903      	add	r1, sp, #12
    1914:	2300      	movs	r3, #0
    1916:	704b      	strb	r3, [r1, #1]
    1918:	70cb      	strb	r3, [r1, #3]
    191a:	708b      	strb	r3, [r1, #2]
    191c:	2301      	movs	r3, #1
    191e:	700b      	strb	r3, [r1, #0]
    1920:	b2c0      	uxtb	r0, r0
    1922:	4b7e      	ldr	r3, [pc, #504]	; (1b1c <adc_init+0x320>)
    1924:	4798      	blx	r3
    1926:	89e5      	ldrh	r5, [r4, #14]
    1928:	a804      	add	r0, sp, #16
    192a:	497a      	ldr	r1, [pc, #488]	; (1b14 <adc_init+0x318>)
    192c:	2250      	movs	r2, #80	; 0x50
    192e:	4b7a      	ldr	r3, [pc, #488]	; (1b18 <adc_init+0x31c>)
    1930:	4798      	blx	r3
    1932:	2d13      	cmp	r5, #19
    1934:	d80c      	bhi.n	1950 <adc_init+0x154>
    1936:	00ad      	lsls	r5, r5, #2
    1938:	ab04      	add	r3, sp, #16
    193a:	58e8      	ldr	r0, [r5, r3]
    193c:	a903      	add	r1, sp, #12
    193e:	2300      	movs	r3, #0
    1940:	704b      	strb	r3, [r1, #1]
    1942:	70cb      	strb	r3, [r1, #3]
    1944:	708b      	strb	r3, [r1, #2]
    1946:	2301      	movs	r3, #1
    1948:	700b      	strb	r3, [r1, #0]
    194a:	b2c0      	uxtb	r0, r0
    194c:	4b73      	ldr	r3, [pc, #460]	; (1b1c <adc_init+0x320>)
    194e:	4798      	blx	r3
    1950:	7d63      	ldrb	r3, [r4, #21]
    1952:	009b      	lsls	r3, r3, #2
    1954:	b2db      	uxtb	r3, r3
    1956:	9901      	ldr	r1, [sp, #4]
    1958:	700b      	strb	r3, [r1, #0]
    195a:	7da3      	ldrb	r3, [r4, #22]
    195c:	01db      	lsls	r3, r3, #7
    195e:	7862      	ldrb	r2, [r4, #1]
    1960:	4313      	orrs	r3, r2
    1962:	b2db      	uxtb	r3, r3
    1964:	704b      	strb	r3, [r1, #1]
    1966:	7923      	ldrb	r3, [r4, #4]
    1968:	2b34      	cmp	r3, #52	; 0x34
    196a:	d900      	bls.n	196e <adc_init+0x172>
    196c:	e140      	b.n	1bf0 <adc_init+0x3f4>
    196e:	009b      	lsls	r3, r3, #2
    1970:	4a6b      	ldr	r2, [pc, #428]	; (1b20 <adc_init+0x324>)
    1972:	58d3      	ldr	r3, [r2, r3]
    1974:	469f      	mov	pc, r3
    1976:	2202      	movs	r2, #2
    1978:	2510      	movs	r5, #16
    197a:	2301      	movs	r3, #1
    197c:	e01a      	b.n	19b4 <adc_init+0x1b8>
    197e:	7c63      	ldrb	r3, [r4, #17]
    1980:	7c22      	ldrb	r2, [r4, #16]
    1982:	2510      	movs	r5, #16
    1984:	e016      	b.n	19b4 <adc_init+0x1b8>
    1986:	2206      	movs	r2, #6
    1988:	2510      	movs	r5, #16
    198a:	2301      	movs	r3, #1
    198c:	e012      	b.n	19b4 <adc_init+0x1b8>
    198e:	2208      	movs	r2, #8
    1990:	2510      	movs	r5, #16
    1992:	2300      	movs	r3, #0
    1994:	e00e      	b.n	19b4 <adc_init+0x1b8>
    1996:	2200      	movs	r2, #0
    1998:	2530      	movs	r5, #48	; 0x30
    199a:	2300      	movs	r3, #0
    199c:	e00a      	b.n	19b4 <adc_init+0x1b8>
    199e:	2200      	movs	r2, #0
    19a0:	2520      	movs	r5, #32
    19a2:	2300      	movs	r3, #0
    19a4:	e006      	b.n	19b4 <adc_init+0x1b8>
    19a6:	2200      	movs	r2, #0
    19a8:	2500      	movs	r5, #0
    19aa:	2300      	movs	r3, #0
    19ac:	e002      	b.n	19b4 <adc_init+0x1b8>
    19ae:	2204      	movs	r2, #4
    19b0:	2510      	movs	r5, #16
    19b2:	2302      	movs	r3, #2
    19b4:	011b      	lsls	r3, r3, #4
    19b6:	2170      	movs	r1, #112	; 0x70
    19b8:	400b      	ands	r3, r1
    19ba:	4313      	orrs	r3, r2
    19bc:	9a01      	ldr	r2, [sp, #4]
    19be:	7093      	strb	r3, [r2, #2]
    19c0:	7de3      	ldrb	r3, [r4, #23]
    19c2:	2017      	movs	r0, #23
    19c4:	2b3f      	cmp	r3, #63	; 0x3f
    19c6:	d900      	bls.n	19ca <adc_init+0x1ce>
    19c8:	e124      	b.n	1c14 <adc_init+0x418>
    19ca:	70d3      	strb	r3, [r2, #3]
    19cc:	6832      	ldr	r2, [r6, #0]
    19ce:	7e53      	ldrb	r3, [r2, #25]
    19d0:	b25b      	sxtb	r3, r3
    19d2:	2b00      	cmp	r3, #0
    19d4:	dbfb      	blt.n	19ce <adc_init+0x1d2>
    19d6:	7ce2      	ldrb	r2, [r4, #19]
    19d8:	8863      	ldrh	r3, [r4, #2]
    19da:	4313      	orrs	r3, r2
    19dc:	2224      	movs	r2, #36	; 0x24
    19de:	5ca2      	ldrb	r2, [r4, r2]
    19e0:	00d2      	lsls	r2, r2, #3
    19e2:	4313      	orrs	r3, r2
    19e4:	7d22      	ldrb	r2, [r4, #20]
    19e6:	0092      	lsls	r2, r2, #2
    19e8:	4313      	orrs	r3, r2
    19ea:	7ca2      	ldrb	r2, [r4, #18]
    19ec:	0052      	lsls	r2, r2, #1
    19ee:	4313      	orrs	r3, r2
    19f0:	432b      	orrs	r3, r5
    19f2:	9801      	ldr	r0, [sp, #4]
    19f4:	8083      	strh	r3, [r0, #4]
    19f6:	7e23      	ldrb	r3, [r4, #24]
    19f8:	2b00      	cmp	r3, #0
    19fa:	d101      	bne.n	1a00 <adc_init+0x204>
    19fc:	6831      	ldr	r1, [r6, #0]
    19fe:	e097      	b.n	1b30 <adc_init+0x334>
    1a00:	2d10      	cmp	r5, #16
    1a02:	d05f      	beq.n	1ac4 <adc_init+0x2c8>
    1a04:	d802      	bhi.n	1a0c <adc_init+0x210>
    1a06:	2d00      	cmp	r5, #0
    1a08:	d03c      	beq.n	1a84 <adc_init+0x288>
    1a0a:	e7f7      	b.n	19fc <adc_init+0x200>
    1a0c:	2d20      	cmp	r5, #32
    1a0e:	d019      	beq.n	1a44 <adc_init+0x248>
    1a10:	2d30      	cmp	r5, #48	; 0x30
    1a12:	d1f3      	bne.n	19fc <adc_init+0x200>
    1a14:	7ce2      	ldrb	r2, [r4, #19]
    1a16:	2a00      	cmp	r2, #0
    1a18:	d00a      	beq.n	1a30 <adc_init+0x234>
    1a1a:	69e2      	ldr	r2, [r4, #28]
    1a1c:	3280      	adds	r2, #128	; 0x80
    1a1e:	2017      	movs	r0, #23
    1a20:	2aff      	cmp	r2, #255	; 0xff
    1a22:	d900      	bls.n	1a26 <adc_init+0x22a>
    1a24:	e0f6      	b.n	1c14 <adc_init+0x418>
    1a26:	6a22      	ldr	r2, [r4, #32]
    1a28:	3280      	adds	r2, #128	; 0x80
    1a2a:	2aff      	cmp	r2, #255	; 0xff
    1a2c:	d900      	bls.n	1a30 <adc_init+0x234>
    1a2e:	e0f1      	b.n	1c14 <adc_init+0x418>
    1a30:	2017      	movs	r0, #23
    1a32:	69e1      	ldr	r1, [r4, #28]
    1a34:	29ff      	cmp	r1, #255	; 0xff
    1a36:	dd00      	ble.n	1a3a <adc_init+0x23e>
    1a38:	e0ec      	b.n	1c14 <adc_init+0x418>
    1a3a:	6a22      	ldr	r2, [r4, #32]
    1a3c:	2aff      	cmp	r2, #255	; 0xff
    1a3e:	dd00      	ble.n	1a42 <adc_init+0x246>
    1a40:	e0e8      	b.n	1c14 <adc_init+0x418>
    1a42:	e7db      	b.n	19fc <adc_init+0x200>
    1a44:	7ce2      	ldrb	r2, [r4, #19]
    1a46:	2a00      	cmp	r2, #0
    1a48:	d011      	beq.n	1a6e <adc_init+0x272>
    1a4a:	69e0      	ldr	r0, [r4, #28]
    1a4c:	2280      	movs	r2, #128	; 0x80
    1a4e:	0092      	lsls	r2, r2, #2
    1a50:	1881      	adds	r1, r0, r2
    1a52:	2017      	movs	r0, #23
    1a54:	4a33      	ldr	r2, [pc, #204]	; (1b24 <adc_init+0x328>)
    1a56:	4291      	cmp	r1, r2
    1a58:	d900      	bls.n	1a5c <adc_init+0x260>
    1a5a:	e0db      	b.n	1c14 <adc_init+0x418>
    1a5c:	6a20      	ldr	r0, [r4, #32]
    1a5e:	2280      	movs	r2, #128	; 0x80
    1a60:	0092      	lsls	r2, r2, #2
    1a62:	1881      	adds	r1, r0, r2
    1a64:	2017      	movs	r0, #23
    1a66:	4a2f      	ldr	r2, [pc, #188]	; (1b24 <adc_init+0x328>)
    1a68:	4291      	cmp	r1, r2
    1a6a:	d900      	bls.n	1a6e <adc_init+0x272>
    1a6c:	e0d2      	b.n	1c14 <adc_init+0x418>
    1a6e:	2017      	movs	r0, #23
    1a70:	4a2c      	ldr	r2, [pc, #176]	; (1b24 <adc_init+0x328>)
    1a72:	69e1      	ldr	r1, [r4, #28]
    1a74:	4291      	cmp	r1, r2
    1a76:	dd00      	ble.n	1a7a <adc_init+0x27e>
    1a78:	e0cc      	b.n	1c14 <adc_init+0x418>
    1a7a:	6a21      	ldr	r1, [r4, #32]
    1a7c:	4291      	cmp	r1, r2
    1a7e:	dd00      	ble.n	1a82 <adc_init+0x286>
    1a80:	e0c8      	b.n	1c14 <adc_init+0x418>
    1a82:	e7bb      	b.n	19fc <adc_init+0x200>
    1a84:	7ce2      	ldrb	r2, [r4, #19]
    1a86:	2a00      	cmp	r2, #0
    1a88:	d011      	beq.n	1aae <adc_init+0x2b2>
    1a8a:	69e2      	ldr	r2, [r4, #28]
    1a8c:	2080      	movs	r0, #128	; 0x80
    1a8e:	0100      	lsls	r0, r0, #4
    1a90:	1811      	adds	r1, r2, r0
    1a92:	2017      	movs	r0, #23
    1a94:	4a24      	ldr	r2, [pc, #144]	; (1b28 <adc_init+0x32c>)
    1a96:	4291      	cmp	r1, r2
    1a98:	d900      	bls.n	1a9c <adc_init+0x2a0>
    1a9a:	e0bb      	b.n	1c14 <adc_init+0x418>
    1a9c:	6a22      	ldr	r2, [r4, #32]
    1a9e:	2080      	movs	r0, #128	; 0x80
    1aa0:	0100      	lsls	r0, r0, #4
    1aa2:	1811      	adds	r1, r2, r0
    1aa4:	2017      	movs	r0, #23
    1aa6:	4a20      	ldr	r2, [pc, #128]	; (1b28 <adc_init+0x32c>)
    1aa8:	4291      	cmp	r1, r2
    1aaa:	d900      	bls.n	1aae <adc_init+0x2b2>
    1aac:	e0b2      	b.n	1c14 <adc_init+0x418>
    1aae:	2017      	movs	r0, #23
    1ab0:	4a1d      	ldr	r2, [pc, #116]	; (1b28 <adc_init+0x32c>)
    1ab2:	69e1      	ldr	r1, [r4, #28]
    1ab4:	4291      	cmp	r1, r2
    1ab6:	dd00      	ble.n	1aba <adc_init+0x2be>
    1ab8:	e0ac      	b.n	1c14 <adc_init+0x418>
    1aba:	6a21      	ldr	r1, [r4, #32]
    1abc:	4291      	cmp	r1, r2
    1abe:	dd00      	ble.n	1ac2 <adc_init+0x2c6>
    1ac0:	e0a8      	b.n	1c14 <adc_init+0x418>
    1ac2:	e79b      	b.n	19fc <adc_init+0x200>
    1ac4:	7ce2      	ldrb	r2, [r4, #19]
    1ac6:	2a00      	cmp	r2, #0
    1ac8:	d011      	beq.n	1aee <adc_init+0x2f2>
    1aca:	69e2      	ldr	r2, [r4, #28]
    1acc:	2080      	movs	r0, #128	; 0x80
    1ace:	0200      	lsls	r0, r0, #8
    1ad0:	1811      	adds	r1, r2, r0
    1ad2:	2017      	movs	r0, #23
    1ad4:	4a15      	ldr	r2, [pc, #84]	; (1b2c <adc_init+0x330>)
    1ad6:	4291      	cmp	r1, r2
    1ad8:	d900      	bls.n	1adc <adc_init+0x2e0>
    1ada:	e09b      	b.n	1c14 <adc_init+0x418>
    1adc:	6a22      	ldr	r2, [r4, #32]
    1ade:	2080      	movs	r0, #128	; 0x80
    1ae0:	0200      	lsls	r0, r0, #8
    1ae2:	1811      	adds	r1, r2, r0
    1ae4:	2017      	movs	r0, #23
    1ae6:	4a11      	ldr	r2, [pc, #68]	; (1b2c <adc_init+0x330>)
    1ae8:	4291      	cmp	r1, r2
    1aea:	d900      	bls.n	1aee <adc_init+0x2f2>
    1aec:	e092      	b.n	1c14 <adc_init+0x418>
    1aee:	2017      	movs	r0, #23
    1af0:	4a0e      	ldr	r2, [pc, #56]	; (1b2c <adc_init+0x330>)
    1af2:	69e1      	ldr	r1, [r4, #28]
    1af4:	4291      	cmp	r1, r2
    1af6:	dd00      	ble.n	1afa <adc_init+0x2fe>
    1af8:	e08c      	b.n	1c14 <adc_init+0x418>
    1afa:	6a21      	ldr	r1, [r4, #32]
    1afc:	4291      	cmp	r1, r2
    1afe:	dd00      	ble.n	1b02 <adc_init+0x306>
    1b00:	e088      	b.n	1c14 <adc_init+0x418>
    1b02:	e77b      	b.n	19fc <adc_init+0x200>
    1b04:	40000400 	.word	0x40000400
    1b08:	40000800 	.word	0x40000800
    1b0c:	00002bc1 	.word	0x00002bc1
    1b10:	00002b35 	.word	0x00002b35
    1b14:	00008884 	.word	0x00008884
    1b18:	00003429 	.word	0x00003429
    1b1c:	00002c9d 	.word	0x00002c9d
    1b20:	000087b0 	.word	0x000087b0
    1b24:	000003ff 	.word	0x000003ff
    1b28:	00000fff 	.word	0x00000fff
    1b2c:	0000ffff 	.word	0x0000ffff
    1b30:	7e4a      	ldrb	r2, [r1, #25]
    1b32:	b252      	sxtb	r2, r2
    1b34:	2a00      	cmp	r2, #0
    1b36:	dbfb      	blt.n	1b30 <adc_init+0x334>
    1b38:	9a01      	ldr	r2, [sp, #4]
    1b3a:	7213      	strb	r3, [r2, #8]
    1b3c:	6832      	ldr	r2, [r6, #0]
    1b3e:	7e53      	ldrb	r3, [r2, #25]
    1b40:	b25b      	sxtb	r3, r3
    1b42:	2b00      	cmp	r3, #0
    1b44:	dbfb      	blt.n	1b3e <adc_init+0x342>
    1b46:	8ba3      	ldrh	r3, [r4, #28]
    1b48:	9801      	ldr	r0, [sp, #4]
    1b4a:	8383      	strh	r3, [r0, #28]
    1b4c:	6832      	ldr	r2, [r6, #0]
    1b4e:	7e53      	ldrb	r3, [r2, #25]
    1b50:	b25b      	sxtb	r3, r3
    1b52:	2b00      	cmp	r3, #0
    1b54:	dbfb      	blt.n	1b4e <adc_init+0x352>
    1b56:	8c23      	ldrh	r3, [r4, #32]
    1b58:	9901      	ldr	r1, [sp, #4]
    1b5a:	840b      	strh	r3, [r1, #32]
    1b5c:	232c      	movs	r3, #44	; 0x2c
    1b5e:	5ce3      	ldrb	r3, [r4, r3]
    1b60:	2b00      	cmp	r3, #0
    1b62:	d004      	beq.n	1b6e <adc_init+0x372>
    1b64:	3b01      	subs	r3, #1
    1b66:	b2db      	uxtb	r3, r3
    1b68:	2017      	movs	r0, #23
    1b6a:	2b0f      	cmp	r3, #15
    1b6c:	d852      	bhi.n	1c14 <adc_init+0x418>
    1b6e:	222b      	movs	r2, #43	; 0x2b
    1b70:	5ca2      	ldrb	r2, [r4, r2]
    1b72:	2017      	movs	r0, #23
    1b74:	2a0f      	cmp	r2, #15
    1b76:	d84d      	bhi.n	1c14 <adc_init+0x418>
    1b78:	6831      	ldr	r1, [r6, #0]
    1b7a:	7e48      	ldrb	r0, [r1, #25]
    1b7c:	b240      	sxtb	r0, r0
    1b7e:	2800      	cmp	r0, #0
    1b80:	dbfb      	blt.n	1b7a <adc_init+0x37e>
    1b82:	89e0      	ldrh	r0, [r4, #14]
    1b84:	7b21      	ldrb	r1, [r4, #12]
    1b86:	4301      	orrs	r1, r0
    1b88:	68a0      	ldr	r0, [r4, #8]
    1b8a:	4301      	orrs	r1, r0
    1b8c:	0512      	lsls	r2, r2, #20
    1b8e:	430a      	orrs	r2, r1
    1b90:	041b      	lsls	r3, r3, #16
    1b92:	4313      	orrs	r3, r2
    1b94:	9901      	ldr	r1, [sp, #4]
    1b96:	610b      	str	r3, [r1, #16]
    1b98:	232a      	movs	r3, #42	; 0x2a
    1b9a:	5ce3      	ldrb	r3, [r4, r3]
    1b9c:	750b      	strb	r3, [r1, #20]
    1b9e:	230f      	movs	r3, #15
    1ba0:	758b      	strb	r3, [r1, #22]
    1ba2:	2324      	movs	r3, #36	; 0x24
    1ba4:	5ce3      	ldrb	r3, [r4, r3]
    1ba6:	2b00      	cmp	r3, #0
    1ba8:	d010      	beq.n	1bcc <adc_init+0x3d0>
    1baa:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
    1bac:	2017      	movs	r0, #23
    1bae:	4a1d      	ldr	r2, [pc, #116]	; (1c24 <adc_init+0x428>)
    1bb0:	4293      	cmp	r3, r2
    1bb2:	d82f      	bhi.n	1c14 <adc_init+0x418>
    1bb4:	848b      	strh	r3, [r1, #36]	; 0x24
    1bb6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1bb8:	2080      	movs	r0, #128	; 0x80
    1bba:	0100      	lsls	r0, r0, #4
    1bbc:	1819      	adds	r1, r3, r0
    1bbe:	b289      	uxth	r1, r1
    1bc0:	2017      	movs	r0, #23
    1bc2:	4a18      	ldr	r2, [pc, #96]	; (1c24 <adc_init+0x428>)
    1bc4:	4291      	cmp	r1, r2
    1bc6:	d825      	bhi.n	1c14 <adc_init+0x418>
    1bc8:	9901      	ldr	r1, [sp, #4]
    1bca:	84cb      	strh	r3, [r1, #38]	; 0x26
    1bcc:	4b16      	ldr	r3, [pc, #88]	; (1c28 <adc_init+0x42c>)
    1bce:	681a      	ldr	r2, [r3, #0]
    1bd0:	0152      	lsls	r2, r2, #5
    1bd2:	23e0      	movs	r3, #224	; 0xe0
    1bd4:	00db      	lsls	r3, r3, #3
    1bd6:	401a      	ands	r2, r3
    1bd8:	4b14      	ldr	r3, [pc, #80]	; (1c2c <adc_init+0x430>)
    1bda:	6858      	ldr	r0, [r3, #4]
    1bdc:	0141      	lsls	r1, r0, #5
    1bde:	681b      	ldr	r3, [r3, #0]
    1be0:	0edb      	lsrs	r3, r3, #27
    1be2:	430b      	orrs	r3, r1
    1be4:	b2db      	uxtb	r3, r3
    1be6:	4313      	orrs	r3, r2
    1be8:	9901      	ldr	r1, [sp, #4]
    1bea:	850b      	strh	r3, [r1, #40]	; 0x28
    1bec:	2000      	movs	r0, #0
    1bee:	e011      	b.n	1c14 <adc_init+0x418>
    1bf0:	2017      	movs	r0, #23
    1bf2:	e00f      	b.n	1c14 <adc_init+0x418>
    1bf4:	2300      	movs	r3, #0
    1bf6:	60b3      	str	r3, [r6, #8]
    1bf8:	60f3      	str	r3, [r6, #12]
    1bfa:	6133      	str	r3, [r6, #16]
    1bfc:	76b3      	strb	r3, [r6, #26]
    1bfe:	76f3      	strb	r3, [r6, #27]
    1c00:	8333      	strh	r3, [r6, #24]
    1c02:	7733      	strb	r3, [r6, #28]
    1c04:	4b0a      	ldr	r3, [pc, #40]	; (1c30 <adc_init+0x434>)
    1c06:	601e      	str	r6, [r3, #0]
    1c08:	232a      	movs	r3, #42	; 0x2a
    1c0a:	5ce3      	ldrb	r3, [r4, r3]
    1c0c:	2b00      	cmp	r3, #0
    1c0e:	d100      	bne.n	1c12 <adc_init+0x416>
    1c10:	e619      	b.n	1846 <adc_init+0x4a>
    1c12:	e61e      	b.n	1852 <adc_init+0x56>
    1c14:	b019      	add	sp, #100	; 0x64
    1c16:	bc3c      	pop	{r2, r3, r4, r5}
    1c18:	4690      	mov	r8, r2
    1c1a:	4699      	mov	r9, r3
    1c1c:	46a2      	mov	sl, r4
    1c1e:	46ab      	mov	fp, r5
    1c20:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c22:	46c0      	nop			; (mov r8, r8)
    1c24:	00000fff 	.word	0x00000fff
    1c28:	00806024 	.word	0x00806024
    1c2c:	00806020 	.word	0x00806020
    1c30:	20002d9c 	.word	0x20002d9c

00001c34 <ADC_Handler>:
    1c34:	b538      	push	{r3, r4, r5, lr}
    1c36:	4b2d      	ldr	r3, [pc, #180]	; (1cec <ADC_Handler+0xb8>)
    1c38:	681c      	ldr	r4, [r3, #0]
    1c3a:	6823      	ldr	r3, [r4, #0]
    1c3c:	7e1d      	ldrb	r5, [r3, #24]
    1c3e:	b2ed      	uxtb	r5, r5
    1c40:	07e9      	lsls	r1, r5, #31
    1c42:	d535      	bpl.n	1cb0 <ADC_Handler+0x7c>
    1c44:	7ee2      	ldrb	r2, [r4, #27]
    1c46:	07d1      	lsls	r1, r2, #31
    1c48:	d532      	bpl.n	1cb0 <ADC_Handler+0x7c>
    1c4a:	7ea2      	ldrb	r2, [r4, #26]
    1c4c:	07d1      	lsls	r1, r2, #31
    1c4e:	d52f      	bpl.n	1cb0 <ADC_Handler+0x7c>
    1c50:	2201      	movs	r2, #1
    1c52:	761a      	strb	r2, [r3, #24]
    1c54:	6822      	ldr	r2, [r4, #0]
    1c56:	7e53      	ldrb	r3, [r2, #25]
    1c58:	b25b      	sxtb	r3, r3
    1c5a:	2b00      	cmp	r3, #0
    1c5c:	dbfb      	blt.n	1c56 <ADC_Handler+0x22>
    1c5e:	6963      	ldr	r3, [r4, #20]
    1c60:	1c99      	adds	r1, r3, #2
    1c62:	6161      	str	r1, [r4, #20]
    1c64:	8b52      	ldrh	r2, [r2, #26]
    1c66:	b292      	uxth	r2, r2
    1c68:	801a      	strh	r2, [r3, #0]
    1c6a:	8b23      	ldrh	r3, [r4, #24]
    1c6c:	3b01      	subs	r3, #1
    1c6e:	b29b      	uxth	r3, r3
    1c70:	8323      	strh	r3, [r4, #24]
    1c72:	2b00      	cmp	r3, #0
    1c74:	d011      	beq.n	1c9a <ADC_Handler+0x66>
    1c76:	7f63      	ldrb	r3, [r4, #29]
    1c78:	2b00      	cmp	r3, #0
    1c7a:	d019      	beq.n	1cb0 <ADC_Handler+0x7c>
    1c7c:	6823      	ldr	r3, [r4, #0]
    1c7e:	7e5a      	ldrb	r2, [r3, #25]
    1c80:	b252      	sxtb	r2, r2
    1c82:	2a00      	cmp	r2, #0
    1c84:	dbfb      	blt.n	1c7e <ADC_Handler+0x4a>
    1c86:	7b19      	ldrb	r1, [r3, #12]
    1c88:	2202      	movs	r2, #2
    1c8a:	430a      	orrs	r2, r1
    1c8c:	731a      	strb	r2, [r3, #12]
    1c8e:	6822      	ldr	r2, [r4, #0]
    1c90:	7e53      	ldrb	r3, [r2, #25]
    1c92:	b25b      	sxtb	r3, r3
    1c94:	2b00      	cmp	r3, #0
    1c96:	dbfb      	blt.n	1c90 <ADC_Handler+0x5c>
    1c98:	e00a      	b.n	1cb0 <ADC_Handler+0x7c>
    1c9a:	7f23      	ldrb	r3, [r4, #28]
    1c9c:	2b05      	cmp	r3, #5
    1c9e:	d107      	bne.n	1cb0 <ADC_Handler+0x7c>
    1ca0:	2300      	movs	r3, #0
    1ca2:	7723      	strb	r3, [r4, #28]
    1ca4:	2301      	movs	r3, #1
    1ca6:	6822      	ldr	r2, [r4, #0]
    1ca8:	7593      	strb	r3, [r2, #22]
    1caa:	1c20      	adds	r0, r4, #0
    1cac:	68a3      	ldr	r3, [r4, #8]
    1cae:	4798      	blx	r3
    1cb0:	0769      	lsls	r1, r5, #29
    1cb2:	d50b      	bpl.n	1ccc <ADC_Handler+0x98>
    1cb4:	2304      	movs	r3, #4
    1cb6:	6822      	ldr	r2, [r4, #0]
    1cb8:	7613      	strb	r3, [r2, #24]
    1cba:	7ee3      	ldrb	r3, [r4, #27]
    1cbc:	0799      	lsls	r1, r3, #30
    1cbe:	d505      	bpl.n	1ccc <ADC_Handler+0x98>
    1cc0:	7ea3      	ldrb	r3, [r4, #26]
    1cc2:	079a      	lsls	r2, r3, #30
    1cc4:	d502      	bpl.n	1ccc <ADC_Handler+0x98>
    1cc6:	1c20      	adds	r0, r4, #0
    1cc8:	68e3      	ldr	r3, [r4, #12]
    1cca:	4798      	blx	r3
    1ccc:	07a9      	lsls	r1, r5, #30
    1cce:	d50b      	bpl.n	1ce8 <ADC_Handler+0xb4>
    1cd0:	2302      	movs	r3, #2
    1cd2:	6822      	ldr	r2, [r4, #0]
    1cd4:	7613      	strb	r3, [r2, #24]
    1cd6:	7ee3      	ldrb	r3, [r4, #27]
    1cd8:	0759      	lsls	r1, r3, #29
    1cda:	d505      	bpl.n	1ce8 <ADC_Handler+0xb4>
    1cdc:	7ea3      	ldrb	r3, [r4, #26]
    1cde:	075a      	lsls	r2, r3, #29
    1ce0:	d502      	bpl.n	1ce8 <ADC_Handler+0xb4>
    1ce2:	6923      	ldr	r3, [r4, #16]
    1ce4:	1c20      	adds	r0, r4, #0
    1ce6:	4798      	blx	r3
    1ce8:	bd38      	pop	{r3, r4, r5, pc}
    1cea:	46c0      	nop			; (mov r8, r8)
    1cec:	20002d9c 	.word	0x20002d9c

00001cf0 <adc_register_callback>:
    1cf0:	1c93      	adds	r3, r2, #2
    1cf2:	009b      	lsls	r3, r3, #2
    1cf4:	5019      	str	r1, [r3, r0]
    1cf6:	2301      	movs	r3, #1
    1cf8:	4093      	lsls	r3, r2
    1cfa:	1c1a      	adds	r2, r3, #0
    1cfc:	7e83      	ldrb	r3, [r0, #26]
    1cfe:	431a      	orrs	r2, r3
    1d00:	7682      	strb	r2, [r0, #26]
    1d02:	4770      	bx	lr

00001d04 <adc_read_buffer_job>:
    1d04:	b510      	push	{r4, lr}
    1d06:	1c03      	adds	r3, r0, #0
    1d08:	8b04      	ldrh	r4, [r0, #24]
    1d0a:	b2a4      	uxth	r4, r4
    1d0c:	2005      	movs	r0, #5
    1d0e:	2c00      	cmp	r4, #0
    1d10:	d11d      	bne.n	1d4e <adc_read_buffer_job+0x4a>
    1d12:	7f18      	ldrb	r0, [r3, #28]
    1d14:	b2c0      	uxtb	r0, r0
    1d16:	2805      	cmp	r0, #5
    1d18:	d019      	beq.n	1d4e <adc_read_buffer_job+0x4a>
    1d1a:	2005      	movs	r0, #5
    1d1c:	7718      	strb	r0, [r3, #28]
    1d1e:	831a      	strh	r2, [r3, #24]
    1d20:	6159      	str	r1, [r3, #20]
    1d22:	2201      	movs	r2, #1
    1d24:	6819      	ldr	r1, [r3, #0]
    1d26:	75ca      	strb	r2, [r1, #23]
    1d28:	7f5a      	ldrb	r2, [r3, #29]
    1d2a:	2000      	movs	r0, #0
    1d2c:	2a00      	cmp	r2, #0
    1d2e:	d00e      	beq.n	1d4e <adc_read_buffer_job+0x4a>
    1d30:	681a      	ldr	r2, [r3, #0]
    1d32:	7e51      	ldrb	r1, [r2, #25]
    1d34:	b249      	sxtb	r1, r1
    1d36:	2900      	cmp	r1, #0
    1d38:	dbfb      	blt.n	1d32 <adc_read_buffer_job+0x2e>
    1d3a:	7b10      	ldrb	r0, [r2, #12]
    1d3c:	2102      	movs	r1, #2
    1d3e:	4301      	orrs	r1, r0
    1d40:	7311      	strb	r1, [r2, #12]
    1d42:	681a      	ldr	r2, [r3, #0]
    1d44:	7e53      	ldrb	r3, [r2, #25]
    1d46:	b25b      	sxtb	r3, r3
    1d48:	2b00      	cmp	r3, #0
    1d4a:	dbfb      	blt.n	1d44 <adc_read_buffer_job+0x40>
    1d4c:	2000      	movs	r0, #0
    1d4e:	bd10      	pop	{r4, pc}

00001d50 <port_pin_set_config>:
    1d50:	b500      	push	{lr}
    1d52:	b083      	sub	sp, #12
    1d54:	ab01      	add	r3, sp, #4
    1d56:	2280      	movs	r2, #128	; 0x80
    1d58:	701a      	strb	r2, [r3, #0]
    1d5a:	780a      	ldrb	r2, [r1, #0]
    1d5c:	705a      	strb	r2, [r3, #1]
    1d5e:	784a      	ldrb	r2, [r1, #1]
    1d60:	709a      	strb	r2, [r3, #2]
    1d62:	788a      	ldrb	r2, [r1, #2]
    1d64:	70da      	strb	r2, [r3, #3]
    1d66:	1c19      	adds	r1, r3, #0
    1d68:	4b01      	ldr	r3, [pc, #4]	; (1d70 <port_pin_set_config+0x20>)
    1d6a:	4798      	blx	r3
    1d6c:	b003      	add	sp, #12
    1d6e:	bd00      	pop	{pc}
    1d70:	00002c9d 	.word	0x00002c9d

00001d74 <_sercom_get_sync_baud_val>:
    1d74:	b510      	push	{r4, lr}
    1d76:	1c03      	adds	r3, r0, #0
    1d78:	0849      	lsrs	r1, r1, #1
    1d7a:	2040      	movs	r0, #64	; 0x40
    1d7c:	4299      	cmp	r1, r3
    1d7e:	d30c      	bcc.n	1d9a <_sercom_get_sync_baud_val+0x26>
    1d80:	2400      	movs	r4, #0
    1d82:	1ac9      	subs	r1, r1, r3
    1d84:	1c60      	adds	r0, r4, #1
    1d86:	b280      	uxth	r0, r0
    1d88:	428b      	cmp	r3, r1
    1d8a:	d801      	bhi.n	1d90 <_sercom_get_sync_baud_val+0x1c>
    1d8c:	1c04      	adds	r4, r0, #0
    1d8e:	e7f8      	b.n	1d82 <_sercom_get_sync_baud_val+0xe>
    1d90:	2040      	movs	r0, #64	; 0x40
    1d92:	2cff      	cmp	r4, #255	; 0xff
    1d94:	d801      	bhi.n	1d9a <_sercom_get_sync_baud_val+0x26>
    1d96:	8014      	strh	r4, [r2, #0]
    1d98:	2000      	movs	r0, #0
    1d9a:	bd10      	pop	{r4, pc}

00001d9c <sercom_set_gclk_generator>:
    1d9c:	b510      	push	{r4, lr}
    1d9e:	b082      	sub	sp, #8
    1da0:	1c04      	adds	r4, r0, #0
    1da2:	4b0f      	ldr	r3, [pc, #60]	; (1de0 <sercom_set_gclk_generator+0x44>)
    1da4:	781b      	ldrb	r3, [r3, #0]
    1da6:	2b00      	cmp	r3, #0
    1da8:	d001      	beq.n	1dae <sercom_set_gclk_generator+0x12>
    1daa:	2900      	cmp	r1, #0
    1dac:	d00d      	beq.n	1dca <sercom_set_gclk_generator+0x2e>
    1dae:	a901      	add	r1, sp, #4
    1db0:	700c      	strb	r4, [r1, #0]
    1db2:	2013      	movs	r0, #19
    1db4:	4b0b      	ldr	r3, [pc, #44]	; (1de4 <sercom_set_gclk_generator+0x48>)
    1db6:	4798      	blx	r3
    1db8:	2013      	movs	r0, #19
    1dba:	4b0b      	ldr	r3, [pc, #44]	; (1de8 <sercom_set_gclk_generator+0x4c>)
    1dbc:	4798      	blx	r3
    1dbe:	4b08      	ldr	r3, [pc, #32]	; (1de0 <sercom_set_gclk_generator+0x44>)
    1dc0:	705c      	strb	r4, [r3, #1]
    1dc2:	2201      	movs	r2, #1
    1dc4:	701a      	strb	r2, [r3, #0]
    1dc6:	2000      	movs	r0, #0
    1dc8:	e007      	b.n	1dda <sercom_set_gclk_generator+0x3e>
    1dca:	4b05      	ldr	r3, [pc, #20]	; (1de0 <sercom_set_gclk_generator+0x44>)
    1dcc:	785a      	ldrb	r2, [r3, #1]
    1dce:	201d      	movs	r0, #29
    1dd0:	1b14      	subs	r4, r2, r4
    1dd2:	1e62      	subs	r2, r4, #1
    1dd4:	4194      	sbcs	r4, r2
    1dd6:	4264      	negs	r4, r4
    1dd8:	4020      	ands	r0, r4
    1dda:	b002      	add	sp, #8
    1ddc:	bd10      	pop	{r4, pc}
    1dde:	46c0      	nop			; (mov r8, r8)
    1de0:	200000e0 	.word	0x200000e0
    1de4:	00002bc1 	.word	0x00002bc1
    1de8:	00002b35 	.word	0x00002b35

00001dec <_sercom_get_default_pad>:
    1dec:	4b2e      	ldr	r3, [pc, #184]	; (1ea8 <_sercom_get_default_pad+0xbc>)
    1dee:	4298      	cmp	r0, r3
    1df0:	d01c      	beq.n	1e2c <_sercom_get_default_pad+0x40>
    1df2:	d803      	bhi.n	1dfc <_sercom_get_default_pad+0x10>
    1df4:	4b2d      	ldr	r3, [pc, #180]	; (1eac <_sercom_get_default_pad+0xc0>)
    1df6:	4298      	cmp	r0, r3
    1df8:	d007      	beq.n	1e0a <_sercom_get_default_pad+0x1e>
    1dfa:	e04a      	b.n	1e92 <_sercom_get_default_pad+0xa6>
    1dfc:	4b2c      	ldr	r3, [pc, #176]	; (1eb0 <_sercom_get_default_pad+0xc4>)
    1dfe:	4298      	cmp	r0, r3
    1e00:	d025      	beq.n	1e4e <_sercom_get_default_pad+0x62>
    1e02:	4b2c      	ldr	r3, [pc, #176]	; (1eb4 <_sercom_get_default_pad+0xc8>)
    1e04:	4298      	cmp	r0, r3
    1e06:	d033      	beq.n	1e70 <_sercom_get_default_pad+0x84>
    1e08:	e043      	b.n	1e92 <_sercom_get_default_pad+0xa6>
    1e0a:	2901      	cmp	r1, #1
    1e0c:	d043      	beq.n	1e96 <_sercom_get_default_pad+0xaa>
    1e0e:	2900      	cmp	r1, #0
    1e10:	d004      	beq.n	1e1c <_sercom_get_default_pad+0x30>
    1e12:	2902      	cmp	r1, #2
    1e14:	d006      	beq.n	1e24 <_sercom_get_default_pad+0x38>
    1e16:	2903      	cmp	r1, #3
    1e18:	d006      	beq.n	1e28 <_sercom_get_default_pad+0x3c>
    1e1a:	e001      	b.n	1e20 <_sercom_get_default_pad+0x34>
    1e1c:	4826      	ldr	r0, [pc, #152]	; (1eb8 <_sercom_get_default_pad+0xcc>)
    1e1e:	e041      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e20:	2000      	movs	r0, #0
    1e22:	e03f      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e24:	4825      	ldr	r0, [pc, #148]	; (1ebc <_sercom_get_default_pad+0xd0>)
    1e26:	e03d      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e28:	4825      	ldr	r0, [pc, #148]	; (1ec0 <_sercom_get_default_pad+0xd4>)
    1e2a:	e03b      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e2c:	2901      	cmp	r1, #1
    1e2e:	d034      	beq.n	1e9a <_sercom_get_default_pad+0xae>
    1e30:	2900      	cmp	r1, #0
    1e32:	d004      	beq.n	1e3e <_sercom_get_default_pad+0x52>
    1e34:	2902      	cmp	r1, #2
    1e36:	d006      	beq.n	1e46 <_sercom_get_default_pad+0x5a>
    1e38:	2903      	cmp	r1, #3
    1e3a:	d006      	beq.n	1e4a <_sercom_get_default_pad+0x5e>
    1e3c:	e001      	b.n	1e42 <_sercom_get_default_pad+0x56>
    1e3e:	2003      	movs	r0, #3
    1e40:	e030      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e42:	2000      	movs	r0, #0
    1e44:	e02e      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e46:	481f      	ldr	r0, [pc, #124]	; (1ec4 <_sercom_get_default_pad+0xd8>)
    1e48:	e02c      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e4a:	481f      	ldr	r0, [pc, #124]	; (1ec8 <_sercom_get_default_pad+0xdc>)
    1e4c:	e02a      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e4e:	2901      	cmp	r1, #1
    1e50:	d025      	beq.n	1e9e <_sercom_get_default_pad+0xb2>
    1e52:	2900      	cmp	r1, #0
    1e54:	d004      	beq.n	1e60 <_sercom_get_default_pad+0x74>
    1e56:	2902      	cmp	r1, #2
    1e58:	d006      	beq.n	1e68 <_sercom_get_default_pad+0x7c>
    1e5a:	2903      	cmp	r1, #3
    1e5c:	d006      	beq.n	1e6c <_sercom_get_default_pad+0x80>
    1e5e:	e001      	b.n	1e64 <_sercom_get_default_pad+0x78>
    1e60:	481a      	ldr	r0, [pc, #104]	; (1ecc <_sercom_get_default_pad+0xe0>)
    1e62:	e01f      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e64:	2000      	movs	r0, #0
    1e66:	e01d      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e68:	4819      	ldr	r0, [pc, #100]	; (1ed0 <_sercom_get_default_pad+0xe4>)
    1e6a:	e01b      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e6c:	4819      	ldr	r0, [pc, #100]	; (1ed4 <_sercom_get_default_pad+0xe8>)
    1e6e:	e019      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e70:	2901      	cmp	r1, #1
    1e72:	d016      	beq.n	1ea2 <_sercom_get_default_pad+0xb6>
    1e74:	2900      	cmp	r1, #0
    1e76:	d004      	beq.n	1e82 <_sercom_get_default_pad+0x96>
    1e78:	2902      	cmp	r1, #2
    1e7a:	d006      	beq.n	1e8a <_sercom_get_default_pad+0x9e>
    1e7c:	2903      	cmp	r1, #3
    1e7e:	d006      	beq.n	1e8e <_sercom_get_default_pad+0xa2>
    1e80:	e001      	b.n	1e86 <_sercom_get_default_pad+0x9a>
    1e82:	4815      	ldr	r0, [pc, #84]	; (1ed8 <_sercom_get_default_pad+0xec>)
    1e84:	e00e      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e86:	2000      	movs	r0, #0
    1e88:	e00c      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e8a:	4814      	ldr	r0, [pc, #80]	; (1edc <_sercom_get_default_pad+0xf0>)
    1e8c:	e00a      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e8e:	4814      	ldr	r0, [pc, #80]	; (1ee0 <_sercom_get_default_pad+0xf4>)
    1e90:	e008      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e92:	2000      	movs	r0, #0
    1e94:	e006      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e96:	4813      	ldr	r0, [pc, #76]	; (1ee4 <_sercom_get_default_pad+0xf8>)
    1e98:	e004      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e9a:	4813      	ldr	r0, [pc, #76]	; (1ee8 <_sercom_get_default_pad+0xfc>)
    1e9c:	e002      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1e9e:	4813      	ldr	r0, [pc, #76]	; (1eec <_sercom_get_default_pad+0x100>)
    1ea0:	e000      	b.n	1ea4 <_sercom_get_default_pad+0xb8>
    1ea2:	4813      	ldr	r0, [pc, #76]	; (1ef0 <_sercom_get_default_pad+0x104>)
    1ea4:	4770      	bx	lr
    1ea6:	46c0      	nop			; (mov r8, r8)
    1ea8:	42000c00 	.word	0x42000c00
    1eac:	42000800 	.word	0x42000800
    1eb0:	42001000 	.word	0x42001000
    1eb4:	42001400 	.word	0x42001400
    1eb8:	00040003 	.word	0x00040003
    1ebc:	00060003 	.word	0x00060003
    1ec0:	00070003 	.word	0x00070003
    1ec4:	001e0003 	.word	0x001e0003
    1ec8:	001f0003 	.word	0x001f0003
    1ecc:	00080003 	.word	0x00080003
    1ed0:	000a0003 	.word	0x000a0003
    1ed4:	000b0003 	.word	0x000b0003
    1ed8:	00100003 	.word	0x00100003
    1edc:	00120003 	.word	0x00120003
    1ee0:	00130003 	.word	0x00130003
    1ee4:	00050003 	.word	0x00050003
    1ee8:	00010003 	.word	0x00010003
    1eec:	00090003 	.word	0x00090003
    1ef0:	00110003 	.word	0x00110003

00001ef4 <_sercom_get_sercom_inst_index>:
    1ef4:	b570      	push	{r4, r5, r6, lr}
    1ef6:	b084      	sub	sp, #16
    1ef8:	4a0e      	ldr	r2, [pc, #56]	; (1f34 <_sercom_get_sercom_inst_index+0x40>)
    1efa:	4669      	mov	r1, sp
    1efc:	ca70      	ldmia	r2!, {r4, r5, r6}
    1efe:	c170      	stmia	r1!, {r4, r5, r6}
    1f00:	6812      	ldr	r2, [r2, #0]
    1f02:	600a      	str	r2, [r1, #0]
    1f04:	1c03      	adds	r3, r0, #0
    1f06:	9a00      	ldr	r2, [sp, #0]
    1f08:	4282      	cmp	r2, r0
    1f0a:	d00f      	beq.n	1f2c <_sercom_get_sercom_inst_index+0x38>
    1f0c:	9c01      	ldr	r4, [sp, #4]
    1f0e:	4284      	cmp	r4, r0
    1f10:	d008      	beq.n	1f24 <_sercom_get_sercom_inst_index+0x30>
    1f12:	9d02      	ldr	r5, [sp, #8]
    1f14:	4285      	cmp	r5, r0
    1f16:	d007      	beq.n	1f28 <_sercom_get_sercom_inst_index+0x34>
    1f18:	2000      	movs	r0, #0
    1f1a:	9e03      	ldr	r6, [sp, #12]
    1f1c:	429e      	cmp	r6, r3
    1f1e:	d107      	bne.n	1f30 <_sercom_get_sercom_inst_index+0x3c>
    1f20:	2003      	movs	r0, #3
    1f22:	e004      	b.n	1f2e <_sercom_get_sercom_inst_index+0x3a>
    1f24:	2001      	movs	r0, #1
    1f26:	e002      	b.n	1f2e <_sercom_get_sercom_inst_index+0x3a>
    1f28:	2002      	movs	r0, #2
    1f2a:	e000      	b.n	1f2e <_sercom_get_sercom_inst_index+0x3a>
    1f2c:	2000      	movs	r0, #0
    1f2e:	b2c0      	uxtb	r0, r0
    1f30:	b004      	add	sp, #16
    1f32:	bd70      	pop	{r4, r5, r6, pc}
    1f34:	000088d4 	.word	0x000088d4

00001f38 <spi_init>:
    1f38:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f3a:	4647      	mov	r7, r8
    1f3c:	b480      	push	{r7}
    1f3e:	b088      	sub	sp, #32
    1f40:	1c05      	adds	r5, r0, #0
    1f42:	1c0c      	adds	r4, r1, #0
    1f44:	1c16      	adds	r6, r2, #0
    1f46:	6029      	str	r1, [r5, #0]
    1f48:	680b      	ldr	r3, [r1, #0]
    1f4a:	201c      	movs	r0, #28
    1f4c:	079a      	lsls	r2, r3, #30
    1f4e:	d500      	bpl.n	1f52 <spi_init+0x1a>
    1f50:	e0df      	b.n	2112 <STACK_SIZE+0x112>
    1f52:	680b      	ldr	r3, [r1, #0]
    1f54:	2005      	movs	r0, #5
    1f56:	07da      	lsls	r2, r3, #31
    1f58:	d500      	bpl.n	1f5c <spi_init+0x24>
    1f5a:	e0da      	b.n	2112 <STACK_SIZE+0x112>
    1f5c:	1c08      	adds	r0, r1, #0
    1f5e:	4b6f      	ldr	r3, [pc, #444]	; (211c <STACK_SIZE+0x11c>)
    1f60:	4798      	blx	r3
    1f62:	4b6f      	ldr	r3, [pc, #444]	; (2120 <STACK_SIZE+0x120>)
    1f64:	6a19      	ldr	r1, [r3, #32]
    1f66:	1c82      	adds	r2, r0, #2
    1f68:	2701      	movs	r7, #1
    1f6a:	4097      	lsls	r7, r2
    1f6c:	1c3a      	adds	r2, r7, #0
    1f6e:	430a      	orrs	r2, r1
    1f70:	621a      	str	r2, [r3, #32]
    1f72:	a907      	add	r1, sp, #28
    1f74:	2724      	movs	r7, #36	; 0x24
    1f76:	5df3      	ldrb	r3, [r6, r7]
    1f78:	700b      	strb	r3, [r1, #0]
    1f7a:	3014      	adds	r0, #20
    1f7c:	b2c0      	uxtb	r0, r0
    1f7e:	4680      	mov	r8, r0
    1f80:	4b68      	ldr	r3, [pc, #416]	; (2124 <STACK_SIZE+0x124>)
    1f82:	4798      	blx	r3
    1f84:	4640      	mov	r0, r8
    1f86:	4b68      	ldr	r3, [pc, #416]	; (2128 <STACK_SIZE+0x128>)
    1f88:	4798      	blx	r3
    1f8a:	5df0      	ldrb	r0, [r6, r7]
    1f8c:	2100      	movs	r1, #0
    1f8e:	4b67      	ldr	r3, [pc, #412]	; (212c <STACK_SIZE+0x12c>)
    1f90:	4798      	blx	r3
    1f92:	7833      	ldrb	r3, [r6, #0]
    1f94:	2b01      	cmp	r3, #1
    1f96:	d103      	bne.n	1fa0 <spi_init+0x68>
    1f98:	6822      	ldr	r2, [r4, #0]
    1f9a:	230c      	movs	r3, #12
    1f9c:	4313      	orrs	r3, r2
    1f9e:	6023      	str	r3, [r4, #0]
    1fa0:	7833      	ldrb	r3, [r6, #0]
    1fa2:	2b00      	cmp	r3, #0
    1fa4:	d000      	beq.n	1fa8 <spi_init+0x70>
    1fa6:	e0b1      	b.n	210c <STACK_SIZE+0x10c>
    1fa8:	6822      	ldr	r2, [r4, #0]
    1faa:	2308      	movs	r3, #8
    1fac:	4313      	orrs	r3, r2
    1fae:	6023      	str	r3, [r4, #0]
    1fb0:	e0ac      	b.n	210c <STACK_SIZE+0x10c>
    1fb2:	18ea      	adds	r2, r5, r3
    1fb4:	60d1      	str	r1, [r2, #12]
    1fb6:	3304      	adds	r3, #4
    1fb8:	2b1c      	cmp	r3, #28
    1fba:	d1fa      	bne.n	1fb2 <spi_init+0x7a>
    1fbc:	2300      	movs	r3, #0
    1fbe:	62eb      	str	r3, [r5, #44]	; 0x2c
    1fc0:	62ab      	str	r3, [r5, #40]	; 0x28
    1fc2:	2400      	movs	r4, #0
    1fc4:	86ab      	strh	r3, [r5, #52]	; 0x34
    1fc6:	862b      	strh	r3, [r5, #48]	; 0x30
    1fc8:	2336      	movs	r3, #54	; 0x36
    1fca:	54ec      	strb	r4, [r5, r3]
    1fcc:	2337      	movs	r3, #55	; 0x37
    1fce:	54ec      	strb	r4, [r5, r3]
    1fd0:	2338      	movs	r3, #56	; 0x38
    1fd2:	54ec      	strb	r4, [r5, r3]
    1fd4:	2303      	movs	r3, #3
    1fd6:	726b      	strb	r3, [r5, #9]
    1fd8:	712c      	strb	r4, [r5, #4]
    1fda:	6828      	ldr	r0, [r5, #0]
    1fdc:	4b4f      	ldr	r3, [pc, #316]	; (211c <STACK_SIZE+0x11c>)
    1fde:	4798      	blx	r3
    1fe0:	1c07      	adds	r7, r0, #0
    1fe2:	4953      	ldr	r1, [pc, #332]	; (2130 <STACK_SIZE+0x130>)
    1fe4:	4b53      	ldr	r3, [pc, #332]	; (2134 <STACK_SIZE+0x134>)
    1fe6:	4798      	blx	r3
    1fe8:	00bf      	lsls	r7, r7, #2
    1fea:	4b53      	ldr	r3, [pc, #332]	; (2138 <STACK_SIZE+0x138>)
    1fec:	50fd      	str	r5, [r7, r3]
    1fee:	682f      	ldr	r7, [r5, #0]
    1ff0:	ab02      	add	r3, sp, #8
    1ff2:	2280      	movs	r2, #128	; 0x80
    1ff4:	701a      	strb	r2, [r3, #0]
    1ff6:	705c      	strb	r4, [r3, #1]
    1ff8:	2201      	movs	r2, #1
    1ffa:	709a      	strb	r2, [r3, #2]
    1ffc:	70dc      	strb	r4, [r3, #3]
    1ffe:	7833      	ldrb	r3, [r6, #0]
    2000:	2b00      	cmp	r3, #0
    2002:	d102      	bne.n	200a <STACK_SIZE+0xa>
    2004:	2200      	movs	r2, #0
    2006:	ab02      	add	r3, sp, #8
    2008:	709a      	strb	r2, [r3, #2]
    200a:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    200c:	9303      	str	r3, [sp, #12]
    200e:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    2010:	9004      	str	r0, [sp, #16]
    2012:	6b32      	ldr	r2, [r6, #48]	; 0x30
    2014:	9205      	str	r2, [sp, #20]
    2016:	6b73      	ldr	r3, [r6, #52]	; 0x34
    2018:	9306      	str	r3, [sp, #24]
    201a:	2400      	movs	r4, #0
    201c:	b2e1      	uxtb	r1, r4
    201e:	00a3      	lsls	r3, r4, #2
    2020:	aa03      	add	r2, sp, #12
    2022:	5898      	ldr	r0, [r3, r2]
    2024:	2800      	cmp	r0, #0
    2026:	d102      	bne.n	202e <STACK_SIZE+0x2e>
    2028:	1c38      	adds	r0, r7, #0
    202a:	4a44      	ldr	r2, [pc, #272]	; (213c <STACK_SIZE+0x13c>)
    202c:	4790      	blx	r2
    202e:	1c43      	adds	r3, r0, #1
    2030:	d006      	beq.n	2040 <STACK_SIZE+0x40>
    2032:	466a      	mov	r2, sp
    2034:	7210      	strb	r0, [r2, #8]
    2036:	0c00      	lsrs	r0, r0, #16
    2038:	b2c0      	uxtb	r0, r0
    203a:	a902      	add	r1, sp, #8
    203c:	4b40      	ldr	r3, [pc, #256]	; (2140 <STACK_SIZE+0x140>)
    203e:	4798      	blx	r3
    2040:	3401      	adds	r4, #1
    2042:	2c04      	cmp	r4, #4
    2044:	d1ea      	bne.n	201c <STACK_SIZE+0x1c>
    2046:	7833      	ldrb	r3, [r6, #0]
    2048:	716b      	strb	r3, [r5, #5]
    204a:	7c33      	ldrb	r3, [r6, #16]
    204c:	71ab      	strb	r3, [r5, #6]
    204e:	7cb3      	ldrb	r3, [r6, #18]
    2050:	71eb      	strb	r3, [r5, #7]
    2052:	7d33      	ldrb	r3, [r6, #20]
    2054:	722b      	strb	r3, [r5, #8]
    2056:	2200      	movs	r2, #0
    2058:	466b      	mov	r3, sp
    205a:	80da      	strh	r2, [r3, #6]
    205c:	7833      	ldrb	r3, [r6, #0]
    205e:	2b01      	cmp	r3, #1
    2060:	d114      	bne.n	208c <STACK_SIZE+0x8c>
    2062:	6828      	ldr	r0, [r5, #0]
    2064:	4b2d      	ldr	r3, [pc, #180]	; (211c <STACK_SIZE+0x11c>)
    2066:	4798      	blx	r3
    2068:	3014      	adds	r0, #20
    206a:	b2c0      	uxtb	r0, r0
    206c:	4b35      	ldr	r3, [pc, #212]	; (2144 <STACK_SIZE+0x144>)
    206e:	4798      	blx	r3
    2070:	1c01      	adds	r1, r0, #0
    2072:	69b0      	ldr	r0, [r6, #24]
    2074:	466a      	mov	r2, sp
    2076:	3206      	adds	r2, #6
    2078:	4b33      	ldr	r3, [pc, #204]	; (2148 <STACK_SIZE+0x148>)
    207a:	4798      	blx	r3
    207c:	1c03      	adds	r3, r0, #0
    207e:	2017      	movs	r0, #23
    2080:	2b00      	cmp	r3, #0
    2082:	d146      	bne.n	2112 <STACK_SIZE+0x112>
    2084:	466b      	mov	r3, sp
    2086:	3306      	adds	r3, #6
    2088:	781b      	ldrb	r3, [r3, #0]
    208a:	733b      	strb	r3, [r7, #12]
    208c:	7833      	ldrb	r3, [r6, #0]
    208e:	2b00      	cmp	r3, #0
    2090:	d10f      	bne.n	20b2 <STACK_SIZE+0xb2>
    2092:	69b1      	ldr	r1, [r6, #24]
    2094:	8bb3      	ldrh	r3, [r6, #28]
    2096:	6a78      	ldr	r0, [r7, #36]	; 0x24
    2098:	7ff4      	ldrb	r4, [r6, #31]
    209a:	0424      	lsls	r4, r4, #16
    209c:	7fb2      	ldrb	r2, [r6, #30]
    209e:	4322      	orrs	r2, r4
    20a0:	4302      	orrs	r2, r0
    20a2:	627a      	str	r2, [r7, #36]	; 0x24
    20a4:	2220      	movs	r2, #32
    20a6:	5cb2      	ldrb	r2, [r6, r2]
    20a8:	2a00      	cmp	r2, #0
    20aa:	d004      	beq.n	20b6 <STACK_SIZE+0xb6>
    20ac:	2240      	movs	r2, #64	; 0x40
    20ae:	4313      	orrs	r3, r2
    20b0:	e001      	b.n	20b6 <STACK_SIZE+0xb6>
    20b2:	2300      	movs	r3, #0
    20b4:	2100      	movs	r1, #0
    20b6:	68b2      	ldr	r2, [r6, #8]
    20b8:	6870      	ldr	r0, [r6, #4]
    20ba:	4302      	orrs	r2, r0
    20bc:	68f0      	ldr	r0, [r6, #12]
    20be:	4302      	orrs	r2, r0
    20c0:	430a      	orrs	r2, r1
    20c2:	7c31      	ldrb	r1, [r6, #16]
    20c4:	430b      	orrs	r3, r1
    20c6:	7c71      	ldrb	r1, [r6, #17]
    20c8:	2900      	cmp	r1, #0
    20ca:	d103      	bne.n	20d4 <STACK_SIZE+0xd4>
    20cc:	491f      	ldr	r1, [pc, #124]	; (214c <STACK_SIZE+0x14c>)
    20ce:	7889      	ldrb	r1, [r1, #2]
    20d0:	0788      	lsls	r0, r1, #30
    20d2:	d501      	bpl.n	20d8 <STACK_SIZE+0xd8>
    20d4:	2180      	movs	r1, #128	; 0x80
    20d6:	430a      	orrs	r2, r1
    20d8:	7cb1      	ldrb	r1, [r6, #18]
    20da:	2900      	cmp	r1, #0
    20dc:	d002      	beq.n	20e4 <STACK_SIZE+0xe4>
    20de:	2180      	movs	r1, #128	; 0x80
    20e0:	0289      	lsls	r1, r1, #10
    20e2:	430b      	orrs	r3, r1
    20e4:	7cf1      	ldrb	r1, [r6, #19]
    20e6:	2900      	cmp	r1, #0
    20e8:	d002      	beq.n	20f0 <STACK_SIZE+0xf0>
    20ea:	2180      	movs	r1, #128	; 0x80
    20ec:	0089      	lsls	r1, r1, #2
    20ee:	430b      	orrs	r3, r1
    20f0:	7d31      	ldrb	r1, [r6, #20]
    20f2:	2900      	cmp	r1, #0
    20f4:	d002      	beq.n	20fc <STACK_SIZE+0xfc>
    20f6:	2180      	movs	r1, #128	; 0x80
    20f8:	0189      	lsls	r1, r1, #6
    20fa:	430b      	orrs	r3, r1
    20fc:	6839      	ldr	r1, [r7, #0]
    20fe:	430a      	orrs	r2, r1
    2100:	603a      	str	r2, [r7, #0]
    2102:	687a      	ldr	r2, [r7, #4]
    2104:	4313      	orrs	r3, r2
    2106:	607b      	str	r3, [r7, #4]
    2108:	2000      	movs	r0, #0
    210a:	e002      	b.n	2112 <STACK_SIZE+0x112>
    210c:	2300      	movs	r3, #0
    210e:	2100      	movs	r1, #0
    2110:	e74f      	b.n	1fb2 <spi_init+0x7a>
    2112:	b008      	add	sp, #32
    2114:	bc04      	pop	{r2}
    2116:	4690      	mov	r8, r2
    2118:	bdf0      	pop	{r4, r5, r6, r7, pc}
    211a:	46c0      	nop			; (mov r8, r8)
    211c:	00001ef5 	.word	0x00001ef5
    2120:	40000400 	.word	0x40000400
    2124:	00002bc1 	.word	0x00002bc1
    2128:	00002b35 	.word	0x00002b35
    212c:	00001d9d 	.word	0x00001d9d
    2130:	0000229d 	.word	0x0000229d
    2134:	00002499 	.word	0x00002499
    2138:	20002da4 	.word	0x20002da4
    213c:	00001ded 	.word	0x00001ded
    2140:	00002c9d 	.word	0x00002c9d
    2144:	00002bdd 	.word	0x00002bdd
    2148:	00001d75 	.word	0x00001d75
    214c:	41002000 	.word	0x41002000

00002150 <spi_select_slave>:
    2150:	b510      	push	{r4, lr}
    2152:	7944      	ldrb	r4, [r0, #5]
    2154:	2315      	movs	r3, #21
    2156:	2c01      	cmp	r4, #1
    2158:	d16c      	bne.n	2234 <spi_select_slave+0xe4>
    215a:	7a04      	ldrb	r4, [r0, #8]
    215c:	2300      	movs	r3, #0
    215e:	2c00      	cmp	r4, #0
    2160:	d168      	bne.n	2234 <spi_select_slave+0xe4>
    2162:	2a00      	cmp	r2, #0
    2164:	d057      	beq.n	2216 <spi_select_slave+0xc6>
    2166:	784b      	ldrb	r3, [r1, #1]
    2168:	2b00      	cmp	r3, #0
    216a:	d044      	beq.n	21f6 <spi_select_slave+0xa6>
    216c:	6802      	ldr	r2, [r0, #0]
    216e:	7e13      	ldrb	r3, [r2, #24]
    2170:	07dc      	lsls	r4, r3, #31
    2172:	d40f      	bmi.n	2194 <spi_select_slave+0x44>
    2174:	780b      	ldrb	r3, [r1, #0]
    2176:	09d9      	lsrs	r1, r3, #7
    2178:	2200      	movs	r2, #0
    217a:	2900      	cmp	r1, #0
    217c:	d103      	bne.n	2186 <spi_select_slave+0x36>
    217e:	095a      	lsrs	r2, r3, #5
    2180:	01d2      	lsls	r2, r2, #7
    2182:	492d      	ldr	r1, [pc, #180]	; (2238 <spi_select_slave+0xe8>)
    2184:	1852      	adds	r2, r2, r1
    2186:	211f      	movs	r1, #31
    2188:	400b      	ands	r3, r1
    218a:	2101      	movs	r1, #1
    218c:	4099      	lsls	r1, r3
    218e:	6191      	str	r1, [r2, #24]
    2190:	2305      	movs	r3, #5
    2192:	e04f      	b.n	2234 <spi_select_slave+0xe4>
    2194:	780b      	ldrb	r3, [r1, #0]
    2196:	09dc      	lsrs	r4, r3, #7
    2198:	2200      	movs	r2, #0
    219a:	2c00      	cmp	r4, #0
    219c:	d103      	bne.n	21a6 <spi_select_slave+0x56>
    219e:	095a      	lsrs	r2, r3, #5
    21a0:	01d2      	lsls	r2, r2, #7
    21a2:	4c25      	ldr	r4, [pc, #148]	; (2238 <spi_select_slave+0xe8>)
    21a4:	1912      	adds	r2, r2, r4
    21a6:	241f      	movs	r4, #31
    21a8:	4023      	ands	r3, r4
    21aa:	2401      	movs	r4, #1
    21ac:	409c      	lsls	r4, r3
    21ae:	6154      	str	r4, [r2, #20]
    21b0:	7889      	ldrb	r1, [r1, #2]
    21b2:	6803      	ldr	r3, [r0, #0]
    21b4:	7e1a      	ldrb	r2, [r3, #24]
    21b6:	07d4      	lsls	r4, r2, #31
    21b8:	d500      	bpl.n	21bc <spi_select_slave+0x6c>
    21ba:	6299      	str	r1, [r3, #40]	; 0x28
    21bc:	79c2      	ldrb	r2, [r0, #7]
    21be:	2300      	movs	r3, #0
    21c0:	2a00      	cmp	r2, #0
    21c2:	d137      	bne.n	2234 <spi_select_slave+0xe4>
    21c4:	6802      	ldr	r2, [r0, #0]
    21c6:	2104      	movs	r1, #4
    21c8:	7e13      	ldrb	r3, [r2, #24]
    21ca:	420b      	tst	r3, r1
    21cc:	d0fc      	beq.n	21c8 <spi_select_slave+0x78>
    21ce:	7e11      	ldrb	r1, [r2, #24]
    21d0:	2300      	movs	r3, #0
    21d2:	074c      	lsls	r4, r1, #29
    21d4:	d52e      	bpl.n	2234 <spi_select_slave+0xe4>
    21d6:	8b53      	ldrh	r3, [r2, #26]
    21d8:	0759      	lsls	r1, r3, #29
    21da:	d503      	bpl.n	21e4 <spi_select_slave+0x94>
    21dc:	8b51      	ldrh	r1, [r2, #26]
    21de:	2304      	movs	r3, #4
    21e0:	430b      	orrs	r3, r1
    21e2:	8353      	strh	r3, [r2, #26]
    21e4:	7983      	ldrb	r3, [r0, #6]
    21e6:	2b01      	cmp	r3, #1
    21e8:	d102      	bne.n	21f0 <spi_select_slave+0xa0>
    21ea:	6a93      	ldr	r3, [r2, #40]	; 0x28
    21ec:	2300      	movs	r3, #0
    21ee:	e021      	b.n	2234 <spi_select_slave+0xe4>
    21f0:	6a93      	ldr	r3, [r2, #40]	; 0x28
    21f2:	2300      	movs	r3, #0
    21f4:	e01e      	b.n	2234 <spi_select_slave+0xe4>
    21f6:	780b      	ldrb	r3, [r1, #0]
    21f8:	09d9      	lsrs	r1, r3, #7
    21fa:	2200      	movs	r2, #0
    21fc:	2900      	cmp	r1, #0
    21fe:	d103      	bne.n	2208 <spi_select_slave+0xb8>
    2200:	095a      	lsrs	r2, r3, #5
    2202:	01d2      	lsls	r2, r2, #7
    2204:	4c0c      	ldr	r4, [pc, #48]	; (2238 <spi_select_slave+0xe8>)
    2206:	1912      	adds	r2, r2, r4
    2208:	211f      	movs	r1, #31
    220a:	400b      	ands	r3, r1
    220c:	2101      	movs	r1, #1
    220e:	4099      	lsls	r1, r3
    2210:	6151      	str	r1, [r2, #20]
    2212:	2300      	movs	r3, #0
    2214:	e00e      	b.n	2234 <spi_select_slave+0xe4>
    2216:	780b      	ldrb	r3, [r1, #0]
    2218:	09d9      	lsrs	r1, r3, #7
    221a:	2200      	movs	r2, #0
    221c:	2900      	cmp	r1, #0
    221e:	d103      	bne.n	2228 <spi_select_slave+0xd8>
    2220:	095a      	lsrs	r2, r3, #5
    2222:	01d2      	lsls	r2, r2, #7
    2224:	4904      	ldr	r1, [pc, #16]	; (2238 <spi_select_slave+0xe8>)
    2226:	1852      	adds	r2, r2, r1
    2228:	211f      	movs	r1, #31
    222a:	400b      	ands	r3, r1
    222c:	2101      	movs	r1, #1
    222e:	4099      	lsls	r1, r3
    2230:	6191      	str	r1, [r2, #24]
    2232:	2300      	movs	r3, #0
    2234:	1c18      	adds	r0, r3, #0
    2236:	bd10      	pop	{r4, pc}
    2238:	41004400 	.word	0x41004400

0000223c <spi_register_callback>:
    223c:	1c93      	adds	r3, r2, #2
    223e:	009b      	lsls	r3, r3, #2
    2240:	18c3      	adds	r3, r0, r3
    2242:	6059      	str	r1, [r3, #4]
    2244:	2301      	movs	r3, #1
    2246:	4093      	lsls	r3, r2
    2248:	1c1a      	adds	r2, r3, #0
    224a:	2336      	movs	r3, #54	; 0x36
    224c:	5cc1      	ldrb	r1, [r0, r3]
    224e:	430a      	orrs	r2, r1
    2250:	54c2      	strb	r2, [r0, r3]
    2252:	4770      	bx	lr

00002254 <spi_write_buffer_job>:
    2254:	1c03      	adds	r3, r0, #0
    2256:	2017      	movs	r0, #23
    2258:	2a00      	cmp	r2, #0
    225a:	d01d      	beq.n	2298 <spi_write_buffer_job+0x44>
    225c:	2038      	movs	r0, #56	; 0x38
    225e:	5c18      	ldrb	r0, [r3, r0]
    2260:	b2c0      	uxtb	r0, r0
    2262:	2805      	cmp	r0, #5
    2264:	d018      	beq.n	2298 <spi_write_buffer_job+0x44>
    2266:	869a      	strh	r2, [r3, #52]	; 0x34
    2268:	865a      	strh	r2, [r3, #50]	; 0x32
    226a:	62d9      	str	r1, [r3, #44]	; 0x2c
    226c:	2105      	movs	r1, #5
    226e:	2238      	movs	r2, #56	; 0x38
    2270:	5499      	strb	r1, [r3, r2]
    2272:	2201      	movs	r2, #1
    2274:	725a      	strb	r2, [r3, #9]
    2276:	681a      	ldr	r2, [r3, #0]
    2278:	7959      	ldrb	r1, [r3, #5]
    227a:	2900      	cmp	r1, #0
    227c:	d102      	bne.n	2284 <spi_write_buffer_job+0x30>
    227e:	2102      	movs	r1, #2
    2280:	7611      	strb	r1, [r2, #24]
    2282:	7591      	strb	r1, [r2, #22]
    2284:	79db      	ldrb	r3, [r3, #7]
    2286:	2b00      	cmp	r3, #0
    2288:	d003      	beq.n	2292 <spi_write_buffer_job+0x3e>
    228a:	2305      	movs	r3, #5
    228c:	7593      	strb	r3, [r2, #22]
    228e:	2000      	movs	r0, #0
    2290:	e002      	b.n	2298 <spi_write_buffer_job+0x44>
    2292:	2301      	movs	r3, #1
    2294:	7593      	strb	r3, [r2, #22]
    2296:	2000      	movs	r0, #0
    2298:	4770      	bx	lr
    229a:	46c0      	nop			; (mov r8, r8)

0000229c <_spi_interrupt_handler>:
    229c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    229e:	0080      	lsls	r0, r0, #2
    22a0:	4b7a      	ldr	r3, [pc, #488]	; (248c <_spi_interrupt_handler+0x1f0>)
    22a2:	58c4      	ldr	r4, [r0, r3]
    22a4:	6825      	ldr	r5, [r4, #0]
    22a6:	2336      	movs	r3, #54	; 0x36
    22a8:	5ce3      	ldrb	r3, [r4, r3]
    22aa:	2237      	movs	r2, #55	; 0x37
    22ac:	5ca7      	ldrb	r7, [r4, r2]
    22ae:	401f      	ands	r7, r3
    22b0:	7e2b      	ldrb	r3, [r5, #24]
    22b2:	7dae      	ldrb	r6, [r5, #22]
    22b4:	401e      	ands	r6, r3
    22b6:	07f1      	lsls	r1, r6, #31
    22b8:	d541      	bpl.n	233e <_spi_interrupt_handler+0xa2>
    22ba:	7963      	ldrb	r3, [r4, #5]
    22bc:	2b01      	cmp	r3, #1
    22be:	d116      	bne.n	22ee <_spi_interrupt_handler+0x52>
    22c0:	7a63      	ldrb	r3, [r4, #9]
    22c2:	2b00      	cmp	r3, #0
    22c4:	d10f      	bne.n	22e6 <_spi_interrupt_handler+0x4a>
    22c6:	4b72      	ldr	r3, [pc, #456]	; (2490 <_spi_interrupt_handler+0x1f4>)
    22c8:	881b      	ldrh	r3, [r3, #0]
    22ca:	62ab      	str	r3, [r5, #40]	; 0x28
    22cc:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    22ce:	3b01      	subs	r3, #1
    22d0:	b29b      	uxth	r3, r3
    22d2:	8663      	strh	r3, [r4, #50]	; 0x32
    22d4:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    22d6:	b29b      	uxth	r3, r3
    22d8:	2b00      	cmp	r3, #0
    22da:	d101      	bne.n	22e0 <_spi_interrupt_handler+0x44>
    22dc:	2301      	movs	r3, #1
    22de:	752b      	strb	r3, [r5, #20]
    22e0:	7963      	ldrb	r3, [r4, #5]
    22e2:	2b01      	cmp	r3, #1
    22e4:	d103      	bne.n	22ee <_spi_interrupt_handler+0x52>
    22e6:	7a63      	ldrb	r3, [r4, #9]
    22e8:	2b00      	cmp	r3, #0
    22ea:	d105      	bne.n	22f8 <_spi_interrupt_handler+0x5c>
    22ec:	e027      	b.n	233e <_spi_interrupt_handler+0xa2>
    22ee:	2b00      	cmp	r3, #0
    22f0:	d125      	bne.n	233e <_spi_interrupt_handler+0xa2>
    22f2:	7a63      	ldrb	r3, [r4, #9]
    22f4:	2b00      	cmp	r3, #0
    22f6:	d022      	beq.n	233e <_spi_interrupt_handler+0xa2>
    22f8:	6822      	ldr	r2, [r4, #0]
    22fa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    22fc:	7819      	ldrb	r1, [r3, #0]
    22fe:	b2c9      	uxtb	r1, r1
    2300:	1c58      	adds	r0, r3, #1
    2302:	62e0      	str	r0, [r4, #44]	; 0x2c
    2304:	79a0      	ldrb	r0, [r4, #6]
    2306:	2801      	cmp	r0, #1
    2308:	d104      	bne.n	2314 <_spi_interrupt_handler+0x78>
    230a:	7858      	ldrb	r0, [r3, #1]
    230c:	0200      	lsls	r0, r0, #8
    230e:	4301      	orrs	r1, r0
    2310:	3302      	adds	r3, #2
    2312:	62e3      	str	r3, [r4, #44]	; 0x2c
    2314:	05cb      	lsls	r3, r1, #23
    2316:	0ddb      	lsrs	r3, r3, #23
    2318:	6293      	str	r3, [r2, #40]	; 0x28
    231a:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    231c:	3b01      	subs	r3, #1
    231e:	b29b      	uxth	r3, r3
    2320:	86a3      	strh	r3, [r4, #52]	; 0x34
    2322:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    2324:	b29b      	uxth	r3, r3
    2326:	2b00      	cmp	r3, #0
    2328:	d109      	bne.n	233e <_spi_interrupt_handler+0xa2>
    232a:	2301      	movs	r3, #1
    232c:	752b      	strb	r3, [r5, #20]
    232e:	7a63      	ldrb	r3, [r4, #9]
    2330:	2b01      	cmp	r3, #1
    2332:	d104      	bne.n	233e <_spi_interrupt_handler+0xa2>
    2334:	79e3      	ldrb	r3, [r4, #7]
    2336:	2b00      	cmp	r3, #0
    2338:	d101      	bne.n	233e <_spi_interrupt_handler+0xa2>
    233a:	2302      	movs	r3, #2
    233c:	75ab      	strb	r3, [r5, #22]
    233e:	0772      	lsls	r2, r6, #29
    2340:	d561      	bpl.n	2406 <_spi_interrupt_handler+0x16a>
    2342:	8b6b      	ldrh	r3, [r5, #26]
    2344:	0759      	lsls	r1, r3, #29
    2346:	d514      	bpl.n	2372 <_spi_interrupt_handler+0xd6>
    2348:	7a63      	ldrb	r3, [r4, #9]
    234a:	2b01      	cmp	r3, #1
    234c:	d00b      	beq.n	2366 <_spi_interrupt_handler+0xca>
    234e:	221e      	movs	r2, #30
    2350:	2338      	movs	r3, #56	; 0x38
    2352:	54e2      	strb	r2, [r4, r3]
    2354:	2303      	movs	r3, #3
    2356:	7263      	strb	r3, [r4, #9]
    2358:	2305      	movs	r3, #5
    235a:	752b      	strb	r3, [r5, #20]
    235c:	073a      	lsls	r2, r7, #28
    235e:	d502      	bpl.n	2366 <_spi_interrupt_handler+0xca>
    2360:	1c20      	adds	r0, r4, #0
    2362:	69a3      	ldr	r3, [r4, #24]
    2364:	4798      	blx	r3
    2366:	6aab      	ldr	r3, [r5, #40]	; 0x28
    2368:	8b6a      	ldrh	r2, [r5, #26]
    236a:	2304      	movs	r3, #4
    236c:	4313      	orrs	r3, r2
    236e:	836b      	strh	r3, [r5, #26]
    2370:	e049      	b.n	2406 <_spi_interrupt_handler+0x16a>
    2372:	7a63      	ldrb	r3, [r4, #9]
    2374:	2b01      	cmp	r3, #1
    2376:	d116      	bne.n	23a6 <_spi_interrupt_handler+0x10a>
    2378:	6823      	ldr	r3, [r4, #0]
    237a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    237c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    237e:	3b01      	subs	r3, #1
    2380:	b29b      	uxth	r3, r3
    2382:	8663      	strh	r3, [r4, #50]	; 0x32
    2384:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    2386:	b29b      	uxth	r3, r3
    2388:	2b00      	cmp	r3, #0
    238a:	d13c      	bne.n	2406 <_spi_interrupt_handler+0x16a>
    238c:	2304      	movs	r3, #4
    238e:	752b      	strb	r3, [r5, #20]
    2390:	2200      	movs	r2, #0
    2392:	2338      	movs	r3, #56	; 0x38
    2394:	54e2      	strb	r2, [r4, r3]
    2396:	2303      	movs	r3, #3
    2398:	7263      	strb	r3, [r4, #9]
    239a:	07f9      	lsls	r1, r7, #31
    239c:	d533      	bpl.n	2406 <_spi_interrupt_handler+0x16a>
    239e:	1c20      	adds	r0, r4, #0
    23a0:	68e2      	ldr	r2, [r4, #12]
    23a2:	4790      	blx	r2
    23a4:	e02f      	b.n	2406 <_spi_interrupt_handler+0x16a>
    23a6:	6823      	ldr	r3, [r4, #0]
    23a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    23aa:	05d2      	lsls	r2, r2, #23
    23ac:	0dd2      	lsrs	r2, r2, #23
    23ae:	b2d3      	uxtb	r3, r2
    23b0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    23b2:	700b      	strb	r3, [r1, #0]
    23b4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    23b6:	1c59      	adds	r1, r3, #1
    23b8:	62a1      	str	r1, [r4, #40]	; 0x28
    23ba:	79a1      	ldrb	r1, [r4, #6]
    23bc:	2901      	cmp	r1, #1
    23be:	d104      	bne.n	23ca <_spi_interrupt_handler+0x12e>
    23c0:	0a12      	lsrs	r2, r2, #8
    23c2:	705a      	strb	r2, [r3, #1]
    23c4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    23c6:	3301      	adds	r3, #1
    23c8:	62a3      	str	r3, [r4, #40]	; 0x28
    23ca:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    23cc:	3b01      	subs	r3, #1
    23ce:	b29b      	uxth	r3, r3
    23d0:	8623      	strh	r3, [r4, #48]	; 0x30
    23d2:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    23d4:	b29b      	uxth	r3, r3
    23d6:	2b00      	cmp	r3, #0
    23d8:	d115      	bne.n	2406 <_spi_interrupt_handler+0x16a>
    23da:	2200      	movs	r2, #0
    23dc:	2338      	movs	r3, #56	; 0x38
    23de:	54e2      	strb	r2, [r4, r3]
    23e0:	2304      	movs	r3, #4
    23e2:	752b      	strb	r3, [r5, #20]
    23e4:	7a63      	ldrb	r3, [r4, #9]
    23e6:	2b02      	cmp	r3, #2
    23e8:	d105      	bne.n	23f6 <_spi_interrupt_handler+0x15a>
    23ea:	077a      	lsls	r2, r7, #29
    23ec:	d50b      	bpl.n	2406 <_spi_interrupt_handler+0x16a>
    23ee:	1c20      	adds	r0, r4, #0
    23f0:	6963      	ldr	r3, [r4, #20]
    23f2:	4798      	blx	r3
    23f4:	e007      	b.n	2406 <_spi_interrupt_handler+0x16a>
    23f6:	7a63      	ldrb	r3, [r4, #9]
    23f8:	2b00      	cmp	r3, #0
    23fa:	d104      	bne.n	2406 <_spi_interrupt_handler+0x16a>
    23fc:	07b9      	lsls	r1, r7, #30
    23fe:	d502      	bpl.n	2406 <_spi_interrupt_handler+0x16a>
    2400:	1c20      	adds	r0, r4, #0
    2402:	6922      	ldr	r2, [r4, #16]
    2404:	4790      	blx	r2
    2406:	07b3      	lsls	r3, r6, #30
    2408:	d528      	bpl.n	245c <_spi_interrupt_handler+0x1c0>
    240a:	7963      	ldrb	r3, [r4, #5]
    240c:	2b00      	cmp	r3, #0
    240e:	d110      	bne.n	2432 <_spi_interrupt_handler+0x196>
    2410:	2307      	movs	r3, #7
    2412:	752b      	strb	r3, [r5, #20]
    2414:	2302      	movs	r3, #2
    2416:	762b      	strb	r3, [r5, #24]
    2418:	2303      	movs	r3, #3
    241a:	7263      	strb	r3, [r4, #9]
    241c:	2300      	movs	r3, #0
    241e:	86a3      	strh	r3, [r4, #52]	; 0x34
    2420:	8623      	strh	r3, [r4, #48]	; 0x30
    2422:	2338      	movs	r3, #56	; 0x38
    2424:	2200      	movs	r2, #0
    2426:	54e2      	strb	r2, [r4, r3]
    2428:	06f9      	lsls	r1, r7, #27
    242a:	d502      	bpl.n	2432 <_spi_interrupt_handler+0x196>
    242c:	1c20      	adds	r0, r4, #0
    242e:	69e2      	ldr	r2, [r4, #28]
    2430:	4790      	blx	r2
    2432:	7963      	ldrb	r3, [r4, #5]
    2434:	2b01      	cmp	r3, #1
    2436:	d111      	bne.n	245c <_spi_interrupt_handler+0x1c0>
    2438:	7a63      	ldrb	r3, [r4, #9]
    243a:	2b01      	cmp	r3, #1
    243c:	d10e      	bne.n	245c <_spi_interrupt_handler+0x1c0>
    243e:	79e3      	ldrb	r3, [r4, #7]
    2440:	2b00      	cmp	r3, #0
    2442:	d10b      	bne.n	245c <_spi_interrupt_handler+0x1c0>
    2444:	2302      	movs	r3, #2
    2446:	752b      	strb	r3, [r5, #20]
    2448:	2303      	movs	r3, #3
    244a:	7263      	strb	r3, [r4, #9]
    244c:	2200      	movs	r2, #0
    244e:	2338      	movs	r3, #56	; 0x38
    2450:	54e2      	strb	r2, [r4, r3]
    2452:	07fb      	lsls	r3, r7, #31
    2454:	d502      	bpl.n	245c <_spi_interrupt_handler+0x1c0>
    2456:	1c20      	adds	r0, r4, #0
    2458:	68e1      	ldr	r1, [r4, #12]
    245a:	4788      	blx	r1
    245c:	0732      	lsls	r2, r6, #28
    245e:	d50a      	bpl.n	2476 <_spi_interrupt_handler+0x1da>
    2460:	7963      	ldrb	r3, [r4, #5]
    2462:	2b00      	cmp	r3, #0
    2464:	d107      	bne.n	2476 <_spi_interrupt_handler+0x1da>
    2466:	2308      	movs	r3, #8
    2468:	752b      	strb	r3, [r5, #20]
    246a:	762b      	strb	r3, [r5, #24]
    246c:	06bb      	lsls	r3, r7, #26
    246e:	d502      	bpl.n	2476 <_spi_interrupt_handler+0x1da>
    2470:	1c20      	adds	r0, r4, #0
    2472:	6a21      	ldr	r1, [r4, #32]
    2474:	4788      	blx	r1
    2476:	09f6      	lsrs	r6, r6, #7
    2478:	d007      	beq.n	248a <_spi_interrupt_handler+0x1ee>
    247a:	2380      	movs	r3, #128	; 0x80
    247c:	752b      	strb	r3, [r5, #20]
    247e:	762b      	strb	r3, [r5, #24]
    2480:	067a      	lsls	r2, r7, #25
    2482:	d502      	bpl.n	248a <_spi_interrupt_handler+0x1ee>
    2484:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2486:	1c20      	adds	r0, r4, #0
    2488:	4798      	blx	r3
    248a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    248c:	20002da4 	.word	0x20002da4
    2490:	20002da0 	.word	0x20002da0

00002494 <_sercom_default_handler>:
    2494:	4770      	bx	lr
    2496:	46c0      	nop			; (mov r8, r8)

00002498 <_sercom_set_handler>:
    2498:	b530      	push	{r4, r5, lr}
    249a:	4b0b      	ldr	r3, [pc, #44]	; (24c8 <_sercom_set_handler+0x30>)
    249c:	781b      	ldrb	r3, [r3, #0]
    249e:	2b00      	cmp	r3, #0
    24a0:	d10e      	bne.n	24c0 <_sercom_set_handler+0x28>
    24a2:	4c0a      	ldr	r4, [pc, #40]	; (24cc <_sercom_set_handler+0x34>)
    24a4:	4d0a      	ldr	r5, [pc, #40]	; (24d0 <_sercom_set_handler+0x38>)
    24a6:	6025      	str	r5, [r4, #0]
    24a8:	4b0a      	ldr	r3, [pc, #40]	; (24d4 <_sercom_set_handler+0x3c>)
    24aa:	2200      	movs	r2, #0
    24ac:	601a      	str	r2, [r3, #0]
    24ae:	6065      	str	r5, [r4, #4]
    24b0:	605a      	str	r2, [r3, #4]
    24b2:	60a5      	str	r5, [r4, #8]
    24b4:	609a      	str	r2, [r3, #8]
    24b6:	60e5      	str	r5, [r4, #12]
    24b8:	60da      	str	r2, [r3, #12]
    24ba:	2201      	movs	r2, #1
    24bc:	4b02      	ldr	r3, [pc, #8]	; (24c8 <_sercom_set_handler+0x30>)
    24be:	701a      	strb	r2, [r3, #0]
    24c0:	0080      	lsls	r0, r0, #2
    24c2:	4b02      	ldr	r3, [pc, #8]	; (24cc <_sercom_set_handler+0x34>)
    24c4:	50c1      	str	r1, [r0, r3]
    24c6:	bd30      	pop	{r4, r5, pc}
    24c8:	200000e4 	.word	0x200000e4
    24cc:	200000e8 	.word	0x200000e8
    24d0:	00002495 	.word	0x00002495
    24d4:	20002da4 	.word	0x20002da4

000024d8 <_sercom_get_interrupt_vector>:
    24d8:	b530      	push	{r4, r5, lr}
    24da:	b083      	sub	sp, #12
    24dc:	1c05      	adds	r5, r0, #0
    24de:	ac01      	add	r4, sp, #4
    24e0:	1c20      	adds	r0, r4, #0
    24e2:	4905      	ldr	r1, [pc, #20]	; (24f8 <_sercom_get_interrupt_vector+0x20>)
    24e4:	2204      	movs	r2, #4
    24e6:	4b05      	ldr	r3, [pc, #20]	; (24fc <_sercom_get_interrupt_vector+0x24>)
    24e8:	4798      	blx	r3
    24ea:	1c28      	adds	r0, r5, #0
    24ec:	4b04      	ldr	r3, [pc, #16]	; (2500 <_sercom_get_interrupt_vector+0x28>)
    24ee:	4798      	blx	r3
    24f0:	5620      	ldrsb	r0, [r4, r0]
    24f2:	b003      	add	sp, #12
    24f4:	bd30      	pop	{r4, r5, pc}
    24f6:	46c0      	nop			; (mov r8, r8)
    24f8:	000088e4 	.word	0x000088e4
    24fc:	00003429 	.word	0x00003429
    2500:	00001ef5 	.word	0x00001ef5

00002504 <SERCOM0_Handler>:
    2504:	b508      	push	{r3, lr}
    2506:	4b02      	ldr	r3, [pc, #8]	; (2510 <SERCOM0_Handler+0xc>)
    2508:	681b      	ldr	r3, [r3, #0]
    250a:	2000      	movs	r0, #0
    250c:	4798      	blx	r3
    250e:	bd08      	pop	{r3, pc}
    2510:	200000e8 	.word	0x200000e8

00002514 <SERCOM1_Handler>:
    2514:	b508      	push	{r3, lr}
    2516:	4b02      	ldr	r3, [pc, #8]	; (2520 <SERCOM1_Handler+0xc>)
    2518:	685b      	ldr	r3, [r3, #4]
    251a:	2001      	movs	r0, #1
    251c:	4798      	blx	r3
    251e:	bd08      	pop	{r3, pc}
    2520:	200000e8 	.word	0x200000e8

00002524 <SERCOM2_Handler>:
    2524:	b508      	push	{r3, lr}
    2526:	4b02      	ldr	r3, [pc, #8]	; (2530 <SERCOM2_Handler+0xc>)
    2528:	689b      	ldr	r3, [r3, #8]
    252a:	2002      	movs	r0, #2
    252c:	4798      	blx	r3
    252e:	bd08      	pop	{r3, pc}
    2530:	200000e8 	.word	0x200000e8

00002534 <SERCOM3_Handler>:
    2534:	b508      	push	{r3, lr}
    2536:	4b02      	ldr	r3, [pc, #8]	; (2540 <SERCOM3_Handler+0xc>)
    2538:	68db      	ldr	r3, [r3, #12]
    253a:	2003      	movs	r0, #3
    253c:	4798      	blx	r3
    253e:	bd08      	pop	{r3, pc}
    2540:	200000e8 	.word	0x200000e8

00002544 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    2544:	4770      	bx	lr
    2546:	46c0      	nop			; (mov r8, r8)

00002548 <cpu_irq_enter_critical>:
    2548:	4b0c      	ldr	r3, [pc, #48]	; (257c <cpu_irq_enter_critical+0x34>)
    254a:	681b      	ldr	r3, [r3, #0]
    254c:	2b00      	cmp	r3, #0
    254e:	d110      	bne.n	2572 <cpu_irq_enter_critical+0x2a>
    2550:	f3ef 8310 	mrs	r3, PRIMASK
    2554:	2b00      	cmp	r3, #0
    2556:	d109      	bne.n	256c <cpu_irq_enter_critical+0x24>
    2558:	b672      	cpsid	i
    255a:	f3bf 8f5f 	dmb	sy
    255e:	2200      	movs	r2, #0
    2560:	4b07      	ldr	r3, [pc, #28]	; (2580 <cpu_irq_enter_critical+0x38>)
    2562:	701a      	strb	r2, [r3, #0]
    2564:	2201      	movs	r2, #1
    2566:	4b07      	ldr	r3, [pc, #28]	; (2584 <cpu_irq_enter_critical+0x3c>)
    2568:	701a      	strb	r2, [r3, #0]
    256a:	e002      	b.n	2572 <cpu_irq_enter_critical+0x2a>
    256c:	2200      	movs	r2, #0
    256e:	4b05      	ldr	r3, [pc, #20]	; (2584 <cpu_irq_enter_critical+0x3c>)
    2570:	701a      	strb	r2, [r3, #0]
    2572:	4b02      	ldr	r3, [pc, #8]	; (257c <cpu_irq_enter_critical+0x34>)
    2574:	681a      	ldr	r2, [r3, #0]
    2576:	3201      	adds	r2, #1
    2578:	601a      	str	r2, [r3, #0]
    257a:	4770      	bx	lr
    257c:	200000f8 	.word	0x200000f8
    2580:	2000000c 	.word	0x2000000c
    2584:	200000fc 	.word	0x200000fc

00002588 <cpu_irq_leave_critical>:
    2588:	4b08      	ldr	r3, [pc, #32]	; (25ac <cpu_irq_leave_critical+0x24>)
    258a:	681a      	ldr	r2, [r3, #0]
    258c:	3a01      	subs	r2, #1
    258e:	601a      	str	r2, [r3, #0]
    2590:	681b      	ldr	r3, [r3, #0]
    2592:	2b00      	cmp	r3, #0
    2594:	d109      	bne.n	25aa <cpu_irq_leave_critical+0x22>
    2596:	4b06      	ldr	r3, [pc, #24]	; (25b0 <cpu_irq_leave_critical+0x28>)
    2598:	781b      	ldrb	r3, [r3, #0]
    259a:	2b00      	cmp	r3, #0
    259c:	d005      	beq.n	25aa <cpu_irq_leave_critical+0x22>
    259e:	2201      	movs	r2, #1
    25a0:	4b04      	ldr	r3, [pc, #16]	; (25b4 <cpu_irq_leave_critical+0x2c>)
    25a2:	701a      	strb	r2, [r3, #0]
    25a4:	f3bf 8f5f 	dmb	sy
    25a8:	b662      	cpsie	i
    25aa:	4770      	bx	lr
    25ac:	200000f8 	.word	0x200000f8
    25b0:	200000fc 	.word	0x200000fc
    25b4:	2000000c 	.word	0x2000000c

000025b8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    25b8:	b508      	push	{r3, lr}
	switch (clock_source) {
    25ba:	2808      	cmp	r0, #8
    25bc:	d834      	bhi.n	2628 <system_clock_source_get_hz+0x70>
    25be:	0080      	lsls	r0, r0, #2
    25c0:	4b1b      	ldr	r3, [pc, #108]	; (2630 <system_clock_source_get_hz+0x78>)
    25c2:	581b      	ldr	r3, [r3, r0]
    25c4:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    25c6:	2080      	movs	r0, #128	; 0x80
    25c8:	0200      	lsls	r0, r0, #8
    25ca:	e030      	b.n	262e <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    25cc:	4b19      	ldr	r3, [pc, #100]	; (2634 <system_clock_source_get_hz+0x7c>)
    25ce:	6918      	ldr	r0, [r3, #16]
    25d0:	e02d      	b.n	262e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    25d2:	4b19      	ldr	r3, [pc, #100]	; (2638 <system_clock_source_get_hz+0x80>)
    25d4:	6a18      	ldr	r0, [r3, #32]
    25d6:	0580      	lsls	r0, r0, #22
    25d8:	0f80      	lsrs	r0, r0, #30
    25da:	4b18      	ldr	r3, [pc, #96]	; (263c <system_clock_source_get_hz+0x84>)
    25dc:	40c3      	lsrs	r3, r0
    25de:	1c18      	adds	r0, r3, #0
    25e0:	e025      	b.n	262e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    25e2:	4b14      	ldr	r3, [pc, #80]	; (2634 <system_clock_source_get_hz+0x7c>)
    25e4:	6958      	ldr	r0, [r3, #20]
    25e6:	e022      	b.n	262e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    25e8:	4b12      	ldr	r3, [pc, #72]	; (2634 <system_clock_source_get_hz+0x7c>)
    25ea:	681b      	ldr	r3, [r3, #0]
    25ec:	2002      	movs	r0, #2
    25ee:	4018      	ands	r0, r3
    25f0:	d01d      	beq.n	262e <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    25f2:	4911      	ldr	r1, [pc, #68]	; (2638 <system_clock_source_get_hz+0x80>)
    25f4:	2210      	movs	r2, #16
    25f6:	68cb      	ldr	r3, [r1, #12]
    25f8:	421a      	tst	r2, r3
    25fa:	d0fc      	beq.n	25f6 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    25fc:	4b0d      	ldr	r3, [pc, #52]	; (2634 <system_clock_source_get_hz+0x7c>)
    25fe:	681b      	ldr	r3, [r3, #0]
    2600:	075a      	lsls	r2, r3, #29
    2602:	d513      	bpl.n	262c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2604:	2000      	movs	r0, #0
    2606:	4b0e      	ldr	r3, [pc, #56]	; (2640 <system_clock_source_get_hz+0x88>)
    2608:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    260a:	4b0a      	ldr	r3, [pc, #40]	; (2634 <system_clock_source_get_hz+0x7c>)
    260c:	689b      	ldr	r3, [r3, #8]
    260e:	041b      	lsls	r3, r3, #16
    2610:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2612:	4358      	muls	r0, r3
    2614:	e00b      	b.n	262e <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    2616:	2350      	movs	r3, #80	; 0x50
    2618:	4a07      	ldr	r2, [pc, #28]	; (2638 <system_clock_source_get_hz+0x80>)
    261a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    261c:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    261e:	075a      	lsls	r2, r3, #29
    2620:	d505      	bpl.n	262e <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    2622:	4b04      	ldr	r3, [pc, #16]	; (2634 <system_clock_source_get_hz+0x7c>)
    2624:	68d8      	ldr	r0, [r3, #12]
    2626:	e002      	b.n	262e <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    2628:	2000      	movs	r0, #0
    262a:	e000      	b.n	262e <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    262c:	4805      	ldr	r0, [pc, #20]	; (2644 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    262e:	bd08      	pop	{r3, pc}
    2630:	000088e8 	.word	0x000088e8
    2634:	20000100 	.word	0x20000100
    2638:	40000800 	.word	0x40000800
    263c:	007a1200 	.word	0x007a1200
    2640:	00002bdd 	.word	0x00002bdd
    2644:	02dc6c00 	.word	0x02dc6c00

00002648 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2648:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    264a:	4b0c      	ldr	r3, [pc, #48]	; (267c <system_clock_source_osc8m_set_config+0x34>)
    264c:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    264e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2650:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    2652:	7840      	ldrb	r0, [r0, #1]
    2654:	2201      	movs	r2, #1
    2656:	4010      	ands	r0, r2
    2658:	0180      	lsls	r0, r0, #6
    265a:	2640      	movs	r6, #64	; 0x40
    265c:	43b4      	bics	r4, r6
    265e:	4304      	orrs	r4, r0
    2660:	402a      	ands	r2, r5
    2662:	01d0      	lsls	r0, r2, #7
    2664:	2280      	movs	r2, #128	; 0x80
    2666:	4394      	bics	r4, r2
    2668:	1c22      	adds	r2, r4, #0
    266a:	4302      	orrs	r2, r0
    266c:	2003      	movs	r0, #3
    266e:	4001      	ands	r1, r0
    2670:	0209      	lsls	r1, r1, #8
    2672:	4803      	ldr	r0, [pc, #12]	; (2680 <system_clock_source_osc8m_set_config+0x38>)
    2674:	4002      	ands	r2, r0
    2676:	430a      	orrs	r2, r1
    2678:	621a      	str	r2, [r3, #32]
}
    267a:	bd70      	pop	{r4, r5, r6, pc}
    267c:	40000800 	.word	0x40000800
    2680:	fffffcff 	.word	0xfffffcff

00002684 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    2684:	b5f0      	push	{r4, r5, r6, r7, lr}
    2686:	464f      	mov	r7, r9
    2688:	4646      	mov	r6, r8
    268a:	b4c0      	push	{r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    268c:	4a19      	ldr	r2, [pc, #100]	; (26f4 <system_clock_source_osc32k_set_config+0x70>)
    268e:	6994      	ldr	r4, [r2, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    2690:	7841      	ldrb	r1, [r0, #1]
    2692:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    2694:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2696:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    2698:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    269a:	7943      	ldrb	r3, [r0, #5]
    269c:	4699      	mov	r9, r3

	SYSCTRL->OSC32K  = temp;
    269e:	7880      	ldrb	r0, [r0, #2]
    26a0:	2301      	movs	r3, #1
    26a2:	4018      	ands	r0, r3
    26a4:	0080      	lsls	r0, r0, #2
    26a6:	2104      	movs	r1, #4
    26a8:	438c      	bics	r4, r1
    26aa:	4304      	orrs	r4, r0
    26ac:	4660      	mov	r0, ip
    26ae:	4018      	ands	r0, r3
    26b0:	00c0      	lsls	r0, r0, #3
    26b2:	2108      	movs	r1, #8
    26b4:	438c      	bics	r4, r1
    26b6:	4304      	orrs	r4, r0
    26b8:	1c18      	adds	r0, r3, #0
    26ba:	4038      	ands	r0, r7
    26bc:	0180      	lsls	r0, r0, #6
    26be:	2740      	movs	r7, #64	; 0x40
    26c0:	43bc      	bics	r4, r7
    26c2:	4304      	orrs	r4, r0
    26c4:	1c18      	adds	r0, r3, #0
    26c6:	4030      	ands	r0, r6
    26c8:	01c0      	lsls	r0, r0, #7
    26ca:	2680      	movs	r6, #128	; 0x80
    26cc:	43b4      	bics	r4, r6
    26ce:	4304      	orrs	r4, r0
    26d0:	2007      	movs	r0, #7
    26d2:	4028      	ands	r0, r5
    26d4:	0200      	lsls	r0, r0, #8
    26d6:	4d08      	ldr	r5, [pc, #32]	; (26f8 <system_clock_source_osc32k_set_config+0x74>)
    26d8:	402c      	ands	r4, r5
    26da:	4304      	orrs	r4, r0
    26dc:	4649      	mov	r1, r9
    26de:	400b      	ands	r3, r1
    26e0:	0319      	lsls	r1, r3, #12
    26e2:	4806      	ldr	r0, [pc, #24]	; (26fc <system_clock_source_osc32k_set_config+0x78>)
    26e4:	1c23      	adds	r3, r4, #0
    26e6:	4003      	ands	r3, r0
    26e8:	430b      	orrs	r3, r1
    26ea:	6193      	str	r3, [r2, #24]
}
    26ec:	bc0c      	pop	{r2, r3}
    26ee:	4690      	mov	r8, r2
    26f0:	4699      	mov	r9, r3
    26f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    26f4:	40000800 	.word	0x40000800
    26f8:	fffff8ff 	.word	0xfffff8ff
    26fc:	ffffefff 	.word	0xffffefff

00002700 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    2700:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    2702:	7a02      	ldrb	r2, [r0, #8]
    2704:	0692      	lsls	r2, r2, #26
    2706:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    2708:	8943      	ldrh	r3, [r0, #10]
    270a:	059b      	lsls	r3, r3, #22
    270c:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    270e:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    2710:	4b18      	ldr	r3, [pc, #96]	; (2774 <system_clock_source_dfll_set_config+0x74>)
    2712:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    2714:	8881      	ldrh	r1, [r0, #4]
    2716:	8842      	ldrh	r2, [r0, #2]
    2718:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    271a:	79c4      	ldrb	r4, [r0, #7]
    271c:	7982      	ldrb	r2, [r0, #6]
    271e:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    2720:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    2722:	7841      	ldrb	r1, [r0, #1]
    2724:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    2726:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    2728:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    272a:	7803      	ldrb	r3, [r0, #0]
    272c:	2b04      	cmp	r3, #4
    272e:	d10f      	bne.n	2750 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2730:	7b02      	ldrb	r2, [r0, #12]
    2732:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2734:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2736:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    2738:	89c3      	ldrh	r3, [r0, #14]
    273a:	041b      	lsls	r3, r3, #16
    273c:	490e      	ldr	r1, [pc, #56]	; (2778 <system_clock_source_dfll_set_config+0x78>)
    273e:	400b      	ands	r3, r1
    2740:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    2742:	4b0c      	ldr	r3, [pc, #48]	; (2774 <system_clock_source_dfll_set_config+0x74>)
    2744:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    2746:	6819      	ldr	r1, [r3, #0]
    2748:	2204      	movs	r2, #4
    274a:	430a      	orrs	r2, r1
    274c:	601a      	str	r2, [r3, #0]
    274e:	e010      	b.n	2772 <system_clock_source_dfll_set_config+0x72>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    2750:	2b20      	cmp	r3, #32
    2752:	d10e      	bne.n	2772 <system_clock_source_dfll_set_config+0x72>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    2754:	7b02      	ldrb	r2, [r0, #12]
    2756:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    2758:	8a03      	ldrh	r3, [r0, #16]
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    275a:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    275c:	89c3      	ldrh	r3, [r0, #14]
    275e:	041b      	lsls	r3, r3, #16
    2760:	4905      	ldr	r1, [pc, #20]	; (2778 <system_clock_source_dfll_set_config+0x78>)
    2762:	400b      	ands	r3, r1
    2764:	431a      	orrs	r2, r3
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    2766:	4b03      	ldr	r3, [pc, #12]	; (2774 <system_clock_source_dfll_set_config+0x74>)
    2768:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    276a:	681a      	ldr	r2, [r3, #0]
    276c:	4903      	ldr	r1, [pc, #12]	; (277c <system_clock_source_dfll_set_config+0x7c>)
    276e:	430a      	orrs	r2, r1
    2770:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_MODE | SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    2772:	bd10      	pop	{r4, pc}
    2774:	20000100 	.word	0x20000100
    2778:	03ff0000 	.word	0x03ff0000
    277c:	00000424 	.word	0x00000424

00002780 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    2780:	2808      	cmp	r0, #8
    2782:	d849      	bhi.n	2818 <system_clock_source_enable+0x98>
    2784:	0080      	lsls	r0, r0, #2
    2786:	4b25      	ldr	r3, [pc, #148]	; (281c <system_clock_source_enable+0x9c>)
    2788:	581b      	ldr	r3, [r3, r0]
    278a:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    278c:	2000      	movs	r0, #0
    278e:	e044      	b.n	281a <system_clock_source_enable+0x9a>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    2790:	4b23      	ldr	r3, [pc, #140]	; (2820 <system_clock_source_enable+0xa0>)
    2792:	6a19      	ldr	r1, [r3, #32]
    2794:	2202      	movs	r2, #2
    2796:	430a      	orrs	r2, r1
    2798:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    279a:	2000      	movs	r0, #0
    279c:	e03d      	b.n	281a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    279e:	4b20      	ldr	r3, [pc, #128]	; (2820 <system_clock_source_enable+0xa0>)
    27a0:	6999      	ldr	r1, [r3, #24]
    27a2:	2202      	movs	r2, #2
    27a4:	430a      	orrs	r2, r1
    27a6:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    27a8:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    27aa:	e036      	b.n	281a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    27ac:	4b1c      	ldr	r3, [pc, #112]	; (2820 <system_clock_source_enable+0xa0>)
    27ae:	8a19      	ldrh	r1, [r3, #16]
    27b0:	2202      	movs	r2, #2
    27b2:	430a      	orrs	r2, r1
    27b4:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    27b6:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    27b8:	e02f      	b.n	281a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    27ba:	4b19      	ldr	r3, [pc, #100]	; (2820 <system_clock_source_enable+0xa0>)
    27bc:	8a99      	ldrh	r1, [r3, #20]
    27be:	2202      	movs	r2, #2
    27c0:	430a      	orrs	r2, r1
    27c2:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    27c4:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    27c6:	e028      	b.n	281a <system_clock_source_enable+0x9a>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    27c8:	4a16      	ldr	r2, [pc, #88]	; (2824 <system_clock_source_enable+0xa4>)
    27ca:	6811      	ldr	r1, [r2, #0]
    27cc:	2302      	movs	r3, #2
    27ce:	4319      	orrs	r1, r3
    27d0:	6011      	str	r1, [r2, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    27d2:	4a13      	ldr	r2, [pc, #76]	; (2820 <system_clock_source_enable+0xa0>)
    27d4:	8493      	strh	r3, [r2, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    27d6:	1c11      	adds	r1, r2, #0
    27d8:	2210      	movs	r2, #16
    27da:	68cb      	ldr	r3, [r1, #12]
    27dc:	421a      	tst	r2, r3
    27de:	d0fc      	beq.n	27da <system_clock_source_enable+0x5a>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    27e0:	4a10      	ldr	r2, [pc, #64]	; (2824 <system_clock_source_enable+0xa4>)
    27e2:	6891      	ldr	r1, [r2, #8]
    27e4:	4b0e      	ldr	r3, [pc, #56]	; (2820 <system_clock_source_enable+0xa0>)
    27e6:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    27e8:	6852      	ldr	r2, [r2, #4]
    27ea:	629a      	str	r2, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
    27ec:	2200      	movs	r2, #0
    27ee:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    27f0:	1c19      	adds	r1, r3, #0
    27f2:	2210      	movs	r2, #16
    27f4:	68cb      	ldr	r3, [r1, #12]
    27f6:	421a      	tst	r2, r3
    27f8:	d0fc      	beq.n	27f4 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = 0;
	_system_dfll_wait_for_sync();
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    27fa:	4b0a      	ldr	r3, [pc, #40]	; (2824 <system_clock_source_enable+0xa4>)
    27fc:	681a      	ldr	r2, [r3, #0]
    27fe:	b292      	uxth	r2, r2
    2800:	4b07      	ldr	r3, [pc, #28]	; (2820 <system_clock_source_enable+0xa0>)
    2802:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2804:	2000      	movs	r0, #0
    2806:	e008      	b.n	281a <system_clock_source_enable+0x9a>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    2808:	4a05      	ldr	r2, [pc, #20]	; (2820 <system_clock_source_enable+0xa0>)
    280a:	2344      	movs	r3, #68	; 0x44
    280c:	5cd0      	ldrb	r0, [r2, r3]
    280e:	2102      	movs	r1, #2
    2810:	4301      	orrs	r1, r0
    2812:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2814:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    2816:	e000      	b.n	281a <system_clock_source_enable+0x9a>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2818:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    281a:	4770      	bx	lr
    281c:	0000890c 	.word	0x0000890c
    2820:	40000800 	.word	0x40000800
    2824:	20000100 	.word	0x20000100

00002828 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    2828:	b5f0      	push	{r4, r5, r6, r7, lr}
    282a:	464f      	mov	r7, r9
    282c:	4646      	mov	r6, r8
    282e:	b4c0      	push	{r6, r7}
    2830:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2832:	22c2      	movs	r2, #194	; 0xc2
    2834:	00d2      	lsls	r2, r2, #3
    2836:	4b48      	ldr	r3, [pc, #288]	; (2958 <system_clock_init+0x130>)
    2838:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    283a:	4b48      	ldr	r3, [pc, #288]	; (295c <system_clock_init+0x134>)
    283c:	685a      	ldr	r2, [r3, #4]
    283e:	211e      	movs	r1, #30
    2840:	438a      	bics	r2, r1
    2842:	2102      	movs	r1, #2
    2844:	430a      	orrs	r2, r1
    2846:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2848:	2201      	movs	r2, #1
    284a:	ab01      	add	r3, sp, #4
    284c:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    284e:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    2850:	4d43      	ldr	r5, [pc, #268]	; (2960 <system_clock_init+0x138>)
    2852:	b2e0      	uxtb	r0, r4
    2854:	a901      	add	r1, sp, #4
    2856:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2858:	3401      	adds	r4, #1
    285a:	2c25      	cmp	r4, #37	; 0x25
    285c:	d1f9      	bne.n	2852 <system_clock_init+0x2a>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    285e:	4d41      	ldr	r5, [pc, #260]	; (2964 <system_clock_init+0x13c>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    2860:	682b      	ldr	r3, [r5, #0]
    2862:	04d9      	lsls	r1, r3, #19
    2864:	4b3c      	ldr	r3, [pc, #240]	; (2958 <system_clock_init+0x130>)
    2866:	0e49      	lsrs	r1, r1, #25
    2868:	0409      	lsls	r1, r1, #16
    286a:	6998      	ldr	r0, [r3, #24]
    286c:	4a3e      	ldr	r2, [pc, #248]	; (2968 <system_clock_init+0x140>)
    286e:	4002      	ands	r2, r0
    2870:	430a      	orrs	r2, r1
    2872:	619a      	str	r2, [r3, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    2874:	a80a      	add	r0, sp, #40	; 0x28
    2876:	2301      	movs	r3, #1
    2878:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    287a:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
    287c:	2400      	movs	r4, #0
    287e:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    2880:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    2882:	2307      	movs	r3, #7
    2884:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    2886:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    2888:	4b38      	ldr	r3, [pc, #224]	; (296c <system_clock_init+0x144>)
    288a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    288c:	2004      	movs	r0, #4
    288e:	4b38      	ldr	r3, [pc, #224]	; (2970 <system_clock_init+0x148>)
    2890:	4798      	blx	r3
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    2892:	ab05      	add	r3, sp, #20
    2894:	701c      	strb	r4, [r3, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2896:	2200      	movs	r2, #0
    2898:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    289a:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    289c:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    289e:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    28a0:	213f      	movs	r1, #63	; 0x3f
    28a2:	8159      	strh	r1, [r3, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    28a4:	2106      	movs	r1, #6
    28a6:	8219      	strh	r1, [r3, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    28a8:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    28aa:	682b      	ldr	r3, [r5, #0]
    28ac:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    28ae:	2b3f      	cmp	r3, #63	; 0x3f
    28b0:	d100      	bne.n	28b4 <system_clock_init+0x8c>
		coarse = 0x1f;
    28b2:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    28b4:	a805      	add	r0, sp, #20
    28b6:	7203      	strb	r3, [r0, #8]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    28b8:	2307      	movs	r3, #7
    28ba:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    28bc:	233f      	movs	r3, #63	; 0x3f
    28be:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    28c0:	4b2c      	ldr	r3, [pc, #176]	; (2974 <system_clock_init+0x14c>)
    28c2:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    28c4:	a804      	add	r0, sp, #16
    28c6:	2500      	movs	r5, #0
    28c8:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    28ca:	2301      	movs	r3, #1
    28cc:	4699      	mov	r9, r3
    28ce:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    28d0:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    28d2:	4b29      	ldr	r3, [pc, #164]	; (2978 <system_clock_init+0x150>)
    28d4:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    28d6:	2006      	movs	r0, #6
    28d8:	4e25      	ldr	r6, [pc, #148]	; (2970 <system_clock_init+0x148>)
    28da:	47b0      	blx	r6


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    28dc:	4b27      	ldr	r3, [pc, #156]	; (297c <system_clock_init+0x154>)
    28de:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    28e0:	ac01      	add	r4, sp, #4
    28e2:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    28e4:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    28e6:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    28e8:	2304      	movs	r3, #4
    28ea:	7023      	strb	r3, [r4, #0]
    28ec:	2320      	movs	r3, #32
    28ee:	9302      	str	r3, [sp, #8]
    28f0:	2002      	movs	r0, #2
    28f2:	1c21      	adds	r1, r4, #0
    28f4:	4b22      	ldr	r3, [pc, #136]	; (2980 <system_clock_init+0x158>)
    28f6:	4698      	mov	r8, r3
    28f8:	4798      	blx	r3
    28fa:	2002      	movs	r0, #2
    28fc:	4f21      	ldr	r7, [pc, #132]	; (2984 <system_clock_init+0x15c>)
    28fe:	47b8      	blx	r7
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2900:	464b      	mov	r3, r9
    2902:	6063      	str	r3, [r4, #4]
	config->high_when_disabled = false;
    2904:	7065      	strb	r5, [r4, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    2906:	2306      	movs	r3, #6
    2908:	7023      	strb	r3, [r4, #0]
#endif
	config->run_in_standby     = false;
    290a:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    290c:	7265      	strb	r5, [r4, #9]
    290e:	2003      	movs	r0, #3
    2910:	1c21      	adds	r1, r4, #0
    2912:	47c0      	blx	r8
    2914:	2003      	movs	r0, #3
    2916:	47b8      	blx	r7
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    2918:	2007      	movs	r0, #7
    291a:	47b0      	blx	r6

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    291c:	490e      	ldr	r1, [pc, #56]	; (2958 <system_clock_init+0x130>)
    291e:	2210      	movs	r2, #16
    2920:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    2922:	421a      	tst	r2, r3
    2924:	d0fc      	beq.n	2920 <system_clock_init+0xf8>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    2926:	4a18      	ldr	r2, [pc, #96]	; (2988 <system_clock_init+0x160>)
    2928:	2300      	movs	r3, #0
    292a:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    292c:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    292e:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    2930:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    2932:	a901      	add	r1, sp, #4
    2934:	2201      	movs	r2, #1
    2936:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    2938:	704b      	strb	r3, [r1, #1]
#if SAML21 || SAML22
	config->source_clock       = GCLK_SOURCE_OSC16M;
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    293a:	2206      	movs	r2, #6
    293c:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    293e:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    2940:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    2942:	2000      	movs	r0, #0
    2944:	4b0e      	ldr	r3, [pc, #56]	; (2980 <system_clock_init+0x158>)
    2946:	4798      	blx	r3
    2948:	2000      	movs	r0, #0
    294a:	4b0e      	ldr	r3, [pc, #56]	; (2984 <system_clock_init+0x15c>)
    294c:	4798      	blx	r3
#endif
}
    294e:	b00d      	add	sp, #52	; 0x34
    2950:	bc0c      	pop	{r2, r3}
    2952:	4690      	mov	r8, r2
    2954:	4699      	mov	r9, r3
    2956:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2958:	40000800 	.word	0x40000800
    295c:	41004000 	.word	0x41004000
    2960:	00002bc1 	.word	0x00002bc1
    2964:	00806024 	.word	0x00806024
    2968:	ff80ffff 	.word	0xff80ffff
    296c:	00002685 	.word	0x00002685
    2970:	00002781 	.word	0x00002781
    2974:	00002701 	.word	0x00002701
    2978:	00002649 	.word	0x00002649
    297c:	0000298d 	.word	0x0000298d
    2980:	000029b1 	.word	0x000029b1
    2984:	00002a65 	.word	0x00002a65
    2988:	40000400 	.word	0x40000400

0000298c <system_gclk_init>:
    298c:	4b06      	ldr	r3, [pc, #24]	; (29a8 <system_gclk_init+0x1c>)
    298e:	6999      	ldr	r1, [r3, #24]
    2990:	2208      	movs	r2, #8
    2992:	430a      	orrs	r2, r1
    2994:	619a      	str	r2, [r3, #24]
    2996:	2201      	movs	r2, #1
    2998:	4b04      	ldr	r3, [pc, #16]	; (29ac <system_gclk_init+0x20>)
    299a:	701a      	strb	r2, [r3, #0]
    299c:	1c19      	adds	r1, r3, #0
    299e:	780b      	ldrb	r3, [r1, #0]
    29a0:	4213      	tst	r3, r2
    29a2:	d1fc      	bne.n	299e <system_gclk_init+0x12>
    29a4:	4770      	bx	lr
    29a6:	46c0      	nop			; (mov r8, r8)
    29a8:	40000400 	.word	0x40000400
    29ac:	40000c00 	.word	0x40000c00

000029b0 <system_gclk_gen_set_config>:
    29b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    29b2:	1c06      	adds	r6, r0, #0
    29b4:	1c07      	adds	r7, r0, #0
    29b6:	780d      	ldrb	r5, [r1, #0]
    29b8:	022d      	lsls	r5, r5, #8
    29ba:	4305      	orrs	r5, r0
    29bc:	784b      	ldrb	r3, [r1, #1]
    29be:	2b00      	cmp	r3, #0
    29c0:	d002      	beq.n	29c8 <system_gclk_gen_set_config+0x18>
    29c2:	2380      	movs	r3, #128	; 0x80
    29c4:	02db      	lsls	r3, r3, #11
    29c6:	431d      	orrs	r5, r3
    29c8:	7a4b      	ldrb	r3, [r1, #9]
    29ca:	2b00      	cmp	r3, #0
    29cc:	d002      	beq.n	29d4 <system_gclk_gen_set_config+0x24>
    29ce:	2380      	movs	r3, #128	; 0x80
    29d0:	031b      	lsls	r3, r3, #12
    29d2:	431d      	orrs	r5, r3
    29d4:	684c      	ldr	r4, [r1, #4]
    29d6:	2c01      	cmp	r4, #1
    29d8:	d917      	bls.n	2a0a <system_gclk_gen_set_config+0x5a>
    29da:	1e63      	subs	r3, r4, #1
    29dc:	421c      	tst	r4, r3
    29de:	d10f      	bne.n	2a00 <system_gclk_gen_set_config+0x50>
    29e0:	2c02      	cmp	r4, #2
    29e2:	d906      	bls.n	29f2 <system_gclk_gen_set_config+0x42>
    29e4:	2302      	movs	r3, #2
    29e6:	2200      	movs	r2, #0
    29e8:	3201      	adds	r2, #1
    29ea:	005b      	lsls	r3, r3, #1
    29ec:	429c      	cmp	r4, r3
    29ee:	d8fb      	bhi.n	29e8 <system_gclk_gen_set_config+0x38>
    29f0:	e000      	b.n	29f4 <system_gclk_gen_set_config+0x44>
    29f2:	2200      	movs	r2, #0
    29f4:	0217      	lsls	r7, r2, #8
    29f6:	4337      	orrs	r7, r6
    29f8:	2380      	movs	r3, #128	; 0x80
    29fa:	035b      	lsls	r3, r3, #13
    29fc:	431d      	orrs	r5, r3
    29fe:	e004      	b.n	2a0a <system_gclk_gen_set_config+0x5a>
    2a00:	0227      	lsls	r7, r4, #8
    2a02:	4337      	orrs	r7, r6
    2a04:	2380      	movs	r3, #128	; 0x80
    2a06:	029b      	lsls	r3, r3, #10
    2a08:	431d      	orrs	r5, r3
    2a0a:	7a0b      	ldrb	r3, [r1, #8]
    2a0c:	2b00      	cmp	r3, #0
    2a0e:	d002      	beq.n	2a16 <system_gclk_gen_set_config+0x66>
    2a10:	2380      	movs	r3, #128	; 0x80
    2a12:	039b      	lsls	r3, r3, #14
    2a14:	431d      	orrs	r5, r3
    2a16:	4a0f      	ldr	r2, [pc, #60]	; (2a54 <system_gclk_gen_set_config+0xa4>)
    2a18:	7853      	ldrb	r3, [r2, #1]
    2a1a:	b25b      	sxtb	r3, r3
    2a1c:	2b00      	cmp	r3, #0
    2a1e:	dbfb      	blt.n	2a18 <system_gclk_gen_set_config+0x68>
    2a20:	4b0d      	ldr	r3, [pc, #52]	; (2a58 <system_gclk_gen_set_config+0xa8>)
    2a22:	4798      	blx	r3
    2a24:	4b0d      	ldr	r3, [pc, #52]	; (2a5c <system_gclk_gen_set_config+0xac>)
    2a26:	701e      	strb	r6, [r3, #0]
    2a28:	4a0a      	ldr	r2, [pc, #40]	; (2a54 <system_gclk_gen_set_config+0xa4>)
    2a2a:	7853      	ldrb	r3, [r2, #1]
    2a2c:	b25b      	sxtb	r3, r3
    2a2e:	2b00      	cmp	r3, #0
    2a30:	dbfb      	blt.n	2a2a <system_gclk_gen_set_config+0x7a>
    2a32:	4b08      	ldr	r3, [pc, #32]	; (2a54 <system_gclk_gen_set_config+0xa4>)
    2a34:	609f      	str	r7, [r3, #8]
    2a36:	1c1a      	adds	r2, r3, #0
    2a38:	7853      	ldrb	r3, [r2, #1]
    2a3a:	b25b      	sxtb	r3, r3
    2a3c:	2b00      	cmp	r3, #0
    2a3e:	dbfb      	blt.n	2a38 <system_gclk_gen_set_config+0x88>
    2a40:	4b04      	ldr	r3, [pc, #16]	; (2a54 <system_gclk_gen_set_config+0xa4>)
    2a42:	6859      	ldr	r1, [r3, #4]
    2a44:	2280      	movs	r2, #128	; 0x80
    2a46:	0252      	lsls	r2, r2, #9
    2a48:	400a      	ands	r2, r1
    2a4a:	4315      	orrs	r5, r2
    2a4c:	605d      	str	r5, [r3, #4]
    2a4e:	4b04      	ldr	r3, [pc, #16]	; (2a60 <system_gclk_gen_set_config+0xb0>)
    2a50:	4798      	blx	r3
    2a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2a54:	40000c00 	.word	0x40000c00
    2a58:	00002549 	.word	0x00002549
    2a5c:	40000c08 	.word	0x40000c08
    2a60:	00002589 	.word	0x00002589

00002a64 <system_gclk_gen_enable>:
    2a64:	b510      	push	{r4, lr}
    2a66:	1c04      	adds	r4, r0, #0
    2a68:	4a0b      	ldr	r2, [pc, #44]	; (2a98 <system_gclk_gen_enable+0x34>)
    2a6a:	7853      	ldrb	r3, [r2, #1]
    2a6c:	b25b      	sxtb	r3, r3
    2a6e:	2b00      	cmp	r3, #0
    2a70:	dbfb      	blt.n	2a6a <system_gclk_gen_enable+0x6>
    2a72:	4b0a      	ldr	r3, [pc, #40]	; (2a9c <system_gclk_gen_enable+0x38>)
    2a74:	4798      	blx	r3
    2a76:	4b0a      	ldr	r3, [pc, #40]	; (2aa0 <system_gclk_gen_enable+0x3c>)
    2a78:	701c      	strb	r4, [r3, #0]
    2a7a:	4a07      	ldr	r2, [pc, #28]	; (2a98 <system_gclk_gen_enable+0x34>)
    2a7c:	7853      	ldrb	r3, [r2, #1]
    2a7e:	b25b      	sxtb	r3, r3
    2a80:	2b00      	cmp	r3, #0
    2a82:	dbfb      	blt.n	2a7c <system_gclk_gen_enable+0x18>
    2a84:	4b04      	ldr	r3, [pc, #16]	; (2a98 <system_gclk_gen_enable+0x34>)
    2a86:	6859      	ldr	r1, [r3, #4]
    2a88:	2280      	movs	r2, #128	; 0x80
    2a8a:	0252      	lsls	r2, r2, #9
    2a8c:	430a      	orrs	r2, r1
    2a8e:	605a      	str	r2, [r3, #4]
    2a90:	4b04      	ldr	r3, [pc, #16]	; (2aa4 <system_gclk_gen_enable+0x40>)
    2a92:	4798      	blx	r3
    2a94:	bd10      	pop	{r4, pc}
    2a96:	46c0      	nop			; (mov r8, r8)
    2a98:	40000c00 	.word	0x40000c00
    2a9c:	00002549 	.word	0x00002549
    2aa0:	40000c04 	.word	0x40000c04
    2aa4:	00002589 	.word	0x00002589

00002aa8 <system_gclk_gen_get_hz>:
    2aa8:	b570      	push	{r4, r5, r6, lr}
    2aaa:	1c04      	adds	r4, r0, #0
    2aac:	4a1a      	ldr	r2, [pc, #104]	; (2b18 <system_gclk_gen_get_hz+0x70>)
    2aae:	7853      	ldrb	r3, [r2, #1]
    2ab0:	b25b      	sxtb	r3, r3
    2ab2:	2b00      	cmp	r3, #0
    2ab4:	dbfb      	blt.n	2aae <system_gclk_gen_get_hz+0x6>
    2ab6:	4b19      	ldr	r3, [pc, #100]	; (2b1c <system_gclk_gen_get_hz+0x74>)
    2ab8:	4798      	blx	r3
    2aba:	4b19      	ldr	r3, [pc, #100]	; (2b20 <system_gclk_gen_get_hz+0x78>)
    2abc:	701c      	strb	r4, [r3, #0]
    2abe:	4a16      	ldr	r2, [pc, #88]	; (2b18 <system_gclk_gen_get_hz+0x70>)
    2ac0:	7853      	ldrb	r3, [r2, #1]
    2ac2:	b25b      	sxtb	r3, r3
    2ac4:	2b00      	cmp	r3, #0
    2ac6:	dbfb      	blt.n	2ac0 <system_gclk_gen_get_hz+0x18>
    2ac8:	4e13      	ldr	r6, [pc, #76]	; (2b18 <system_gclk_gen_get_hz+0x70>)
    2aca:	6870      	ldr	r0, [r6, #4]
    2acc:	04c0      	lsls	r0, r0, #19
    2ace:	0ec0      	lsrs	r0, r0, #27
    2ad0:	4b14      	ldr	r3, [pc, #80]	; (2b24 <system_gclk_gen_get_hz+0x7c>)
    2ad2:	4798      	blx	r3
    2ad4:	1c05      	adds	r5, r0, #0
    2ad6:	4b12      	ldr	r3, [pc, #72]	; (2b20 <system_gclk_gen_get_hz+0x78>)
    2ad8:	701c      	strb	r4, [r3, #0]
    2ada:	6876      	ldr	r6, [r6, #4]
    2adc:	02f6      	lsls	r6, r6, #11
    2ade:	0ff6      	lsrs	r6, r6, #31
    2ae0:	4b11      	ldr	r3, [pc, #68]	; (2b28 <system_gclk_gen_get_hz+0x80>)
    2ae2:	701c      	strb	r4, [r3, #0]
    2ae4:	4a0c      	ldr	r2, [pc, #48]	; (2b18 <system_gclk_gen_get_hz+0x70>)
    2ae6:	7853      	ldrb	r3, [r2, #1]
    2ae8:	b25b      	sxtb	r3, r3
    2aea:	2b00      	cmp	r3, #0
    2aec:	dbfb      	blt.n	2ae6 <system_gclk_gen_get_hz+0x3e>
    2aee:	4b0a      	ldr	r3, [pc, #40]	; (2b18 <system_gclk_gen_get_hz+0x70>)
    2af0:	689c      	ldr	r4, [r3, #8]
    2af2:	0a24      	lsrs	r4, r4, #8
    2af4:	b2a4      	uxth	r4, r4
    2af6:	4b0d      	ldr	r3, [pc, #52]	; (2b2c <system_gclk_gen_get_hz+0x84>)
    2af8:	4798      	blx	r3
    2afa:	2e00      	cmp	r6, #0
    2afc:	d107      	bne.n	2b0e <system_gclk_gen_get_hz+0x66>
    2afe:	2c01      	cmp	r4, #1
    2b00:	d907      	bls.n	2b12 <system_gclk_gen_get_hz+0x6a>
    2b02:	1c28      	adds	r0, r5, #0
    2b04:	1c21      	adds	r1, r4, #0
    2b06:	4b0a      	ldr	r3, [pc, #40]	; (2b30 <system_gclk_gen_get_hz+0x88>)
    2b08:	4798      	blx	r3
    2b0a:	1c05      	adds	r5, r0, #0
    2b0c:	e001      	b.n	2b12 <system_gclk_gen_get_hz+0x6a>
    2b0e:	3401      	adds	r4, #1
    2b10:	40e5      	lsrs	r5, r4
    2b12:	1c28      	adds	r0, r5, #0
    2b14:	bd70      	pop	{r4, r5, r6, pc}
    2b16:	46c0      	nop			; (mov r8, r8)
    2b18:	40000c00 	.word	0x40000c00
    2b1c:	00002549 	.word	0x00002549
    2b20:	40000c04 	.word	0x40000c04
    2b24:	000025b9 	.word	0x000025b9
    2b28:	40000c08 	.word	0x40000c08
    2b2c:	00002589 	.word	0x00002589
    2b30:	00005e45 	.word	0x00005e45

00002b34 <system_gclk_chan_enable>:
    2b34:	b510      	push	{r4, lr}
    2b36:	1c04      	adds	r4, r0, #0
    2b38:	4b06      	ldr	r3, [pc, #24]	; (2b54 <system_gclk_chan_enable+0x20>)
    2b3a:	4798      	blx	r3
    2b3c:	4b06      	ldr	r3, [pc, #24]	; (2b58 <system_gclk_chan_enable+0x24>)
    2b3e:	701c      	strb	r4, [r3, #0]
    2b40:	4b06      	ldr	r3, [pc, #24]	; (2b5c <system_gclk_chan_enable+0x28>)
    2b42:	8859      	ldrh	r1, [r3, #2]
    2b44:	2280      	movs	r2, #128	; 0x80
    2b46:	01d2      	lsls	r2, r2, #7
    2b48:	430a      	orrs	r2, r1
    2b4a:	805a      	strh	r2, [r3, #2]
    2b4c:	4b04      	ldr	r3, [pc, #16]	; (2b60 <system_gclk_chan_enable+0x2c>)
    2b4e:	4798      	blx	r3
    2b50:	bd10      	pop	{r4, pc}
    2b52:	46c0      	nop			; (mov r8, r8)
    2b54:	00002549 	.word	0x00002549
    2b58:	40000c02 	.word	0x40000c02
    2b5c:	40000c00 	.word	0x40000c00
    2b60:	00002589 	.word	0x00002589

00002b64 <system_gclk_chan_disable>:
    2b64:	b510      	push	{r4, lr}
    2b66:	1c04      	adds	r4, r0, #0
    2b68:	4b0f      	ldr	r3, [pc, #60]	; (2ba8 <system_gclk_chan_disable+0x44>)
    2b6a:	4798      	blx	r3
    2b6c:	4b0f      	ldr	r3, [pc, #60]	; (2bac <system_gclk_chan_disable+0x48>)
    2b6e:	701c      	strb	r4, [r3, #0]
    2b70:	4b0f      	ldr	r3, [pc, #60]	; (2bb0 <system_gclk_chan_disable+0x4c>)
    2b72:	8858      	ldrh	r0, [r3, #2]
    2b74:	0500      	lsls	r0, r0, #20
    2b76:	0f00      	lsrs	r0, r0, #28
    2b78:	8859      	ldrh	r1, [r3, #2]
    2b7a:	4a0e      	ldr	r2, [pc, #56]	; (2bb4 <system_gclk_chan_disable+0x50>)
    2b7c:	400a      	ands	r2, r1
    2b7e:	805a      	strh	r2, [r3, #2]
    2b80:	8859      	ldrh	r1, [r3, #2]
    2b82:	4a0d      	ldr	r2, [pc, #52]	; (2bb8 <system_gclk_chan_disable+0x54>)
    2b84:	400a      	ands	r2, r1
    2b86:	805a      	strh	r2, [r3, #2]
    2b88:	1c19      	adds	r1, r3, #0
    2b8a:	2280      	movs	r2, #128	; 0x80
    2b8c:	01d2      	lsls	r2, r2, #7
    2b8e:	884b      	ldrh	r3, [r1, #2]
    2b90:	4213      	tst	r3, r2
    2b92:	d1fc      	bne.n	2b8e <system_gclk_chan_disable+0x2a>
    2b94:	4b06      	ldr	r3, [pc, #24]	; (2bb0 <system_gclk_chan_disable+0x4c>)
    2b96:	0201      	lsls	r1, r0, #8
    2b98:	8858      	ldrh	r0, [r3, #2]
    2b9a:	4a06      	ldr	r2, [pc, #24]	; (2bb4 <system_gclk_chan_disable+0x50>)
    2b9c:	4002      	ands	r2, r0
    2b9e:	430a      	orrs	r2, r1
    2ba0:	805a      	strh	r2, [r3, #2]
    2ba2:	4b06      	ldr	r3, [pc, #24]	; (2bbc <system_gclk_chan_disable+0x58>)
    2ba4:	4798      	blx	r3
    2ba6:	bd10      	pop	{r4, pc}
    2ba8:	00002549 	.word	0x00002549
    2bac:	40000c02 	.word	0x40000c02
    2bb0:	40000c00 	.word	0x40000c00
    2bb4:	fffff0ff 	.word	0xfffff0ff
    2bb8:	ffffbfff 	.word	0xffffbfff
    2bbc:	00002589 	.word	0x00002589

00002bc0 <system_gclk_chan_set_config>:
    2bc0:	b510      	push	{r4, lr}
    2bc2:	780c      	ldrb	r4, [r1, #0]
    2bc4:	0224      	lsls	r4, r4, #8
    2bc6:	4304      	orrs	r4, r0
    2bc8:	4b02      	ldr	r3, [pc, #8]	; (2bd4 <system_gclk_chan_set_config+0x14>)
    2bca:	4798      	blx	r3
    2bcc:	b2a4      	uxth	r4, r4
    2bce:	4b02      	ldr	r3, [pc, #8]	; (2bd8 <system_gclk_chan_set_config+0x18>)
    2bd0:	805c      	strh	r4, [r3, #2]
    2bd2:	bd10      	pop	{r4, pc}
    2bd4:	00002b65 	.word	0x00002b65
    2bd8:	40000c00 	.word	0x40000c00

00002bdc <system_gclk_chan_get_hz>:
    2bdc:	b510      	push	{r4, lr}
    2bde:	1c04      	adds	r4, r0, #0
    2be0:	4b06      	ldr	r3, [pc, #24]	; (2bfc <system_gclk_chan_get_hz+0x20>)
    2be2:	4798      	blx	r3
    2be4:	4b06      	ldr	r3, [pc, #24]	; (2c00 <system_gclk_chan_get_hz+0x24>)
    2be6:	701c      	strb	r4, [r3, #0]
    2be8:	4b06      	ldr	r3, [pc, #24]	; (2c04 <system_gclk_chan_get_hz+0x28>)
    2bea:	885c      	ldrh	r4, [r3, #2]
    2bec:	0524      	lsls	r4, r4, #20
    2bee:	0f24      	lsrs	r4, r4, #28
    2bf0:	4b05      	ldr	r3, [pc, #20]	; (2c08 <system_gclk_chan_get_hz+0x2c>)
    2bf2:	4798      	blx	r3
    2bf4:	1c20      	adds	r0, r4, #0
    2bf6:	4b05      	ldr	r3, [pc, #20]	; (2c0c <system_gclk_chan_get_hz+0x30>)
    2bf8:	4798      	blx	r3
    2bfa:	bd10      	pop	{r4, pc}
    2bfc:	00002549 	.word	0x00002549
    2c00:	40000c02 	.word	0x40000c02
    2c04:	40000c00 	.word	0x40000c00
    2c08:	00002589 	.word	0x00002589
    2c0c:	00002aa9 	.word	0x00002aa9

00002c10 <_system_pinmux_config>:
    2c10:	b530      	push	{r4, r5, lr}
    2c12:	78d3      	ldrb	r3, [r2, #3]
    2c14:	2b00      	cmp	r3, #0
    2c16:	d11e      	bne.n	2c56 <_system_pinmux_config+0x46>
    2c18:	7813      	ldrb	r3, [r2, #0]
    2c1a:	2b80      	cmp	r3, #128	; 0x80
    2c1c:	d004      	beq.n	2c28 <_system_pinmux_config+0x18>
    2c1e:	061b      	lsls	r3, r3, #24
    2c20:	2480      	movs	r4, #128	; 0x80
    2c22:	0264      	lsls	r4, r4, #9
    2c24:	4323      	orrs	r3, r4
    2c26:	e000      	b.n	2c2a <_system_pinmux_config+0x1a>
    2c28:	2300      	movs	r3, #0
    2c2a:	7854      	ldrb	r4, [r2, #1]
    2c2c:	2502      	movs	r5, #2
    2c2e:	43ac      	bics	r4, r5
    2c30:	d10a      	bne.n	2c48 <_system_pinmux_config+0x38>
    2c32:	7894      	ldrb	r4, [r2, #2]
    2c34:	2c00      	cmp	r4, #0
    2c36:	d103      	bne.n	2c40 <_system_pinmux_config+0x30>
    2c38:	2480      	movs	r4, #128	; 0x80
    2c3a:	02a4      	lsls	r4, r4, #10
    2c3c:	4323      	orrs	r3, r4
    2c3e:	e002      	b.n	2c46 <_system_pinmux_config+0x36>
    2c40:	24c0      	movs	r4, #192	; 0xc0
    2c42:	02e4      	lsls	r4, r4, #11
    2c44:	4323      	orrs	r3, r4
    2c46:	6041      	str	r1, [r0, #4]
    2c48:	7854      	ldrb	r4, [r2, #1]
    2c4a:	3c01      	subs	r4, #1
    2c4c:	2c01      	cmp	r4, #1
    2c4e:	d804      	bhi.n	2c5a <_system_pinmux_config+0x4a>
    2c50:	4c11      	ldr	r4, [pc, #68]	; (2c98 <_system_pinmux_config+0x88>)
    2c52:	4023      	ands	r3, r4
    2c54:	e001      	b.n	2c5a <_system_pinmux_config+0x4a>
    2c56:	6041      	str	r1, [r0, #4]
    2c58:	2300      	movs	r3, #0
    2c5a:	040d      	lsls	r5, r1, #16
    2c5c:	0c2d      	lsrs	r5, r5, #16
    2c5e:	24a0      	movs	r4, #160	; 0xa0
    2c60:	05e4      	lsls	r4, r4, #23
    2c62:	432c      	orrs	r4, r5
    2c64:	431c      	orrs	r4, r3
    2c66:	6284      	str	r4, [r0, #40]	; 0x28
    2c68:	0c0d      	lsrs	r5, r1, #16
    2c6a:	24d0      	movs	r4, #208	; 0xd0
    2c6c:	0624      	lsls	r4, r4, #24
    2c6e:	432c      	orrs	r4, r5
    2c70:	431c      	orrs	r4, r3
    2c72:	6284      	str	r4, [r0, #40]	; 0x28
    2c74:	78d4      	ldrb	r4, [r2, #3]
    2c76:	2c00      	cmp	r4, #0
    2c78:	d10c      	bne.n	2c94 <_system_pinmux_config+0x84>
    2c7a:	035c      	lsls	r4, r3, #13
    2c7c:	d505      	bpl.n	2c8a <_system_pinmux_config+0x7a>
    2c7e:	7893      	ldrb	r3, [r2, #2]
    2c80:	2b01      	cmp	r3, #1
    2c82:	d101      	bne.n	2c88 <_system_pinmux_config+0x78>
    2c84:	6181      	str	r1, [r0, #24]
    2c86:	e000      	b.n	2c8a <_system_pinmux_config+0x7a>
    2c88:	6141      	str	r1, [r0, #20]
    2c8a:	7853      	ldrb	r3, [r2, #1]
    2c8c:	3b01      	subs	r3, #1
    2c8e:	2b01      	cmp	r3, #1
    2c90:	d800      	bhi.n	2c94 <_system_pinmux_config+0x84>
    2c92:	6081      	str	r1, [r0, #8]
    2c94:	bd30      	pop	{r4, r5, pc}
    2c96:	46c0      	nop			; (mov r8, r8)
    2c98:	fffbffff 	.word	0xfffbffff

00002c9c <system_pinmux_pin_set_config>:
    2c9c:	b508      	push	{r3, lr}
    2c9e:	1c03      	adds	r3, r0, #0
    2ca0:	1c0a      	adds	r2, r1, #0
    2ca2:	09c1      	lsrs	r1, r0, #7
    2ca4:	2000      	movs	r0, #0
    2ca6:	2900      	cmp	r1, #0
    2ca8:	d103      	bne.n	2cb2 <system_pinmux_pin_set_config+0x16>
    2caa:	0958      	lsrs	r0, r3, #5
    2cac:	01c0      	lsls	r0, r0, #7
    2cae:	4904      	ldr	r1, [pc, #16]	; (2cc0 <system_pinmux_pin_set_config+0x24>)
    2cb0:	1840      	adds	r0, r0, r1
    2cb2:	211f      	movs	r1, #31
    2cb4:	400b      	ands	r3, r1
    2cb6:	2101      	movs	r1, #1
    2cb8:	4099      	lsls	r1, r3
    2cba:	4b02      	ldr	r3, [pc, #8]	; (2cc4 <system_pinmux_pin_set_config+0x28>)
    2cbc:	4798      	blx	r3
    2cbe:	bd08      	pop	{r3, pc}
    2cc0:	41004400 	.word	0x41004400
    2cc4:	00002c11 	.word	0x00002c11

00002cc8 <_system_dummy_init>:
    2cc8:	4770      	bx	lr
    2cca:	46c0      	nop			; (mov r8, r8)

00002ccc <system_init>:
    2ccc:	b508      	push	{r3, lr}
    2cce:	4b05      	ldr	r3, [pc, #20]	; (2ce4 <system_init+0x18>)
    2cd0:	4798      	blx	r3
    2cd2:	4b05      	ldr	r3, [pc, #20]	; (2ce8 <system_init+0x1c>)
    2cd4:	4798      	blx	r3
    2cd6:	4b05      	ldr	r3, [pc, #20]	; (2cec <system_init+0x20>)
    2cd8:	4798      	blx	r3
    2cda:	4b05      	ldr	r3, [pc, #20]	; (2cf0 <system_init+0x24>)
    2cdc:	4798      	blx	r3
    2cde:	4b05      	ldr	r3, [pc, #20]	; (2cf4 <system_init+0x28>)
    2ce0:	4798      	blx	r3
    2ce2:	bd08      	pop	{r3, pc}
    2ce4:	00002829 	.word	0x00002829
    2ce8:	00002545 	.word	0x00002545
    2cec:	00002cc9 	.word	0x00002cc9
    2cf0:	000002a9 	.word	0x000002a9
    2cf4:	00002cc9 	.word	0x00002cc9

00002cf8 <_tc_get_inst_index>:
    2cf8:	b570      	push	{r4, r5, r6, lr}
    2cfa:	b084      	sub	sp, #16
    2cfc:	1c01      	adds	r1, r0, #0
    2cfe:	ab01      	add	r3, sp, #4
    2d00:	4a0a      	ldr	r2, [pc, #40]	; (2d2c <_tc_get_inst_index+0x34>)
    2d02:	ca70      	ldmia	r2!, {r4, r5, r6}
    2d04:	c370      	stmia	r3!, {r4, r5, r6}
    2d06:	9b01      	ldr	r3, [sp, #4]
    2d08:	4283      	cmp	r3, r0
    2d0a:	d00a      	beq.n	2d22 <_tc_get_inst_index+0x2a>
    2d0c:	9c02      	ldr	r4, [sp, #8]
    2d0e:	4284      	cmp	r4, r0
    2d10:	d005      	beq.n	2d1e <_tc_get_inst_index+0x26>
    2d12:	2000      	movs	r0, #0
    2d14:	9d03      	ldr	r5, [sp, #12]
    2d16:	428d      	cmp	r5, r1
    2d18:	d105      	bne.n	2d26 <_tc_get_inst_index+0x2e>
    2d1a:	2002      	movs	r0, #2
    2d1c:	e002      	b.n	2d24 <_tc_get_inst_index+0x2c>
    2d1e:	2001      	movs	r0, #1
    2d20:	e000      	b.n	2d24 <_tc_get_inst_index+0x2c>
    2d22:	2000      	movs	r0, #0
    2d24:	b2c0      	uxtb	r0, r0
    2d26:	b004      	add	sp, #16
    2d28:	bd70      	pop	{r4, r5, r6, pc}
    2d2a:	46c0      	nop			; (mov r8, r8)
    2d2c:	00008930 	.word	0x00008930

00002d30 <tc_init>:
    2d30:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d32:	464f      	mov	r7, r9
    2d34:	4646      	mov	r6, r8
    2d36:	b4c0      	push	{r6, r7}
    2d38:	b087      	sub	sp, #28
    2d3a:	1c04      	adds	r4, r0, #0
    2d3c:	1c0d      	adds	r5, r1, #0
    2d3e:	4690      	mov	r8, r2
    2d40:	1c08      	adds	r0, r1, #0
    2d42:	4b90      	ldr	r3, [pc, #576]	; (2f84 <tc_init+0x254>)
    2d44:	4798      	blx	r3
    2d46:	4681      	mov	r9, r0
    2d48:	4f8f      	ldr	r7, [pc, #572]	; (2f88 <tc_init+0x258>)
    2d4a:	1c39      	adds	r1, r7, #0
    2d4c:	310c      	adds	r1, #12
    2d4e:	a805      	add	r0, sp, #20
    2d50:	2203      	movs	r2, #3
    2d52:	4e8e      	ldr	r6, [pc, #568]	; (2f8c <tc_init+0x25c>)
    2d54:	47b0      	blx	r6
    2d56:	1c39      	adds	r1, r7, #0
    2d58:	3110      	adds	r1, #16
    2d5a:	a803      	add	r0, sp, #12
    2d5c:	2206      	movs	r2, #6
    2d5e:	47b0      	blx	r6
    2d60:	2300      	movs	r3, #0
    2d62:	60a3      	str	r3, [r4, #8]
    2d64:	60e3      	str	r3, [r4, #12]
    2d66:	6123      	str	r3, [r4, #16]
    2d68:	6163      	str	r3, [r4, #20]
    2d6a:	7623      	strb	r3, [r4, #24]
    2d6c:	7663      	strb	r3, [r4, #25]
    2d6e:	4648      	mov	r0, r9
    2d70:	0082      	lsls	r2, r0, #2
    2d72:	4b87      	ldr	r3, [pc, #540]	; (2f90 <tc_init+0x260>)
    2d74:	50d4      	str	r4, [r2, r3]
    2d76:	6025      	str	r5, [r4, #0]
    2d78:	4641      	mov	r1, r8
    2d7a:	788b      	ldrb	r3, [r1, #2]
    2d7c:	2b08      	cmp	r3, #8
    2d7e:	d104      	bne.n	2d8a <tc_init+0x5a>
    2d80:	2017      	movs	r0, #23
    2d82:	464a      	mov	r2, r9
    2d84:	07d2      	lsls	r2, r2, #31
    2d86:	d400      	bmi.n	2d8a <tc_init+0x5a>
    2d88:	e0f6      	b.n	2f78 <tc_init+0x248>
    2d8a:	7123      	strb	r3, [r4, #4]
    2d8c:	882b      	ldrh	r3, [r5, #0]
    2d8e:	2005      	movs	r0, #5
    2d90:	07d9      	lsls	r1, r3, #31
    2d92:	d500      	bpl.n	2d96 <tc_init+0x66>
    2d94:	e0f0      	b.n	2f78 <tc_init+0x248>
    2d96:	7beb      	ldrb	r3, [r5, #15]
    2d98:	201c      	movs	r0, #28
    2d9a:	06da      	lsls	r2, r3, #27
    2d9c:	d500      	bpl.n	2da0 <tc_init+0x70>
    2d9e:	e0eb      	b.n	2f78 <tc_init+0x248>
    2da0:	882b      	ldrh	r3, [r5, #0]
    2da2:	0799      	lsls	r1, r3, #30
    2da4:	d500      	bpl.n	2da8 <tc_init+0x78>
    2da6:	e0e7      	b.n	2f78 <tc_init+0x248>
    2da8:	4642      	mov	r2, r8
    2daa:	7c13      	ldrb	r3, [r2, #16]
    2dac:	2b00      	cmp	r3, #0
    2dae:	d00c      	beq.n	2dca <tc_init+0x9a>
    2db0:	a902      	add	r1, sp, #8
    2db2:	2301      	movs	r3, #1
    2db4:	708b      	strb	r3, [r1, #2]
    2db6:	2200      	movs	r2, #0
    2db8:	70ca      	strb	r2, [r1, #3]
    2dba:	4640      	mov	r0, r8
    2dbc:	6980      	ldr	r0, [r0, #24]
    2dbe:	7008      	strb	r0, [r1, #0]
    2dc0:	704b      	strb	r3, [r1, #1]
    2dc2:	4642      	mov	r2, r8
    2dc4:	7d10      	ldrb	r0, [r2, #20]
    2dc6:	4b73      	ldr	r3, [pc, #460]	; (2f94 <tc_init+0x264>)
    2dc8:	4798      	blx	r3
    2dca:	4640      	mov	r0, r8
    2dcc:	7f03      	ldrb	r3, [r0, #28]
    2dce:	2b00      	cmp	r3, #0
    2dd0:	d00b      	beq.n	2dea <tc_init+0xba>
    2dd2:	a902      	add	r1, sp, #8
    2dd4:	2301      	movs	r3, #1
    2dd6:	708b      	strb	r3, [r1, #2]
    2dd8:	2200      	movs	r2, #0
    2dda:	70ca      	strb	r2, [r1, #3]
    2ddc:	6a42      	ldr	r2, [r0, #36]	; 0x24
    2dde:	700a      	strb	r2, [r1, #0]
    2de0:	704b      	strb	r3, [r1, #1]
    2de2:	6a03      	ldr	r3, [r0, #32]
    2de4:	b2d8      	uxtb	r0, r3
    2de6:	4b6b      	ldr	r3, [pc, #428]	; (2f94 <tc_init+0x264>)
    2de8:	4798      	blx	r3
    2dea:	4b6b      	ldr	r3, [pc, #428]	; (2f98 <tc_init+0x268>)
    2dec:	6a19      	ldr	r1, [r3, #32]
    2dee:	4648      	mov	r0, r9
    2df0:	0042      	lsls	r2, r0, #1
    2df2:	a803      	add	r0, sp, #12
    2df4:	5a12      	ldrh	r2, [r2, r0]
    2df6:	430a      	orrs	r2, r1
    2df8:	621a      	str	r2, [r3, #32]
    2dfa:	4641      	mov	r1, r8
    2dfc:	788b      	ldrb	r3, [r1, #2]
    2dfe:	2b08      	cmp	r3, #8
    2e00:	d108      	bne.n	2e14 <tc_init+0xe4>
    2e02:	4b65      	ldr	r3, [pc, #404]	; (2f98 <tc_init+0x268>)
    2e04:	6a1a      	ldr	r2, [r3, #32]
    2e06:	4648      	mov	r0, r9
    2e08:	3001      	adds	r0, #1
    2e0a:	0040      	lsls	r0, r0, #1
    2e0c:	a903      	add	r1, sp, #12
    2e0e:	5a41      	ldrh	r1, [r0, r1]
    2e10:	430a      	orrs	r2, r1
    2e12:	621a      	str	r2, [r3, #32]
    2e14:	a901      	add	r1, sp, #4
    2e16:	4642      	mov	r2, r8
    2e18:	7813      	ldrb	r3, [r2, #0]
    2e1a:	700b      	strb	r3, [r1, #0]
    2e1c:	ab05      	add	r3, sp, #20
    2e1e:	4648      	mov	r0, r9
    2e20:	5c1e      	ldrb	r6, [r3, r0]
    2e22:	1c30      	adds	r0, r6, #0
    2e24:	4b5d      	ldr	r3, [pc, #372]	; (2f9c <tc_init+0x26c>)
    2e26:	4798      	blx	r3
    2e28:	1c30      	adds	r0, r6, #0
    2e2a:	4b5d      	ldr	r3, [pc, #372]	; (2fa0 <tc_init+0x270>)
    2e2c:	4798      	blx	r3
    2e2e:	4641      	mov	r1, r8
    2e30:	8888      	ldrh	r0, [r1, #4]
    2e32:	890b      	ldrh	r3, [r1, #8]
    2e34:	4303      	orrs	r3, r0
    2e36:	7988      	ldrb	r0, [r1, #6]
    2e38:	788a      	ldrb	r2, [r1, #2]
    2e3a:	4310      	orrs	r0, r2
    2e3c:	4318      	orrs	r0, r3
    2e3e:	784b      	ldrb	r3, [r1, #1]
    2e40:	2b00      	cmp	r3, #0
    2e42:	d002      	beq.n	2e4a <tc_init+0x11a>
    2e44:	2380      	movs	r3, #128	; 0x80
    2e46:	011b      	lsls	r3, r3, #4
    2e48:	4318      	orrs	r0, r3
    2e4a:	6821      	ldr	r1, [r4, #0]
    2e4c:	227f      	movs	r2, #127	; 0x7f
    2e4e:	7bcb      	ldrb	r3, [r1, #15]
    2e50:	4393      	bics	r3, r2
    2e52:	d1fc      	bne.n	2e4e <tc_init+0x11e>
    2e54:	8028      	strh	r0, [r5, #0]
    2e56:	4642      	mov	r2, r8
    2e58:	7b50      	ldrb	r0, [r2, #13]
    2e5a:	1e43      	subs	r3, r0, #1
    2e5c:	4198      	sbcs	r0, r3
    2e5e:	0080      	lsls	r0, r0, #2
    2e60:	7b93      	ldrb	r3, [r2, #14]
    2e62:	2b00      	cmp	r3, #0
    2e64:	d001      	beq.n	2e6a <tc_init+0x13a>
    2e66:	2301      	movs	r3, #1
    2e68:	4318      	orrs	r0, r3
    2e6a:	6821      	ldr	r1, [r4, #0]
    2e6c:	227f      	movs	r2, #127	; 0x7f
    2e6e:	7bcb      	ldrb	r3, [r1, #15]
    2e70:	4393      	bics	r3, r2
    2e72:	d1fc      	bne.n	2e6e <tc_init+0x13e>
    2e74:	23ff      	movs	r3, #255	; 0xff
    2e76:	712b      	strb	r3, [r5, #4]
    2e78:	2800      	cmp	r0, #0
    2e7a:	d005      	beq.n	2e88 <tc_init+0x158>
    2e7c:	6821      	ldr	r1, [r4, #0]
    2e7e:	227f      	movs	r2, #127	; 0x7f
    2e80:	7bcb      	ldrb	r3, [r1, #15]
    2e82:	4393      	bics	r3, r2
    2e84:	d1fc      	bne.n	2e80 <tc_init+0x150>
    2e86:	7168      	strb	r0, [r5, #5]
    2e88:	4643      	mov	r3, r8
    2e8a:	7a98      	ldrb	r0, [r3, #10]
    2e8c:	7adb      	ldrb	r3, [r3, #11]
    2e8e:	2b00      	cmp	r3, #0
    2e90:	d001      	beq.n	2e96 <tc_init+0x166>
    2e92:	2310      	movs	r3, #16
    2e94:	4318      	orrs	r0, r3
    2e96:	4641      	mov	r1, r8
    2e98:	7b0b      	ldrb	r3, [r1, #12]
    2e9a:	2b00      	cmp	r3, #0
    2e9c:	d001      	beq.n	2ea2 <tc_init+0x172>
    2e9e:	2320      	movs	r3, #32
    2ea0:	4318      	orrs	r0, r3
    2ea2:	6821      	ldr	r1, [r4, #0]
    2ea4:	227f      	movs	r2, #127	; 0x7f
    2ea6:	7bcb      	ldrb	r3, [r1, #15]
    2ea8:	4393      	bics	r3, r2
    2eaa:	d1fc      	bne.n	2ea6 <tc_init+0x176>
    2eac:	71a8      	strb	r0, [r5, #6]
    2eae:	6822      	ldr	r2, [r4, #0]
    2eb0:	217f      	movs	r1, #127	; 0x7f
    2eb2:	7bd3      	ldrb	r3, [r2, #15]
    2eb4:	438b      	bics	r3, r1
    2eb6:	d1fc      	bne.n	2eb2 <tc_init+0x182>
    2eb8:	7923      	ldrb	r3, [r4, #4]
    2eba:	2b04      	cmp	r3, #4
    2ebc:	d005      	beq.n	2eca <tc_init+0x19a>
    2ebe:	2b08      	cmp	r3, #8
    2ec0:	d041      	beq.n	2f46 <tc_init+0x216>
    2ec2:	2017      	movs	r0, #23
    2ec4:	2b00      	cmp	r3, #0
    2ec6:	d157      	bne.n	2f78 <tc_init+0x248>
    2ec8:	e024      	b.n	2f14 <tc_init+0x1e4>
    2eca:	217f      	movs	r1, #127	; 0x7f
    2ecc:	7bd3      	ldrb	r3, [r2, #15]
    2ece:	438b      	bics	r3, r1
    2ed0:	d1fc      	bne.n	2ecc <tc_init+0x19c>
    2ed2:	2328      	movs	r3, #40	; 0x28
    2ed4:	4642      	mov	r2, r8
    2ed6:	5cd3      	ldrb	r3, [r2, r3]
    2ed8:	742b      	strb	r3, [r5, #16]
    2eda:	6821      	ldr	r1, [r4, #0]
    2edc:	227f      	movs	r2, #127	; 0x7f
    2ede:	7bcb      	ldrb	r3, [r1, #15]
    2ee0:	4393      	bics	r3, r2
    2ee2:	d1fc      	bne.n	2ede <tc_init+0x1ae>
    2ee4:	2329      	movs	r3, #41	; 0x29
    2ee6:	4640      	mov	r0, r8
    2ee8:	5cc3      	ldrb	r3, [r0, r3]
    2eea:	752b      	strb	r3, [r5, #20]
    2eec:	6821      	ldr	r1, [r4, #0]
    2eee:	227f      	movs	r2, #127	; 0x7f
    2ef0:	7bcb      	ldrb	r3, [r1, #15]
    2ef2:	4393      	bics	r3, r2
    2ef4:	d1fc      	bne.n	2ef0 <tc_init+0x1c0>
    2ef6:	232a      	movs	r3, #42	; 0x2a
    2ef8:	4641      	mov	r1, r8
    2efa:	5ccb      	ldrb	r3, [r1, r3]
    2efc:	762b      	strb	r3, [r5, #24]
    2efe:	6821      	ldr	r1, [r4, #0]
    2f00:	227f      	movs	r2, #127	; 0x7f
    2f02:	7bcb      	ldrb	r3, [r1, #15]
    2f04:	4393      	bics	r3, r2
    2f06:	d1fc      	bne.n	2f02 <tc_init+0x1d2>
    2f08:	232b      	movs	r3, #43	; 0x2b
    2f0a:	4642      	mov	r2, r8
    2f0c:	5cd3      	ldrb	r3, [r2, r3]
    2f0e:	766b      	strb	r3, [r5, #25]
    2f10:	2000      	movs	r0, #0
    2f12:	e031      	b.n	2f78 <tc_init+0x248>
    2f14:	217f      	movs	r1, #127	; 0x7f
    2f16:	7bd3      	ldrb	r3, [r2, #15]
    2f18:	438b      	bics	r3, r1
    2f1a:	d1fc      	bne.n	2f16 <tc_init+0x1e6>
    2f1c:	4640      	mov	r0, r8
    2f1e:	8d03      	ldrh	r3, [r0, #40]	; 0x28
    2f20:	822b      	strh	r3, [r5, #16]
    2f22:	6821      	ldr	r1, [r4, #0]
    2f24:	227f      	movs	r2, #127	; 0x7f
    2f26:	7bcb      	ldrb	r3, [r1, #15]
    2f28:	4393      	bics	r3, r2
    2f2a:	d1fc      	bne.n	2f26 <tc_init+0x1f6>
    2f2c:	4641      	mov	r1, r8
    2f2e:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a
    2f30:	832b      	strh	r3, [r5, #24]
    2f32:	6821      	ldr	r1, [r4, #0]
    2f34:	227f      	movs	r2, #127	; 0x7f
    2f36:	7bcb      	ldrb	r3, [r1, #15]
    2f38:	4393      	bics	r3, r2
    2f3a:	d1fc      	bne.n	2f36 <tc_init+0x206>
    2f3c:	4642      	mov	r2, r8
    2f3e:	8d93      	ldrh	r3, [r2, #44]	; 0x2c
    2f40:	836b      	strh	r3, [r5, #26]
    2f42:	2000      	movs	r0, #0
    2f44:	e018      	b.n	2f78 <tc_init+0x248>
    2f46:	217f      	movs	r1, #127	; 0x7f
    2f48:	7bd3      	ldrb	r3, [r2, #15]
    2f4a:	438b      	bics	r3, r1
    2f4c:	d1fc      	bne.n	2f48 <tc_init+0x218>
    2f4e:	4643      	mov	r3, r8
    2f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    2f52:	612b      	str	r3, [r5, #16]
    2f54:	6821      	ldr	r1, [r4, #0]
    2f56:	227f      	movs	r2, #127	; 0x7f
    2f58:	7bcb      	ldrb	r3, [r1, #15]
    2f5a:	4393      	bics	r3, r2
    2f5c:	d1fc      	bne.n	2f58 <tc_init+0x228>
    2f5e:	4640      	mov	r0, r8
    2f60:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
    2f62:	61a8      	str	r0, [r5, #24]
    2f64:	6821      	ldr	r1, [r4, #0]
    2f66:	227f      	movs	r2, #127	; 0x7f
    2f68:	7bcb      	ldrb	r3, [r1, #15]
    2f6a:	4393      	bics	r3, r2
    2f6c:	d1fc      	bne.n	2f68 <tc_init+0x238>
    2f6e:	4641      	mov	r1, r8
    2f70:	6b0b      	ldr	r3, [r1, #48]	; 0x30
    2f72:	61eb      	str	r3, [r5, #28]
    2f74:	2000      	movs	r0, #0
    2f76:	e7ff      	b.n	2f78 <tc_init+0x248>
    2f78:	b007      	add	sp, #28
    2f7a:	bc0c      	pop	{r2, r3}
    2f7c:	4690      	mov	r8, r2
    2f7e:	4699      	mov	r9, r3
    2f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2f82:	46c0      	nop			; (mov r8, r8)
    2f84:	00002cf9 	.word	0x00002cf9
    2f88:	00008930 	.word	0x00008930
    2f8c:	00003429 	.word	0x00003429
    2f90:	20002db4 	.word	0x20002db4
    2f94:	00002c9d 	.word	0x00002c9d
    2f98:	40000400 	.word	0x40000400
    2f9c:	00002bc1 	.word	0x00002bc1
    2fa0:	00002b35 	.word	0x00002b35

00002fa4 <tc_set_top_value>:
    2fa4:	b510      	push	{r4, lr}
    2fa6:	6802      	ldr	r2, [r0, #0]
    2fa8:	247f      	movs	r4, #127	; 0x7f
    2faa:	7bd3      	ldrb	r3, [r2, #15]
    2fac:	43a3      	bics	r3, r4
    2fae:	d1fc      	bne.n	2faa <tc_set_top_value+0x6>
    2fb0:	7903      	ldrb	r3, [r0, #4]
    2fb2:	2b04      	cmp	r3, #4
    2fb4:	d005      	beq.n	2fc2 <tc_set_top_value+0x1e>
    2fb6:	2b08      	cmp	r3, #8
    2fb8:	d00b      	beq.n	2fd2 <tc_set_top_value+0x2e>
    2fba:	2017      	movs	r0, #23
    2fbc:	2b00      	cmp	r3, #0
    2fbe:	d10b      	bne.n	2fd8 <tc_set_top_value+0x34>
    2fc0:	e003      	b.n	2fca <tc_set_top_value+0x26>
    2fc2:	b2c9      	uxtb	r1, r1
    2fc4:	7511      	strb	r1, [r2, #20]
    2fc6:	2000      	movs	r0, #0
    2fc8:	e006      	b.n	2fd8 <tc_set_top_value+0x34>
    2fca:	b289      	uxth	r1, r1
    2fcc:	8311      	strh	r1, [r2, #24]
    2fce:	2000      	movs	r0, #0
    2fd0:	e002      	b.n	2fd8 <tc_set_top_value+0x34>
    2fd2:	6191      	str	r1, [r2, #24]
    2fd4:	2000      	movs	r0, #0
    2fd6:	e7ff      	b.n	2fd8 <tc_set_top_value+0x34>
    2fd8:	bd10      	pop	{r4, pc}
    2fda:	46c0      	nop			; (mov r8, r8)

00002fdc <tc_register_callback>:
    2fdc:	1c93      	adds	r3, r2, #2
    2fde:	009b      	lsls	r3, r3, #2
    2fe0:	5019      	str	r1, [r3, r0]
    2fe2:	2a02      	cmp	r2, #2
    2fe4:	d104      	bne.n	2ff0 <tc_register_callback+0x14>
    2fe6:	7e02      	ldrb	r2, [r0, #24]
    2fe8:	2310      	movs	r3, #16
    2fea:	4313      	orrs	r3, r2
    2fec:	7603      	strb	r3, [r0, #24]
    2fee:	e00c      	b.n	300a <tc_register_callback+0x2e>
    2ff0:	2a03      	cmp	r2, #3
    2ff2:	d104      	bne.n	2ffe <tc_register_callback+0x22>
    2ff4:	7e02      	ldrb	r2, [r0, #24]
    2ff6:	2320      	movs	r3, #32
    2ff8:	4313      	orrs	r3, r2
    2ffa:	7603      	strb	r3, [r0, #24]
    2ffc:	e005      	b.n	300a <tc_register_callback+0x2e>
    2ffe:	2301      	movs	r3, #1
    3000:	4093      	lsls	r3, r2
    3002:	1c1a      	adds	r2, r3, #0
    3004:	7e03      	ldrb	r3, [r0, #24]
    3006:	431a      	orrs	r2, r3
    3008:	7602      	strb	r2, [r0, #24]
    300a:	2000      	movs	r0, #0
    300c:	4770      	bx	lr
    300e:	46c0      	nop			; (mov r8, r8)

00003010 <_tc_interrupt_handler>:
    3010:	b538      	push	{r3, r4, r5, lr}
    3012:	0080      	lsls	r0, r0, #2
    3014:	4b14      	ldr	r3, [pc, #80]	; (3068 <_tc_interrupt_handler+0x58>)
    3016:	58c4      	ldr	r4, [r0, r3]
    3018:	6822      	ldr	r2, [r4, #0]
    301a:	7b95      	ldrb	r5, [r2, #14]
    301c:	7e23      	ldrb	r3, [r4, #24]
    301e:	401d      	ands	r5, r3
    3020:	7e63      	ldrb	r3, [r4, #25]
    3022:	401d      	ands	r5, r3
    3024:	07eb      	lsls	r3, r5, #31
    3026:	d505      	bpl.n	3034 <_tc_interrupt_handler+0x24>
    3028:	1c20      	adds	r0, r4, #0
    302a:	68a2      	ldr	r2, [r4, #8]
    302c:	4790      	blx	r2
    302e:	2301      	movs	r3, #1
    3030:	6822      	ldr	r2, [r4, #0]
    3032:	7393      	strb	r3, [r2, #14]
    3034:	07ab      	lsls	r3, r5, #30
    3036:	d505      	bpl.n	3044 <_tc_interrupt_handler+0x34>
    3038:	1c20      	adds	r0, r4, #0
    303a:	68e2      	ldr	r2, [r4, #12]
    303c:	4790      	blx	r2
    303e:	2302      	movs	r3, #2
    3040:	6822      	ldr	r2, [r4, #0]
    3042:	7393      	strb	r3, [r2, #14]
    3044:	06eb      	lsls	r3, r5, #27
    3046:	d505      	bpl.n	3054 <_tc_interrupt_handler+0x44>
    3048:	1c20      	adds	r0, r4, #0
    304a:	6922      	ldr	r2, [r4, #16]
    304c:	4790      	blx	r2
    304e:	2310      	movs	r3, #16
    3050:	6822      	ldr	r2, [r4, #0]
    3052:	7393      	strb	r3, [r2, #14]
    3054:	06ab      	lsls	r3, r5, #26
    3056:	d505      	bpl.n	3064 <_tc_interrupt_handler+0x54>
    3058:	1c20      	adds	r0, r4, #0
    305a:	6962      	ldr	r2, [r4, #20]
    305c:	4790      	blx	r2
    305e:	6823      	ldr	r3, [r4, #0]
    3060:	2220      	movs	r2, #32
    3062:	739a      	strb	r2, [r3, #14]
    3064:	bd38      	pop	{r3, r4, r5, pc}
    3066:	46c0      	nop			; (mov r8, r8)
    3068:	20002db4 	.word	0x20002db4

0000306c <TC3_Handler>:
    306c:	b508      	push	{r3, lr}
    306e:	2000      	movs	r0, #0
    3070:	4b01      	ldr	r3, [pc, #4]	; (3078 <TC3_Handler+0xc>)
    3072:	4798      	blx	r3
    3074:	bd08      	pop	{r3, pc}
    3076:	46c0      	nop			; (mov r8, r8)
    3078:	00003011 	.word	0x00003011

0000307c <TC4_Handler>:
    307c:	b508      	push	{r3, lr}
    307e:	2001      	movs	r0, #1
    3080:	4b01      	ldr	r3, [pc, #4]	; (3088 <TC4_Handler+0xc>)
    3082:	4798      	blx	r3
    3084:	bd08      	pop	{r3, pc}
    3086:	46c0      	nop			; (mov r8, r8)
    3088:	00003011 	.word	0x00003011

0000308c <TC5_Handler>:
    308c:	b508      	push	{r3, lr}
    308e:	2002      	movs	r0, #2
    3090:	4b01      	ldr	r3, [pc, #4]	; (3098 <TC5_Handler+0xc>)
    3092:	4798      	blx	r3
    3094:	bd08      	pop	{r3, pc}
    3096:	46c0      	nop			; (mov r8, r8)
    3098:	00003011 	.word	0x00003011

0000309c <Dummy_Handler>:
    309c:	4770      	bx	lr
    309e:	46c0      	nop			; (mov r8, r8)

000030a0 <Reset_Handler>:
    30a0:	b570      	push	{r4, r5, r6, lr}
    30a2:	4b2c      	ldr	r3, [pc, #176]	; (3154 <Reset_Handler+0xb4>)
    30a4:	4a2c      	ldr	r2, [pc, #176]	; (3158 <Reset_Handler+0xb8>)
    30a6:	429a      	cmp	r2, r3
    30a8:	d003      	beq.n	30b2 <Reset_Handler+0x12>
    30aa:	4b2c      	ldr	r3, [pc, #176]	; (315c <Reset_Handler+0xbc>)
    30ac:	4a29      	ldr	r2, [pc, #164]	; (3154 <Reset_Handler+0xb4>)
    30ae:	429a      	cmp	r2, r3
    30b0:	d304      	bcc.n	30bc <Reset_Handler+0x1c>
    30b2:	4b2b      	ldr	r3, [pc, #172]	; (3160 <Reset_Handler+0xc0>)
    30b4:	4a2b      	ldr	r2, [pc, #172]	; (3164 <Reset_Handler+0xc4>)
    30b6:	429a      	cmp	r2, r3
    30b8:	d310      	bcc.n	30dc <Reset_Handler+0x3c>
    30ba:	e01b      	b.n	30f4 <Reset_Handler+0x54>
    30bc:	4b2a      	ldr	r3, [pc, #168]	; (3168 <Reset_Handler+0xc8>)
    30be:	4827      	ldr	r0, [pc, #156]	; (315c <Reset_Handler+0xbc>)
    30c0:	3003      	adds	r0, #3
    30c2:	1ac0      	subs	r0, r0, r3
    30c4:	0880      	lsrs	r0, r0, #2
    30c6:	3001      	adds	r0, #1
    30c8:	0080      	lsls	r0, r0, #2
    30ca:	2300      	movs	r3, #0
    30cc:	4921      	ldr	r1, [pc, #132]	; (3154 <Reset_Handler+0xb4>)
    30ce:	4a22      	ldr	r2, [pc, #136]	; (3158 <Reset_Handler+0xb8>)
    30d0:	58d4      	ldr	r4, [r2, r3]
    30d2:	50cc      	str	r4, [r1, r3]
    30d4:	3304      	adds	r3, #4
    30d6:	4283      	cmp	r3, r0
    30d8:	d1fa      	bne.n	30d0 <Reset_Handler+0x30>
    30da:	e7ea      	b.n	30b2 <Reset_Handler+0x12>
    30dc:	4b21      	ldr	r3, [pc, #132]	; (3164 <Reset_Handler+0xc4>)
    30de:	1d1a      	adds	r2, r3, #4
    30e0:	491f      	ldr	r1, [pc, #124]	; (3160 <Reset_Handler+0xc0>)
    30e2:	3103      	adds	r1, #3
    30e4:	1a89      	subs	r1, r1, r2
    30e6:	0889      	lsrs	r1, r1, #2
    30e8:	0089      	lsls	r1, r1, #2
    30ea:	1852      	adds	r2, r2, r1
    30ec:	2100      	movs	r1, #0
    30ee:	c302      	stmia	r3!, {r1}
    30f0:	4293      	cmp	r3, r2
    30f2:	d1fc      	bne.n	30ee <Reset_Handler+0x4e>
    30f4:	4b1d      	ldr	r3, [pc, #116]	; (316c <Reset_Handler+0xcc>)
    30f6:	21ff      	movs	r1, #255	; 0xff
    30f8:	4a1d      	ldr	r2, [pc, #116]	; (3170 <Reset_Handler+0xd0>)
    30fa:	438a      	bics	r2, r1
    30fc:	609a      	str	r2, [r3, #8]
    30fe:	2102      	movs	r1, #2
    3100:	2390      	movs	r3, #144	; 0x90
    3102:	005b      	lsls	r3, r3, #1
    3104:	4a1b      	ldr	r2, [pc, #108]	; (3174 <Reset_Handler+0xd4>)
    3106:	50d1      	str	r1, [r2, r3]
    3108:	4b1b      	ldr	r3, [pc, #108]	; (3178 <Reset_Handler+0xd8>)
    310a:	78d8      	ldrb	r0, [r3, #3]
    310c:	2103      	movs	r1, #3
    310e:	4388      	bics	r0, r1
    3110:	2202      	movs	r2, #2
    3112:	4310      	orrs	r0, r2
    3114:	70d8      	strb	r0, [r3, #3]
    3116:	78dd      	ldrb	r5, [r3, #3]
    3118:	240c      	movs	r4, #12
    311a:	43a5      	bics	r5, r4
    311c:	2008      	movs	r0, #8
    311e:	4305      	orrs	r5, r0
    3120:	70dd      	strb	r5, [r3, #3]
    3122:	4b16      	ldr	r3, [pc, #88]	; (317c <Reset_Handler+0xdc>)
    3124:	7b9e      	ldrb	r6, [r3, #14]
    3126:	2530      	movs	r5, #48	; 0x30
    3128:	43ae      	bics	r6, r5
    312a:	2520      	movs	r5, #32
    312c:	4335      	orrs	r5, r6
    312e:	739d      	strb	r5, [r3, #14]
    3130:	7b9d      	ldrb	r5, [r3, #14]
    3132:	43a5      	bics	r5, r4
    3134:	4328      	orrs	r0, r5
    3136:	7398      	strb	r0, [r3, #14]
    3138:	7b98      	ldrb	r0, [r3, #14]
    313a:	4388      	bics	r0, r1
    313c:	4302      	orrs	r2, r0
    313e:	739a      	strb	r2, [r3, #14]
    3140:	4b0f      	ldr	r3, [pc, #60]	; (3180 <Reset_Handler+0xe0>)
    3142:	6859      	ldr	r1, [r3, #4]
    3144:	2280      	movs	r2, #128	; 0x80
    3146:	430a      	orrs	r2, r1
    3148:	605a      	str	r2, [r3, #4]
    314a:	4b0e      	ldr	r3, [pc, #56]	; (3184 <Reset_Handler+0xe4>)
    314c:	4798      	blx	r3
    314e:	4b0e      	ldr	r3, [pc, #56]	; (3188 <Reset_Handler+0xe8>)
    3150:	4798      	blx	r3
    3152:	e7fe      	b.n	3152 <Reset_Handler+0xb2>
    3154:	20000000 	.word	0x20000000
    3158:	00008bec 	.word	0x00008bec
    315c:	200000ac 	.word	0x200000ac
    3160:	20002dd0 	.word	0x20002dd0
    3164:	200000ac 	.word	0x200000ac
    3168:	20000004 	.word	0x20000004
    316c:	e000ed00 	.word	0xe000ed00
    3170:	00000000 	.word	0x00000000
    3174:	41007000 	.word	0x41007000
    3178:	41005000 	.word	0x41005000
    317c:	41004800 	.word	0x41004800
    3180:	41004000 	.word	0x41004000
    3184:	000033dd 	.word	0x000033dd
    3188:	000032d5 	.word	0x000032d5

0000318c <_read>:
    318c:	b5f0      	push	{r4, r5, r6, r7, lr}
    318e:	4647      	mov	r7, r8
    3190:	b480      	push	{r7}
    3192:	1c0c      	adds	r4, r1, #0
    3194:	4690      	mov	r8, r2
    3196:	2800      	cmp	r0, #0
    3198:	d10c      	bne.n	31b4 <_read+0x28>
    319a:	2a00      	cmp	r2, #0
    319c:	dd0d      	ble.n	31ba <_read+0x2e>
    319e:	188f      	adds	r7, r1, r2
    31a0:	4e09      	ldr	r6, [pc, #36]	; (31c8 <_read+0x3c>)
    31a2:	4d0a      	ldr	r5, [pc, #40]	; (31cc <_read+0x40>)
    31a4:	6830      	ldr	r0, [r6, #0]
    31a6:	1c21      	adds	r1, r4, #0
    31a8:	682b      	ldr	r3, [r5, #0]
    31aa:	4798      	blx	r3
    31ac:	3401      	adds	r4, #1
    31ae:	42bc      	cmp	r4, r7
    31b0:	d1f8      	bne.n	31a4 <_read+0x18>
    31b2:	e004      	b.n	31be <_read+0x32>
    31b4:	2001      	movs	r0, #1
    31b6:	4240      	negs	r0, r0
    31b8:	e002      	b.n	31c0 <_read+0x34>
    31ba:	2000      	movs	r0, #0
    31bc:	e000      	b.n	31c0 <_read+0x34>
    31be:	4640      	mov	r0, r8
    31c0:	bc04      	pop	{r2}
    31c2:	4690      	mov	r8, r2
    31c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    31c6:	46c0      	nop			; (mov r8, r8)
    31c8:	20002dc8 	.word	0x20002dc8
    31cc:	20002dc0 	.word	0x20002dc0

000031d0 <_write>:
    31d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    31d2:	4647      	mov	r7, r8
    31d4:	b480      	push	{r7}
    31d6:	1c0e      	adds	r6, r1, #0
    31d8:	1c15      	adds	r5, r2, #0
    31da:	3801      	subs	r0, #1
    31dc:	2802      	cmp	r0, #2
    31de:	d810      	bhi.n	3202 <_write+0x32>
    31e0:	2a00      	cmp	r2, #0
    31e2:	d011      	beq.n	3208 <_write+0x38>
    31e4:	2400      	movs	r4, #0
    31e6:	4b0d      	ldr	r3, [pc, #52]	; (321c <_write+0x4c>)
    31e8:	4698      	mov	r8, r3
    31ea:	4f0d      	ldr	r7, [pc, #52]	; (3220 <_write+0x50>)
    31ec:	4643      	mov	r3, r8
    31ee:	6818      	ldr	r0, [r3, #0]
    31f0:	5d31      	ldrb	r1, [r6, r4]
    31f2:	683b      	ldr	r3, [r7, #0]
    31f4:	4798      	blx	r3
    31f6:	2800      	cmp	r0, #0
    31f8:	db08      	blt.n	320c <_write+0x3c>
    31fa:	3401      	adds	r4, #1
    31fc:	42a5      	cmp	r5, r4
    31fe:	d1f5      	bne.n	31ec <_write+0x1c>
    3200:	e007      	b.n	3212 <_write+0x42>
    3202:	2001      	movs	r0, #1
    3204:	4240      	negs	r0, r0
    3206:	e005      	b.n	3214 <_write+0x44>
    3208:	2000      	movs	r0, #0
    320a:	e003      	b.n	3214 <_write+0x44>
    320c:	2001      	movs	r0, #1
    320e:	4240      	negs	r0, r0
    3210:	e000      	b.n	3214 <_write+0x44>
    3212:	1c20      	adds	r0, r4, #0
    3214:	bc04      	pop	{r2}
    3216:	4690      	mov	r8, r2
    3218:	bdf0      	pop	{r4, r5, r6, r7, pc}
    321a:	46c0      	nop			; (mov r8, r8)
    321c:	20002dc8 	.word	0x20002dc8
    3220:	20002dc4 	.word	0x20002dc4

00003224 <_sbrk>:
    3224:	4b06      	ldr	r3, [pc, #24]	; (3240 <_sbrk+0x1c>)
    3226:	681b      	ldr	r3, [r3, #0]
    3228:	2b00      	cmp	r3, #0
    322a:	d102      	bne.n	3232 <_sbrk+0xe>
    322c:	4a05      	ldr	r2, [pc, #20]	; (3244 <_sbrk+0x20>)
    322e:	4b04      	ldr	r3, [pc, #16]	; (3240 <_sbrk+0x1c>)
    3230:	601a      	str	r2, [r3, #0]
    3232:	4a03      	ldr	r2, [pc, #12]	; (3240 <_sbrk+0x1c>)
    3234:	6813      	ldr	r3, [r2, #0]
    3236:	1818      	adds	r0, r3, r0
    3238:	6010      	str	r0, [r2, #0]
    323a:	1c18      	adds	r0, r3, #0
    323c:	4770      	bx	lr
    323e:	46c0      	nop			; (mov r8, r8)
    3240:	20000118 	.word	0x20000118
    3244:	20004dd0 	.word	0x20004dd0

00003248 <_close>:
    3248:	2001      	movs	r0, #1
    324a:	4240      	negs	r0, r0
    324c:	4770      	bx	lr
    324e:	46c0      	nop			; (mov r8, r8)

00003250 <_fstat>:
    3250:	2380      	movs	r3, #128	; 0x80
    3252:	019b      	lsls	r3, r3, #6
    3254:	604b      	str	r3, [r1, #4]
    3256:	2000      	movs	r0, #0
    3258:	4770      	bx	lr
    325a:	46c0      	nop			; (mov r8, r8)

0000325c <_isatty>:
    325c:	2001      	movs	r0, #1
    325e:	4770      	bx	lr

00003260 <_lseek>:
    3260:	2000      	movs	r0, #0
    3262:	4770      	bx	lr

00003264 <update_adxl_gforce_x>:
 void recalculate_accelerometer_values(void);

//Glue functions
static inline void update_adxl_gforce_x(uint16_t adc_value)
{
	accelerometer.raw_values.x = adc_value;
    3264:	4b01      	ldr	r3, [pc, #4]	; (326c <update_adxl_gforce_x+0x8>)
    3266:	8018      	strh	r0, [r3, #0]
//	accelerometer.scaled_gforce.x	= adc_to_g_force(adc_value, accelerometer.x_zero_g_point, accelerometer.x_volt_per_one_g);
}
    3268:	4770      	bx	lr
    326a:	46c0      	nop			; (mov r8, r8)
    326c:	20000528 	.word	0x20000528

00003270 <update_adxl_gforce_y>:
static inline void update_adxl_gforce_y(uint16_t adc_value)
{
	accelerometer.raw_values.y = adc_value;
    3270:	4b01      	ldr	r3, [pc, #4]	; (3278 <update_adxl_gforce_y+0x8>)
    3272:	8058      	strh	r0, [r3, #2]
//	accelerometer.scaled_gforce.y	= adc_to_g_force(adc_value, accelerometer.y_zero_g_point, accelerometer.y_volt_per_one_g);
}
    3274:	4770      	bx	lr
    3276:	46c0      	nop			; (mov r8, r8)
    3278:	20000528 	.word	0x20000528

0000327c <update_adxl_gforce_z>:
static inline void update_adxl_gforce_z(uint16_t adc_value)
{
	accelerometer.raw_values.z = adc_value;
    327c:	4b01      	ldr	r3, [pc, #4]	; (3284 <update_adxl_gforce_z+0x8>)
    327e:	8098      	strh	r0, [r3, #4]
//	accelerometer.scaled_gforce.z	= adc_to_g_force(adc_value, accelerometer.z_zero_g_point, accelerometer.z_volt_per_one_g);
}
    3280:	4770      	bx	lr
    3282:	46c0      	nop			; (mov r8, r8)
    3284:	20000528 	.word	0x20000528

00003288 <dummy_test>:
	
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
void dummy_test()
{
    3288:	b508      	push	{r3, lr}
	delay_ms(1);
    328a:	2001      	movs	r0, #1
    328c:	4b01      	ldr	r3, [pc, #4]	; (3294 <dummy_test+0xc>)
    328e:	4798      	blx	r3
}
    3290:	bd08      	pop	{r3, pc}
    3292:	46c0      	nop			; (mov r8, r8)
    3294:	00001789 	.word	0x00001789

00003298 <tc_callback_logger_service>:
	background_service_platform();
}

//RTC Callback
static void tc_callback_logger_service(void)
{
    3298:	b510      	push	{r4, lr}
	run_every_second_platform();
    329a:	4b07      	ldr	r3, [pc, #28]	; (32b8 <tc_callback_logger_service+0x20>)
    329c:	4798      	blx	r3
	
	if(gps_logging_enabled) {
    329e:	4b07      	ldr	r3, [pc, #28]	; (32bc <tc_callback_logger_service+0x24>)
    32a0:	781b      	ldrb	r3, [r3, #0]
    32a2:	2b00      	cmp	r3, #0
    32a4:	d006      	beq.n	32b4 <tc_callback_logger_service+0x1c>
		sim808_send_command(CMD_GET_GPS_DATA);
    32a6:	4b06      	ldr	r3, [pc, #24]	; (32c0 <tc_callback_logger_service+0x28>)
    32a8:	6818      	ldr	r0, [r3, #0]
    32aa:	6859      	ldr	r1, [r3, #4]
    32ac:	689a      	ldr	r2, [r3, #8]
    32ae:	68db      	ldr	r3, [r3, #12]
    32b0:	4c04      	ldr	r4, [pc, #16]	; (32c4 <tc_callback_logger_service+0x2c>)
    32b2:	47a0      	blx	r4
	}
	
	/* Do something on RTC alarm match here */
	//port_pin_toggle_output_level(LED_RTC);
}
    32b4:	bd10      	pop	{r4, pc}
    32b6:	46c0      	nop			; (mov r8, r8)
    32b8:	00000a69 	.word	0x00000a69
    32bc:	20000a6d 	.word	0x20000a6d
    32c0:	20000aec 	.word	0x20000aec
    32c4:	00001009 	.word	0x00001009

000032c8 <tc_callback_bg_service>:
#include "platform.h"


//Callback for updating display on platform
static void tc_callback_bg_service(struct tc_module *const module_inst)
{
    32c8:	b508      	push	{r3, lr}
	background_service_platform();
    32ca:	4b01      	ldr	r3, [pc, #4]	; (32d0 <tc_callback_bg_service+0x8>)
    32cc:	4798      	blx	r3
}
    32ce:	bd08      	pop	{r3, pc}
    32d0:	00000a99 	.word	0x00000a99

000032d4 <main>:
	delay_ms(1);
}


int main (void)
{
    32d4:	b570      	push	{r4, r5, r6, lr}
    32d6:	b086      	sub	sp, #24
	//Start and set up system
	system_init();
    32d8:	4b16      	ldr	r3, [pc, #88]	; (3334 <main+0x60>)
    32da:	4798      	blx	r3
	delay_init();
    32dc:	4b16      	ldr	r3, [pc, #88]	; (3338 <main+0x64>)
    32de:	4798      	blx	r3
	
	//Timer set up
	configure_tc();
    32e0:	4b16      	ldr	r3, [pc, #88]	; (333c <main+0x68>)
    32e2:	4798      	blx	r3
	configure_tc_callbacks(tc_callback_bg_service);
    32e4:	4816      	ldr	r0, [pc, #88]	; (3340 <main+0x6c>)
    32e6:	4b17      	ldr	r3, [pc, #92]	; (3344 <main+0x70>)
    32e8:	4798      	blx	r3
	
	//Set up adc
	void (*adc_callbacks[6])(uint16_t) = {update_adxl_gforce_z, update_adxl_gforce_y, update_adxl_gforce_x};
    32ea:	2300      	movs	r3, #0
    32ec:	9303      	str	r3, [sp, #12]
    32ee:	9304      	str	r3, [sp, #16]
    32f0:	9305      	str	r3, [sp, #20]
    32f2:	4b15      	ldr	r3, [pc, #84]	; (3348 <main+0x74>)
    32f4:	9300      	str	r3, [sp, #0]
    32f6:	4b15      	ldr	r3, [pc, #84]	; (334c <main+0x78>)
    32f8:	9301      	str	r3, [sp, #4]
    32fa:	4b15      	ldr	r3, [pc, #84]	; (3350 <main+0x7c>)
    32fc:	9302      	str	r3, [sp, #8]
	configure_adc(3, adc_callbacks);
    32fe:	2003      	movs	r0, #3
    3300:	4669      	mov	r1, sp
    3302:	4b14      	ldr	r3, [pc, #80]	; (3354 <main+0x80>)
    3304:	4798      	blx	r3
	
	//setup for platform
 	init_platform();
    3306:	4b14      	ldr	r3, [pc, #80]	; (3358 <main+0x84>)
    3308:	4798      	blx	r3
	
	//Wait some for button read and then calibrate adxl
	//init_adxl_calibration(adxl_calibrate_button_platform);
	
	//Start rtc for logging interval
	rtc_lib_configure_soft_alarms();
    330a:	4b14      	ldr	r3, [pc, #80]	; (335c <main+0x88>)
    330c:	4798      	blx	r3
		
	//Data logging
	rtc_lib_set_soft_alarm_simple(1, tc_callback_logger_service);
    330e:	2001      	movs	r0, #1
    3310:	4913      	ldr	r1, [pc, #76]	; (3360 <main+0x8c>)
    3312:	4c14      	ldr	r4, [pc, #80]	; (3364 <main+0x90>)
    3314:	47a0      	blx	r4
	//And uploading
	rtc_lib_set_soft_alarm_simple(5,	dummy_test);
    3316:	2005      	movs	r0, #5
    3318:	4913      	ldr	r1, [pc, #76]	; (3368 <main+0x94>)
    331a:	47a0      	blx	r4
		/* Infinite loop */

		//Update floats from accelerometer
		//recalculate_accelerometer_values();
			
		if(SIM808_buf.available == 1) {
    331c:	4d13      	ldr	r5, [pc, #76]	; (336c <main+0x98>)
			sim808_parse_response();
    331e:	4e14      	ldr	r6, [pc, #80]	; (3370 <main+0x9c>)
		}
		SIM808_handle_data_transfer();
    3320:	4c14      	ldr	r4, [pc, #80]	; (3374 <main+0xa0>)
		/* Infinite loop */

		//Update floats from accelerometer
		//recalculate_accelerometer_values();
			
		if(SIM808_buf.available == 1) {
    3322:	2381      	movs	r3, #129	; 0x81
    3324:	5ceb      	ldrb	r3, [r5, r3]
    3326:	2b01      	cmp	r3, #1
    3328:	d100      	bne.n	332c <main+0x58>
			sim808_parse_response();
    332a:	47b0      	blx	r6
		}
		SIM808_handle_data_transfer();
    332c:	47a0      	blx	r4
			
		//Run platform specifics
		main_platform();
    332e:	4b12      	ldr	r3, [pc, #72]	; (3378 <main+0xa4>)
    3330:	4798      	blx	r3
	
		
	}
    3332:	e7f6      	b.n	3322 <main+0x4e>
    3334:	00002ccd 	.word	0x00002ccd
    3338:	0000174d 	.word	0x0000174d
    333c:	000016f1 	.word	0x000016f1
    3340:	000032c9 	.word	0x000032c9
    3344:	00001701 	.word	0x00001701
    3348:	0000327d 	.word	0x0000327d
    334c:	00003271 	.word	0x00003271
    3350:	00003265 	.word	0x00003265
    3354:	00000185 	.word	0x00000185
    3358:	00000a6d 	.word	0x00000a6d
    335c:	00000ef9 	.word	0x00000ef9
    3360:	00003299 	.word	0x00003299
    3364:	00000f29 	.word	0x00000f29
    3368:	00003289 	.word	0x00003289
    336c:	20000b60 	.word	0x20000b60
    3370:	00001039 	.word	0x00001039
    3374:	00000a3d 	.word	0x00000a3d
    3378:	00000ad5 	.word	0x00000ad5

0000337c <__fpclassifyd>:
    337c:	1c0b      	adds	r3, r1, #0
    337e:	1c01      	adds	r1, r0, #0
    3380:	1c02      	adds	r2, r0, #0
    3382:	b530      	push	{r4, r5, lr}
    3384:	4319      	orrs	r1, r3
    3386:	2002      	movs	r0, #2
    3388:	2900      	cmp	r1, #0
    338a:	d100      	bne.n	338e <__fpclassifyd+0x12>
    338c:	bd30      	pop	{r4, r5, pc}
    338e:	2180      	movs	r1, #128	; 0x80
    3390:	0609      	lsls	r1, r1, #24
    3392:	428b      	cmp	r3, r1
    3394:	d016      	beq.n	33c4 <__fpclassifyd+0x48>
    3396:	490d      	ldr	r1, [pc, #52]	; (33cc <__fpclassifyd+0x50>)
    3398:	2004      	movs	r0, #4
    339a:	185c      	adds	r4, r3, r1
    339c:	490c      	ldr	r1, [pc, #48]	; (33d0 <__fpclassifyd+0x54>)
    339e:	428c      	cmp	r4, r1
    33a0:	d9f4      	bls.n	338c <__fpclassifyd+0x10>
    33a2:	4d0c      	ldr	r5, [pc, #48]	; (33d4 <__fpclassifyd+0x58>)
    33a4:	195c      	adds	r4, r3, r5
    33a6:	428c      	cmp	r4, r1
    33a8:	d9f0      	bls.n	338c <__fpclassifyd+0x10>
    33aa:	4c0b      	ldr	r4, [pc, #44]	; (33d8 <__fpclassifyd+0x5c>)
    33ac:	0059      	lsls	r1, r3, #1
    33ae:	0849      	lsrs	r1, r1, #1
    33b0:	2003      	movs	r0, #3
    33b2:	42a1      	cmp	r1, r4
    33b4:	d9ea      	bls.n	338c <__fpclassifyd+0x10>
    33b6:	4c07      	ldr	r4, [pc, #28]	; (33d4 <__fpclassifyd+0x58>)
    33b8:	2000      	movs	r0, #0
    33ba:	42a1      	cmp	r1, r4
    33bc:	d1e6      	bne.n	338c <__fpclassifyd+0x10>
    33be:	4250      	negs	r0, r2
    33c0:	4150      	adcs	r0, r2
    33c2:	e7e3      	b.n	338c <__fpclassifyd+0x10>
    33c4:	2a00      	cmp	r2, #0
    33c6:	d0e1      	beq.n	338c <__fpclassifyd+0x10>
    33c8:	e7ef      	b.n	33aa <__fpclassifyd+0x2e>
    33ca:	46c0      	nop			; (mov r8, r8)
    33cc:	fff00000 	.word	0xfff00000
    33d0:	7fdfffff 	.word	0x7fdfffff
    33d4:	7ff00000 	.word	0x7ff00000
    33d8:	000fffff 	.word	0x000fffff

000033dc <__libc_init_array>:
    33dc:	b570      	push	{r4, r5, r6, lr}
    33de:	4b0e      	ldr	r3, [pc, #56]	; (3418 <__libc_init_array+0x3c>)
    33e0:	4d0e      	ldr	r5, [pc, #56]	; (341c <__libc_init_array+0x40>)
    33e2:	2400      	movs	r4, #0
    33e4:	1aed      	subs	r5, r5, r3
    33e6:	10ad      	asrs	r5, r5, #2
    33e8:	1c1e      	adds	r6, r3, #0
    33ea:	42ac      	cmp	r4, r5
    33ec:	d004      	beq.n	33f8 <__libc_init_array+0x1c>
    33ee:	00a3      	lsls	r3, r4, #2
    33f0:	58f3      	ldr	r3, [r6, r3]
    33f2:	4798      	blx	r3
    33f4:	3401      	adds	r4, #1
    33f6:	e7f8      	b.n	33ea <__libc_init_array+0xe>
    33f8:	f005 fbe8 	bl	8bcc <_init>
    33fc:	4b08      	ldr	r3, [pc, #32]	; (3420 <__libc_init_array+0x44>)
    33fe:	4d09      	ldr	r5, [pc, #36]	; (3424 <__libc_init_array+0x48>)
    3400:	2400      	movs	r4, #0
    3402:	1aed      	subs	r5, r5, r3
    3404:	10ad      	asrs	r5, r5, #2
    3406:	1c1e      	adds	r6, r3, #0
    3408:	42ac      	cmp	r4, r5
    340a:	d004      	beq.n	3416 <__libc_init_array+0x3a>
    340c:	00a3      	lsls	r3, r4, #2
    340e:	58f3      	ldr	r3, [r6, r3]
    3410:	4798      	blx	r3
    3412:	3401      	adds	r4, #1
    3414:	e7f8      	b.n	3408 <__libc_init_array+0x2c>
    3416:	bd70      	pop	{r4, r5, r6, pc}
    3418:	00008bd8 	.word	0x00008bd8
    341c:	00008bd8 	.word	0x00008bd8
    3420:	00008bd8 	.word	0x00008bd8
    3424:	00008bdc 	.word	0x00008bdc

00003428 <memcpy>:
    3428:	b510      	push	{r4, lr}
    342a:	2300      	movs	r3, #0
    342c:	4293      	cmp	r3, r2
    342e:	d003      	beq.n	3438 <memcpy+0x10>
    3430:	5ccc      	ldrb	r4, [r1, r3]
    3432:	54c4      	strb	r4, [r0, r3]
    3434:	3301      	adds	r3, #1
    3436:	e7f9      	b.n	342c <memcpy+0x4>
    3438:	bd10      	pop	{r4, pc}

0000343a <memset>:
    343a:	1c03      	adds	r3, r0, #0
    343c:	1882      	adds	r2, r0, r2
    343e:	4293      	cmp	r3, r2
    3440:	d002      	beq.n	3448 <memset+0xe>
    3442:	7019      	strb	r1, [r3, #0]
    3444:	3301      	adds	r3, #1
    3446:	e7fa      	b.n	343e <memset+0x4>
    3448:	4770      	bx	lr
	...

0000344c <iprintf>:
    344c:	b40f      	push	{r0, r1, r2, r3}
    344e:	4b0b      	ldr	r3, [pc, #44]	; (347c <iprintf+0x30>)
    3450:	b513      	push	{r0, r1, r4, lr}
    3452:	681c      	ldr	r4, [r3, #0]
    3454:	2c00      	cmp	r4, #0
    3456:	d005      	beq.n	3464 <iprintf+0x18>
    3458:	69a3      	ldr	r3, [r4, #24]
    345a:	2b00      	cmp	r3, #0
    345c:	d102      	bne.n	3464 <iprintf+0x18>
    345e:	1c20      	adds	r0, r4, #0
    3460:	f001 ff5c 	bl	531c <__sinit>
    3464:	ab05      	add	r3, sp, #20
    3466:	68a1      	ldr	r1, [r4, #8]
    3468:	1c20      	adds	r0, r4, #0
    346a:	9a04      	ldr	r2, [sp, #16]
    346c:	9301      	str	r3, [sp, #4]
    346e:	f000 f9bb 	bl	37e8 <_vfiprintf_r>
    3472:	bc16      	pop	{r1, r2, r4}
    3474:	bc08      	pop	{r3}
    3476:	b004      	add	sp, #16
    3478:	4718      	bx	r3
    347a:	46c0      	nop			; (mov r8, r8)
    347c:	20000070 	.word	0x20000070

00003480 <siprintf>:
    3480:	b40e      	push	{r1, r2, r3}
    3482:	b500      	push	{lr}
    3484:	b09c      	sub	sp, #112	; 0x70
    3486:	ab1d      	add	r3, sp, #116	; 0x74
    3488:	cb04      	ldmia	r3!, {r2}
    348a:	2282      	movs	r2, #130	; 0x82
    348c:	a902      	add	r1, sp, #8
    348e:	0092      	lsls	r2, r2, #2
    3490:	818a      	strh	r2, [r1, #12]
    3492:	4a0a      	ldr	r2, [pc, #40]	; (34bc <siprintf+0x3c>)
    3494:	9002      	str	r0, [sp, #8]
    3496:	608a      	str	r2, [r1, #8]
    3498:	614a      	str	r2, [r1, #20]
    349a:	2201      	movs	r2, #1
    349c:	4252      	negs	r2, r2
    349e:	81ca      	strh	r2, [r1, #14]
    34a0:	4a07      	ldr	r2, [pc, #28]	; (34c0 <siprintf+0x40>)
    34a2:	6108      	str	r0, [r1, #16]
    34a4:	6810      	ldr	r0, [r2, #0]
    34a6:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    34a8:	9301      	str	r3, [sp, #4]
    34aa:	f000 f885 	bl	35b8 <_svfiprintf_r>
    34ae:	9a02      	ldr	r2, [sp, #8]
    34b0:	2300      	movs	r3, #0
    34b2:	7013      	strb	r3, [r2, #0]
    34b4:	b01c      	add	sp, #112	; 0x70
    34b6:	bc08      	pop	{r3}
    34b8:	b003      	add	sp, #12
    34ba:	4718      	bx	r3
    34bc:	7fffffff 	.word	0x7fffffff
    34c0:	20000070 	.word	0x20000070

000034c4 <strcmp>:
    34c4:	7802      	ldrb	r2, [r0, #0]
    34c6:	780b      	ldrb	r3, [r1, #0]
    34c8:	3001      	adds	r0, #1
    34ca:	3101      	adds	r1, #1
    34cc:	2a00      	cmp	r2, #0
    34ce:	d001      	beq.n	34d4 <strcmp+0x10>
    34d0:	429a      	cmp	r2, r3
    34d2:	d0f7      	beq.n	34c4 <strcmp>
    34d4:	1ad0      	subs	r0, r2, r3
    34d6:	4770      	bx	lr

000034d8 <strcpy>:
    34d8:	1c03      	adds	r3, r0, #0
    34da:	780a      	ldrb	r2, [r1, #0]
    34dc:	3101      	adds	r1, #1
    34de:	701a      	strb	r2, [r3, #0]
    34e0:	3301      	adds	r3, #1
    34e2:	2a00      	cmp	r2, #0
    34e4:	d1f9      	bne.n	34da <strcpy+0x2>
    34e6:	4770      	bx	lr

000034e8 <strlen>:
    34e8:	2300      	movs	r3, #0
    34ea:	5cc2      	ldrb	r2, [r0, r3]
    34ec:	3301      	adds	r3, #1
    34ee:	2a00      	cmp	r2, #0
    34f0:	d1fb      	bne.n	34ea <strlen+0x2>
    34f2:	1e58      	subs	r0, r3, #1
    34f4:	4770      	bx	lr
	...

000034f8 <__ssputs_r>:
    34f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    34fa:	688d      	ldr	r5, [r1, #8]
    34fc:	b085      	sub	sp, #20
    34fe:	1c07      	adds	r7, r0, #0
    3500:	1c0c      	adds	r4, r1, #0
    3502:	9203      	str	r2, [sp, #12]
    3504:	9301      	str	r3, [sp, #4]
    3506:	42ab      	cmp	r3, r5
    3508:	d345      	bcc.n	3596 <__ssputs_r+0x9e>
    350a:	2290      	movs	r2, #144	; 0x90
    350c:	898b      	ldrh	r3, [r1, #12]
    350e:	00d2      	lsls	r2, r2, #3
    3510:	4213      	tst	r3, r2
    3512:	d03d      	beq.n	3590 <__ssputs_r+0x98>
    3514:	6962      	ldr	r2, [r4, #20]
    3516:	2603      	movs	r6, #3
    3518:	4356      	muls	r6, r2
    351a:	6909      	ldr	r1, [r1, #16]
    351c:	6820      	ldr	r0, [r4, #0]
    351e:	0ff2      	lsrs	r2, r6, #31
    3520:	1a40      	subs	r0, r0, r1
    3522:	1996      	adds	r6, r2, r6
    3524:	9002      	str	r0, [sp, #8]
    3526:	1c02      	adds	r2, r0, #0
    3528:	9801      	ldr	r0, [sp, #4]
    352a:	3201      	adds	r2, #1
    352c:	1812      	adds	r2, r2, r0
    352e:	1076      	asrs	r6, r6, #1
    3530:	4296      	cmp	r6, r2
    3532:	d200      	bcs.n	3536 <__ssputs_r+0x3e>
    3534:	1c16      	adds	r6, r2, #0
    3536:	1c38      	adds	r0, r7, #0
    3538:	055a      	lsls	r2, r3, #21
    353a:	d50f      	bpl.n	355c <__ssputs_r+0x64>
    353c:	1c31      	adds	r1, r6, #0
    353e:	f002 fb23 	bl	5b88 <_malloc_r>
    3542:	1e05      	subs	r5, r0, #0
    3544:	d013      	beq.n	356e <__ssputs_r+0x76>
    3546:	9a02      	ldr	r2, [sp, #8]
    3548:	6921      	ldr	r1, [r4, #16]
    354a:	f7ff ff6d 	bl	3428 <memcpy>
    354e:	89a2      	ldrh	r2, [r4, #12]
    3550:	4b18      	ldr	r3, [pc, #96]	; (35b4 <__ssputs_r+0xbc>)
    3552:	4013      	ands	r3, r2
    3554:	2280      	movs	r2, #128	; 0x80
    3556:	4313      	orrs	r3, r2
    3558:	81a3      	strh	r3, [r4, #12]
    355a:	e011      	b.n	3580 <__ssputs_r+0x88>
    355c:	1c32      	adds	r2, r6, #0
    355e:	f002 fb67 	bl	5c30 <_realloc_r>
    3562:	1e05      	subs	r5, r0, #0
    3564:	d10c      	bne.n	3580 <__ssputs_r+0x88>
    3566:	1c38      	adds	r0, r7, #0
    3568:	6921      	ldr	r1, [r4, #16]
    356a:	f002 fac5 	bl	5af8 <_free_r>
    356e:	230c      	movs	r3, #12
    3570:	603b      	str	r3, [r7, #0]
    3572:	89a3      	ldrh	r3, [r4, #12]
    3574:	2240      	movs	r2, #64	; 0x40
    3576:	4313      	orrs	r3, r2
    3578:	2001      	movs	r0, #1
    357a:	81a3      	strh	r3, [r4, #12]
    357c:	4240      	negs	r0, r0
    357e:	e017      	b.n	35b0 <__ssputs_r+0xb8>
    3580:	9b02      	ldr	r3, [sp, #8]
    3582:	6125      	str	r5, [r4, #16]
    3584:	18ed      	adds	r5, r5, r3
    3586:	6025      	str	r5, [r4, #0]
    3588:	6166      	str	r6, [r4, #20]
    358a:	9d01      	ldr	r5, [sp, #4]
    358c:	1af6      	subs	r6, r6, r3
    358e:	60a6      	str	r6, [r4, #8]
    3590:	9801      	ldr	r0, [sp, #4]
    3592:	42a8      	cmp	r0, r5
    3594:	d200      	bcs.n	3598 <__ssputs_r+0xa0>
    3596:	9d01      	ldr	r5, [sp, #4]
    3598:	1c2a      	adds	r2, r5, #0
    359a:	6820      	ldr	r0, [r4, #0]
    359c:	9903      	ldr	r1, [sp, #12]
    359e:	f001 ff96 	bl	54ce <memmove>
    35a2:	68a2      	ldr	r2, [r4, #8]
    35a4:	2000      	movs	r0, #0
    35a6:	1b53      	subs	r3, r2, r5
    35a8:	60a3      	str	r3, [r4, #8]
    35aa:	6823      	ldr	r3, [r4, #0]
    35ac:	195d      	adds	r5, r3, r5
    35ae:	6025      	str	r5, [r4, #0]
    35b0:	b005      	add	sp, #20
    35b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    35b4:	fffffb7f 	.word	0xfffffb7f

000035b8 <_svfiprintf_r>:
    35b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    35ba:	b09f      	sub	sp, #124	; 0x7c
    35bc:	9003      	str	r0, [sp, #12]
    35be:	9305      	str	r3, [sp, #20]
    35c0:	898b      	ldrh	r3, [r1, #12]
    35c2:	1c0e      	adds	r6, r1, #0
    35c4:	1c17      	adds	r7, r2, #0
    35c6:	0619      	lsls	r1, r3, #24
    35c8:	d50f      	bpl.n	35ea <_svfiprintf_r+0x32>
    35ca:	6932      	ldr	r2, [r6, #16]
    35cc:	2a00      	cmp	r2, #0
    35ce:	d10c      	bne.n	35ea <_svfiprintf_r+0x32>
    35d0:	2140      	movs	r1, #64	; 0x40
    35d2:	f002 fad9 	bl	5b88 <_malloc_r>
    35d6:	6030      	str	r0, [r6, #0]
    35d8:	6130      	str	r0, [r6, #16]
    35da:	2800      	cmp	r0, #0
    35dc:	d103      	bne.n	35e6 <_svfiprintf_r+0x2e>
    35de:	9903      	ldr	r1, [sp, #12]
    35e0:	230c      	movs	r3, #12
    35e2:	600b      	str	r3, [r1, #0]
    35e4:	e0c9      	b.n	377a <_svfiprintf_r+0x1c2>
    35e6:	2340      	movs	r3, #64	; 0x40
    35e8:	6173      	str	r3, [r6, #20]
    35ea:	ad06      	add	r5, sp, #24
    35ec:	2300      	movs	r3, #0
    35ee:	616b      	str	r3, [r5, #20]
    35f0:	2320      	movs	r3, #32
    35f2:	766b      	strb	r3, [r5, #25]
    35f4:	2330      	movs	r3, #48	; 0x30
    35f6:	76ab      	strb	r3, [r5, #26]
    35f8:	1c3c      	adds	r4, r7, #0
    35fa:	7823      	ldrb	r3, [r4, #0]
    35fc:	2b00      	cmp	r3, #0
    35fe:	d103      	bne.n	3608 <_svfiprintf_r+0x50>
    3600:	1be2      	subs	r2, r4, r7
    3602:	9202      	str	r2, [sp, #8]
    3604:	d011      	beq.n	362a <_svfiprintf_r+0x72>
    3606:	e003      	b.n	3610 <_svfiprintf_r+0x58>
    3608:	2b25      	cmp	r3, #37	; 0x25
    360a:	d0f9      	beq.n	3600 <_svfiprintf_r+0x48>
    360c:	3401      	adds	r4, #1
    360e:	e7f4      	b.n	35fa <_svfiprintf_r+0x42>
    3610:	9803      	ldr	r0, [sp, #12]
    3612:	1c31      	adds	r1, r6, #0
    3614:	1c3a      	adds	r2, r7, #0
    3616:	9b02      	ldr	r3, [sp, #8]
    3618:	f7ff ff6e 	bl	34f8 <__ssputs_r>
    361c:	3001      	adds	r0, #1
    361e:	d100      	bne.n	3622 <_svfiprintf_r+0x6a>
    3620:	e0a6      	b.n	3770 <_svfiprintf_r+0x1b8>
    3622:	6969      	ldr	r1, [r5, #20]
    3624:	9a02      	ldr	r2, [sp, #8]
    3626:	188b      	adds	r3, r1, r2
    3628:	616b      	str	r3, [r5, #20]
    362a:	7823      	ldrb	r3, [r4, #0]
    362c:	2b00      	cmp	r3, #0
    362e:	d100      	bne.n	3632 <_svfiprintf_r+0x7a>
    3630:	e09e      	b.n	3770 <_svfiprintf_r+0x1b8>
    3632:	2201      	movs	r2, #1
    3634:	4252      	negs	r2, r2
    3636:	606a      	str	r2, [r5, #4]
    3638:	466a      	mov	r2, sp
    363a:	2300      	movs	r3, #0
    363c:	325b      	adds	r2, #91	; 0x5b
    363e:	3401      	adds	r4, #1
    3640:	602b      	str	r3, [r5, #0]
    3642:	60eb      	str	r3, [r5, #12]
    3644:	60ab      	str	r3, [r5, #8]
    3646:	7013      	strb	r3, [r2, #0]
    3648:	65ab      	str	r3, [r5, #88]	; 0x58
    364a:	4f4e      	ldr	r7, [pc, #312]	; (3784 <_svfiprintf_r+0x1cc>)
    364c:	7821      	ldrb	r1, [r4, #0]
    364e:	1c38      	adds	r0, r7, #0
    3650:	2205      	movs	r2, #5
    3652:	f001 ff31 	bl	54b8 <memchr>
    3656:	2800      	cmp	r0, #0
    3658:	d007      	beq.n	366a <_svfiprintf_r+0xb2>
    365a:	1bc7      	subs	r7, r0, r7
    365c:	682b      	ldr	r3, [r5, #0]
    365e:	2001      	movs	r0, #1
    3660:	40b8      	lsls	r0, r7
    3662:	4318      	orrs	r0, r3
    3664:	6028      	str	r0, [r5, #0]
    3666:	3401      	adds	r4, #1
    3668:	e7ef      	b.n	364a <_svfiprintf_r+0x92>
    366a:	682b      	ldr	r3, [r5, #0]
    366c:	06d9      	lsls	r1, r3, #27
    366e:	d503      	bpl.n	3678 <_svfiprintf_r+0xc0>
    3670:	466a      	mov	r2, sp
    3672:	2120      	movs	r1, #32
    3674:	325b      	adds	r2, #91	; 0x5b
    3676:	7011      	strb	r1, [r2, #0]
    3678:	071a      	lsls	r2, r3, #28
    367a:	d503      	bpl.n	3684 <_svfiprintf_r+0xcc>
    367c:	466a      	mov	r2, sp
    367e:	212b      	movs	r1, #43	; 0x2b
    3680:	325b      	adds	r2, #91	; 0x5b
    3682:	7011      	strb	r1, [r2, #0]
    3684:	7822      	ldrb	r2, [r4, #0]
    3686:	2a2a      	cmp	r2, #42	; 0x2a
    3688:	d001      	beq.n	368e <_svfiprintf_r+0xd6>
    368a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    368c:	e00e      	b.n	36ac <_svfiprintf_r+0xf4>
    368e:	9a05      	ldr	r2, [sp, #20]
    3690:	1d11      	adds	r1, r2, #4
    3692:	6812      	ldr	r2, [r2, #0]
    3694:	9105      	str	r1, [sp, #20]
    3696:	2a00      	cmp	r2, #0
    3698:	db01      	blt.n	369e <_svfiprintf_r+0xe6>
    369a:	9209      	str	r2, [sp, #36]	; 0x24
    369c:	e004      	b.n	36a8 <_svfiprintf_r+0xf0>
    369e:	4252      	negs	r2, r2
    36a0:	60ea      	str	r2, [r5, #12]
    36a2:	2202      	movs	r2, #2
    36a4:	4313      	orrs	r3, r2
    36a6:	602b      	str	r3, [r5, #0]
    36a8:	3401      	adds	r4, #1
    36aa:	e009      	b.n	36c0 <_svfiprintf_r+0x108>
    36ac:	7822      	ldrb	r2, [r4, #0]
    36ae:	3a30      	subs	r2, #48	; 0x30
    36b0:	2a09      	cmp	r2, #9
    36b2:	d804      	bhi.n	36be <_svfiprintf_r+0x106>
    36b4:	210a      	movs	r1, #10
    36b6:	434b      	muls	r3, r1
    36b8:	3401      	adds	r4, #1
    36ba:	189b      	adds	r3, r3, r2
    36bc:	e7f6      	b.n	36ac <_svfiprintf_r+0xf4>
    36be:	9309      	str	r3, [sp, #36]	; 0x24
    36c0:	7823      	ldrb	r3, [r4, #0]
    36c2:	2b2e      	cmp	r3, #46	; 0x2e
    36c4:	d118      	bne.n	36f8 <_svfiprintf_r+0x140>
    36c6:	7863      	ldrb	r3, [r4, #1]
    36c8:	2b2a      	cmp	r3, #42	; 0x2a
    36ca:	d109      	bne.n	36e0 <_svfiprintf_r+0x128>
    36cc:	9b05      	ldr	r3, [sp, #20]
    36ce:	3402      	adds	r4, #2
    36d0:	1d1a      	adds	r2, r3, #4
    36d2:	681b      	ldr	r3, [r3, #0]
    36d4:	9205      	str	r2, [sp, #20]
    36d6:	2b00      	cmp	r3, #0
    36d8:	da0d      	bge.n	36f6 <_svfiprintf_r+0x13e>
    36da:	2301      	movs	r3, #1
    36dc:	425b      	negs	r3, r3
    36de:	e00a      	b.n	36f6 <_svfiprintf_r+0x13e>
    36e0:	3401      	adds	r4, #1
    36e2:	2300      	movs	r3, #0
    36e4:	7822      	ldrb	r2, [r4, #0]
    36e6:	3a30      	subs	r2, #48	; 0x30
    36e8:	2a09      	cmp	r2, #9
    36ea:	d804      	bhi.n	36f6 <_svfiprintf_r+0x13e>
    36ec:	210a      	movs	r1, #10
    36ee:	434b      	muls	r3, r1
    36f0:	3401      	adds	r4, #1
    36f2:	189b      	adds	r3, r3, r2
    36f4:	e7f6      	b.n	36e4 <_svfiprintf_r+0x12c>
    36f6:	9307      	str	r3, [sp, #28]
    36f8:	4f23      	ldr	r7, [pc, #140]	; (3788 <_svfiprintf_r+0x1d0>)
    36fa:	7821      	ldrb	r1, [r4, #0]
    36fc:	1c38      	adds	r0, r7, #0
    36fe:	2203      	movs	r2, #3
    3700:	f001 feda 	bl	54b8 <memchr>
    3704:	2800      	cmp	r0, #0
    3706:	d006      	beq.n	3716 <_svfiprintf_r+0x15e>
    3708:	1bc7      	subs	r7, r0, r7
    370a:	682b      	ldr	r3, [r5, #0]
    370c:	2040      	movs	r0, #64	; 0x40
    370e:	40b8      	lsls	r0, r7
    3710:	4318      	orrs	r0, r3
    3712:	6028      	str	r0, [r5, #0]
    3714:	3401      	adds	r4, #1
    3716:	7821      	ldrb	r1, [r4, #0]
    3718:	481c      	ldr	r0, [pc, #112]	; (378c <_svfiprintf_r+0x1d4>)
    371a:	2206      	movs	r2, #6
    371c:	1c67      	adds	r7, r4, #1
    371e:	7629      	strb	r1, [r5, #24]
    3720:	f001 feca 	bl	54b8 <memchr>
    3724:	2800      	cmp	r0, #0
    3726:	d012      	beq.n	374e <_svfiprintf_r+0x196>
    3728:	4b19      	ldr	r3, [pc, #100]	; (3790 <_svfiprintf_r+0x1d8>)
    372a:	2b00      	cmp	r3, #0
    372c:	d106      	bne.n	373c <_svfiprintf_r+0x184>
    372e:	9b05      	ldr	r3, [sp, #20]
    3730:	2207      	movs	r2, #7
    3732:	3307      	adds	r3, #7
    3734:	4393      	bics	r3, r2
    3736:	3308      	adds	r3, #8
    3738:	9305      	str	r3, [sp, #20]
    373a:	e014      	b.n	3766 <_svfiprintf_r+0x1ae>
    373c:	ab05      	add	r3, sp, #20
    373e:	9300      	str	r3, [sp, #0]
    3740:	9803      	ldr	r0, [sp, #12]
    3742:	1c29      	adds	r1, r5, #0
    3744:	1c32      	adds	r2, r6, #0
    3746:	4b13      	ldr	r3, [pc, #76]	; (3794 <_svfiprintf_r+0x1dc>)
    3748:	f000 f9f6 	bl	3b38 <_printf_float>
    374c:	e007      	b.n	375e <_svfiprintf_r+0x1a6>
    374e:	ab05      	add	r3, sp, #20
    3750:	9300      	str	r3, [sp, #0]
    3752:	9803      	ldr	r0, [sp, #12]
    3754:	1c29      	adds	r1, r5, #0
    3756:	1c32      	adds	r2, r6, #0
    3758:	4b0e      	ldr	r3, [pc, #56]	; (3794 <_svfiprintf_r+0x1dc>)
    375a:	f000 fc8d 	bl	4078 <_printf_i>
    375e:	9004      	str	r0, [sp, #16]
    3760:	9904      	ldr	r1, [sp, #16]
    3762:	3101      	adds	r1, #1
    3764:	d004      	beq.n	3770 <_svfiprintf_r+0x1b8>
    3766:	696a      	ldr	r2, [r5, #20]
    3768:	9904      	ldr	r1, [sp, #16]
    376a:	1853      	adds	r3, r2, r1
    376c:	616b      	str	r3, [r5, #20]
    376e:	e743      	b.n	35f8 <_svfiprintf_r+0x40>
    3770:	89b3      	ldrh	r3, [r6, #12]
    3772:	065a      	lsls	r2, r3, #25
    3774:	d401      	bmi.n	377a <_svfiprintf_r+0x1c2>
    3776:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3778:	e001      	b.n	377e <_svfiprintf_r+0x1c6>
    377a:	2001      	movs	r0, #1
    377c:	4240      	negs	r0, r0
    377e:	b01f      	add	sp, #124	; 0x7c
    3780:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3782:	46c0      	nop			; (mov r8, r8)
    3784:	00008950 	.word	0x00008950
    3788:	00008956 	.word	0x00008956
    378c:	0000895a 	.word	0x0000895a
    3790:	00003b39 	.word	0x00003b39
    3794:	000034f9 	.word	0x000034f9

00003798 <__sfputc_r>:
    3798:	6893      	ldr	r3, [r2, #8]
    379a:	b510      	push	{r4, lr}
    379c:	3b01      	subs	r3, #1
    379e:	6093      	str	r3, [r2, #8]
    37a0:	2b00      	cmp	r3, #0
    37a2:	da05      	bge.n	37b0 <__sfputc_r+0x18>
    37a4:	6994      	ldr	r4, [r2, #24]
    37a6:	42a3      	cmp	r3, r4
    37a8:	db08      	blt.n	37bc <__sfputc_r+0x24>
    37aa:	b2cb      	uxtb	r3, r1
    37ac:	2b0a      	cmp	r3, #10
    37ae:	d005      	beq.n	37bc <__sfputc_r+0x24>
    37b0:	6813      	ldr	r3, [r2, #0]
    37b2:	1c58      	adds	r0, r3, #1
    37b4:	6010      	str	r0, [r2, #0]
    37b6:	7019      	strb	r1, [r3, #0]
    37b8:	b2c8      	uxtb	r0, r1
    37ba:	e001      	b.n	37c0 <__sfputc_r+0x28>
    37bc:	f000 fd72 	bl	42a4 <__swbuf_r>
    37c0:	bd10      	pop	{r4, pc}

000037c2 <__sfputs_r>:
    37c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    37c4:	1c06      	adds	r6, r0, #0
    37c6:	1c0f      	adds	r7, r1, #0
    37c8:	1c14      	adds	r4, r2, #0
    37ca:	18d5      	adds	r5, r2, r3
    37cc:	42ac      	cmp	r4, r5
    37ce:	d008      	beq.n	37e2 <__sfputs_r+0x20>
    37d0:	7821      	ldrb	r1, [r4, #0]
    37d2:	1c30      	adds	r0, r6, #0
    37d4:	1c3a      	adds	r2, r7, #0
    37d6:	f7ff ffdf 	bl	3798 <__sfputc_r>
    37da:	3401      	adds	r4, #1
    37dc:	1c43      	adds	r3, r0, #1
    37de:	d1f5      	bne.n	37cc <__sfputs_r+0xa>
    37e0:	e000      	b.n	37e4 <__sfputs_r+0x22>
    37e2:	2000      	movs	r0, #0
    37e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

000037e8 <_vfiprintf_r>:
    37e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    37ea:	b09f      	sub	sp, #124	; 0x7c
    37ec:	1c06      	adds	r6, r0, #0
    37ee:	1c0f      	adds	r7, r1, #0
    37f0:	9203      	str	r2, [sp, #12]
    37f2:	9305      	str	r3, [sp, #20]
    37f4:	2800      	cmp	r0, #0
    37f6:	d004      	beq.n	3802 <_vfiprintf_r+0x1a>
    37f8:	6981      	ldr	r1, [r0, #24]
    37fa:	2900      	cmp	r1, #0
    37fc:	d101      	bne.n	3802 <_vfiprintf_r+0x1a>
    37fe:	f001 fd8d 	bl	531c <__sinit>
    3802:	4b75      	ldr	r3, [pc, #468]	; (39d8 <_vfiprintf_r+0x1f0>)
    3804:	429f      	cmp	r7, r3
    3806:	d101      	bne.n	380c <_vfiprintf_r+0x24>
    3808:	6877      	ldr	r7, [r6, #4]
    380a:	e008      	b.n	381e <_vfiprintf_r+0x36>
    380c:	4b73      	ldr	r3, [pc, #460]	; (39dc <_vfiprintf_r+0x1f4>)
    380e:	429f      	cmp	r7, r3
    3810:	d101      	bne.n	3816 <_vfiprintf_r+0x2e>
    3812:	68b7      	ldr	r7, [r6, #8]
    3814:	e003      	b.n	381e <_vfiprintf_r+0x36>
    3816:	4b72      	ldr	r3, [pc, #456]	; (39e0 <_vfiprintf_r+0x1f8>)
    3818:	429f      	cmp	r7, r3
    381a:	d100      	bne.n	381e <_vfiprintf_r+0x36>
    381c:	68f7      	ldr	r7, [r6, #12]
    381e:	89bb      	ldrh	r3, [r7, #12]
    3820:	071a      	lsls	r2, r3, #28
    3822:	d50a      	bpl.n	383a <_vfiprintf_r+0x52>
    3824:	693b      	ldr	r3, [r7, #16]
    3826:	2b00      	cmp	r3, #0
    3828:	d007      	beq.n	383a <_vfiprintf_r+0x52>
    382a:	ad06      	add	r5, sp, #24
    382c:	2300      	movs	r3, #0
    382e:	616b      	str	r3, [r5, #20]
    3830:	2320      	movs	r3, #32
    3832:	766b      	strb	r3, [r5, #25]
    3834:	2330      	movs	r3, #48	; 0x30
    3836:	76ab      	strb	r3, [r5, #26]
    3838:	e03b      	b.n	38b2 <_vfiprintf_r+0xca>
    383a:	1c30      	adds	r0, r6, #0
    383c:	1c39      	adds	r1, r7, #0
    383e:	f000 fd89 	bl	4354 <__swsetup_r>
    3842:	2800      	cmp	r0, #0
    3844:	d0f1      	beq.n	382a <_vfiprintf_r+0x42>
    3846:	2001      	movs	r0, #1
    3848:	4240      	negs	r0, r0
    384a:	e0c2      	b.n	39d2 <_vfiprintf_r+0x1ea>
    384c:	9a05      	ldr	r2, [sp, #20]
    384e:	1d11      	adds	r1, r2, #4
    3850:	6812      	ldr	r2, [r2, #0]
    3852:	9105      	str	r1, [sp, #20]
    3854:	2a00      	cmp	r2, #0
    3856:	db76      	blt.n	3946 <_vfiprintf_r+0x15e>
    3858:	9209      	str	r2, [sp, #36]	; 0x24
    385a:	3401      	adds	r4, #1
    385c:	7823      	ldrb	r3, [r4, #0]
    385e:	2b2e      	cmp	r3, #46	; 0x2e
    3860:	d100      	bne.n	3864 <_vfiprintf_r+0x7c>
    3862:	e081      	b.n	3968 <_vfiprintf_r+0x180>
    3864:	7821      	ldrb	r1, [r4, #0]
    3866:	485f      	ldr	r0, [pc, #380]	; (39e4 <_vfiprintf_r+0x1fc>)
    3868:	2203      	movs	r2, #3
    386a:	f001 fe25 	bl	54b8 <memchr>
    386e:	2800      	cmp	r0, #0
    3870:	d007      	beq.n	3882 <_vfiprintf_r+0x9a>
    3872:	495c      	ldr	r1, [pc, #368]	; (39e4 <_vfiprintf_r+0x1fc>)
    3874:	682a      	ldr	r2, [r5, #0]
    3876:	1a43      	subs	r3, r0, r1
    3878:	2040      	movs	r0, #64	; 0x40
    387a:	4098      	lsls	r0, r3
    387c:	4310      	orrs	r0, r2
    387e:	6028      	str	r0, [r5, #0]
    3880:	3401      	adds	r4, #1
    3882:	7821      	ldrb	r1, [r4, #0]
    3884:	1c63      	adds	r3, r4, #1
    3886:	4858      	ldr	r0, [pc, #352]	; (39e8 <_vfiprintf_r+0x200>)
    3888:	2206      	movs	r2, #6
    388a:	9303      	str	r3, [sp, #12]
    388c:	7629      	strb	r1, [r5, #24]
    388e:	f001 fe13 	bl	54b8 <memchr>
    3892:	2800      	cmp	r0, #0
    3894:	d100      	bne.n	3898 <_vfiprintf_r+0xb0>
    3896:	e08a      	b.n	39ae <_vfiprintf_r+0x1c6>
    3898:	4b54      	ldr	r3, [pc, #336]	; (39ec <_vfiprintf_r+0x204>)
    389a:	2b00      	cmp	r3, #0
    389c:	d17e      	bne.n	399c <_vfiprintf_r+0x1b4>
    389e:	9b05      	ldr	r3, [sp, #20]
    38a0:	2207      	movs	r2, #7
    38a2:	3307      	adds	r3, #7
    38a4:	4393      	bics	r3, r2
    38a6:	3308      	adds	r3, #8
    38a8:	9305      	str	r3, [sp, #20]
    38aa:	696a      	ldr	r2, [r5, #20]
    38ac:	9904      	ldr	r1, [sp, #16]
    38ae:	1853      	adds	r3, r2, r1
    38b0:	616b      	str	r3, [r5, #20]
    38b2:	9c03      	ldr	r4, [sp, #12]
    38b4:	7823      	ldrb	r3, [r4, #0]
    38b6:	2b00      	cmp	r3, #0
    38b8:	d104      	bne.n	38c4 <_vfiprintf_r+0xdc>
    38ba:	9903      	ldr	r1, [sp, #12]
    38bc:	1a61      	subs	r1, r4, r1
    38be:	9102      	str	r1, [sp, #8]
    38c0:	d010      	beq.n	38e4 <_vfiprintf_r+0xfc>
    38c2:	e003      	b.n	38cc <_vfiprintf_r+0xe4>
    38c4:	2b25      	cmp	r3, #37	; 0x25
    38c6:	d0f8      	beq.n	38ba <_vfiprintf_r+0xd2>
    38c8:	3401      	adds	r4, #1
    38ca:	e7f3      	b.n	38b4 <_vfiprintf_r+0xcc>
    38cc:	1c30      	adds	r0, r6, #0
    38ce:	1c39      	adds	r1, r7, #0
    38d0:	9a03      	ldr	r2, [sp, #12]
    38d2:	9b02      	ldr	r3, [sp, #8]
    38d4:	f7ff ff75 	bl	37c2 <__sfputs_r>
    38d8:	3001      	adds	r0, #1
    38da:	d075      	beq.n	39c8 <_vfiprintf_r+0x1e0>
    38dc:	696a      	ldr	r2, [r5, #20]
    38de:	9902      	ldr	r1, [sp, #8]
    38e0:	1853      	adds	r3, r2, r1
    38e2:	616b      	str	r3, [r5, #20]
    38e4:	7823      	ldrb	r3, [r4, #0]
    38e6:	2b00      	cmp	r3, #0
    38e8:	d06e      	beq.n	39c8 <_vfiprintf_r+0x1e0>
    38ea:	2201      	movs	r2, #1
    38ec:	4252      	negs	r2, r2
    38ee:	606a      	str	r2, [r5, #4]
    38f0:	466a      	mov	r2, sp
    38f2:	2300      	movs	r3, #0
    38f4:	325b      	adds	r2, #91	; 0x5b
    38f6:	3401      	adds	r4, #1
    38f8:	602b      	str	r3, [r5, #0]
    38fa:	60eb      	str	r3, [r5, #12]
    38fc:	60ab      	str	r3, [r5, #8]
    38fe:	7013      	strb	r3, [r2, #0]
    3900:	65ab      	str	r3, [r5, #88]	; 0x58
    3902:	7821      	ldrb	r1, [r4, #0]
    3904:	483a      	ldr	r0, [pc, #232]	; (39f0 <_vfiprintf_r+0x208>)
    3906:	2205      	movs	r2, #5
    3908:	f001 fdd6 	bl	54b8 <memchr>
    390c:	2800      	cmp	r0, #0
    390e:	d008      	beq.n	3922 <_vfiprintf_r+0x13a>
    3910:	4a37      	ldr	r2, [pc, #220]	; (39f0 <_vfiprintf_r+0x208>)
    3912:	3401      	adds	r4, #1
    3914:	1a83      	subs	r3, r0, r2
    3916:	2001      	movs	r0, #1
    3918:	4098      	lsls	r0, r3
    391a:	682b      	ldr	r3, [r5, #0]
    391c:	4318      	orrs	r0, r3
    391e:	6028      	str	r0, [r5, #0]
    3920:	e7ef      	b.n	3902 <_vfiprintf_r+0x11a>
    3922:	682b      	ldr	r3, [r5, #0]
    3924:	06d9      	lsls	r1, r3, #27
    3926:	d503      	bpl.n	3930 <_vfiprintf_r+0x148>
    3928:	466a      	mov	r2, sp
    392a:	2120      	movs	r1, #32
    392c:	325b      	adds	r2, #91	; 0x5b
    392e:	7011      	strb	r1, [r2, #0]
    3930:	071a      	lsls	r2, r3, #28
    3932:	d503      	bpl.n	393c <_vfiprintf_r+0x154>
    3934:	466a      	mov	r2, sp
    3936:	212b      	movs	r1, #43	; 0x2b
    3938:	325b      	adds	r2, #91	; 0x5b
    393a:	7011      	strb	r1, [r2, #0]
    393c:	7822      	ldrb	r2, [r4, #0]
    393e:	2a2a      	cmp	r2, #42	; 0x2a
    3940:	d084      	beq.n	384c <_vfiprintf_r+0x64>
    3942:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3944:	e005      	b.n	3952 <_vfiprintf_r+0x16a>
    3946:	4252      	negs	r2, r2
    3948:	60ea      	str	r2, [r5, #12]
    394a:	2202      	movs	r2, #2
    394c:	4313      	orrs	r3, r2
    394e:	602b      	str	r3, [r5, #0]
    3950:	e783      	b.n	385a <_vfiprintf_r+0x72>
    3952:	7822      	ldrb	r2, [r4, #0]
    3954:	3a30      	subs	r2, #48	; 0x30
    3956:	2a09      	cmp	r2, #9
    3958:	d804      	bhi.n	3964 <_vfiprintf_r+0x17c>
    395a:	210a      	movs	r1, #10
    395c:	434b      	muls	r3, r1
    395e:	3401      	adds	r4, #1
    3960:	189b      	adds	r3, r3, r2
    3962:	e7f6      	b.n	3952 <_vfiprintf_r+0x16a>
    3964:	9309      	str	r3, [sp, #36]	; 0x24
    3966:	e779      	b.n	385c <_vfiprintf_r+0x74>
    3968:	7863      	ldrb	r3, [r4, #1]
    396a:	2b2a      	cmp	r3, #42	; 0x2a
    396c:	d109      	bne.n	3982 <_vfiprintf_r+0x19a>
    396e:	9b05      	ldr	r3, [sp, #20]
    3970:	3402      	adds	r4, #2
    3972:	1d1a      	adds	r2, r3, #4
    3974:	681b      	ldr	r3, [r3, #0]
    3976:	9205      	str	r2, [sp, #20]
    3978:	2b00      	cmp	r3, #0
    397a:	da0d      	bge.n	3998 <_vfiprintf_r+0x1b0>
    397c:	2301      	movs	r3, #1
    397e:	425b      	negs	r3, r3
    3980:	e00a      	b.n	3998 <_vfiprintf_r+0x1b0>
    3982:	3401      	adds	r4, #1
    3984:	2300      	movs	r3, #0
    3986:	7822      	ldrb	r2, [r4, #0]
    3988:	3a30      	subs	r2, #48	; 0x30
    398a:	2a09      	cmp	r2, #9
    398c:	d804      	bhi.n	3998 <_vfiprintf_r+0x1b0>
    398e:	210a      	movs	r1, #10
    3990:	434b      	muls	r3, r1
    3992:	3401      	adds	r4, #1
    3994:	189b      	adds	r3, r3, r2
    3996:	e7f6      	b.n	3986 <_vfiprintf_r+0x19e>
    3998:	9307      	str	r3, [sp, #28]
    399a:	e763      	b.n	3864 <_vfiprintf_r+0x7c>
    399c:	ab05      	add	r3, sp, #20
    399e:	9300      	str	r3, [sp, #0]
    39a0:	1c30      	adds	r0, r6, #0
    39a2:	1c29      	adds	r1, r5, #0
    39a4:	1c3a      	adds	r2, r7, #0
    39a6:	4b13      	ldr	r3, [pc, #76]	; (39f4 <_vfiprintf_r+0x20c>)
    39a8:	f000 f8c6 	bl	3b38 <_printf_float>
    39ac:	e007      	b.n	39be <_vfiprintf_r+0x1d6>
    39ae:	ab05      	add	r3, sp, #20
    39b0:	9300      	str	r3, [sp, #0]
    39b2:	1c30      	adds	r0, r6, #0
    39b4:	1c29      	adds	r1, r5, #0
    39b6:	1c3a      	adds	r2, r7, #0
    39b8:	4b0e      	ldr	r3, [pc, #56]	; (39f4 <_vfiprintf_r+0x20c>)
    39ba:	f000 fb5d 	bl	4078 <_printf_i>
    39be:	9004      	str	r0, [sp, #16]
    39c0:	9904      	ldr	r1, [sp, #16]
    39c2:	3101      	adds	r1, #1
    39c4:	d000      	beq.n	39c8 <_vfiprintf_r+0x1e0>
    39c6:	e770      	b.n	38aa <_vfiprintf_r+0xc2>
    39c8:	89bb      	ldrh	r3, [r7, #12]
    39ca:	065a      	lsls	r2, r3, #25
    39cc:	d500      	bpl.n	39d0 <_vfiprintf_r+0x1e8>
    39ce:	e73a      	b.n	3846 <_vfiprintf_r+0x5e>
    39d0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    39d2:	b01f      	add	sp, #124	; 0x7c
    39d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    39d6:	46c0      	nop			; (mov r8, r8)
    39d8:	000089a4 	.word	0x000089a4
    39dc:	000089c4 	.word	0x000089c4
    39e0:	000089e4 	.word	0x000089e4
    39e4:	00008956 	.word	0x00008956
    39e8:	0000895a 	.word	0x0000895a
    39ec:	00003b39 	.word	0x00003b39
    39f0:	00008950 	.word	0x00008950
    39f4:	000037c3 	.word	0x000037c3

000039f8 <__cvt>:
    39f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    39fa:	b08b      	sub	sp, #44	; 0x2c
    39fc:	1c16      	adds	r6, r2, #0
    39fe:	1c1c      	adds	r4, r3, #0
    3a00:	9912      	ldr	r1, [sp, #72]	; 0x48
    3a02:	d504      	bpl.n	3a0e <__cvt+0x16>
    3a04:	2280      	movs	r2, #128	; 0x80
    3a06:	0612      	lsls	r2, r2, #24
    3a08:	18a4      	adds	r4, r4, r2
    3a0a:	232d      	movs	r3, #45	; 0x2d
    3a0c:	e000      	b.n	3a10 <__cvt+0x18>
    3a0e:	2300      	movs	r3, #0
    3a10:	9f14      	ldr	r7, [sp, #80]	; 0x50
    3a12:	700b      	strb	r3, [r1, #0]
    3a14:	2320      	movs	r3, #32
    3a16:	439f      	bics	r7, r3
    3a18:	2f46      	cmp	r7, #70	; 0x46
    3a1a:	d008      	beq.n	3a2e <__cvt+0x36>
    3a1c:	1c3a      	adds	r2, r7, #0
    3a1e:	3a45      	subs	r2, #69	; 0x45
    3a20:	4251      	negs	r1, r2
    3a22:	414a      	adcs	r2, r1
    3a24:	9910      	ldr	r1, [sp, #64]	; 0x40
    3a26:	2302      	movs	r3, #2
    3a28:	1889      	adds	r1, r1, r2
    3a2a:	9110      	str	r1, [sp, #64]	; 0x40
    3a2c:	e000      	b.n	3a30 <__cvt+0x38>
    3a2e:	2303      	movs	r3, #3
    3a30:	9300      	str	r3, [sp, #0]
    3a32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    3a34:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3a36:	9302      	str	r3, [sp, #8]
    3a38:	ab08      	add	r3, sp, #32
    3a3a:	9303      	str	r3, [sp, #12]
    3a3c:	ab09      	add	r3, sp, #36	; 0x24
    3a3e:	9201      	str	r2, [sp, #4]
    3a40:	9304      	str	r3, [sp, #16]
    3a42:	1c32      	adds	r2, r6, #0
    3a44:	1c23      	adds	r3, r4, #0
    3a46:	f000 fd83 	bl	4550 <_dtoa_r>
    3a4a:	1c05      	adds	r5, r0, #0
    3a4c:	2f47      	cmp	r7, #71	; 0x47
    3a4e:	d102      	bne.n	3a56 <__cvt+0x5e>
    3a50:	9911      	ldr	r1, [sp, #68]	; 0x44
    3a52:	07c9      	lsls	r1, r1, #31
    3a54:	d52c      	bpl.n	3ab0 <__cvt+0xb8>
    3a56:	9910      	ldr	r1, [sp, #64]	; 0x40
    3a58:	1869      	adds	r1, r5, r1
    3a5a:	9107      	str	r1, [sp, #28]
    3a5c:	2f46      	cmp	r7, #70	; 0x46
    3a5e:	d114      	bne.n	3a8a <__cvt+0x92>
    3a60:	782b      	ldrb	r3, [r5, #0]
    3a62:	2b30      	cmp	r3, #48	; 0x30
    3a64:	d10c      	bne.n	3a80 <__cvt+0x88>
    3a66:	1c30      	adds	r0, r6, #0
    3a68:	1c21      	adds	r1, r4, #0
    3a6a:	4b16      	ldr	r3, [pc, #88]	; (3ac4 <__cvt+0xcc>)
    3a6c:	4a14      	ldr	r2, [pc, #80]	; (3ac0 <__cvt+0xc8>)
    3a6e:	f002 faa9 	bl	5fc4 <__aeabi_dcmpeq>
    3a72:	2800      	cmp	r0, #0
    3a74:	d104      	bne.n	3a80 <__cvt+0x88>
    3a76:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3a78:	2301      	movs	r3, #1
    3a7a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3a7c:	1a9b      	subs	r3, r3, r2
    3a7e:	600b      	str	r3, [r1, #0]
    3a80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    3a82:	9907      	ldr	r1, [sp, #28]
    3a84:	6813      	ldr	r3, [r2, #0]
    3a86:	18c9      	adds	r1, r1, r3
    3a88:	9107      	str	r1, [sp, #28]
    3a8a:	1c30      	adds	r0, r6, #0
    3a8c:	1c21      	adds	r1, r4, #0
    3a8e:	4b0d      	ldr	r3, [pc, #52]	; (3ac4 <__cvt+0xcc>)
    3a90:	4a0b      	ldr	r2, [pc, #44]	; (3ac0 <__cvt+0xc8>)
    3a92:	f002 fa97 	bl	5fc4 <__aeabi_dcmpeq>
    3a96:	2800      	cmp	r0, #0
    3a98:	d001      	beq.n	3a9e <__cvt+0xa6>
    3a9a:	9a07      	ldr	r2, [sp, #28]
    3a9c:	9209      	str	r2, [sp, #36]	; 0x24
    3a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3aa0:	9907      	ldr	r1, [sp, #28]
    3aa2:	428b      	cmp	r3, r1
    3aa4:	d204      	bcs.n	3ab0 <__cvt+0xb8>
    3aa6:	1c5a      	adds	r2, r3, #1
    3aa8:	9209      	str	r2, [sp, #36]	; 0x24
    3aaa:	2230      	movs	r2, #48	; 0x30
    3aac:	701a      	strb	r2, [r3, #0]
    3aae:	e7f6      	b.n	3a9e <__cvt+0xa6>
    3ab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3ab2:	1c28      	adds	r0, r5, #0
    3ab4:	1b5a      	subs	r2, r3, r5
    3ab6:	9b15      	ldr	r3, [sp, #84]	; 0x54
    3ab8:	601a      	str	r2, [r3, #0]
    3aba:	b00b      	add	sp, #44	; 0x2c
    3abc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3abe:	46c0      	nop			; (mov r8, r8)
	...

00003ac8 <__exponent>:
    3ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
    3aca:	232b      	movs	r3, #43	; 0x2b
    3acc:	b085      	sub	sp, #20
    3ace:	1c05      	adds	r5, r0, #0
    3ad0:	1c0c      	adds	r4, r1, #0
    3ad2:	7002      	strb	r2, [r0, #0]
    3ad4:	1c86      	adds	r6, r0, #2
    3ad6:	2900      	cmp	r1, #0
    3ad8:	da01      	bge.n	3ade <__exponent+0x16>
    3ada:	424c      	negs	r4, r1
    3adc:	232d      	movs	r3, #45	; 0x2d
    3ade:	706b      	strb	r3, [r5, #1]
    3ae0:	2c09      	cmp	r4, #9
    3ae2:	dd1e      	ble.n	3b22 <__exponent+0x5a>
    3ae4:	466f      	mov	r7, sp
    3ae6:	370e      	adds	r7, #14
    3ae8:	1c20      	adds	r0, r4, #0
    3aea:	210a      	movs	r1, #10
    3aec:	9701      	str	r7, [sp, #4]
    3aee:	f002 fa4d 	bl	5f8c <__aeabi_idivmod>
    3af2:	3130      	adds	r1, #48	; 0x30
    3af4:	7039      	strb	r1, [r7, #0]
    3af6:	1c20      	adds	r0, r4, #0
    3af8:	210a      	movs	r1, #10
    3afa:	f002 f9f1 	bl	5ee0 <__aeabi_idiv>
    3afe:	3f01      	subs	r7, #1
    3b00:	1e04      	subs	r4, r0, #0
    3b02:	2c09      	cmp	r4, #9
    3b04:	dcf0      	bgt.n	3ae8 <__exponent+0x20>
    3b06:	9b01      	ldr	r3, [sp, #4]
    3b08:	3430      	adds	r4, #48	; 0x30
    3b0a:	3b01      	subs	r3, #1
    3b0c:	701c      	strb	r4, [r3, #0]
    3b0e:	466a      	mov	r2, sp
    3b10:	320f      	adds	r2, #15
    3b12:	1c30      	adds	r0, r6, #0
    3b14:	4293      	cmp	r3, r2
    3b16:	d209      	bcs.n	3b2c <__exponent+0x64>
    3b18:	781a      	ldrb	r2, [r3, #0]
    3b1a:	3301      	adds	r3, #1
    3b1c:	7032      	strb	r2, [r6, #0]
    3b1e:	3601      	adds	r6, #1
    3b20:	e7f5      	b.n	3b0e <__exponent+0x46>
    3b22:	2330      	movs	r3, #48	; 0x30
    3b24:	18e4      	adds	r4, r4, r3
    3b26:	7033      	strb	r3, [r6, #0]
    3b28:	1cb0      	adds	r0, r6, #2
    3b2a:	7074      	strb	r4, [r6, #1]
    3b2c:	1b40      	subs	r0, r0, r5
    3b2e:	b005      	add	sp, #20
    3b30:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b32:	0000      	movs	r0, r0
    3b34:	0000      	movs	r0, r0
	...

00003b38 <_printf_float>:
    3b38:	b5f0      	push	{r4, r5, r6, r7, lr}
    3b3a:	b093      	sub	sp, #76	; 0x4c
    3b3c:	1c0c      	adds	r4, r1, #0
    3b3e:	920a      	str	r2, [sp, #40]	; 0x28
    3b40:	930b      	str	r3, [sp, #44]	; 0x2c
    3b42:	9e18      	ldr	r6, [sp, #96]	; 0x60
    3b44:	1c05      	adds	r5, r0, #0
    3b46:	f001 fc59 	bl	53fc <_localeconv_r>
    3b4a:	6800      	ldr	r0, [r0, #0]
    3b4c:	900c      	str	r0, [sp, #48]	; 0x30
    3b4e:	f7ff fccb 	bl	34e8 <strlen>
    3b52:	2300      	movs	r3, #0
    3b54:	9310      	str	r3, [sp, #64]	; 0x40
    3b56:	6833      	ldr	r3, [r6, #0]
    3b58:	2207      	movs	r2, #7
    3b5a:	3307      	adds	r3, #7
    3b5c:	4393      	bics	r3, r2
    3b5e:	1c1a      	adds	r2, r3, #0
    3b60:	3208      	adds	r2, #8
    3b62:	900d      	str	r0, [sp, #52]	; 0x34
    3b64:	7e27      	ldrb	r7, [r4, #24]
    3b66:	6818      	ldr	r0, [r3, #0]
    3b68:	6859      	ldr	r1, [r3, #4]
    3b6a:	6032      	str	r2, [r6, #0]
    3b6c:	64a0      	str	r0, [r4, #72]	; 0x48
    3b6e:	64e1      	str	r1, [r4, #76]	; 0x4c
    3b70:	f7ff fc04 	bl	337c <__fpclassifyd>
    3b74:	2801      	cmp	r0, #1
    3b76:	d119      	bne.n	3bac <_printf_float+0x74>
    3b78:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3b7a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3b7c:	4bb9      	ldr	r3, [pc, #740]	; (3e64 <_printf_float+0x32c>)
    3b7e:	4ab8      	ldr	r2, [pc, #736]	; (3e60 <_printf_float+0x328>)
    3b80:	f002 fa26 	bl	5fd0 <__aeabi_dcmplt>
    3b84:	2800      	cmp	r0, #0
    3b86:	d003      	beq.n	3b90 <_printf_float+0x58>
    3b88:	1c23      	adds	r3, r4, #0
    3b8a:	222d      	movs	r2, #45	; 0x2d
    3b8c:	3343      	adds	r3, #67	; 0x43
    3b8e:	701a      	strb	r2, [r3, #0]
    3b90:	2f47      	cmp	r7, #71	; 0x47
    3b92:	d801      	bhi.n	3b98 <_printf_float+0x60>
    3b94:	4eb4      	ldr	r6, [pc, #720]	; (3e68 <_printf_float+0x330>)
    3b96:	e000      	b.n	3b9a <_printf_float+0x62>
    3b98:	4eb4      	ldr	r6, [pc, #720]	; (3e6c <_printf_float+0x334>)
    3b9a:	2303      	movs	r3, #3
    3b9c:	6820      	ldr	r0, [r4, #0]
    3b9e:	6123      	str	r3, [r4, #16]
    3ba0:	2304      	movs	r3, #4
    3ba2:	4398      	bics	r0, r3
    3ba4:	2100      	movs	r1, #0
    3ba6:	6020      	str	r0, [r4, #0]
    3ba8:	9109      	str	r1, [sp, #36]	; 0x24
    3baa:	e091      	b.n	3cd0 <_printf_float+0x198>
    3bac:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3bae:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3bb0:	f7ff fbe4 	bl	337c <__fpclassifyd>
    3bb4:	6823      	ldr	r3, [r4, #0]
    3bb6:	2800      	cmp	r0, #0
    3bb8:	d10c      	bne.n	3bd4 <_printf_float+0x9c>
    3bba:	2f47      	cmp	r7, #71	; 0x47
    3bbc:	d801      	bhi.n	3bc2 <_printf_float+0x8a>
    3bbe:	4eac      	ldr	r6, [pc, #688]	; (3e70 <_printf_float+0x338>)
    3bc0:	e000      	b.n	3bc4 <_printf_float+0x8c>
    3bc2:	4eac      	ldr	r6, [pc, #688]	; (3e74 <_printf_float+0x33c>)
    3bc4:	2203      	movs	r2, #3
    3bc6:	6122      	str	r2, [r4, #16]
    3bc8:	2204      	movs	r2, #4
    3bca:	4393      	bics	r3, r2
    3bcc:	2200      	movs	r2, #0
    3bce:	6023      	str	r3, [r4, #0]
    3bd0:	9209      	str	r2, [sp, #36]	; 0x24
    3bd2:	e07d      	b.n	3cd0 <_printf_float+0x198>
    3bd4:	6862      	ldr	r2, [r4, #4]
    3bd6:	1c56      	adds	r6, r2, #1
    3bd8:	d101      	bne.n	3bde <_printf_float+0xa6>
    3bda:	2206      	movs	r2, #6
    3bdc:	e007      	b.n	3bee <_printf_float+0xb6>
    3bde:	2120      	movs	r1, #32
    3be0:	1c38      	adds	r0, r7, #0
    3be2:	4388      	bics	r0, r1
    3be4:	2847      	cmp	r0, #71	; 0x47
    3be6:	d103      	bne.n	3bf0 <_printf_float+0xb8>
    3be8:	2a00      	cmp	r2, #0
    3bea:	d101      	bne.n	3bf0 <_printf_float+0xb8>
    3bec:	2201      	movs	r2, #1
    3bee:	6062      	str	r2, [r4, #4]
    3bf0:	2280      	movs	r2, #128	; 0x80
    3bf2:	00d2      	lsls	r2, r2, #3
    3bf4:	4313      	orrs	r3, r2
    3bf6:	6023      	str	r3, [r4, #0]
    3bf8:	9301      	str	r3, [sp, #4]
    3bfa:	466b      	mov	r3, sp
    3bfc:	333b      	adds	r3, #59	; 0x3b
    3bfe:	9302      	str	r3, [sp, #8]
    3c00:	ab0f      	add	r3, sp, #60	; 0x3c
    3c02:	6861      	ldr	r1, [r4, #4]
    3c04:	9303      	str	r3, [sp, #12]
    3c06:	ab10      	add	r3, sp, #64	; 0x40
    3c08:	9305      	str	r3, [sp, #20]
    3c0a:	2300      	movs	r3, #0
    3c0c:	9100      	str	r1, [sp, #0]
    3c0e:	9306      	str	r3, [sp, #24]
    3c10:	9704      	str	r7, [sp, #16]
    3c12:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    3c14:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    3c16:	1c28      	adds	r0, r5, #0
    3c18:	f7ff feee 	bl	39f8 <__cvt>
    3c1c:	2320      	movs	r3, #32
    3c1e:	1c3a      	adds	r2, r7, #0
    3c20:	1c06      	adds	r6, r0, #0
    3c22:	439a      	bics	r2, r3
    3c24:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3c26:	2a47      	cmp	r2, #71	; 0x47
    3c28:	d107      	bne.n	3c3a <_printf_float+0x102>
    3c2a:	1ccb      	adds	r3, r1, #3
    3c2c:	db02      	blt.n	3c34 <_printf_float+0xfc>
    3c2e:	6860      	ldr	r0, [r4, #4]
    3c30:	4281      	cmp	r1, r0
    3c32:	dd2e      	ble.n	3c92 <_printf_float+0x15a>
    3c34:	3f02      	subs	r7, #2
    3c36:	b2ff      	uxtb	r7, r7
    3c38:	e001      	b.n	3c3e <_printf_float+0x106>
    3c3a:	2f65      	cmp	r7, #101	; 0x65
    3c3c:	d812      	bhi.n	3c64 <_printf_float+0x12c>
    3c3e:	1c20      	adds	r0, r4, #0
    3c40:	3901      	subs	r1, #1
    3c42:	1c3a      	adds	r2, r7, #0
    3c44:	3050      	adds	r0, #80	; 0x50
    3c46:	910f      	str	r1, [sp, #60]	; 0x3c
    3c48:	f7ff ff3e 	bl	3ac8 <__exponent>
    3c4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3c4e:	9009      	str	r0, [sp, #36]	; 0x24
    3c50:	18c2      	adds	r2, r0, r3
    3c52:	6122      	str	r2, [r4, #16]
    3c54:	2b01      	cmp	r3, #1
    3c56:	dc02      	bgt.n	3c5e <_printf_float+0x126>
    3c58:	6821      	ldr	r1, [r4, #0]
    3c5a:	07c9      	lsls	r1, r1, #31
    3c5c:	d52f      	bpl.n	3cbe <_printf_float+0x186>
    3c5e:	3201      	adds	r2, #1
    3c60:	6122      	str	r2, [r4, #16]
    3c62:	e02c      	b.n	3cbe <_printf_float+0x186>
    3c64:	2f66      	cmp	r7, #102	; 0x66
    3c66:	d115      	bne.n	3c94 <_printf_float+0x15c>
    3c68:	6863      	ldr	r3, [r4, #4]
    3c6a:	2900      	cmp	r1, #0
    3c6c:	dd08      	ble.n	3c80 <_printf_float+0x148>
    3c6e:	6121      	str	r1, [r4, #16]
    3c70:	2b00      	cmp	r3, #0
    3c72:	d102      	bne.n	3c7a <_printf_float+0x142>
    3c74:	6822      	ldr	r2, [r4, #0]
    3c76:	07d2      	lsls	r2, r2, #31
    3c78:	d51d      	bpl.n	3cb6 <_printf_float+0x17e>
    3c7a:	3301      	adds	r3, #1
    3c7c:	18c9      	adds	r1, r1, r3
    3c7e:	e011      	b.n	3ca4 <_printf_float+0x16c>
    3c80:	2b00      	cmp	r3, #0
    3c82:	d103      	bne.n	3c8c <_printf_float+0x154>
    3c84:	6820      	ldr	r0, [r4, #0]
    3c86:	2201      	movs	r2, #1
    3c88:	4210      	tst	r0, r2
    3c8a:	d000      	beq.n	3c8e <_printf_float+0x156>
    3c8c:	1c9a      	adds	r2, r3, #2
    3c8e:	6122      	str	r2, [r4, #16]
    3c90:	e011      	b.n	3cb6 <_printf_float+0x17e>
    3c92:	2767      	movs	r7, #103	; 0x67
    3c94:	9a10      	ldr	r2, [sp, #64]	; 0x40
    3c96:	4291      	cmp	r1, r2
    3c98:	db06      	blt.n	3ca8 <_printf_float+0x170>
    3c9a:	6822      	ldr	r2, [r4, #0]
    3c9c:	6121      	str	r1, [r4, #16]
    3c9e:	07d2      	lsls	r2, r2, #31
    3ca0:	d509      	bpl.n	3cb6 <_printf_float+0x17e>
    3ca2:	3101      	adds	r1, #1
    3ca4:	6121      	str	r1, [r4, #16]
    3ca6:	e006      	b.n	3cb6 <_printf_float+0x17e>
    3ca8:	2301      	movs	r3, #1
    3caa:	2900      	cmp	r1, #0
    3cac:	dc01      	bgt.n	3cb2 <_printf_float+0x17a>
    3cae:	2302      	movs	r3, #2
    3cb0:	1a5b      	subs	r3, r3, r1
    3cb2:	18d3      	adds	r3, r2, r3
    3cb4:	6123      	str	r3, [r4, #16]
    3cb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3cb8:	2000      	movs	r0, #0
    3cba:	65a3      	str	r3, [r4, #88]	; 0x58
    3cbc:	9009      	str	r0, [sp, #36]	; 0x24
    3cbe:	466b      	mov	r3, sp
    3cc0:	333b      	adds	r3, #59	; 0x3b
    3cc2:	781b      	ldrb	r3, [r3, #0]
    3cc4:	2b00      	cmp	r3, #0
    3cc6:	d003      	beq.n	3cd0 <_printf_float+0x198>
    3cc8:	1c23      	adds	r3, r4, #0
    3cca:	222d      	movs	r2, #45	; 0x2d
    3ccc:	3343      	adds	r3, #67	; 0x43
    3cce:	701a      	strb	r2, [r3, #0]
    3cd0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3cd2:	1c28      	adds	r0, r5, #0
    3cd4:	9100      	str	r1, [sp, #0]
    3cd6:	aa11      	add	r2, sp, #68	; 0x44
    3cd8:	1c21      	adds	r1, r4, #0
    3cda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3cdc:	f000 f958 	bl	3f90 <_printf_common>
    3ce0:	3001      	adds	r0, #1
    3ce2:	d102      	bne.n	3cea <_printf_float+0x1b2>
    3ce4:	2001      	movs	r0, #1
    3ce6:	4240      	negs	r0, r0
    3ce8:	e14c      	b.n	3f84 <_printf_float+0x44c>
    3cea:	6822      	ldr	r2, [r4, #0]
    3cec:	0553      	lsls	r3, r2, #21
    3cee:	d404      	bmi.n	3cfa <_printf_float+0x1c2>
    3cf0:	1c28      	adds	r0, r5, #0
    3cf2:	990a      	ldr	r1, [sp, #40]	; 0x28
    3cf4:	1c32      	adds	r2, r6, #0
    3cf6:	6923      	ldr	r3, [r4, #16]
    3cf8:	e067      	b.n	3dca <_printf_float+0x292>
    3cfa:	2f65      	cmp	r7, #101	; 0x65
    3cfc:	d800      	bhi.n	3d00 <_printf_float+0x1c8>
    3cfe:	e0e0      	b.n	3ec2 <_printf_float+0x38a>
    3d00:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3d02:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3d04:	4b57      	ldr	r3, [pc, #348]	; (3e64 <_printf_float+0x32c>)
    3d06:	4a56      	ldr	r2, [pc, #344]	; (3e60 <_printf_float+0x328>)
    3d08:	f002 f95c 	bl	5fc4 <__aeabi_dcmpeq>
    3d0c:	2800      	cmp	r0, #0
    3d0e:	d02b      	beq.n	3d68 <_printf_float+0x230>
    3d10:	1c28      	adds	r0, r5, #0
    3d12:	990a      	ldr	r1, [sp, #40]	; 0x28
    3d14:	4a58      	ldr	r2, [pc, #352]	; (3e78 <_printf_float+0x340>)
    3d16:	2301      	movs	r3, #1
    3d18:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3d1a:	47b0      	blx	r6
    3d1c:	3001      	adds	r0, #1
    3d1e:	d0e1      	beq.n	3ce4 <_printf_float+0x1ac>
    3d20:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    3d22:	9810      	ldr	r0, [sp, #64]	; 0x40
    3d24:	4287      	cmp	r7, r0
    3d26:	db07      	blt.n	3d38 <_printf_float+0x200>
    3d28:	6821      	ldr	r1, [r4, #0]
    3d2a:	07c9      	lsls	r1, r1, #31
    3d2c:	d404      	bmi.n	3d38 <_printf_float+0x200>
    3d2e:	6827      	ldr	r7, [r4, #0]
    3d30:	07bf      	lsls	r7, r7, #30
    3d32:	d500      	bpl.n	3d36 <_printf_float+0x1fe>
    3d34:	e10e      	b.n	3f54 <_printf_float+0x41c>
    3d36:	e113      	b.n	3f60 <_printf_float+0x428>
    3d38:	1c28      	adds	r0, r5, #0
    3d3a:	990a      	ldr	r1, [sp, #40]	; 0x28
    3d3c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3d3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3d40:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3d42:	47b0      	blx	r6
    3d44:	3001      	adds	r0, #1
    3d46:	d0cd      	beq.n	3ce4 <_printf_float+0x1ac>
    3d48:	2600      	movs	r6, #0
    3d4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3d4c:	3b01      	subs	r3, #1
    3d4e:	429e      	cmp	r6, r3
    3d50:	daed      	bge.n	3d2e <_printf_float+0x1f6>
    3d52:	1c22      	adds	r2, r4, #0
    3d54:	1c28      	adds	r0, r5, #0
    3d56:	990a      	ldr	r1, [sp, #40]	; 0x28
    3d58:	321a      	adds	r2, #26
    3d5a:	2301      	movs	r3, #1
    3d5c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3d5e:	47b8      	blx	r7
    3d60:	3001      	adds	r0, #1
    3d62:	d0bf      	beq.n	3ce4 <_printf_float+0x1ac>
    3d64:	3601      	adds	r6, #1
    3d66:	e7f0      	b.n	3d4a <_printf_float+0x212>
    3d68:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3d6a:	2800      	cmp	r0, #0
    3d6c:	dc30      	bgt.n	3dd0 <_printf_float+0x298>
    3d6e:	1c28      	adds	r0, r5, #0
    3d70:	990a      	ldr	r1, [sp, #40]	; 0x28
    3d72:	4a41      	ldr	r2, [pc, #260]	; (3e78 <_printf_float+0x340>)
    3d74:	2301      	movs	r3, #1
    3d76:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3d78:	47b8      	blx	r7
    3d7a:	3001      	adds	r0, #1
    3d7c:	d0b2      	beq.n	3ce4 <_printf_float+0x1ac>
    3d7e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3d80:	2800      	cmp	r0, #0
    3d82:	d105      	bne.n	3d90 <_printf_float+0x258>
    3d84:	9910      	ldr	r1, [sp, #64]	; 0x40
    3d86:	2900      	cmp	r1, #0
    3d88:	d102      	bne.n	3d90 <_printf_float+0x258>
    3d8a:	6822      	ldr	r2, [r4, #0]
    3d8c:	07d2      	lsls	r2, r2, #31
    3d8e:	d5ce      	bpl.n	3d2e <_printf_float+0x1f6>
    3d90:	1c28      	adds	r0, r5, #0
    3d92:	990a      	ldr	r1, [sp, #40]	; 0x28
    3d94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3d96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3d98:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3d9a:	47b8      	blx	r7
    3d9c:	3001      	adds	r0, #1
    3d9e:	d0a1      	beq.n	3ce4 <_printf_float+0x1ac>
    3da0:	2700      	movs	r7, #0
    3da2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3da4:	9709      	str	r7, [sp, #36]	; 0x24
    3da6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3da8:	4243      	negs	r3, r0
    3daa:	990a      	ldr	r1, [sp, #40]	; 0x28
    3dac:	1c28      	adds	r0, r5, #0
    3dae:	429f      	cmp	r7, r3
    3db0:	da09      	bge.n	3dc6 <_printf_float+0x28e>
    3db2:	1c22      	adds	r2, r4, #0
    3db4:	321a      	adds	r2, #26
    3db6:	2301      	movs	r3, #1
    3db8:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3dba:	47b8      	blx	r7
    3dbc:	3001      	adds	r0, #1
    3dbe:	d091      	beq.n	3ce4 <_printf_float+0x1ac>
    3dc0:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3dc2:	3701      	adds	r7, #1
    3dc4:	e7ed      	b.n	3da2 <_printf_float+0x26a>
    3dc6:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3dc8:	1c32      	adds	r2, r6, #0
    3dca:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3dcc:	47b0      	blx	r6
    3dce:	e0b5      	b.n	3f3c <_printf_float+0x404>
    3dd0:	9f10      	ldr	r7, [sp, #64]	; 0x40
    3dd2:	6da3      	ldr	r3, [r4, #88]	; 0x58
    3dd4:	9708      	str	r7, [sp, #32]
    3dd6:	429f      	cmp	r7, r3
    3dd8:	dd00      	ble.n	3ddc <_printf_float+0x2a4>
    3dda:	9308      	str	r3, [sp, #32]
    3ddc:	9f08      	ldr	r7, [sp, #32]
    3dde:	2f00      	cmp	r7, #0
    3de0:	dc01      	bgt.n	3de6 <_printf_float+0x2ae>
    3de2:	2700      	movs	r7, #0
    3de4:	e014      	b.n	3e10 <_printf_float+0x2d8>
    3de6:	1c28      	adds	r0, r5, #0
    3de8:	990a      	ldr	r1, [sp, #40]	; 0x28
    3dea:	1c32      	adds	r2, r6, #0
    3dec:	9b08      	ldr	r3, [sp, #32]
    3dee:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3df0:	47b8      	blx	r7
    3df2:	3001      	adds	r0, #1
    3df4:	d1f5      	bne.n	3de2 <_printf_float+0x2aa>
    3df6:	e775      	b.n	3ce4 <_printf_float+0x1ac>
    3df8:	1c22      	adds	r2, r4, #0
    3dfa:	1c28      	adds	r0, r5, #0
    3dfc:	990a      	ldr	r1, [sp, #40]	; 0x28
    3dfe:	321a      	adds	r2, #26
    3e00:	2301      	movs	r3, #1
    3e02:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3e04:	47b8      	blx	r7
    3e06:	3001      	adds	r0, #1
    3e08:	d100      	bne.n	3e0c <_printf_float+0x2d4>
    3e0a:	e76b      	b.n	3ce4 <_printf_float+0x1ac>
    3e0c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3e0e:	3701      	adds	r7, #1
    3e10:	9709      	str	r7, [sp, #36]	; 0x24
    3e12:	9f08      	ldr	r7, [sp, #32]
    3e14:	6da3      	ldr	r3, [r4, #88]	; 0x58
    3e16:	43fa      	mvns	r2, r7
    3e18:	17d2      	asrs	r2, r2, #31
    3e1a:	403a      	ands	r2, r7
    3e1c:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3e1e:	1a9a      	subs	r2, r3, r2
    3e20:	4297      	cmp	r7, r2
    3e22:	dbe9      	blt.n	3df8 <_printf_float+0x2c0>
    3e24:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3e26:	9910      	ldr	r1, [sp, #64]	; 0x40
    3e28:	18f3      	adds	r3, r6, r3
    3e2a:	9309      	str	r3, [sp, #36]	; 0x24
    3e2c:	4288      	cmp	r0, r1
    3e2e:	db0e      	blt.n	3e4e <_printf_float+0x316>
    3e30:	6822      	ldr	r2, [r4, #0]
    3e32:	07d2      	lsls	r2, r2, #31
    3e34:	d40b      	bmi.n	3e4e <_printf_float+0x316>
    3e36:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3e38:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    3e3a:	18f6      	adds	r6, r6, r3
    3e3c:	1bdb      	subs	r3, r3, r7
    3e3e:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3e40:	1bf6      	subs	r6, r6, r7
    3e42:	429e      	cmp	r6, r3
    3e44:	dd00      	ble.n	3e48 <_printf_float+0x310>
    3e46:	1c1e      	adds	r6, r3, #0
    3e48:	2e00      	cmp	r6, #0
    3e4a:	dc17      	bgt.n	3e7c <_printf_float+0x344>
    3e4c:	e01f      	b.n	3e8e <_printf_float+0x356>
    3e4e:	1c28      	adds	r0, r5, #0
    3e50:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e52:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3e54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3e56:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3e58:	47b8      	blx	r7
    3e5a:	3001      	adds	r0, #1
    3e5c:	d1eb      	bne.n	3e36 <_printf_float+0x2fe>
    3e5e:	e741      	b.n	3ce4 <_printf_float+0x1ac>
	...
    3e68:	00008961 	.word	0x00008961
    3e6c:	00008965 	.word	0x00008965
    3e70:	00008969 	.word	0x00008969
    3e74:	0000896d 	.word	0x0000896d
    3e78:	00008971 	.word	0x00008971
    3e7c:	1c28      	adds	r0, r5, #0
    3e7e:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e80:	9a09      	ldr	r2, [sp, #36]	; 0x24
    3e82:	1c33      	adds	r3, r6, #0
    3e84:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3e86:	47b8      	blx	r7
    3e88:	3001      	adds	r0, #1
    3e8a:	d100      	bne.n	3e8e <_printf_float+0x356>
    3e8c:	e72a      	b.n	3ce4 <_printf_float+0x1ac>
    3e8e:	2700      	movs	r7, #0
    3e90:	e00b      	b.n	3eaa <_printf_float+0x372>
    3e92:	1c22      	adds	r2, r4, #0
    3e94:	1c28      	adds	r0, r5, #0
    3e96:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e98:	321a      	adds	r2, #26
    3e9a:	2301      	movs	r3, #1
    3e9c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3e9e:	47b8      	blx	r7
    3ea0:	3001      	adds	r0, #1
    3ea2:	d100      	bne.n	3ea6 <_printf_float+0x36e>
    3ea4:	e71e      	b.n	3ce4 <_printf_float+0x1ac>
    3ea6:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3ea8:	3701      	adds	r7, #1
    3eaa:	9709      	str	r7, [sp, #36]	; 0x24
    3eac:	9810      	ldr	r0, [sp, #64]	; 0x40
    3eae:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3eb0:	43f3      	mvns	r3, r6
    3eb2:	17db      	asrs	r3, r3, #31
    3eb4:	9f09      	ldr	r7, [sp, #36]	; 0x24
    3eb6:	1a42      	subs	r2, r0, r1
    3eb8:	4033      	ands	r3, r6
    3eba:	1ad3      	subs	r3, r2, r3
    3ebc:	429f      	cmp	r7, r3
    3ebe:	dbe8      	blt.n	3e92 <_printf_float+0x35a>
    3ec0:	e735      	b.n	3d2e <_printf_float+0x1f6>
    3ec2:	9810      	ldr	r0, [sp, #64]	; 0x40
    3ec4:	2801      	cmp	r0, #1
    3ec6:	dc02      	bgt.n	3ece <_printf_float+0x396>
    3ec8:	2301      	movs	r3, #1
    3eca:	421a      	tst	r2, r3
    3ecc:	d03a      	beq.n	3f44 <_printf_float+0x40c>
    3ece:	1c28      	adds	r0, r5, #0
    3ed0:	990a      	ldr	r1, [sp, #40]	; 0x28
    3ed2:	1c32      	adds	r2, r6, #0
    3ed4:	2301      	movs	r3, #1
    3ed6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3ed8:	47b8      	blx	r7
    3eda:	3001      	adds	r0, #1
    3edc:	d100      	bne.n	3ee0 <_printf_float+0x3a8>
    3ede:	e701      	b.n	3ce4 <_printf_float+0x1ac>
    3ee0:	1c28      	adds	r0, r5, #0
    3ee2:	990a      	ldr	r1, [sp, #40]	; 0x28
    3ee4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    3ee6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    3ee8:	47b8      	blx	r7
    3eea:	3001      	adds	r0, #1
    3eec:	d100      	bne.n	3ef0 <_printf_float+0x3b8>
    3eee:	e6f9      	b.n	3ce4 <_printf_float+0x1ac>
    3ef0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    3ef2:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
    3ef4:	4b25      	ldr	r3, [pc, #148]	; (3f8c <_printf_float+0x454>)
    3ef6:	4a24      	ldr	r2, [pc, #144]	; (3f88 <_printf_float+0x450>)
    3ef8:	f002 f864 	bl	5fc4 <__aeabi_dcmpeq>
    3efc:	2800      	cmp	r0, #0
    3efe:	d001      	beq.n	3f04 <_printf_float+0x3cc>
    3f00:	2600      	movs	r6, #0
    3f02:	e010      	b.n	3f26 <_printf_float+0x3ee>
    3f04:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3f06:	1c72      	adds	r2, r6, #1
    3f08:	3b01      	subs	r3, #1
    3f0a:	1c28      	adds	r0, r5, #0
    3f0c:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f0e:	e01c      	b.n	3f4a <_printf_float+0x412>
    3f10:	1c22      	adds	r2, r4, #0
    3f12:	1c28      	adds	r0, r5, #0
    3f14:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f16:	321a      	adds	r2, #26
    3f18:	2301      	movs	r3, #1
    3f1a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f1c:	47b8      	blx	r7
    3f1e:	3001      	adds	r0, #1
    3f20:	d100      	bne.n	3f24 <_printf_float+0x3ec>
    3f22:	e6df      	b.n	3ce4 <_printf_float+0x1ac>
    3f24:	3601      	adds	r6, #1
    3f26:	9b10      	ldr	r3, [sp, #64]	; 0x40
    3f28:	3b01      	subs	r3, #1
    3f2a:	429e      	cmp	r6, r3
    3f2c:	dbf0      	blt.n	3f10 <_printf_float+0x3d8>
    3f2e:	1c22      	adds	r2, r4, #0
    3f30:	1c28      	adds	r0, r5, #0
    3f32:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f34:	3250      	adds	r2, #80	; 0x50
    3f36:	9b09      	ldr	r3, [sp, #36]	; 0x24
    3f38:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f3a:	47b8      	blx	r7
    3f3c:	3001      	adds	r0, #1
    3f3e:	d000      	beq.n	3f42 <_printf_float+0x40a>
    3f40:	e6f5      	b.n	3d2e <_printf_float+0x1f6>
    3f42:	e6cf      	b.n	3ce4 <_printf_float+0x1ac>
    3f44:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f46:	1c28      	adds	r0, r5, #0
    3f48:	1c32      	adds	r2, r6, #0
    3f4a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    3f4c:	47b0      	blx	r6
    3f4e:	3001      	adds	r0, #1
    3f50:	d1ed      	bne.n	3f2e <_printf_float+0x3f6>
    3f52:	e6c7      	b.n	3ce4 <_printf_float+0x1ac>
    3f54:	2600      	movs	r6, #0
    3f56:	68e0      	ldr	r0, [r4, #12]
    3f58:	9911      	ldr	r1, [sp, #68]	; 0x44
    3f5a:	1a43      	subs	r3, r0, r1
    3f5c:	429e      	cmp	r6, r3
    3f5e:	db05      	blt.n	3f6c <_printf_float+0x434>
    3f60:	9b11      	ldr	r3, [sp, #68]	; 0x44
    3f62:	68e0      	ldr	r0, [r4, #12]
    3f64:	4298      	cmp	r0, r3
    3f66:	da0d      	bge.n	3f84 <_printf_float+0x44c>
    3f68:	1c18      	adds	r0, r3, #0
    3f6a:	e00b      	b.n	3f84 <_printf_float+0x44c>
    3f6c:	1c22      	adds	r2, r4, #0
    3f6e:	1c28      	adds	r0, r5, #0
    3f70:	990a      	ldr	r1, [sp, #40]	; 0x28
    3f72:	3219      	adds	r2, #25
    3f74:	2301      	movs	r3, #1
    3f76:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    3f78:	47b8      	blx	r7
    3f7a:	3001      	adds	r0, #1
    3f7c:	d100      	bne.n	3f80 <_printf_float+0x448>
    3f7e:	e6b1      	b.n	3ce4 <_printf_float+0x1ac>
    3f80:	3601      	adds	r6, #1
    3f82:	e7e8      	b.n	3f56 <_printf_float+0x41e>
    3f84:	b013      	add	sp, #76	; 0x4c
    3f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00003f90 <_printf_common>:
    3f90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3f92:	1c15      	adds	r5, r2, #0
    3f94:	9301      	str	r3, [sp, #4]
    3f96:	690a      	ldr	r2, [r1, #16]
    3f98:	688b      	ldr	r3, [r1, #8]
    3f9a:	1c06      	adds	r6, r0, #0
    3f9c:	1c0c      	adds	r4, r1, #0
    3f9e:	4293      	cmp	r3, r2
    3fa0:	da00      	bge.n	3fa4 <_printf_common+0x14>
    3fa2:	1c13      	adds	r3, r2, #0
    3fa4:	1c22      	adds	r2, r4, #0
    3fa6:	602b      	str	r3, [r5, #0]
    3fa8:	3243      	adds	r2, #67	; 0x43
    3faa:	7812      	ldrb	r2, [r2, #0]
    3fac:	2a00      	cmp	r2, #0
    3fae:	d001      	beq.n	3fb4 <_printf_common+0x24>
    3fb0:	3301      	adds	r3, #1
    3fb2:	602b      	str	r3, [r5, #0]
    3fb4:	6820      	ldr	r0, [r4, #0]
    3fb6:	0680      	lsls	r0, r0, #26
    3fb8:	d502      	bpl.n	3fc0 <_printf_common+0x30>
    3fba:	682b      	ldr	r3, [r5, #0]
    3fbc:	3302      	adds	r3, #2
    3fbe:	602b      	str	r3, [r5, #0]
    3fc0:	6821      	ldr	r1, [r4, #0]
    3fc2:	2706      	movs	r7, #6
    3fc4:	400f      	ands	r7, r1
    3fc6:	d01f      	beq.n	4008 <_printf_common+0x78>
    3fc8:	1c23      	adds	r3, r4, #0
    3fca:	3343      	adds	r3, #67	; 0x43
    3fcc:	781b      	ldrb	r3, [r3, #0]
    3fce:	1e5a      	subs	r2, r3, #1
    3fd0:	4193      	sbcs	r3, r2
    3fd2:	6822      	ldr	r2, [r4, #0]
    3fd4:	0692      	lsls	r2, r2, #26
    3fd6:	d51f      	bpl.n	4018 <_printf_common+0x88>
    3fd8:	18e1      	adds	r1, r4, r3
    3fda:	3140      	adds	r1, #64	; 0x40
    3fdc:	2030      	movs	r0, #48	; 0x30
    3fde:	70c8      	strb	r0, [r1, #3]
    3fe0:	1c21      	adds	r1, r4, #0
    3fe2:	1c5a      	adds	r2, r3, #1
    3fe4:	3145      	adds	r1, #69	; 0x45
    3fe6:	7809      	ldrb	r1, [r1, #0]
    3fe8:	18a2      	adds	r2, r4, r2
    3fea:	3240      	adds	r2, #64	; 0x40
    3fec:	3302      	adds	r3, #2
    3fee:	70d1      	strb	r1, [r2, #3]
    3ff0:	e012      	b.n	4018 <_printf_common+0x88>
    3ff2:	1c22      	adds	r2, r4, #0
    3ff4:	1c30      	adds	r0, r6, #0
    3ff6:	9901      	ldr	r1, [sp, #4]
    3ff8:	3219      	adds	r2, #25
    3ffa:	2301      	movs	r3, #1
    3ffc:	9f08      	ldr	r7, [sp, #32]
    3ffe:	47b8      	blx	r7
    4000:	3001      	adds	r0, #1
    4002:	d011      	beq.n	4028 <_printf_common+0x98>
    4004:	9f00      	ldr	r7, [sp, #0]
    4006:	3701      	adds	r7, #1
    4008:	9700      	str	r7, [sp, #0]
    400a:	68e0      	ldr	r0, [r4, #12]
    400c:	6829      	ldr	r1, [r5, #0]
    400e:	9f00      	ldr	r7, [sp, #0]
    4010:	1a43      	subs	r3, r0, r1
    4012:	429f      	cmp	r7, r3
    4014:	dbed      	blt.n	3ff2 <_printf_common+0x62>
    4016:	e7d7      	b.n	3fc8 <_printf_common+0x38>
    4018:	1c22      	adds	r2, r4, #0
    401a:	1c30      	adds	r0, r6, #0
    401c:	9901      	ldr	r1, [sp, #4]
    401e:	3243      	adds	r2, #67	; 0x43
    4020:	9f08      	ldr	r7, [sp, #32]
    4022:	47b8      	blx	r7
    4024:	3001      	adds	r0, #1
    4026:	d102      	bne.n	402e <_printf_common+0x9e>
    4028:	2001      	movs	r0, #1
    402a:	4240      	negs	r0, r0
    402c:	e023      	b.n	4076 <_printf_common+0xe6>
    402e:	6820      	ldr	r0, [r4, #0]
    4030:	2106      	movs	r1, #6
    4032:	682b      	ldr	r3, [r5, #0]
    4034:	68e2      	ldr	r2, [r4, #12]
    4036:	4001      	ands	r1, r0
    4038:	2500      	movs	r5, #0
    403a:	2904      	cmp	r1, #4
    403c:	d103      	bne.n	4046 <_printf_common+0xb6>
    403e:	1ad5      	subs	r5, r2, r3
    4040:	43eb      	mvns	r3, r5
    4042:	17db      	asrs	r3, r3, #31
    4044:	401d      	ands	r5, r3
    4046:	68a2      	ldr	r2, [r4, #8]
    4048:	6923      	ldr	r3, [r4, #16]
    404a:	429a      	cmp	r2, r3
    404c:	dd01      	ble.n	4052 <_printf_common+0xc2>
    404e:	1ad3      	subs	r3, r2, r3
    4050:	18ed      	adds	r5, r5, r3
    4052:	2700      	movs	r7, #0
    4054:	9700      	str	r7, [sp, #0]
    4056:	9f00      	ldr	r7, [sp, #0]
    4058:	42af      	cmp	r7, r5
    405a:	da0b      	bge.n	4074 <_printf_common+0xe4>
    405c:	1c22      	adds	r2, r4, #0
    405e:	1c30      	adds	r0, r6, #0
    4060:	9901      	ldr	r1, [sp, #4]
    4062:	321a      	adds	r2, #26
    4064:	2301      	movs	r3, #1
    4066:	9f08      	ldr	r7, [sp, #32]
    4068:	47b8      	blx	r7
    406a:	3001      	adds	r0, #1
    406c:	d0dc      	beq.n	4028 <_printf_common+0x98>
    406e:	9f00      	ldr	r7, [sp, #0]
    4070:	3701      	adds	r7, #1
    4072:	e7ef      	b.n	4054 <_printf_common+0xc4>
    4074:	2000      	movs	r0, #0
    4076:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00004078 <_printf_i>:
    4078:	b5f0      	push	{r4, r5, r6, r7, lr}
    407a:	1c0d      	adds	r5, r1, #0
    407c:	b08b      	sub	sp, #44	; 0x2c
    407e:	3543      	adds	r5, #67	; 0x43
    4080:	9206      	str	r2, [sp, #24]
    4082:	9005      	str	r0, [sp, #20]
    4084:	9307      	str	r3, [sp, #28]
    4086:	9504      	str	r5, [sp, #16]
    4088:	7e0b      	ldrb	r3, [r1, #24]
    408a:	1c0c      	adds	r4, r1, #0
    408c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    408e:	2b6e      	cmp	r3, #110	; 0x6e
    4090:	d100      	bne.n	4094 <_printf_i+0x1c>
    4092:	e0a7      	b.n	41e4 <_printf_i+0x16c>
    4094:	d811      	bhi.n	40ba <_printf_i+0x42>
    4096:	2b63      	cmp	r3, #99	; 0x63
    4098:	d022      	beq.n	40e0 <_printf_i+0x68>
    409a:	d809      	bhi.n	40b0 <_printf_i+0x38>
    409c:	2b00      	cmp	r3, #0
    409e:	d100      	bne.n	40a2 <_printf_i+0x2a>
    40a0:	e0b0      	b.n	4204 <_printf_i+0x18c>
    40a2:	2b58      	cmp	r3, #88	; 0x58
    40a4:	d000      	beq.n	40a8 <_printf_i+0x30>
    40a6:	e0c0      	b.n	422a <_printf_i+0x1b2>
    40a8:	3145      	adds	r1, #69	; 0x45
    40aa:	700b      	strb	r3, [r1, #0]
    40ac:	4d7b      	ldr	r5, [pc, #492]	; (429c <_printf_i+0x224>)
    40ae:	e04e      	b.n	414e <_printf_i+0xd6>
    40b0:	2b64      	cmp	r3, #100	; 0x64
    40b2:	d01c      	beq.n	40ee <_printf_i+0x76>
    40b4:	2b69      	cmp	r3, #105	; 0x69
    40b6:	d01a      	beq.n	40ee <_printf_i+0x76>
    40b8:	e0b7      	b.n	422a <_printf_i+0x1b2>
    40ba:	2b73      	cmp	r3, #115	; 0x73
    40bc:	d100      	bne.n	40c0 <_printf_i+0x48>
    40be:	e0a5      	b.n	420c <_printf_i+0x194>
    40c0:	d809      	bhi.n	40d6 <_printf_i+0x5e>
    40c2:	2b6f      	cmp	r3, #111	; 0x6f
    40c4:	d029      	beq.n	411a <_printf_i+0xa2>
    40c6:	2b70      	cmp	r3, #112	; 0x70
    40c8:	d000      	beq.n	40cc <_printf_i+0x54>
    40ca:	e0ae      	b.n	422a <_printf_i+0x1b2>
    40cc:	680e      	ldr	r6, [r1, #0]
    40ce:	2320      	movs	r3, #32
    40d0:	4333      	orrs	r3, r6
    40d2:	600b      	str	r3, [r1, #0]
    40d4:	e036      	b.n	4144 <_printf_i+0xcc>
    40d6:	2b75      	cmp	r3, #117	; 0x75
    40d8:	d01f      	beq.n	411a <_printf_i+0xa2>
    40da:	2b78      	cmp	r3, #120	; 0x78
    40dc:	d032      	beq.n	4144 <_printf_i+0xcc>
    40de:	e0a4      	b.n	422a <_printf_i+0x1b2>
    40e0:	6813      	ldr	r3, [r2, #0]
    40e2:	1c0d      	adds	r5, r1, #0
    40e4:	1d19      	adds	r1, r3, #4
    40e6:	3542      	adds	r5, #66	; 0x42
    40e8:	6011      	str	r1, [r2, #0]
    40ea:	681b      	ldr	r3, [r3, #0]
    40ec:	e09f      	b.n	422e <_printf_i+0x1b6>
    40ee:	6821      	ldr	r1, [r4, #0]
    40f0:	6813      	ldr	r3, [r2, #0]
    40f2:	060e      	lsls	r6, r1, #24
    40f4:	d503      	bpl.n	40fe <_printf_i+0x86>
    40f6:	1d19      	adds	r1, r3, #4
    40f8:	6011      	str	r1, [r2, #0]
    40fa:	681e      	ldr	r6, [r3, #0]
    40fc:	e005      	b.n	410a <_printf_i+0x92>
    40fe:	0648      	lsls	r0, r1, #25
    4100:	d5f9      	bpl.n	40f6 <_printf_i+0x7e>
    4102:	1d19      	adds	r1, r3, #4
    4104:	6011      	str	r1, [r2, #0]
    4106:	2100      	movs	r1, #0
    4108:	5e5e      	ldrsh	r6, [r3, r1]
    410a:	4b64      	ldr	r3, [pc, #400]	; (429c <_printf_i+0x224>)
    410c:	2e00      	cmp	r6, #0
    410e:	da3b      	bge.n	4188 <_printf_i+0x110>
    4110:	9d04      	ldr	r5, [sp, #16]
    4112:	222d      	movs	r2, #45	; 0x2d
    4114:	4276      	negs	r6, r6
    4116:	702a      	strb	r2, [r5, #0]
    4118:	e036      	b.n	4188 <_printf_i+0x110>
    411a:	6821      	ldr	r1, [r4, #0]
    411c:	6813      	ldr	r3, [r2, #0]
    411e:	060e      	lsls	r6, r1, #24
    4120:	d503      	bpl.n	412a <_printf_i+0xb2>
    4122:	1d19      	adds	r1, r3, #4
    4124:	6011      	str	r1, [r2, #0]
    4126:	681e      	ldr	r6, [r3, #0]
    4128:	e004      	b.n	4134 <_printf_i+0xbc>
    412a:	0648      	lsls	r0, r1, #25
    412c:	d5f9      	bpl.n	4122 <_printf_i+0xaa>
    412e:	1d19      	adds	r1, r3, #4
    4130:	881e      	ldrh	r6, [r3, #0]
    4132:	6011      	str	r1, [r2, #0]
    4134:	4b59      	ldr	r3, [pc, #356]	; (429c <_printf_i+0x224>)
    4136:	7e22      	ldrb	r2, [r4, #24]
    4138:	9303      	str	r3, [sp, #12]
    413a:	2708      	movs	r7, #8
    413c:	2a6f      	cmp	r2, #111	; 0x6f
    413e:	d01e      	beq.n	417e <_printf_i+0x106>
    4140:	270a      	movs	r7, #10
    4142:	e01c      	b.n	417e <_printf_i+0x106>
    4144:	1c23      	adds	r3, r4, #0
    4146:	2178      	movs	r1, #120	; 0x78
    4148:	3345      	adds	r3, #69	; 0x45
    414a:	4d55      	ldr	r5, [pc, #340]	; (42a0 <_printf_i+0x228>)
    414c:	7019      	strb	r1, [r3, #0]
    414e:	6811      	ldr	r1, [r2, #0]
    4150:	6823      	ldr	r3, [r4, #0]
    4152:	1d08      	adds	r0, r1, #4
    4154:	9503      	str	r5, [sp, #12]
    4156:	6010      	str	r0, [r2, #0]
    4158:	061e      	lsls	r6, r3, #24
    415a:	d501      	bpl.n	4160 <_printf_i+0xe8>
    415c:	680e      	ldr	r6, [r1, #0]
    415e:	e002      	b.n	4166 <_printf_i+0xee>
    4160:	0658      	lsls	r0, r3, #25
    4162:	d5fb      	bpl.n	415c <_printf_i+0xe4>
    4164:	880e      	ldrh	r6, [r1, #0]
    4166:	07d9      	lsls	r1, r3, #31
    4168:	d502      	bpl.n	4170 <_printf_i+0xf8>
    416a:	2220      	movs	r2, #32
    416c:	4313      	orrs	r3, r2
    416e:	6023      	str	r3, [r4, #0]
    4170:	2710      	movs	r7, #16
    4172:	2e00      	cmp	r6, #0
    4174:	d103      	bne.n	417e <_printf_i+0x106>
    4176:	6822      	ldr	r2, [r4, #0]
    4178:	2320      	movs	r3, #32
    417a:	439a      	bics	r2, r3
    417c:	6022      	str	r2, [r4, #0]
    417e:	1c23      	adds	r3, r4, #0
    4180:	2200      	movs	r2, #0
    4182:	3343      	adds	r3, #67	; 0x43
    4184:	701a      	strb	r2, [r3, #0]
    4186:	e001      	b.n	418c <_printf_i+0x114>
    4188:	9303      	str	r3, [sp, #12]
    418a:	270a      	movs	r7, #10
    418c:	6863      	ldr	r3, [r4, #4]
    418e:	60a3      	str	r3, [r4, #8]
    4190:	2b00      	cmp	r3, #0
    4192:	db03      	blt.n	419c <_printf_i+0x124>
    4194:	6825      	ldr	r5, [r4, #0]
    4196:	2204      	movs	r2, #4
    4198:	4395      	bics	r5, r2
    419a:	6025      	str	r5, [r4, #0]
    419c:	2e00      	cmp	r6, #0
    419e:	d102      	bne.n	41a6 <_printf_i+0x12e>
    41a0:	9d04      	ldr	r5, [sp, #16]
    41a2:	2b00      	cmp	r3, #0
    41a4:	d00e      	beq.n	41c4 <_printf_i+0x14c>
    41a6:	9d04      	ldr	r5, [sp, #16]
    41a8:	1c30      	adds	r0, r6, #0
    41aa:	1c39      	adds	r1, r7, #0
    41ac:	f001 fe8e 	bl	5ecc <__aeabi_uidivmod>
    41b0:	9803      	ldr	r0, [sp, #12]
    41b2:	3d01      	subs	r5, #1
    41b4:	5c43      	ldrb	r3, [r0, r1]
    41b6:	1c30      	adds	r0, r6, #0
    41b8:	702b      	strb	r3, [r5, #0]
    41ba:	1c39      	adds	r1, r7, #0
    41bc:	f001 fe42 	bl	5e44 <__aeabi_uidiv>
    41c0:	1e06      	subs	r6, r0, #0
    41c2:	d1f1      	bne.n	41a8 <_printf_i+0x130>
    41c4:	2f08      	cmp	r7, #8
    41c6:	d109      	bne.n	41dc <_printf_i+0x164>
    41c8:	6821      	ldr	r1, [r4, #0]
    41ca:	07c9      	lsls	r1, r1, #31
    41cc:	d506      	bpl.n	41dc <_printf_i+0x164>
    41ce:	6862      	ldr	r2, [r4, #4]
    41d0:	6923      	ldr	r3, [r4, #16]
    41d2:	429a      	cmp	r2, r3
    41d4:	dc02      	bgt.n	41dc <_printf_i+0x164>
    41d6:	3d01      	subs	r5, #1
    41d8:	2330      	movs	r3, #48	; 0x30
    41da:	702b      	strb	r3, [r5, #0]
    41dc:	9e04      	ldr	r6, [sp, #16]
    41de:	1b73      	subs	r3, r6, r5
    41e0:	6123      	str	r3, [r4, #16]
    41e2:	e02a      	b.n	423a <_printf_i+0x1c2>
    41e4:	6808      	ldr	r0, [r1, #0]
    41e6:	6813      	ldr	r3, [r2, #0]
    41e8:	6949      	ldr	r1, [r1, #20]
    41ea:	0605      	lsls	r5, r0, #24
    41ec:	d504      	bpl.n	41f8 <_printf_i+0x180>
    41ee:	1d18      	adds	r0, r3, #4
    41f0:	6010      	str	r0, [r2, #0]
    41f2:	681b      	ldr	r3, [r3, #0]
    41f4:	6019      	str	r1, [r3, #0]
    41f6:	e005      	b.n	4204 <_printf_i+0x18c>
    41f8:	0646      	lsls	r6, r0, #25
    41fa:	d5f8      	bpl.n	41ee <_printf_i+0x176>
    41fc:	1d18      	adds	r0, r3, #4
    41fe:	6010      	str	r0, [r2, #0]
    4200:	681b      	ldr	r3, [r3, #0]
    4202:	8019      	strh	r1, [r3, #0]
    4204:	2300      	movs	r3, #0
    4206:	6123      	str	r3, [r4, #16]
    4208:	9d04      	ldr	r5, [sp, #16]
    420a:	e016      	b.n	423a <_printf_i+0x1c2>
    420c:	6813      	ldr	r3, [r2, #0]
    420e:	1d19      	adds	r1, r3, #4
    4210:	6011      	str	r1, [r2, #0]
    4212:	681d      	ldr	r5, [r3, #0]
    4214:	1c28      	adds	r0, r5, #0
    4216:	f7ff f967 	bl	34e8 <strlen>
    421a:	6863      	ldr	r3, [r4, #4]
    421c:	6120      	str	r0, [r4, #16]
    421e:	4298      	cmp	r0, r3
    4220:	d900      	bls.n	4224 <_printf_i+0x1ac>
    4222:	6123      	str	r3, [r4, #16]
    4224:	6920      	ldr	r0, [r4, #16]
    4226:	6060      	str	r0, [r4, #4]
    4228:	e004      	b.n	4234 <_printf_i+0x1bc>
    422a:	1c25      	adds	r5, r4, #0
    422c:	3542      	adds	r5, #66	; 0x42
    422e:	702b      	strb	r3, [r5, #0]
    4230:	2301      	movs	r3, #1
    4232:	6123      	str	r3, [r4, #16]
    4234:	9e04      	ldr	r6, [sp, #16]
    4236:	2300      	movs	r3, #0
    4238:	7033      	strb	r3, [r6, #0]
    423a:	9e07      	ldr	r6, [sp, #28]
    423c:	9805      	ldr	r0, [sp, #20]
    423e:	9600      	str	r6, [sp, #0]
    4240:	1c21      	adds	r1, r4, #0
    4242:	aa09      	add	r2, sp, #36	; 0x24
    4244:	9b06      	ldr	r3, [sp, #24]
    4246:	f7ff fea3 	bl	3f90 <_printf_common>
    424a:	3001      	adds	r0, #1
    424c:	d102      	bne.n	4254 <_printf_i+0x1dc>
    424e:	2001      	movs	r0, #1
    4250:	4240      	negs	r0, r0
    4252:	e021      	b.n	4298 <_printf_i+0x220>
    4254:	1c2a      	adds	r2, r5, #0
    4256:	9805      	ldr	r0, [sp, #20]
    4258:	9906      	ldr	r1, [sp, #24]
    425a:	6923      	ldr	r3, [r4, #16]
    425c:	9d07      	ldr	r5, [sp, #28]
    425e:	47a8      	blx	r5
    4260:	3001      	adds	r0, #1
    4262:	d0f4      	beq.n	424e <_printf_i+0x1d6>
    4264:	6826      	ldr	r6, [r4, #0]
    4266:	07b6      	lsls	r6, r6, #30
    4268:	d405      	bmi.n	4276 <_printf_i+0x1fe>
    426a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    426c:	68e0      	ldr	r0, [r4, #12]
    426e:	4298      	cmp	r0, r3
    4270:	da12      	bge.n	4298 <_printf_i+0x220>
    4272:	1c18      	adds	r0, r3, #0
    4274:	e010      	b.n	4298 <_printf_i+0x220>
    4276:	2500      	movs	r5, #0
    4278:	68e0      	ldr	r0, [r4, #12]
    427a:	9909      	ldr	r1, [sp, #36]	; 0x24
    427c:	1a43      	subs	r3, r0, r1
    427e:	429d      	cmp	r5, r3
    4280:	daf3      	bge.n	426a <_printf_i+0x1f2>
    4282:	1c22      	adds	r2, r4, #0
    4284:	9805      	ldr	r0, [sp, #20]
    4286:	9906      	ldr	r1, [sp, #24]
    4288:	3219      	adds	r2, #25
    428a:	2301      	movs	r3, #1
    428c:	9e07      	ldr	r6, [sp, #28]
    428e:	47b0      	blx	r6
    4290:	3001      	adds	r0, #1
    4292:	d0dc      	beq.n	424e <_printf_i+0x1d6>
    4294:	3501      	adds	r5, #1
    4296:	e7ef      	b.n	4278 <_printf_i+0x200>
    4298:	b00b      	add	sp, #44	; 0x2c
    429a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    429c:	00008973 	.word	0x00008973
    42a0:	00008984 	.word	0x00008984

000042a4 <__swbuf_r>:
    42a4:	b570      	push	{r4, r5, r6, lr}
    42a6:	1c05      	adds	r5, r0, #0
    42a8:	1c0e      	adds	r6, r1, #0
    42aa:	1c14      	adds	r4, r2, #0
    42ac:	2800      	cmp	r0, #0
    42ae:	d004      	beq.n	42ba <__swbuf_r+0x16>
    42b0:	6982      	ldr	r2, [r0, #24]
    42b2:	2a00      	cmp	r2, #0
    42b4:	d101      	bne.n	42ba <__swbuf_r+0x16>
    42b6:	f001 f831 	bl	531c <__sinit>
    42ba:	4b23      	ldr	r3, [pc, #140]	; (4348 <__swbuf_r+0xa4>)
    42bc:	429c      	cmp	r4, r3
    42be:	d101      	bne.n	42c4 <__swbuf_r+0x20>
    42c0:	686c      	ldr	r4, [r5, #4]
    42c2:	e008      	b.n	42d6 <__swbuf_r+0x32>
    42c4:	4b21      	ldr	r3, [pc, #132]	; (434c <__swbuf_r+0xa8>)
    42c6:	429c      	cmp	r4, r3
    42c8:	d101      	bne.n	42ce <__swbuf_r+0x2a>
    42ca:	68ac      	ldr	r4, [r5, #8]
    42cc:	e003      	b.n	42d6 <__swbuf_r+0x32>
    42ce:	4b20      	ldr	r3, [pc, #128]	; (4350 <__swbuf_r+0xac>)
    42d0:	429c      	cmp	r4, r3
    42d2:	d100      	bne.n	42d6 <__swbuf_r+0x32>
    42d4:	68ec      	ldr	r4, [r5, #12]
    42d6:	69a3      	ldr	r3, [r4, #24]
    42d8:	60a3      	str	r3, [r4, #8]
    42da:	89a3      	ldrh	r3, [r4, #12]
    42dc:	071a      	lsls	r2, r3, #28
    42de:	d50a      	bpl.n	42f6 <__swbuf_r+0x52>
    42e0:	6923      	ldr	r3, [r4, #16]
    42e2:	2b00      	cmp	r3, #0
    42e4:	d007      	beq.n	42f6 <__swbuf_r+0x52>
    42e6:	6822      	ldr	r2, [r4, #0]
    42e8:	6923      	ldr	r3, [r4, #16]
    42ea:	b2f6      	uxtb	r6, r6
    42ec:	1ad0      	subs	r0, r2, r3
    42ee:	6962      	ldr	r2, [r4, #20]
    42f0:	4290      	cmp	r0, r2
    42f2:	db0f      	blt.n	4314 <__swbuf_r+0x70>
    42f4:	e008      	b.n	4308 <__swbuf_r+0x64>
    42f6:	1c28      	adds	r0, r5, #0
    42f8:	1c21      	adds	r1, r4, #0
    42fa:	f000 f82b 	bl	4354 <__swsetup_r>
    42fe:	2800      	cmp	r0, #0
    4300:	d0f1      	beq.n	42e6 <__swbuf_r+0x42>
    4302:	2001      	movs	r0, #1
    4304:	4240      	negs	r0, r0
    4306:	e01d      	b.n	4344 <__swbuf_r+0xa0>
    4308:	1c28      	adds	r0, r5, #0
    430a:	1c21      	adds	r1, r4, #0
    430c:	f000 ff86 	bl	521c <_fflush_r>
    4310:	2800      	cmp	r0, #0
    4312:	d1f6      	bne.n	4302 <__swbuf_r+0x5e>
    4314:	68a3      	ldr	r3, [r4, #8]
    4316:	3001      	adds	r0, #1
    4318:	3b01      	subs	r3, #1
    431a:	60a3      	str	r3, [r4, #8]
    431c:	6823      	ldr	r3, [r4, #0]
    431e:	1c5a      	adds	r2, r3, #1
    4320:	6022      	str	r2, [r4, #0]
    4322:	701e      	strb	r6, [r3, #0]
    4324:	6963      	ldr	r3, [r4, #20]
    4326:	4298      	cmp	r0, r3
    4328:	d005      	beq.n	4336 <__swbuf_r+0x92>
    432a:	89a3      	ldrh	r3, [r4, #12]
    432c:	1c30      	adds	r0, r6, #0
    432e:	07da      	lsls	r2, r3, #31
    4330:	d508      	bpl.n	4344 <__swbuf_r+0xa0>
    4332:	2e0a      	cmp	r6, #10
    4334:	d106      	bne.n	4344 <__swbuf_r+0xa0>
    4336:	1c28      	adds	r0, r5, #0
    4338:	1c21      	adds	r1, r4, #0
    433a:	f000 ff6f 	bl	521c <_fflush_r>
    433e:	2800      	cmp	r0, #0
    4340:	d1df      	bne.n	4302 <__swbuf_r+0x5e>
    4342:	1c30      	adds	r0, r6, #0
    4344:	bd70      	pop	{r4, r5, r6, pc}
    4346:	46c0      	nop			; (mov r8, r8)
    4348:	000089a4 	.word	0x000089a4
    434c:	000089c4 	.word	0x000089c4
    4350:	000089e4 	.word	0x000089e4

00004354 <__swsetup_r>:
    4354:	4b34      	ldr	r3, [pc, #208]	; (4428 <__swsetup_r+0xd4>)
    4356:	b570      	push	{r4, r5, r6, lr}
    4358:	681d      	ldr	r5, [r3, #0]
    435a:	1c06      	adds	r6, r0, #0
    435c:	1c0c      	adds	r4, r1, #0
    435e:	2d00      	cmp	r5, #0
    4360:	d005      	beq.n	436e <__swsetup_r+0x1a>
    4362:	69a9      	ldr	r1, [r5, #24]
    4364:	2900      	cmp	r1, #0
    4366:	d102      	bne.n	436e <__swsetup_r+0x1a>
    4368:	1c28      	adds	r0, r5, #0
    436a:	f000 ffd7 	bl	531c <__sinit>
    436e:	4b2f      	ldr	r3, [pc, #188]	; (442c <__swsetup_r+0xd8>)
    4370:	429c      	cmp	r4, r3
    4372:	d101      	bne.n	4378 <__swsetup_r+0x24>
    4374:	686c      	ldr	r4, [r5, #4]
    4376:	e008      	b.n	438a <__swsetup_r+0x36>
    4378:	4b2d      	ldr	r3, [pc, #180]	; (4430 <__swsetup_r+0xdc>)
    437a:	429c      	cmp	r4, r3
    437c:	d101      	bne.n	4382 <__swsetup_r+0x2e>
    437e:	68ac      	ldr	r4, [r5, #8]
    4380:	e003      	b.n	438a <__swsetup_r+0x36>
    4382:	4b2c      	ldr	r3, [pc, #176]	; (4434 <__swsetup_r+0xe0>)
    4384:	429c      	cmp	r4, r3
    4386:	d100      	bne.n	438a <__swsetup_r+0x36>
    4388:	68ec      	ldr	r4, [r5, #12]
    438a:	89a2      	ldrh	r2, [r4, #12]
    438c:	b293      	uxth	r3, r2
    438e:	0719      	lsls	r1, r3, #28
    4390:	d421      	bmi.n	43d6 <__swsetup_r+0x82>
    4392:	06d9      	lsls	r1, r3, #27
    4394:	d405      	bmi.n	43a2 <__swsetup_r+0x4e>
    4396:	2309      	movs	r3, #9
    4398:	6033      	str	r3, [r6, #0]
    439a:	2340      	movs	r3, #64	; 0x40
    439c:	431a      	orrs	r2, r3
    439e:	81a2      	strh	r2, [r4, #12]
    43a0:	e03f      	b.n	4422 <__swsetup_r+0xce>
    43a2:	075a      	lsls	r2, r3, #29
    43a4:	d513      	bpl.n	43ce <__swsetup_r+0x7a>
    43a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    43a8:	2900      	cmp	r1, #0
    43aa:	d008      	beq.n	43be <__swsetup_r+0x6a>
    43ac:	1c23      	adds	r3, r4, #0
    43ae:	3344      	adds	r3, #68	; 0x44
    43b0:	4299      	cmp	r1, r3
    43b2:	d002      	beq.n	43ba <__swsetup_r+0x66>
    43b4:	1c30      	adds	r0, r6, #0
    43b6:	f001 fb9f 	bl	5af8 <_free_r>
    43ba:	2300      	movs	r3, #0
    43bc:	6363      	str	r3, [r4, #52]	; 0x34
    43be:	89a3      	ldrh	r3, [r4, #12]
    43c0:	2224      	movs	r2, #36	; 0x24
    43c2:	4393      	bics	r3, r2
    43c4:	81a3      	strh	r3, [r4, #12]
    43c6:	2300      	movs	r3, #0
    43c8:	6063      	str	r3, [r4, #4]
    43ca:	6923      	ldr	r3, [r4, #16]
    43cc:	6023      	str	r3, [r4, #0]
    43ce:	89a3      	ldrh	r3, [r4, #12]
    43d0:	2208      	movs	r2, #8
    43d2:	4313      	orrs	r3, r2
    43d4:	81a3      	strh	r3, [r4, #12]
    43d6:	6921      	ldr	r1, [r4, #16]
    43d8:	2900      	cmp	r1, #0
    43da:	d10b      	bne.n	43f4 <__swsetup_r+0xa0>
    43dc:	89a3      	ldrh	r3, [r4, #12]
    43de:	22a0      	movs	r2, #160	; 0xa0
    43e0:	0092      	lsls	r2, r2, #2
    43e2:	401a      	ands	r2, r3
    43e4:	2380      	movs	r3, #128	; 0x80
    43e6:	009b      	lsls	r3, r3, #2
    43e8:	429a      	cmp	r2, r3
    43ea:	d003      	beq.n	43f4 <__swsetup_r+0xa0>
    43ec:	1c30      	adds	r0, r6, #0
    43ee:	1c21      	adds	r1, r4, #0
    43f0:	f001 f808 	bl	5404 <__smakebuf_r>
    43f4:	89a3      	ldrh	r3, [r4, #12]
    43f6:	2201      	movs	r2, #1
    43f8:	401a      	ands	r2, r3
    43fa:	d005      	beq.n	4408 <__swsetup_r+0xb4>
    43fc:	6961      	ldr	r1, [r4, #20]
    43fe:	2200      	movs	r2, #0
    4400:	60a2      	str	r2, [r4, #8]
    4402:	424a      	negs	r2, r1
    4404:	61a2      	str	r2, [r4, #24]
    4406:	e003      	b.n	4410 <__swsetup_r+0xbc>
    4408:	0799      	lsls	r1, r3, #30
    440a:	d400      	bmi.n	440e <__swsetup_r+0xba>
    440c:	6962      	ldr	r2, [r4, #20]
    440e:	60a2      	str	r2, [r4, #8]
    4410:	6922      	ldr	r2, [r4, #16]
    4412:	2000      	movs	r0, #0
    4414:	4282      	cmp	r2, r0
    4416:	d106      	bne.n	4426 <__swsetup_r+0xd2>
    4418:	0619      	lsls	r1, r3, #24
    441a:	d504      	bpl.n	4426 <__swsetup_r+0xd2>
    441c:	2240      	movs	r2, #64	; 0x40
    441e:	4313      	orrs	r3, r2
    4420:	81a3      	strh	r3, [r4, #12]
    4422:	2001      	movs	r0, #1
    4424:	4240      	negs	r0, r0
    4426:	bd70      	pop	{r4, r5, r6, pc}
    4428:	20000070 	.word	0x20000070
    442c:	000089a4 	.word	0x000089a4
    4430:	000089c4 	.word	0x000089c4
    4434:	000089e4 	.word	0x000089e4

00004438 <quorem>:
    4438:	b5f0      	push	{r4, r5, r6, r7, lr}
    443a:	b089      	sub	sp, #36	; 0x24
    443c:	9106      	str	r1, [sp, #24]
    443e:	690b      	ldr	r3, [r1, #16]
    4440:	6901      	ldr	r1, [r0, #16]
    4442:	1c05      	adds	r5, r0, #0
    4444:	2600      	movs	r6, #0
    4446:	4299      	cmp	r1, r3
    4448:	db7f      	blt.n	454a <quorem+0x112>
    444a:	9c06      	ldr	r4, [sp, #24]
    444c:	1e5f      	subs	r7, r3, #1
    444e:	3414      	adds	r4, #20
    4450:	9404      	str	r4, [sp, #16]
    4452:	9904      	ldr	r1, [sp, #16]
    4454:	00bc      	lsls	r4, r7, #2
    4456:	1909      	adds	r1, r1, r4
    4458:	1c02      	adds	r2, r0, #0
    445a:	680b      	ldr	r3, [r1, #0]
    445c:	3214      	adds	r2, #20
    445e:	9105      	str	r1, [sp, #20]
    4460:	1914      	adds	r4, r2, r4
    4462:	1c19      	adds	r1, r3, #0
    4464:	3101      	adds	r1, #1
    4466:	6820      	ldr	r0, [r4, #0]
    4468:	9203      	str	r2, [sp, #12]
    446a:	f001 fceb 	bl	5e44 <__aeabi_uidiv>
    446e:	9002      	str	r0, [sp, #8]
    4470:	42b0      	cmp	r0, r6
    4472:	d038      	beq.n	44e6 <quorem+0xae>
    4474:	9904      	ldr	r1, [sp, #16]
    4476:	9b03      	ldr	r3, [sp, #12]
    4478:	468c      	mov	ip, r1
    447a:	9601      	str	r6, [sp, #4]
    447c:	9607      	str	r6, [sp, #28]
    447e:	4662      	mov	r2, ip
    4480:	3204      	adds	r2, #4
    4482:	4694      	mov	ip, r2
    4484:	3a04      	subs	r2, #4
    4486:	ca40      	ldmia	r2!, {r6}
    4488:	9902      	ldr	r1, [sp, #8]
    448a:	b2b0      	uxth	r0, r6
    448c:	4348      	muls	r0, r1
    448e:	0c31      	lsrs	r1, r6, #16
    4490:	9e02      	ldr	r6, [sp, #8]
    4492:	9a01      	ldr	r2, [sp, #4]
    4494:	4371      	muls	r1, r6
    4496:	1810      	adds	r0, r2, r0
    4498:	0c02      	lsrs	r2, r0, #16
    449a:	1851      	adds	r1, r2, r1
    449c:	0c0a      	lsrs	r2, r1, #16
    449e:	9201      	str	r2, [sp, #4]
    44a0:	681a      	ldr	r2, [r3, #0]
    44a2:	b280      	uxth	r0, r0
    44a4:	b296      	uxth	r6, r2
    44a6:	9a07      	ldr	r2, [sp, #28]
    44a8:	b289      	uxth	r1, r1
    44aa:	18b6      	adds	r6, r6, r2
    44ac:	1a30      	subs	r0, r6, r0
    44ae:	681e      	ldr	r6, [r3, #0]
    44b0:	0c32      	lsrs	r2, r6, #16
    44b2:	1a52      	subs	r2, r2, r1
    44b4:	1406      	asrs	r6, r0, #16
    44b6:	1992      	adds	r2, r2, r6
    44b8:	1411      	asrs	r1, r2, #16
    44ba:	b280      	uxth	r0, r0
    44bc:	0412      	lsls	r2, r2, #16
    44be:	9e05      	ldr	r6, [sp, #20]
    44c0:	4310      	orrs	r0, r2
    44c2:	9107      	str	r1, [sp, #28]
    44c4:	c301      	stmia	r3!, {r0}
    44c6:	4566      	cmp	r6, ip
    44c8:	d2d9      	bcs.n	447e <quorem+0x46>
    44ca:	6821      	ldr	r1, [r4, #0]
    44cc:	2900      	cmp	r1, #0
    44ce:	d10a      	bne.n	44e6 <quorem+0xae>
    44d0:	9e03      	ldr	r6, [sp, #12]
    44d2:	3c04      	subs	r4, #4
    44d4:	42b4      	cmp	r4, r6
    44d6:	d801      	bhi.n	44dc <quorem+0xa4>
    44d8:	612f      	str	r7, [r5, #16]
    44da:	e004      	b.n	44e6 <quorem+0xae>
    44dc:	6821      	ldr	r1, [r4, #0]
    44de:	2900      	cmp	r1, #0
    44e0:	d1fa      	bne.n	44d8 <quorem+0xa0>
    44e2:	3f01      	subs	r7, #1
    44e4:	e7f4      	b.n	44d0 <quorem+0x98>
    44e6:	1c28      	adds	r0, r5, #0
    44e8:	9906      	ldr	r1, [sp, #24]
    44ea:	f001 fa1d 	bl	5928 <__mcmp>
    44ee:	2800      	cmp	r0, #0
    44f0:	db2a      	blt.n	4548 <quorem+0x110>
    44f2:	9c02      	ldr	r4, [sp, #8]
    44f4:	9a03      	ldr	r2, [sp, #12]
    44f6:	3401      	adds	r4, #1
    44f8:	9b04      	ldr	r3, [sp, #16]
    44fa:	9402      	str	r4, [sp, #8]
    44fc:	2400      	movs	r4, #0
    44fe:	6811      	ldr	r1, [r2, #0]
    4500:	cb40      	ldmia	r3!, {r6}
    4502:	b288      	uxth	r0, r1
    4504:	1900      	adds	r0, r0, r4
    4506:	6814      	ldr	r4, [r2, #0]
    4508:	b2b1      	uxth	r1, r6
    450a:	1a40      	subs	r0, r0, r1
    450c:	0c36      	lsrs	r6, r6, #16
    450e:	0c21      	lsrs	r1, r4, #16
    4510:	1b89      	subs	r1, r1, r6
    4512:	1404      	asrs	r4, r0, #16
    4514:	1909      	adds	r1, r1, r4
    4516:	140c      	asrs	r4, r1, #16
    4518:	b280      	uxth	r0, r0
    451a:	0409      	lsls	r1, r1, #16
    451c:	9e05      	ldr	r6, [sp, #20]
    451e:	4301      	orrs	r1, r0
    4520:	c202      	stmia	r2!, {r1}
    4522:	429e      	cmp	r6, r3
    4524:	d2eb      	bcs.n	44fe <quorem+0xc6>
    4526:	9c03      	ldr	r4, [sp, #12]
    4528:	00bb      	lsls	r3, r7, #2
    452a:	18e3      	adds	r3, r4, r3
    452c:	681e      	ldr	r6, [r3, #0]
    452e:	2e00      	cmp	r6, #0
    4530:	d10a      	bne.n	4548 <quorem+0x110>
    4532:	9c03      	ldr	r4, [sp, #12]
    4534:	3b04      	subs	r3, #4
    4536:	42a3      	cmp	r3, r4
    4538:	d801      	bhi.n	453e <quorem+0x106>
    453a:	612f      	str	r7, [r5, #16]
    453c:	e004      	b.n	4548 <quorem+0x110>
    453e:	681e      	ldr	r6, [r3, #0]
    4540:	2e00      	cmp	r6, #0
    4542:	d1fa      	bne.n	453a <quorem+0x102>
    4544:	3f01      	subs	r7, #1
    4546:	e7f4      	b.n	4532 <quorem+0xfa>
    4548:	9e02      	ldr	r6, [sp, #8]
    454a:	1c30      	adds	r0, r6, #0
    454c:	b009      	add	sp, #36	; 0x24
    454e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004550 <_dtoa_r>:
    4550:	b5f0      	push	{r4, r5, r6, r7, lr}
    4552:	6a44      	ldr	r4, [r0, #36]	; 0x24
    4554:	b09b      	sub	sp, #108	; 0x6c
    4556:	9007      	str	r0, [sp, #28]
    4558:	9d23      	ldr	r5, [sp, #140]	; 0x8c
    455a:	9204      	str	r2, [sp, #16]
    455c:	9305      	str	r3, [sp, #20]
    455e:	2c00      	cmp	r4, #0
    4560:	d108      	bne.n	4574 <_dtoa_r+0x24>
    4562:	2010      	movs	r0, #16
    4564:	f000 ff9e 	bl	54a4 <malloc>
    4568:	9907      	ldr	r1, [sp, #28]
    456a:	6248      	str	r0, [r1, #36]	; 0x24
    456c:	6044      	str	r4, [r0, #4]
    456e:	6084      	str	r4, [r0, #8]
    4570:	6004      	str	r4, [r0, #0]
    4572:	60c4      	str	r4, [r0, #12]
    4574:	9c07      	ldr	r4, [sp, #28]
    4576:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4578:	6819      	ldr	r1, [r3, #0]
    457a:	2900      	cmp	r1, #0
    457c:	d00a      	beq.n	4594 <_dtoa_r+0x44>
    457e:	685b      	ldr	r3, [r3, #4]
    4580:	2201      	movs	r2, #1
    4582:	409a      	lsls	r2, r3
    4584:	604b      	str	r3, [r1, #4]
    4586:	608a      	str	r2, [r1, #8]
    4588:	1c20      	adds	r0, r4, #0
    458a:	f000 fff1 	bl	5570 <_Bfree>
    458e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4590:	2200      	movs	r2, #0
    4592:	601a      	str	r2, [r3, #0]
    4594:	9805      	ldr	r0, [sp, #20]
    4596:	2800      	cmp	r0, #0
    4598:	da05      	bge.n	45a6 <_dtoa_r+0x56>
    459a:	2301      	movs	r3, #1
    459c:	602b      	str	r3, [r5, #0]
    459e:	0043      	lsls	r3, r0, #1
    45a0:	085b      	lsrs	r3, r3, #1
    45a2:	9305      	str	r3, [sp, #20]
    45a4:	e001      	b.n	45aa <_dtoa_r+0x5a>
    45a6:	2300      	movs	r3, #0
    45a8:	602b      	str	r3, [r5, #0]
    45aa:	9e05      	ldr	r6, [sp, #20]
    45ac:	4bbe      	ldr	r3, [pc, #760]	; (48a8 <_dtoa_r+0x358>)
    45ae:	1c32      	adds	r2, r6, #0
    45b0:	401a      	ands	r2, r3
    45b2:	429a      	cmp	r2, r3
    45b4:	d118      	bne.n	45e8 <_dtoa_r+0x98>
    45b6:	4bbd      	ldr	r3, [pc, #756]	; (48ac <_dtoa_r+0x35c>)
    45b8:	9c22      	ldr	r4, [sp, #136]	; 0x88
    45ba:	9d04      	ldr	r5, [sp, #16]
    45bc:	6023      	str	r3, [r4, #0]
    45be:	2d00      	cmp	r5, #0
    45c0:	d101      	bne.n	45c6 <_dtoa_r+0x76>
    45c2:	0336      	lsls	r6, r6, #12
    45c4:	d001      	beq.n	45ca <_dtoa_r+0x7a>
    45c6:	48ba      	ldr	r0, [pc, #744]	; (48b0 <_dtoa_r+0x360>)
    45c8:	e000      	b.n	45cc <_dtoa_r+0x7c>
    45ca:	48ba      	ldr	r0, [pc, #744]	; (48b4 <_dtoa_r+0x364>)
    45cc:	9c24      	ldr	r4, [sp, #144]	; 0x90
    45ce:	2c00      	cmp	r4, #0
    45d0:	d101      	bne.n	45d6 <_dtoa_r+0x86>
    45d2:	f000 fd93 	bl	50fc <_dtoa_r+0xbac>
    45d6:	78c2      	ldrb	r2, [r0, #3]
    45d8:	1cc3      	adds	r3, r0, #3
    45da:	2a00      	cmp	r2, #0
    45dc:	d000      	beq.n	45e0 <_dtoa_r+0x90>
    45de:	3305      	adds	r3, #5
    45e0:	9d24      	ldr	r5, [sp, #144]	; 0x90
    45e2:	602b      	str	r3, [r5, #0]
    45e4:	f000 fd8a 	bl	50fc <_dtoa_r+0xbac>
    45e8:	9c04      	ldr	r4, [sp, #16]
    45ea:	9d05      	ldr	r5, [sp, #20]
    45ec:	4ba5      	ldr	r3, [pc, #660]	; (4884 <_dtoa_r+0x334>)
    45ee:	4aa4      	ldr	r2, [pc, #656]	; (4880 <_dtoa_r+0x330>)
    45f0:	1c20      	adds	r0, r4, #0
    45f2:	1c29      	adds	r1, r5, #0
    45f4:	f001 fce6 	bl	5fc4 <__aeabi_dcmpeq>
    45f8:	1e07      	subs	r7, r0, #0
    45fa:	d00c      	beq.n	4616 <_dtoa_r+0xc6>
    45fc:	9c22      	ldr	r4, [sp, #136]	; 0x88
    45fe:	9d24      	ldr	r5, [sp, #144]	; 0x90
    4600:	2301      	movs	r3, #1
    4602:	6023      	str	r3, [r4, #0]
    4604:	2d00      	cmp	r5, #0
    4606:	d101      	bne.n	460c <_dtoa_r+0xbc>
    4608:	f000 fd75 	bl	50f6 <_dtoa_r+0xba6>
    460c:	48aa      	ldr	r0, [pc, #680]	; (48b8 <_dtoa_r+0x368>)
    460e:	6028      	str	r0, [r5, #0]
    4610:	3801      	subs	r0, #1
    4612:	f000 fd73 	bl	50fc <_dtoa_r+0xbac>
    4616:	ab19      	add	r3, sp, #100	; 0x64
    4618:	9300      	str	r3, [sp, #0]
    461a:	ab18      	add	r3, sp, #96	; 0x60
    461c:	9301      	str	r3, [sp, #4]
    461e:	9807      	ldr	r0, [sp, #28]
    4620:	1c2b      	adds	r3, r5, #0
    4622:	1c22      	adds	r2, r4, #0
    4624:	f001 fa02 	bl	5a2c <__d2b>
    4628:	0073      	lsls	r3, r6, #1
    462a:	900a      	str	r0, [sp, #40]	; 0x28
    462c:	0d5b      	lsrs	r3, r3, #21
    462e:	d009      	beq.n	4644 <_dtoa_r+0xf4>
    4630:	1c20      	adds	r0, r4, #0
    4632:	4ca2      	ldr	r4, [pc, #648]	; (48bc <_dtoa_r+0x36c>)
    4634:	032a      	lsls	r2, r5, #12
    4636:	0b12      	lsrs	r2, r2, #12
    4638:	1c21      	adds	r1, r4, #0
    463a:	4311      	orrs	r1, r2
    463c:	4aa0      	ldr	r2, [pc, #640]	; (48c0 <_dtoa_r+0x370>)
    463e:	9716      	str	r7, [sp, #88]	; 0x58
    4640:	189e      	adds	r6, r3, r2
    4642:	e01b      	b.n	467c <_dtoa_r+0x12c>
    4644:	9b18      	ldr	r3, [sp, #96]	; 0x60
    4646:	9c19      	ldr	r4, [sp, #100]	; 0x64
    4648:	191d      	adds	r5, r3, r4
    464a:	4b9e      	ldr	r3, [pc, #632]	; (48c4 <_dtoa_r+0x374>)
    464c:	429d      	cmp	r5, r3
    464e:	db09      	blt.n	4664 <_dtoa_r+0x114>
    4650:	499d      	ldr	r1, [pc, #628]	; (48c8 <_dtoa_r+0x378>)
    4652:	9a04      	ldr	r2, [sp, #16]
    4654:	4b9d      	ldr	r3, [pc, #628]	; (48cc <_dtoa_r+0x37c>)
    4656:	1868      	adds	r0, r5, r1
    4658:	40c2      	lsrs	r2, r0
    465a:	1b5b      	subs	r3, r3, r5
    465c:	1c10      	adds	r0, r2, #0
    465e:	409e      	lsls	r6, r3
    4660:	4330      	orrs	r0, r6
    4662:	e004      	b.n	466e <_dtoa_r+0x11e>
    4664:	489a      	ldr	r0, [pc, #616]	; (48d0 <_dtoa_r+0x380>)
    4666:	9b04      	ldr	r3, [sp, #16]
    4668:	1b40      	subs	r0, r0, r5
    466a:	4083      	lsls	r3, r0
    466c:	1c18      	adds	r0, r3, #0
    466e:	f003 fec5 	bl	83fc <__aeabi_ui2d>
    4672:	4c98      	ldr	r4, [pc, #608]	; (48d4 <_dtoa_r+0x384>)
    4674:	1e6e      	subs	r6, r5, #1
    4676:	2501      	movs	r5, #1
    4678:	1909      	adds	r1, r1, r4
    467a:	9516      	str	r5, [sp, #88]	; 0x58
    467c:	4a82      	ldr	r2, [pc, #520]	; (4888 <_dtoa_r+0x338>)
    467e:	4b83      	ldr	r3, [pc, #524]	; (488c <_dtoa_r+0x33c>)
    4680:	f003 fb16 	bl	7cb0 <__aeabi_dsub>
    4684:	4a82      	ldr	r2, [pc, #520]	; (4890 <_dtoa_r+0x340>)
    4686:	4b83      	ldr	r3, [pc, #524]	; (4894 <_dtoa_r+0x344>)
    4688:	f003 f882 	bl	7790 <__aeabi_dmul>
    468c:	4a82      	ldr	r2, [pc, #520]	; (4898 <_dtoa_r+0x348>)
    468e:	4b83      	ldr	r3, [pc, #524]	; (489c <_dtoa_r+0x34c>)
    4690:	f002 f8f2 	bl	6878 <__aeabi_dadd>
    4694:	1c04      	adds	r4, r0, #0
    4696:	1c30      	adds	r0, r6, #0
    4698:	1c0d      	adds	r5, r1, #0
    469a:	f003 fe71 	bl	8380 <__aeabi_i2d>
    469e:	4a80      	ldr	r2, [pc, #512]	; (48a0 <_dtoa_r+0x350>)
    46a0:	4b80      	ldr	r3, [pc, #512]	; (48a4 <_dtoa_r+0x354>)
    46a2:	f003 f875 	bl	7790 <__aeabi_dmul>
    46a6:	1c02      	adds	r2, r0, #0
    46a8:	1c0b      	adds	r3, r1, #0
    46aa:	1c20      	adds	r0, r4, #0
    46ac:	1c29      	adds	r1, r5, #0
    46ae:	f002 f8e3 	bl	6878 <__aeabi_dadd>
    46b2:	1c04      	adds	r4, r0, #0
    46b4:	1c0d      	adds	r5, r1, #0
    46b6:	f003 fe2f 	bl	8318 <__aeabi_d2iz>
    46ba:	4b72      	ldr	r3, [pc, #456]	; (4884 <_dtoa_r+0x334>)
    46bc:	4a70      	ldr	r2, [pc, #448]	; (4880 <_dtoa_r+0x330>)
    46be:	9006      	str	r0, [sp, #24]
    46c0:	1c29      	adds	r1, r5, #0
    46c2:	1c20      	adds	r0, r4, #0
    46c4:	f001 fc84 	bl	5fd0 <__aeabi_dcmplt>
    46c8:	2800      	cmp	r0, #0
    46ca:	d00d      	beq.n	46e8 <_dtoa_r+0x198>
    46cc:	9806      	ldr	r0, [sp, #24]
    46ce:	f003 fe57 	bl	8380 <__aeabi_i2d>
    46d2:	1c0b      	adds	r3, r1, #0
    46d4:	1c02      	adds	r2, r0, #0
    46d6:	1c29      	adds	r1, r5, #0
    46d8:	1c20      	adds	r0, r4, #0
    46da:	f001 fc73 	bl	5fc4 <__aeabi_dcmpeq>
    46de:	9c06      	ldr	r4, [sp, #24]
    46e0:	4243      	negs	r3, r0
    46e2:	4143      	adcs	r3, r0
    46e4:	1ae4      	subs	r4, r4, r3
    46e6:	9406      	str	r4, [sp, #24]
    46e8:	9c06      	ldr	r4, [sp, #24]
    46ea:	2501      	movs	r5, #1
    46ec:	9513      	str	r5, [sp, #76]	; 0x4c
    46ee:	2c16      	cmp	r4, #22
    46f0:	d810      	bhi.n	4714 <_dtoa_r+0x1c4>
    46f2:	4a79      	ldr	r2, [pc, #484]	; (48d8 <_dtoa_r+0x388>)
    46f4:	00e3      	lsls	r3, r4, #3
    46f6:	18d3      	adds	r3, r2, r3
    46f8:	6818      	ldr	r0, [r3, #0]
    46fa:	6859      	ldr	r1, [r3, #4]
    46fc:	9a04      	ldr	r2, [sp, #16]
    46fe:	9b05      	ldr	r3, [sp, #20]
    4700:	f001 fc7a 	bl	5ff8 <__aeabi_dcmpgt>
    4704:	2800      	cmp	r0, #0
    4706:	d004      	beq.n	4712 <_dtoa_r+0x1c2>
    4708:	3c01      	subs	r4, #1
    470a:	2500      	movs	r5, #0
    470c:	9406      	str	r4, [sp, #24]
    470e:	9513      	str	r5, [sp, #76]	; 0x4c
    4710:	e000      	b.n	4714 <_dtoa_r+0x1c4>
    4712:	9013      	str	r0, [sp, #76]	; 0x4c
    4714:	9818      	ldr	r0, [sp, #96]	; 0x60
    4716:	2400      	movs	r4, #0
    4718:	1b86      	subs	r6, r0, r6
    471a:	1c35      	adds	r5, r6, #0
    471c:	9402      	str	r4, [sp, #8]
    471e:	3d01      	subs	r5, #1
    4720:	9509      	str	r5, [sp, #36]	; 0x24
    4722:	d504      	bpl.n	472e <_dtoa_r+0x1de>
    4724:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4726:	2500      	movs	r5, #0
    4728:	4264      	negs	r4, r4
    472a:	9402      	str	r4, [sp, #8]
    472c:	9509      	str	r5, [sp, #36]	; 0x24
    472e:	9c06      	ldr	r4, [sp, #24]
    4730:	2c00      	cmp	r4, #0
    4732:	db06      	blt.n	4742 <_dtoa_r+0x1f2>
    4734:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4736:	9412      	str	r4, [sp, #72]	; 0x48
    4738:	192d      	adds	r5, r5, r4
    473a:	2400      	movs	r4, #0
    473c:	9509      	str	r5, [sp, #36]	; 0x24
    473e:	940d      	str	r4, [sp, #52]	; 0x34
    4740:	e007      	b.n	4752 <_dtoa_r+0x202>
    4742:	9c06      	ldr	r4, [sp, #24]
    4744:	9d02      	ldr	r5, [sp, #8]
    4746:	1b2d      	subs	r5, r5, r4
    4748:	9502      	str	r5, [sp, #8]
    474a:	4265      	negs	r5, r4
    474c:	2400      	movs	r4, #0
    474e:	950d      	str	r5, [sp, #52]	; 0x34
    4750:	9412      	str	r4, [sp, #72]	; 0x48
    4752:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4754:	2401      	movs	r4, #1
    4756:	2d09      	cmp	r5, #9
    4758:	d824      	bhi.n	47a4 <_dtoa_r+0x254>
    475a:	2d05      	cmp	r5, #5
    475c:	dd02      	ble.n	4764 <_dtoa_r+0x214>
    475e:	3d04      	subs	r5, #4
    4760:	9520      	str	r5, [sp, #128]	; 0x80
    4762:	2400      	movs	r4, #0
    4764:	9820      	ldr	r0, [sp, #128]	; 0x80
    4766:	3802      	subs	r0, #2
    4768:	2803      	cmp	r0, #3
    476a:	d823      	bhi.n	47b4 <_dtoa_r+0x264>
    476c:	f001 fb60 	bl	5e30 <__gnu_thumb1_case_uqi>
    4770:	04020e06 	.word	0x04020e06
    4774:	2501      	movs	r5, #1
    4776:	e002      	b.n	477e <_dtoa_r+0x22e>
    4778:	2501      	movs	r5, #1
    477a:	e008      	b.n	478e <_dtoa_r+0x23e>
    477c:	2500      	movs	r5, #0
    477e:	9510      	str	r5, [sp, #64]	; 0x40
    4780:	9d21      	ldr	r5, [sp, #132]	; 0x84
    4782:	2d00      	cmp	r5, #0
    4784:	dd1f      	ble.n	47c6 <_dtoa_r+0x276>
    4786:	950c      	str	r5, [sp, #48]	; 0x30
    4788:	9508      	str	r5, [sp, #32]
    478a:	e009      	b.n	47a0 <_dtoa_r+0x250>
    478c:	2500      	movs	r5, #0
    478e:	9510      	str	r5, [sp, #64]	; 0x40
    4790:	9806      	ldr	r0, [sp, #24]
    4792:	9d21      	ldr	r5, [sp, #132]	; 0x84
    4794:	182d      	adds	r5, r5, r0
    4796:	950c      	str	r5, [sp, #48]	; 0x30
    4798:	3501      	adds	r5, #1
    479a:	9508      	str	r5, [sp, #32]
    479c:	2d00      	cmp	r5, #0
    479e:	dd18      	ble.n	47d2 <_dtoa_r+0x282>
    47a0:	1c2b      	adds	r3, r5, #0
    47a2:	e017      	b.n	47d4 <_dtoa_r+0x284>
    47a4:	4263      	negs	r3, r4
    47a6:	2500      	movs	r5, #0
    47a8:	930c      	str	r3, [sp, #48]	; 0x30
    47aa:	9308      	str	r3, [sp, #32]
    47ac:	9520      	str	r5, [sp, #128]	; 0x80
    47ae:	9410      	str	r4, [sp, #64]	; 0x40
    47b0:	2312      	movs	r3, #18
    47b2:	e006      	b.n	47c2 <_dtoa_r+0x272>
    47b4:	2501      	movs	r5, #1
    47b6:	426b      	negs	r3, r5
    47b8:	9510      	str	r5, [sp, #64]	; 0x40
    47ba:	930c      	str	r3, [sp, #48]	; 0x30
    47bc:	9308      	str	r3, [sp, #32]
    47be:	2500      	movs	r5, #0
    47c0:	2312      	movs	r3, #18
    47c2:	9521      	str	r5, [sp, #132]	; 0x84
    47c4:	e006      	b.n	47d4 <_dtoa_r+0x284>
    47c6:	2501      	movs	r5, #1
    47c8:	950c      	str	r5, [sp, #48]	; 0x30
    47ca:	9508      	str	r5, [sp, #32]
    47cc:	1c2b      	adds	r3, r5, #0
    47ce:	9521      	str	r5, [sp, #132]	; 0x84
    47d0:	e000      	b.n	47d4 <_dtoa_r+0x284>
    47d2:	2301      	movs	r3, #1
    47d4:	9807      	ldr	r0, [sp, #28]
    47d6:	2200      	movs	r2, #0
    47d8:	6a45      	ldr	r5, [r0, #36]	; 0x24
    47da:	606a      	str	r2, [r5, #4]
    47dc:	2204      	movs	r2, #4
    47de:	1c10      	adds	r0, r2, #0
    47e0:	3014      	adds	r0, #20
    47e2:	6869      	ldr	r1, [r5, #4]
    47e4:	4298      	cmp	r0, r3
    47e6:	d803      	bhi.n	47f0 <_dtoa_r+0x2a0>
    47e8:	3101      	adds	r1, #1
    47ea:	6069      	str	r1, [r5, #4]
    47ec:	0052      	lsls	r2, r2, #1
    47ee:	e7f6      	b.n	47de <_dtoa_r+0x28e>
    47f0:	9807      	ldr	r0, [sp, #28]
    47f2:	f000 fe85 	bl	5500 <_Balloc>
    47f6:	6028      	str	r0, [r5, #0]
    47f8:	9d07      	ldr	r5, [sp, #28]
    47fa:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    47fc:	9d08      	ldr	r5, [sp, #32]
    47fe:	681b      	ldr	r3, [r3, #0]
    4800:	930b      	str	r3, [sp, #44]	; 0x2c
    4802:	2d0e      	cmp	r5, #14
    4804:	d900      	bls.n	4808 <_dtoa_r+0x2b8>
    4806:	e187      	b.n	4b18 <_dtoa_r+0x5c8>
    4808:	2c00      	cmp	r4, #0
    480a:	d100      	bne.n	480e <_dtoa_r+0x2be>
    480c:	e184      	b.n	4b18 <_dtoa_r+0x5c8>
    480e:	9c04      	ldr	r4, [sp, #16]
    4810:	9d05      	ldr	r5, [sp, #20]
    4812:	9414      	str	r4, [sp, #80]	; 0x50
    4814:	9515      	str	r5, [sp, #84]	; 0x54
    4816:	9d06      	ldr	r5, [sp, #24]
    4818:	2d00      	cmp	r5, #0
    481a:	dd61      	ble.n	48e0 <_dtoa_r+0x390>
    481c:	1c2a      	adds	r2, r5, #0
    481e:	230f      	movs	r3, #15
    4820:	401a      	ands	r2, r3
    4822:	492d      	ldr	r1, [pc, #180]	; (48d8 <_dtoa_r+0x388>)
    4824:	00d2      	lsls	r2, r2, #3
    4826:	188a      	adds	r2, r1, r2
    4828:	6814      	ldr	r4, [r2, #0]
    482a:	6855      	ldr	r5, [r2, #4]
    482c:	940e      	str	r4, [sp, #56]	; 0x38
    482e:	950f      	str	r5, [sp, #60]	; 0x3c
    4830:	9d06      	ldr	r5, [sp, #24]
    4832:	4c2a      	ldr	r4, [pc, #168]	; (48dc <_dtoa_r+0x38c>)
    4834:	112f      	asrs	r7, r5, #4
    4836:	2502      	movs	r5, #2
    4838:	06f8      	lsls	r0, r7, #27
    483a:	d517      	bpl.n	486c <_dtoa_r+0x31c>
    483c:	401f      	ands	r7, r3
    483e:	9814      	ldr	r0, [sp, #80]	; 0x50
    4840:	9915      	ldr	r1, [sp, #84]	; 0x54
    4842:	6a22      	ldr	r2, [r4, #32]
    4844:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4846:	f002 fb39 	bl	6ebc <__aeabi_ddiv>
    484a:	2503      	movs	r5, #3
    484c:	9004      	str	r0, [sp, #16]
    484e:	9105      	str	r1, [sp, #20]
    4850:	e00c      	b.n	486c <_dtoa_r+0x31c>
    4852:	07f9      	lsls	r1, r7, #31
    4854:	d508      	bpl.n	4868 <_dtoa_r+0x318>
    4856:	980e      	ldr	r0, [sp, #56]	; 0x38
    4858:	990f      	ldr	r1, [sp, #60]	; 0x3c
    485a:	6822      	ldr	r2, [r4, #0]
    485c:	6863      	ldr	r3, [r4, #4]
    485e:	f002 ff97 	bl	7790 <__aeabi_dmul>
    4862:	900e      	str	r0, [sp, #56]	; 0x38
    4864:	910f      	str	r1, [sp, #60]	; 0x3c
    4866:	3501      	adds	r5, #1
    4868:	107f      	asrs	r7, r7, #1
    486a:	3408      	adds	r4, #8
    486c:	2f00      	cmp	r7, #0
    486e:	d1f0      	bne.n	4852 <_dtoa_r+0x302>
    4870:	9804      	ldr	r0, [sp, #16]
    4872:	9905      	ldr	r1, [sp, #20]
    4874:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    4876:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    4878:	f002 fb20 	bl	6ebc <__aeabi_ddiv>
    487c:	e04e      	b.n	491c <_dtoa_r+0x3cc>
    487e:	46c0      	nop			; (mov r8, r8)
	...
    488c:	3ff80000 	.word	0x3ff80000
    4890:	636f4361 	.word	0x636f4361
    4894:	3fd287a7 	.word	0x3fd287a7
    4898:	8b60c8b3 	.word	0x8b60c8b3
    489c:	3fc68a28 	.word	0x3fc68a28
    48a0:	509f79fb 	.word	0x509f79fb
    48a4:	3fd34413 	.word	0x3fd34413
    48a8:	7ff00000 	.word	0x7ff00000
    48ac:	0000270f 	.word	0x0000270f
    48b0:	0000899e 	.word	0x0000899e
    48b4:	00008995 	.word	0x00008995
    48b8:	00008972 	.word	0x00008972
    48bc:	3ff00000 	.word	0x3ff00000
    48c0:	fffffc01 	.word	0xfffffc01
    48c4:	fffffbef 	.word	0xfffffbef
    48c8:	00000412 	.word	0x00000412
    48cc:	fffffc0e 	.word	0xfffffc0e
    48d0:	fffffbee 	.word	0xfffffbee
    48d4:	fe100000 	.word	0xfe100000
    48d8:	00008a10 	.word	0x00008a10
    48dc:	00008ad8 	.word	0x00008ad8
    48e0:	9c06      	ldr	r4, [sp, #24]
    48e2:	2502      	movs	r5, #2
    48e4:	4267      	negs	r7, r4
    48e6:	2f00      	cmp	r7, #0
    48e8:	d01a      	beq.n	4920 <_dtoa_r+0x3d0>
    48ea:	230f      	movs	r3, #15
    48ec:	403b      	ands	r3, r7
    48ee:	4acc      	ldr	r2, [pc, #816]	; (4c20 <_dtoa_r+0x6d0>)
    48f0:	00db      	lsls	r3, r3, #3
    48f2:	18d3      	adds	r3, r2, r3
    48f4:	9814      	ldr	r0, [sp, #80]	; 0x50
    48f6:	9915      	ldr	r1, [sp, #84]	; 0x54
    48f8:	681a      	ldr	r2, [r3, #0]
    48fa:	685b      	ldr	r3, [r3, #4]
    48fc:	f002 ff48 	bl	7790 <__aeabi_dmul>
    4900:	4ec8      	ldr	r6, [pc, #800]	; (4c24 <_dtoa_r+0x6d4>)
    4902:	113f      	asrs	r7, r7, #4
    4904:	2f00      	cmp	r7, #0
    4906:	d009      	beq.n	491c <_dtoa_r+0x3cc>
    4908:	07fa      	lsls	r2, r7, #31
    490a:	d504      	bpl.n	4916 <_dtoa_r+0x3c6>
    490c:	6832      	ldr	r2, [r6, #0]
    490e:	6873      	ldr	r3, [r6, #4]
    4910:	3501      	adds	r5, #1
    4912:	f002 ff3d 	bl	7790 <__aeabi_dmul>
    4916:	107f      	asrs	r7, r7, #1
    4918:	3608      	adds	r6, #8
    491a:	e7f3      	b.n	4904 <_dtoa_r+0x3b4>
    491c:	9004      	str	r0, [sp, #16]
    491e:	9105      	str	r1, [sp, #20]
    4920:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    4922:	2c00      	cmp	r4, #0
    4924:	d01e      	beq.n	4964 <_dtoa_r+0x414>
    4926:	9e04      	ldr	r6, [sp, #16]
    4928:	9f05      	ldr	r7, [sp, #20]
    492a:	4bb4      	ldr	r3, [pc, #720]	; (4bfc <_dtoa_r+0x6ac>)
    492c:	4ab2      	ldr	r2, [pc, #712]	; (4bf8 <_dtoa_r+0x6a8>)
    492e:	1c30      	adds	r0, r6, #0
    4930:	1c39      	adds	r1, r7, #0
    4932:	f001 fb4d 	bl	5fd0 <__aeabi_dcmplt>
    4936:	2800      	cmp	r0, #0
    4938:	d014      	beq.n	4964 <_dtoa_r+0x414>
    493a:	9c08      	ldr	r4, [sp, #32]
    493c:	2c00      	cmp	r4, #0
    493e:	d011      	beq.n	4964 <_dtoa_r+0x414>
    4940:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4942:	2c00      	cmp	r4, #0
    4944:	dc00      	bgt.n	4948 <_dtoa_r+0x3f8>
    4946:	e0e3      	b.n	4b10 <_dtoa_r+0x5c0>
    4948:	9c06      	ldr	r4, [sp, #24]
    494a:	1c30      	adds	r0, r6, #0
    494c:	3c01      	subs	r4, #1
    494e:	1c39      	adds	r1, r7, #0
    4950:	4aab      	ldr	r2, [pc, #684]	; (4c00 <_dtoa_r+0x6b0>)
    4952:	4bac      	ldr	r3, [pc, #688]	; (4c04 <_dtoa_r+0x6b4>)
    4954:	9411      	str	r4, [sp, #68]	; 0x44
    4956:	f002 ff1b 	bl	7790 <__aeabi_dmul>
    495a:	3501      	adds	r5, #1
    495c:	9004      	str	r0, [sp, #16]
    495e:	9105      	str	r1, [sp, #20]
    4960:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    4962:	e002      	b.n	496a <_dtoa_r+0x41a>
    4964:	9c06      	ldr	r4, [sp, #24]
    4966:	9411      	str	r4, [sp, #68]	; 0x44
    4968:	9c08      	ldr	r4, [sp, #32]
    496a:	1c28      	adds	r0, r5, #0
    496c:	9e04      	ldr	r6, [sp, #16]
    496e:	9f05      	ldr	r7, [sp, #20]
    4970:	940e      	str	r4, [sp, #56]	; 0x38
    4972:	f003 fd05 	bl	8380 <__aeabi_i2d>
    4976:	1c32      	adds	r2, r6, #0
    4978:	1c3b      	adds	r3, r7, #0
    497a:	f002 ff09 	bl	7790 <__aeabi_dmul>
    497e:	4aa2      	ldr	r2, [pc, #648]	; (4c08 <_dtoa_r+0x6b8>)
    4980:	4ba2      	ldr	r3, [pc, #648]	; (4c0c <_dtoa_r+0x6bc>)
    4982:	f001 ff79 	bl	6878 <__aeabi_dadd>
    4986:	1c04      	adds	r4, r0, #0
    4988:	48a7      	ldr	r0, [pc, #668]	; (4c28 <_dtoa_r+0x6d8>)
    498a:	1808      	adds	r0, r1, r0
    498c:	990e      	ldr	r1, [sp, #56]	; 0x38
    498e:	9004      	str	r0, [sp, #16]
    4990:	1c05      	adds	r5, r0, #0
    4992:	2900      	cmp	r1, #0
    4994:	d11b      	bne.n	49ce <_dtoa_r+0x47e>
    4996:	4a9e      	ldr	r2, [pc, #632]	; (4c10 <_dtoa_r+0x6c0>)
    4998:	4b9e      	ldr	r3, [pc, #632]	; (4c14 <_dtoa_r+0x6c4>)
    499a:	1c30      	adds	r0, r6, #0
    499c:	1c39      	adds	r1, r7, #0
    499e:	f003 f987 	bl	7cb0 <__aeabi_dsub>
    49a2:	1c22      	adds	r2, r4, #0
    49a4:	9b04      	ldr	r3, [sp, #16]
    49a6:	1c06      	adds	r6, r0, #0
    49a8:	1c0f      	adds	r7, r1, #0
    49aa:	f001 fb25 	bl	5ff8 <__aeabi_dcmpgt>
    49ae:	2800      	cmp	r0, #0
    49b0:	d000      	beq.n	49b4 <_dtoa_r+0x464>
    49b2:	e25c      	b.n	4e6e <_dtoa_r+0x91e>
    49b4:	1c22      	adds	r2, r4, #0
    49b6:	2580      	movs	r5, #128	; 0x80
    49b8:	9c04      	ldr	r4, [sp, #16]
    49ba:	062d      	lsls	r5, r5, #24
    49bc:	1c30      	adds	r0, r6, #0
    49be:	1c39      	adds	r1, r7, #0
    49c0:	1963      	adds	r3, r4, r5
    49c2:	f001 fb05 	bl	5fd0 <__aeabi_dcmplt>
    49c6:	2800      	cmp	r0, #0
    49c8:	d000      	beq.n	49cc <_dtoa_r+0x47c>
    49ca:	e247      	b.n	4e5c <_dtoa_r+0x90c>
    49cc:	e0a0      	b.n	4b10 <_dtoa_r+0x5c0>
    49ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    49d0:	4b93      	ldr	r3, [pc, #588]	; (4c20 <_dtoa_r+0x6d0>)
    49d2:	3a01      	subs	r2, #1
    49d4:	9810      	ldr	r0, [sp, #64]	; 0x40
    49d6:	00d2      	lsls	r2, r2, #3
    49d8:	189b      	adds	r3, r3, r2
    49da:	2800      	cmp	r0, #0
    49dc:	d049      	beq.n	4a72 <_dtoa_r+0x522>
    49de:	681a      	ldr	r2, [r3, #0]
    49e0:	685b      	ldr	r3, [r3, #4]
    49e2:	488d      	ldr	r0, [pc, #564]	; (4c18 <_dtoa_r+0x6c8>)
    49e4:	498d      	ldr	r1, [pc, #564]	; (4c1c <_dtoa_r+0x6cc>)
    49e6:	f002 fa69 	bl	6ebc <__aeabi_ddiv>
    49ea:	1c2b      	adds	r3, r5, #0
    49ec:	1c22      	adds	r2, r4, #0
    49ee:	f003 f95f 	bl	7cb0 <__aeabi_dsub>
    49f2:	9004      	str	r0, [sp, #16]
    49f4:	9105      	str	r1, [sp, #20]
    49f6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    49f8:	1c39      	adds	r1, r7, #0
    49fa:	1c30      	adds	r0, r6, #0
    49fc:	f003 fc8c 	bl	8318 <__aeabi_d2iz>
    4a00:	1c04      	adds	r4, r0, #0
    4a02:	f003 fcbd 	bl	8380 <__aeabi_i2d>
    4a06:	1c02      	adds	r2, r0, #0
    4a08:	1c0b      	adds	r3, r1, #0
    4a0a:	1c30      	adds	r0, r6, #0
    4a0c:	1c39      	adds	r1, r7, #0
    4a0e:	f003 f94f 	bl	7cb0 <__aeabi_dsub>
    4a12:	3501      	adds	r5, #1
    4a14:	1e6b      	subs	r3, r5, #1
    4a16:	3430      	adds	r4, #48	; 0x30
    4a18:	701c      	strb	r4, [r3, #0]
    4a1a:	9a04      	ldr	r2, [sp, #16]
    4a1c:	9b05      	ldr	r3, [sp, #20]
    4a1e:	1c06      	adds	r6, r0, #0
    4a20:	1c0f      	adds	r7, r1, #0
    4a22:	f001 fad5 	bl	5fd0 <__aeabi_dcmplt>
    4a26:	2800      	cmp	r0, #0
    4a28:	d000      	beq.n	4a2c <_dtoa_r+0x4dc>
    4a2a:	e353      	b.n	50d4 <_dtoa_r+0xb84>
    4a2c:	1c32      	adds	r2, r6, #0
    4a2e:	1c3b      	adds	r3, r7, #0
    4a30:	4972      	ldr	r1, [pc, #456]	; (4bfc <_dtoa_r+0x6ac>)
    4a32:	4871      	ldr	r0, [pc, #452]	; (4bf8 <_dtoa_r+0x6a8>)
    4a34:	f003 f93c 	bl	7cb0 <__aeabi_dsub>
    4a38:	9a04      	ldr	r2, [sp, #16]
    4a3a:	9b05      	ldr	r3, [sp, #20]
    4a3c:	f001 fac8 	bl	5fd0 <__aeabi_dcmplt>
    4a40:	2800      	cmp	r0, #0
    4a42:	d000      	beq.n	4a46 <_dtoa_r+0x4f6>
    4a44:	e0cb      	b.n	4bde <_dtoa_r+0x68e>
    4a46:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4a48:	1b2b      	subs	r3, r5, r4
    4a4a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
    4a4c:	42a3      	cmp	r3, r4
    4a4e:	da5f      	bge.n	4b10 <_dtoa_r+0x5c0>
    4a50:	9804      	ldr	r0, [sp, #16]
    4a52:	9905      	ldr	r1, [sp, #20]
    4a54:	4a6a      	ldr	r2, [pc, #424]	; (4c00 <_dtoa_r+0x6b0>)
    4a56:	4b6b      	ldr	r3, [pc, #428]	; (4c04 <_dtoa_r+0x6b4>)
    4a58:	f002 fe9a 	bl	7790 <__aeabi_dmul>
    4a5c:	4a68      	ldr	r2, [pc, #416]	; (4c00 <_dtoa_r+0x6b0>)
    4a5e:	4b69      	ldr	r3, [pc, #420]	; (4c04 <_dtoa_r+0x6b4>)
    4a60:	9004      	str	r0, [sp, #16]
    4a62:	9105      	str	r1, [sp, #20]
    4a64:	1c30      	adds	r0, r6, #0
    4a66:	1c39      	adds	r1, r7, #0
    4a68:	f002 fe92 	bl	7790 <__aeabi_dmul>
    4a6c:	1c06      	adds	r6, r0, #0
    4a6e:	1c0f      	adds	r7, r1, #0
    4a70:	e7c2      	b.n	49f8 <_dtoa_r+0x4a8>
    4a72:	6818      	ldr	r0, [r3, #0]
    4a74:	6859      	ldr	r1, [r3, #4]
    4a76:	1c22      	adds	r2, r4, #0
    4a78:	1c2b      	adds	r3, r5, #0
    4a7a:	f002 fe89 	bl	7790 <__aeabi_dmul>
    4a7e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4a80:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    4a82:	9004      	str	r0, [sp, #16]
    4a84:	9105      	str	r1, [sp, #20]
    4a86:	1965      	adds	r5, r4, r5
    4a88:	9517      	str	r5, [sp, #92]	; 0x5c
    4a8a:	1c39      	adds	r1, r7, #0
    4a8c:	1c30      	adds	r0, r6, #0
    4a8e:	f003 fc43 	bl	8318 <__aeabi_d2iz>
    4a92:	1c05      	adds	r5, r0, #0
    4a94:	f003 fc74 	bl	8380 <__aeabi_i2d>
    4a98:	1c02      	adds	r2, r0, #0
    4a9a:	1c0b      	adds	r3, r1, #0
    4a9c:	1c30      	adds	r0, r6, #0
    4a9e:	1c39      	adds	r1, r7, #0
    4aa0:	f003 f906 	bl	7cb0 <__aeabi_dsub>
    4aa4:	3530      	adds	r5, #48	; 0x30
    4aa6:	7025      	strb	r5, [r4, #0]
    4aa8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    4aaa:	3401      	adds	r4, #1
    4aac:	1c06      	adds	r6, r0, #0
    4aae:	1c0f      	adds	r7, r1, #0
    4ab0:	42ac      	cmp	r4, r5
    4ab2:	d126      	bne.n	4b02 <_dtoa_r+0x5b2>
    4ab4:	980e      	ldr	r0, [sp, #56]	; 0x38
    4ab6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4ab8:	4a57      	ldr	r2, [pc, #348]	; (4c18 <_dtoa_r+0x6c8>)
    4aba:	4b58      	ldr	r3, [pc, #352]	; (4c1c <_dtoa_r+0x6cc>)
    4abc:	1825      	adds	r5, r4, r0
    4abe:	9804      	ldr	r0, [sp, #16]
    4ac0:	9905      	ldr	r1, [sp, #20]
    4ac2:	f001 fed9 	bl	6878 <__aeabi_dadd>
    4ac6:	1c02      	adds	r2, r0, #0
    4ac8:	1c0b      	adds	r3, r1, #0
    4aca:	1c30      	adds	r0, r6, #0
    4acc:	1c39      	adds	r1, r7, #0
    4ace:	f001 fa93 	bl	5ff8 <__aeabi_dcmpgt>
    4ad2:	2800      	cmp	r0, #0
    4ad4:	d000      	beq.n	4ad8 <_dtoa_r+0x588>
    4ad6:	e082      	b.n	4bde <_dtoa_r+0x68e>
    4ad8:	9a04      	ldr	r2, [sp, #16]
    4ada:	9b05      	ldr	r3, [sp, #20]
    4adc:	484e      	ldr	r0, [pc, #312]	; (4c18 <_dtoa_r+0x6c8>)
    4ade:	494f      	ldr	r1, [pc, #316]	; (4c1c <_dtoa_r+0x6cc>)
    4ae0:	f003 f8e6 	bl	7cb0 <__aeabi_dsub>
    4ae4:	1c02      	adds	r2, r0, #0
    4ae6:	1c0b      	adds	r3, r1, #0
    4ae8:	1c30      	adds	r0, r6, #0
    4aea:	1c39      	adds	r1, r7, #0
    4aec:	f001 fa70 	bl	5fd0 <__aeabi_dcmplt>
    4af0:	2800      	cmp	r0, #0
    4af2:	d00d      	beq.n	4b10 <_dtoa_r+0x5c0>
    4af4:	1e6b      	subs	r3, r5, #1
    4af6:	781a      	ldrb	r2, [r3, #0]
    4af8:	2a30      	cmp	r2, #48	; 0x30
    4afa:	d000      	beq.n	4afe <_dtoa_r+0x5ae>
    4afc:	e2ea      	b.n	50d4 <_dtoa_r+0xb84>
    4afe:	1c1d      	adds	r5, r3, #0
    4b00:	e7f8      	b.n	4af4 <_dtoa_r+0x5a4>
    4b02:	4a3f      	ldr	r2, [pc, #252]	; (4c00 <_dtoa_r+0x6b0>)
    4b04:	4b3f      	ldr	r3, [pc, #252]	; (4c04 <_dtoa_r+0x6b4>)
    4b06:	f002 fe43 	bl	7790 <__aeabi_dmul>
    4b0a:	1c06      	adds	r6, r0, #0
    4b0c:	1c0f      	adds	r7, r1, #0
    4b0e:	e7bc      	b.n	4a8a <_dtoa_r+0x53a>
    4b10:	9c14      	ldr	r4, [sp, #80]	; 0x50
    4b12:	9d15      	ldr	r5, [sp, #84]	; 0x54
    4b14:	9404      	str	r4, [sp, #16]
    4b16:	9505      	str	r5, [sp, #20]
    4b18:	9b19      	ldr	r3, [sp, #100]	; 0x64
    4b1a:	2b00      	cmp	r3, #0
    4b1c:	da00      	bge.n	4b20 <_dtoa_r+0x5d0>
    4b1e:	e09f      	b.n	4c60 <_dtoa_r+0x710>
    4b20:	9d06      	ldr	r5, [sp, #24]
    4b22:	2d0e      	cmp	r5, #14
    4b24:	dd00      	ble.n	4b28 <_dtoa_r+0x5d8>
    4b26:	e09b      	b.n	4c60 <_dtoa_r+0x710>
    4b28:	4a3d      	ldr	r2, [pc, #244]	; (4c20 <_dtoa_r+0x6d0>)
    4b2a:	00eb      	lsls	r3, r5, #3
    4b2c:	18d3      	adds	r3, r2, r3
    4b2e:	681c      	ldr	r4, [r3, #0]
    4b30:	685d      	ldr	r5, [r3, #4]
    4b32:	9402      	str	r4, [sp, #8]
    4b34:	9503      	str	r5, [sp, #12]
    4b36:	9d21      	ldr	r5, [sp, #132]	; 0x84
    4b38:	2d00      	cmp	r5, #0
    4b3a:	da14      	bge.n	4b66 <_dtoa_r+0x616>
    4b3c:	9c08      	ldr	r4, [sp, #32]
    4b3e:	2c00      	cmp	r4, #0
    4b40:	dc11      	bgt.n	4b66 <_dtoa_r+0x616>
    4b42:	d000      	beq.n	4b46 <_dtoa_r+0x5f6>
    4b44:	e18c      	b.n	4e60 <_dtoa_r+0x910>
    4b46:	4a32      	ldr	r2, [pc, #200]	; (4c10 <_dtoa_r+0x6c0>)
    4b48:	4b32      	ldr	r3, [pc, #200]	; (4c14 <_dtoa_r+0x6c4>)
    4b4a:	9802      	ldr	r0, [sp, #8]
    4b4c:	9903      	ldr	r1, [sp, #12]
    4b4e:	f002 fe1f 	bl	7790 <__aeabi_dmul>
    4b52:	9a04      	ldr	r2, [sp, #16]
    4b54:	9b05      	ldr	r3, [sp, #20]
    4b56:	f001 fa59 	bl	600c <__aeabi_dcmpge>
    4b5a:	9f08      	ldr	r7, [sp, #32]
    4b5c:	1c3e      	adds	r6, r7, #0
    4b5e:	2800      	cmp	r0, #0
    4b60:	d000      	beq.n	4b64 <_dtoa_r+0x614>
    4b62:	e17f      	b.n	4e64 <_dtoa_r+0x914>
    4b64:	e187      	b.n	4e76 <_dtoa_r+0x926>
    4b66:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4b68:	9e04      	ldr	r6, [sp, #16]
    4b6a:	9f05      	ldr	r7, [sp, #20]
    4b6c:	9a02      	ldr	r2, [sp, #8]
    4b6e:	9b03      	ldr	r3, [sp, #12]
    4b70:	1c30      	adds	r0, r6, #0
    4b72:	1c39      	adds	r1, r7, #0
    4b74:	f002 f9a2 	bl	6ebc <__aeabi_ddiv>
    4b78:	f003 fbce 	bl	8318 <__aeabi_d2iz>
    4b7c:	1c04      	adds	r4, r0, #0
    4b7e:	f003 fbff 	bl	8380 <__aeabi_i2d>
    4b82:	9a02      	ldr	r2, [sp, #8]
    4b84:	9b03      	ldr	r3, [sp, #12]
    4b86:	f002 fe03 	bl	7790 <__aeabi_dmul>
    4b8a:	1c02      	adds	r2, r0, #0
    4b8c:	1c0b      	adds	r3, r1, #0
    4b8e:	1c30      	adds	r0, r6, #0
    4b90:	1c39      	adds	r1, r7, #0
    4b92:	f003 f88d 	bl	7cb0 <__aeabi_dsub>
    4b96:	3501      	adds	r5, #1
    4b98:	1c02      	adds	r2, r0, #0
    4b9a:	1c20      	adds	r0, r4, #0
    4b9c:	3030      	adds	r0, #48	; 0x30
    4b9e:	1c0b      	adds	r3, r1, #0
    4ba0:	1e69      	subs	r1, r5, #1
    4ba2:	7008      	strb	r0, [r1, #0]
    4ba4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4ba6:	1a29      	subs	r1, r5, r0
    4ba8:	9808      	ldr	r0, [sp, #32]
    4baa:	4281      	cmp	r1, r0
    4bac:	d148      	bne.n	4c40 <_dtoa_r+0x6f0>
    4bae:	1c10      	adds	r0, r2, #0
    4bb0:	1c19      	adds	r1, r3, #0
    4bb2:	f001 fe61 	bl	6878 <__aeabi_dadd>
    4bb6:	9a02      	ldr	r2, [sp, #8]
    4bb8:	9b03      	ldr	r3, [sp, #12]
    4bba:	1c06      	adds	r6, r0, #0
    4bbc:	1c0f      	adds	r7, r1, #0
    4bbe:	f001 fa1b 	bl	5ff8 <__aeabi_dcmpgt>
    4bc2:	2800      	cmp	r0, #0
    4bc4:	d10d      	bne.n	4be2 <_dtoa_r+0x692>
    4bc6:	1c30      	adds	r0, r6, #0
    4bc8:	1c39      	adds	r1, r7, #0
    4bca:	9a02      	ldr	r2, [sp, #8]
    4bcc:	9b03      	ldr	r3, [sp, #12]
    4bce:	f001 f9f9 	bl	5fc4 <__aeabi_dcmpeq>
    4bd2:	2800      	cmp	r0, #0
    4bd4:	d100      	bne.n	4bd8 <_dtoa_r+0x688>
    4bd6:	e27f      	b.n	50d8 <_dtoa_r+0xb88>
    4bd8:	07e1      	lsls	r1, r4, #31
    4bda:	d402      	bmi.n	4be2 <_dtoa_r+0x692>
    4bdc:	e27c      	b.n	50d8 <_dtoa_r+0xb88>
    4bde:	9c11      	ldr	r4, [sp, #68]	; 0x44
    4be0:	9406      	str	r4, [sp, #24]
    4be2:	1e6b      	subs	r3, r5, #1
    4be4:	781a      	ldrb	r2, [r3, #0]
    4be6:	2a39      	cmp	r2, #57	; 0x39
    4be8:	d126      	bne.n	4c38 <_dtoa_r+0x6e8>
    4bea:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4bec:	42a3      	cmp	r3, r4
    4bee:	d01d      	beq.n	4c2c <_dtoa_r+0x6dc>
    4bf0:	1c1d      	adds	r5, r3, #0
    4bf2:	e7f6      	b.n	4be2 <_dtoa_r+0x692>
    4bf4:	46c0      	nop			; (mov r8, r8)
    4bf6:	46c0      	nop			; (mov r8, r8)
    4bf8:	00000000 	.word	0x00000000
    4bfc:	3ff00000 	.word	0x3ff00000
    4c00:	00000000 	.word	0x00000000
    4c04:	40240000 	.word	0x40240000
    4c08:	00000000 	.word	0x00000000
    4c0c:	401c0000 	.word	0x401c0000
    4c10:	00000000 	.word	0x00000000
    4c14:	40140000 	.word	0x40140000
    4c18:	00000000 	.word	0x00000000
    4c1c:	3fe00000 	.word	0x3fe00000
    4c20:	00008a10 	.word	0x00008a10
    4c24:	00008ad8 	.word	0x00008ad8
    4c28:	fcc00000 	.word	0xfcc00000
    4c2c:	9c06      	ldr	r4, [sp, #24]
    4c2e:	2230      	movs	r2, #48	; 0x30
    4c30:	3401      	adds	r4, #1
    4c32:	9406      	str	r4, [sp, #24]
    4c34:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4c36:	7022      	strb	r2, [r4, #0]
    4c38:	781a      	ldrb	r2, [r3, #0]
    4c3a:	3201      	adds	r2, #1
    4c3c:	701a      	strb	r2, [r3, #0]
    4c3e:	e24b      	b.n	50d8 <_dtoa_r+0xb88>
    4c40:	1c10      	adds	r0, r2, #0
    4c42:	1c19      	adds	r1, r3, #0
    4c44:	4bc9      	ldr	r3, [pc, #804]	; (4f6c <_dtoa_r+0xa1c>)
    4c46:	4ac8      	ldr	r2, [pc, #800]	; (4f68 <_dtoa_r+0xa18>)
    4c48:	f002 fda2 	bl	7790 <__aeabi_dmul>
    4c4c:	4ac8      	ldr	r2, [pc, #800]	; (4f70 <_dtoa_r+0xa20>)
    4c4e:	4bc9      	ldr	r3, [pc, #804]	; (4f74 <_dtoa_r+0xa24>)
    4c50:	1c06      	adds	r6, r0, #0
    4c52:	1c0f      	adds	r7, r1, #0
    4c54:	f001 f9b6 	bl	5fc4 <__aeabi_dcmpeq>
    4c58:	2800      	cmp	r0, #0
    4c5a:	d100      	bne.n	4c5e <_dtoa_r+0x70e>
    4c5c:	e786      	b.n	4b6c <_dtoa_r+0x61c>
    4c5e:	e23b      	b.n	50d8 <_dtoa_r+0xb88>
    4c60:	9d10      	ldr	r5, [sp, #64]	; 0x40
    4c62:	2d00      	cmp	r5, #0
    4c64:	d031      	beq.n	4cca <_dtoa_r+0x77a>
    4c66:	9c20      	ldr	r4, [sp, #128]	; 0x80
    4c68:	2c01      	cmp	r4, #1
    4c6a:	dc0b      	bgt.n	4c84 <_dtoa_r+0x734>
    4c6c:	9d16      	ldr	r5, [sp, #88]	; 0x58
    4c6e:	2d00      	cmp	r5, #0
    4c70:	d002      	beq.n	4c78 <_dtoa_r+0x728>
    4c72:	48c1      	ldr	r0, [pc, #772]	; (4f78 <_dtoa_r+0xa28>)
    4c74:	181b      	adds	r3, r3, r0
    4c76:	e002      	b.n	4c7e <_dtoa_r+0x72e>
    4c78:	9918      	ldr	r1, [sp, #96]	; 0x60
    4c7a:	2336      	movs	r3, #54	; 0x36
    4c7c:	1a5b      	subs	r3, r3, r1
    4c7e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    4c80:	9c02      	ldr	r4, [sp, #8]
    4c82:	e016      	b.n	4cb2 <_dtoa_r+0x762>
    4c84:	9d08      	ldr	r5, [sp, #32]
    4c86:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4c88:	3d01      	subs	r5, #1
    4c8a:	42ac      	cmp	r4, r5
    4c8c:	db01      	blt.n	4c92 <_dtoa_r+0x742>
    4c8e:	1b65      	subs	r5, r4, r5
    4c90:	e006      	b.n	4ca0 <_dtoa_r+0x750>
    4c92:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4c94:	950d      	str	r5, [sp, #52]	; 0x34
    4c96:	1b2b      	subs	r3, r5, r4
    4c98:	9c12      	ldr	r4, [sp, #72]	; 0x48
    4c9a:	2500      	movs	r5, #0
    4c9c:	18e4      	adds	r4, r4, r3
    4c9e:	9412      	str	r4, [sp, #72]	; 0x48
    4ca0:	9c08      	ldr	r4, [sp, #32]
    4ca2:	2c00      	cmp	r4, #0
    4ca4:	da03      	bge.n	4cae <_dtoa_r+0x75e>
    4ca6:	9802      	ldr	r0, [sp, #8]
    4ca8:	2300      	movs	r3, #0
    4caa:	1b04      	subs	r4, r0, r4
    4cac:	e001      	b.n	4cb2 <_dtoa_r+0x762>
    4cae:	9c02      	ldr	r4, [sp, #8]
    4cb0:	9b08      	ldr	r3, [sp, #32]
    4cb2:	9902      	ldr	r1, [sp, #8]
    4cb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4cb6:	18c9      	adds	r1, r1, r3
    4cb8:	9102      	str	r1, [sp, #8]
    4cba:	18d2      	adds	r2, r2, r3
    4cbc:	9807      	ldr	r0, [sp, #28]
    4cbe:	2101      	movs	r1, #1
    4cc0:	9209      	str	r2, [sp, #36]	; 0x24
    4cc2:	f000 fcf5 	bl	56b0 <__i2b>
    4cc6:	1c06      	adds	r6, r0, #0
    4cc8:	e002      	b.n	4cd0 <_dtoa_r+0x780>
    4cca:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    4ccc:	9c02      	ldr	r4, [sp, #8]
    4cce:	9e10      	ldr	r6, [sp, #64]	; 0x40
    4cd0:	2c00      	cmp	r4, #0
    4cd2:	d00c      	beq.n	4cee <_dtoa_r+0x79e>
    4cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
    4cd6:	2b00      	cmp	r3, #0
    4cd8:	dd09      	ble.n	4cee <_dtoa_r+0x79e>
    4cda:	42a3      	cmp	r3, r4
    4cdc:	dd00      	ble.n	4ce0 <_dtoa_r+0x790>
    4cde:	1c23      	adds	r3, r4, #0
    4ce0:	9802      	ldr	r0, [sp, #8]
    4ce2:	9909      	ldr	r1, [sp, #36]	; 0x24
    4ce4:	1ac0      	subs	r0, r0, r3
    4ce6:	1ac9      	subs	r1, r1, r3
    4ce8:	9002      	str	r0, [sp, #8]
    4cea:	1ae4      	subs	r4, r4, r3
    4cec:	9109      	str	r1, [sp, #36]	; 0x24
    4cee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4cf0:	2a00      	cmp	r2, #0
    4cf2:	dd21      	ble.n	4d38 <_dtoa_r+0x7e8>
    4cf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4cf6:	2b00      	cmp	r3, #0
    4cf8:	d018      	beq.n	4d2c <_dtoa_r+0x7dc>
    4cfa:	2d00      	cmp	r5, #0
    4cfc:	dd10      	ble.n	4d20 <_dtoa_r+0x7d0>
    4cfe:	1c31      	adds	r1, r6, #0
    4d00:	1c2a      	adds	r2, r5, #0
    4d02:	9807      	ldr	r0, [sp, #28]
    4d04:	f000 fd6c 	bl	57e0 <__pow5mult>
    4d08:	1c06      	adds	r6, r0, #0
    4d0a:	1c31      	adds	r1, r6, #0
    4d0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4d0e:	9807      	ldr	r0, [sp, #28]
    4d10:	f000 fcd7 	bl	56c2 <__multiply>
    4d14:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d16:	1c07      	adds	r7, r0, #0
    4d18:	9807      	ldr	r0, [sp, #28]
    4d1a:	f000 fc29 	bl	5570 <_Bfree>
    4d1e:	970a      	str	r7, [sp, #40]	; 0x28
    4d20:	980d      	ldr	r0, [sp, #52]	; 0x34
    4d22:	1b42      	subs	r2, r0, r5
    4d24:	d008      	beq.n	4d38 <_dtoa_r+0x7e8>
    4d26:	9807      	ldr	r0, [sp, #28]
    4d28:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d2a:	e002      	b.n	4d32 <_dtoa_r+0x7e2>
    4d2c:	9807      	ldr	r0, [sp, #28]
    4d2e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4d30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4d32:	f000 fd55 	bl	57e0 <__pow5mult>
    4d36:	900a      	str	r0, [sp, #40]	; 0x28
    4d38:	9807      	ldr	r0, [sp, #28]
    4d3a:	2101      	movs	r1, #1
    4d3c:	f000 fcb8 	bl	56b0 <__i2b>
    4d40:	9d12      	ldr	r5, [sp, #72]	; 0x48
    4d42:	1c07      	adds	r7, r0, #0
    4d44:	2d00      	cmp	r5, #0
    4d46:	dd05      	ble.n	4d54 <_dtoa_r+0x804>
    4d48:	1c39      	adds	r1, r7, #0
    4d4a:	9807      	ldr	r0, [sp, #28]
    4d4c:	1c2a      	adds	r2, r5, #0
    4d4e:	f000 fd47 	bl	57e0 <__pow5mult>
    4d52:	1c07      	adds	r7, r0, #0
    4d54:	9820      	ldr	r0, [sp, #128]	; 0x80
    4d56:	2500      	movs	r5, #0
    4d58:	2801      	cmp	r0, #1
    4d5a:	dc10      	bgt.n	4d7e <_dtoa_r+0x82e>
    4d5c:	9904      	ldr	r1, [sp, #16]
    4d5e:	42a9      	cmp	r1, r5
    4d60:	d10d      	bne.n	4d7e <_dtoa_r+0x82e>
    4d62:	9a05      	ldr	r2, [sp, #20]
    4d64:	0313      	lsls	r3, r2, #12
    4d66:	42ab      	cmp	r3, r5
    4d68:	d109      	bne.n	4d7e <_dtoa_r+0x82e>
    4d6a:	4b84      	ldr	r3, [pc, #528]	; (4f7c <_dtoa_r+0xa2c>)
    4d6c:	4213      	tst	r3, r2
    4d6e:	d006      	beq.n	4d7e <_dtoa_r+0x82e>
    4d70:	9d02      	ldr	r5, [sp, #8]
    4d72:	3501      	adds	r5, #1
    4d74:	9502      	str	r5, [sp, #8]
    4d76:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4d78:	3501      	adds	r5, #1
    4d7a:	9509      	str	r5, [sp, #36]	; 0x24
    4d7c:	2501      	movs	r5, #1
    4d7e:	9912      	ldr	r1, [sp, #72]	; 0x48
    4d80:	2001      	movs	r0, #1
    4d82:	2900      	cmp	r1, #0
    4d84:	d008      	beq.n	4d98 <_dtoa_r+0x848>
    4d86:	693b      	ldr	r3, [r7, #16]
    4d88:	3303      	adds	r3, #3
    4d8a:	009b      	lsls	r3, r3, #2
    4d8c:	18fb      	adds	r3, r7, r3
    4d8e:	6858      	ldr	r0, [r3, #4]
    4d90:	f000 fc45 	bl	561e <__hi0bits>
    4d94:	2320      	movs	r3, #32
    4d96:	1a18      	subs	r0, r3, r0
    4d98:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4d9a:	231f      	movs	r3, #31
    4d9c:	1880      	adds	r0, r0, r2
    4d9e:	4018      	ands	r0, r3
    4da0:	d00d      	beq.n	4dbe <_dtoa_r+0x86e>
    4da2:	2320      	movs	r3, #32
    4da4:	1a1b      	subs	r3, r3, r0
    4da6:	2b04      	cmp	r3, #4
    4da8:	dd06      	ble.n	4db8 <_dtoa_r+0x868>
    4daa:	231c      	movs	r3, #28
    4dac:	1a18      	subs	r0, r3, r0
    4dae:	9b02      	ldr	r3, [sp, #8]
    4db0:	1824      	adds	r4, r4, r0
    4db2:	181b      	adds	r3, r3, r0
    4db4:	9302      	str	r3, [sp, #8]
    4db6:	e008      	b.n	4dca <_dtoa_r+0x87a>
    4db8:	2b04      	cmp	r3, #4
    4dba:	d008      	beq.n	4dce <_dtoa_r+0x87e>
    4dbc:	1c18      	adds	r0, r3, #0
    4dbe:	9902      	ldr	r1, [sp, #8]
    4dc0:	301c      	adds	r0, #28
    4dc2:	1809      	adds	r1, r1, r0
    4dc4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4dc6:	9102      	str	r1, [sp, #8]
    4dc8:	1824      	adds	r4, r4, r0
    4dca:	1812      	adds	r2, r2, r0
    4dcc:	9209      	str	r2, [sp, #36]	; 0x24
    4dce:	9b02      	ldr	r3, [sp, #8]
    4dd0:	2b00      	cmp	r3, #0
    4dd2:	dd05      	ble.n	4de0 <_dtoa_r+0x890>
    4dd4:	9807      	ldr	r0, [sp, #28]
    4dd6:	990a      	ldr	r1, [sp, #40]	; 0x28
    4dd8:	1c1a      	adds	r2, r3, #0
    4dda:	f000 fd53 	bl	5884 <__lshift>
    4dde:	900a      	str	r0, [sp, #40]	; 0x28
    4de0:	9809      	ldr	r0, [sp, #36]	; 0x24
    4de2:	2800      	cmp	r0, #0
    4de4:	dd05      	ble.n	4df2 <_dtoa_r+0x8a2>
    4de6:	1c39      	adds	r1, r7, #0
    4de8:	9807      	ldr	r0, [sp, #28]
    4dea:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4dec:	f000 fd4a 	bl	5884 <__lshift>
    4df0:	1c07      	adds	r7, r0, #0
    4df2:	9913      	ldr	r1, [sp, #76]	; 0x4c
    4df4:	2900      	cmp	r1, #0
    4df6:	d01b      	beq.n	4e30 <_dtoa_r+0x8e0>
    4df8:	980a      	ldr	r0, [sp, #40]	; 0x28
    4dfa:	1c39      	adds	r1, r7, #0
    4dfc:	f000 fd94 	bl	5928 <__mcmp>
    4e00:	2800      	cmp	r0, #0
    4e02:	da15      	bge.n	4e30 <_dtoa_r+0x8e0>
    4e04:	9a06      	ldr	r2, [sp, #24]
    4e06:	2300      	movs	r3, #0
    4e08:	3a01      	subs	r2, #1
    4e0a:	9206      	str	r2, [sp, #24]
    4e0c:	9807      	ldr	r0, [sp, #28]
    4e0e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4e10:	220a      	movs	r2, #10
    4e12:	f000 fbc6 	bl	55a2 <__multadd>
    4e16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4e18:	900a      	str	r0, [sp, #40]	; 0x28
    4e1a:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e1c:	9308      	str	r3, [sp, #32]
    4e1e:	2800      	cmp	r0, #0
    4e20:	d006      	beq.n	4e30 <_dtoa_r+0x8e0>
    4e22:	1c31      	adds	r1, r6, #0
    4e24:	9807      	ldr	r0, [sp, #28]
    4e26:	220a      	movs	r2, #10
    4e28:	2300      	movs	r3, #0
    4e2a:	f000 fbba 	bl	55a2 <__multadd>
    4e2e:	1c06      	adds	r6, r0, #0
    4e30:	9908      	ldr	r1, [sp, #32]
    4e32:	2900      	cmp	r1, #0
    4e34:	dc2a      	bgt.n	4e8c <_dtoa_r+0x93c>
    4e36:	9a20      	ldr	r2, [sp, #128]	; 0x80
    4e38:	2a02      	cmp	r2, #2
    4e3a:	dd27      	ble.n	4e8c <_dtoa_r+0x93c>
    4e3c:	2900      	cmp	r1, #0
    4e3e:	d111      	bne.n	4e64 <_dtoa_r+0x914>
    4e40:	1c39      	adds	r1, r7, #0
    4e42:	9807      	ldr	r0, [sp, #28]
    4e44:	2205      	movs	r2, #5
    4e46:	9b08      	ldr	r3, [sp, #32]
    4e48:	f000 fbab 	bl	55a2 <__multadd>
    4e4c:	1c07      	adds	r7, r0, #0
    4e4e:	1c39      	adds	r1, r7, #0
    4e50:	980a      	ldr	r0, [sp, #40]	; 0x28
    4e52:	f000 fd69 	bl	5928 <__mcmp>
    4e56:	2800      	cmp	r0, #0
    4e58:	dc0d      	bgt.n	4e76 <_dtoa_r+0x926>
    4e5a:	e003      	b.n	4e64 <_dtoa_r+0x914>
    4e5c:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4e5e:	e000      	b.n	4e62 <_dtoa_r+0x912>
    4e60:	2700      	movs	r7, #0
    4e62:	1c3e      	adds	r6, r7, #0
    4e64:	9c21      	ldr	r4, [sp, #132]	; 0x84
    4e66:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4e68:	43e4      	mvns	r4, r4
    4e6a:	9406      	str	r4, [sp, #24]
    4e6c:	e00b      	b.n	4e86 <_dtoa_r+0x936>
    4e6e:	9d11      	ldr	r5, [sp, #68]	; 0x44
    4e70:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    4e72:	9506      	str	r5, [sp, #24]
    4e74:	1c3e      	adds	r6, r7, #0
    4e76:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4e78:	2331      	movs	r3, #49	; 0x31
    4e7a:	7023      	strb	r3, [r4, #0]
    4e7c:	9c06      	ldr	r4, [sp, #24]
    4e7e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    4e80:	3401      	adds	r4, #1
    4e82:	3501      	adds	r5, #1
    4e84:	9406      	str	r4, [sp, #24]
    4e86:	9602      	str	r6, [sp, #8]
    4e88:	2600      	movs	r6, #0
    4e8a:	e10f      	b.n	50ac <_dtoa_r+0xb5c>
    4e8c:	9810      	ldr	r0, [sp, #64]	; 0x40
    4e8e:	2800      	cmp	r0, #0
    4e90:	d100      	bne.n	4e94 <_dtoa_r+0x944>
    4e92:	e0c5      	b.n	5020 <_dtoa_r+0xad0>
    4e94:	2c00      	cmp	r4, #0
    4e96:	dd05      	ble.n	4ea4 <_dtoa_r+0x954>
    4e98:	1c31      	adds	r1, r6, #0
    4e9a:	9807      	ldr	r0, [sp, #28]
    4e9c:	1c22      	adds	r2, r4, #0
    4e9e:	f000 fcf1 	bl	5884 <__lshift>
    4ea2:	1c06      	adds	r6, r0, #0
    4ea4:	9602      	str	r6, [sp, #8]
    4ea6:	2d00      	cmp	r5, #0
    4ea8:	d012      	beq.n	4ed0 <_dtoa_r+0x980>
    4eaa:	6871      	ldr	r1, [r6, #4]
    4eac:	9807      	ldr	r0, [sp, #28]
    4eae:	f000 fb27 	bl	5500 <_Balloc>
    4eb2:	6932      	ldr	r2, [r6, #16]
    4eb4:	1c31      	adds	r1, r6, #0
    4eb6:	3202      	adds	r2, #2
    4eb8:	1c04      	adds	r4, r0, #0
    4eba:	0092      	lsls	r2, r2, #2
    4ebc:	310c      	adds	r1, #12
    4ebe:	300c      	adds	r0, #12
    4ec0:	f7fe fab2 	bl	3428 <memcpy>
    4ec4:	9807      	ldr	r0, [sp, #28]
    4ec6:	1c21      	adds	r1, r4, #0
    4ec8:	2201      	movs	r2, #1
    4eca:	f000 fcdb 	bl	5884 <__lshift>
    4ece:	9002      	str	r0, [sp, #8]
    4ed0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    4ed2:	9d08      	ldr	r5, [sp, #32]
    4ed4:	1c23      	adds	r3, r4, #0
    4ed6:	3b01      	subs	r3, #1
    4ed8:	195b      	adds	r3, r3, r5
    4eda:	9409      	str	r4, [sp, #36]	; 0x24
    4edc:	9310      	str	r3, [sp, #64]	; 0x40
    4ede:	1c39      	adds	r1, r7, #0
    4ee0:	980a      	ldr	r0, [sp, #40]	; 0x28
    4ee2:	f7ff faa9 	bl	4438 <quorem>
    4ee6:	1c31      	adds	r1, r6, #0
    4ee8:	900d      	str	r0, [sp, #52]	; 0x34
    4eea:	1c04      	adds	r4, r0, #0
    4eec:	980a      	ldr	r0, [sp, #40]	; 0x28
    4eee:	f000 fd1b 	bl	5928 <__mcmp>
    4ef2:	1c39      	adds	r1, r7, #0
    4ef4:	900c      	str	r0, [sp, #48]	; 0x30
    4ef6:	9a02      	ldr	r2, [sp, #8]
    4ef8:	9807      	ldr	r0, [sp, #28]
    4efa:	f000 fd30 	bl	595e <__mdiff>
    4efe:	1c05      	adds	r5, r0, #0
    4f00:	68c0      	ldr	r0, [r0, #12]
    4f02:	3430      	adds	r4, #48	; 0x30
    4f04:	2800      	cmp	r0, #0
    4f06:	d105      	bne.n	4f14 <_dtoa_r+0x9c4>
    4f08:	980a      	ldr	r0, [sp, #40]	; 0x28
    4f0a:	1c29      	adds	r1, r5, #0
    4f0c:	f000 fd0c 	bl	5928 <__mcmp>
    4f10:	9008      	str	r0, [sp, #32]
    4f12:	e001      	b.n	4f18 <_dtoa_r+0x9c8>
    4f14:	2101      	movs	r1, #1
    4f16:	9108      	str	r1, [sp, #32]
    4f18:	1c29      	adds	r1, r5, #0
    4f1a:	9807      	ldr	r0, [sp, #28]
    4f1c:	f000 fb28 	bl	5570 <_Bfree>
    4f20:	9b08      	ldr	r3, [sp, #32]
    4f22:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4f24:	432b      	orrs	r3, r5
    4f26:	d10d      	bne.n	4f44 <_dtoa_r+0x9f4>
    4f28:	9804      	ldr	r0, [sp, #16]
    4f2a:	2301      	movs	r3, #1
    4f2c:	4203      	tst	r3, r0
    4f2e:	d109      	bne.n	4f44 <_dtoa_r+0x9f4>
    4f30:	2c39      	cmp	r4, #57	; 0x39
    4f32:	d044      	beq.n	4fbe <_dtoa_r+0xa6e>
    4f34:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4f36:	2d00      	cmp	r5, #0
    4f38:	dd01      	ble.n	4f3e <_dtoa_r+0x9ee>
    4f3a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4f3c:	3431      	adds	r4, #49	; 0x31
    4f3e:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4f40:	3501      	adds	r5, #1
    4f42:	e044      	b.n	4fce <_dtoa_r+0xa7e>
    4f44:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4f46:	2d00      	cmp	r5, #0
    4f48:	da03      	bge.n	4f52 <_dtoa_r+0xa02>
    4f4a:	9d08      	ldr	r5, [sp, #32]
    4f4c:	2d00      	cmp	r5, #0
    4f4e:	dc17      	bgt.n	4f80 <_dtoa_r+0xa30>
    4f50:	e028      	b.n	4fa4 <_dtoa_r+0xa54>
    4f52:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    4f54:	9d20      	ldr	r5, [sp, #128]	; 0x80
    4f56:	432b      	orrs	r3, r5
    4f58:	d129      	bne.n	4fae <_dtoa_r+0xa5e>
    4f5a:	9804      	ldr	r0, [sp, #16]
    4f5c:	2301      	movs	r3, #1
    4f5e:	4203      	tst	r3, r0
    4f60:	d125      	bne.n	4fae <_dtoa_r+0xa5e>
    4f62:	e7f2      	b.n	4f4a <_dtoa_r+0x9fa>
    4f64:	46c0      	nop			; (mov r8, r8)
    4f66:	46c0      	nop			; (mov r8, r8)
    4f68:	00000000 	.word	0x00000000
    4f6c:	40240000 	.word	0x40240000
	...
    4f78:	00000433 	.word	0x00000433
    4f7c:	7ff00000 	.word	0x7ff00000
    4f80:	990a      	ldr	r1, [sp, #40]	; 0x28
    4f82:	9807      	ldr	r0, [sp, #28]
    4f84:	2201      	movs	r2, #1
    4f86:	f000 fc7d 	bl	5884 <__lshift>
    4f8a:	1c39      	adds	r1, r7, #0
    4f8c:	900a      	str	r0, [sp, #40]	; 0x28
    4f8e:	f000 fccb 	bl	5928 <__mcmp>
    4f92:	2800      	cmp	r0, #0
    4f94:	dc02      	bgt.n	4f9c <_dtoa_r+0xa4c>
    4f96:	d105      	bne.n	4fa4 <_dtoa_r+0xa54>
    4f98:	07e1      	lsls	r1, r4, #31
    4f9a:	d503      	bpl.n	4fa4 <_dtoa_r+0xa54>
    4f9c:	2c39      	cmp	r4, #57	; 0x39
    4f9e:	d00e      	beq.n	4fbe <_dtoa_r+0xa6e>
    4fa0:	9c0d      	ldr	r4, [sp, #52]	; 0x34
    4fa2:	3431      	adds	r4, #49	; 0x31
    4fa4:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4fa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    4fa8:	3501      	adds	r5, #1
    4faa:	7014      	strb	r4, [r2, #0]
    4fac:	e07e      	b.n	50ac <_dtoa_r+0xb5c>
    4fae:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4fb0:	3501      	adds	r5, #1
    4fb2:	950c      	str	r5, [sp, #48]	; 0x30
    4fb4:	9d08      	ldr	r5, [sp, #32]
    4fb6:	2d00      	cmp	r5, #0
    4fb8:	dd0c      	ble.n	4fd4 <_dtoa_r+0xa84>
    4fba:	2c39      	cmp	r4, #57	; 0x39
    4fbc:	d105      	bne.n	4fca <_dtoa_r+0xa7a>
    4fbe:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4fc0:	9c09      	ldr	r4, [sp, #36]	; 0x24
    4fc2:	2339      	movs	r3, #57	; 0x39
    4fc4:	3501      	adds	r5, #1
    4fc6:	7023      	strb	r3, [r4, #0]
    4fc8:	e05b      	b.n	5082 <_dtoa_r+0xb32>
    4fca:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4fcc:	3401      	adds	r4, #1
    4fce:	9809      	ldr	r0, [sp, #36]	; 0x24
    4fd0:	7004      	strb	r4, [r0, #0]
    4fd2:	e06b      	b.n	50ac <_dtoa_r+0xb5c>
    4fd4:	9909      	ldr	r1, [sp, #36]	; 0x24
    4fd6:	9a10      	ldr	r2, [sp, #64]	; 0x40
    4fd8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    4fda:	700c      	strb	r4, [r1, #0]
    4fdc:	4291      	cmp	r1, r2
    4fde:	d03d      	beq.n	505c <_dtoa_r+0xb0c>
    4fe0:	990a      	ldr	r1, [sp, #40]	; 0x28
    4fe2:	220a      	movs	r2, #10
    4fe4:	2300      	movs	r3, #0
    4fe6:	9807      	ldr	r0, [sp, #28]
    4fe8:	f000 fadb 	bl	55a2 <__multadd>
    4fec:	9c02      	ldr	r4, [sp, #8]
    4fee:	900a      	str	r0, [sp, #40]	; 0x28
    4ff0:	1c31      	adds	r1, r6, #0
    4ff2:	9807      	ldr	r0, [sp, #28]
    4ff4:	220a      	movs	r2, #10
    4ff6:	2300      	movs	r3, #0
    4ff8:	42a6      	cmp	r6, r4
    4ffa:	d104      	bne.n	5006 <_dtoa_r+0xab6>
    4ffc:	f000 fad1 	bl	55a2 <__multadd>
    5000:	1c06      	adds	r6, r0, #0
    5002:	9002      	str	r0, [sp, #8]
    5004:	e009      	b.n	501a <_dtoa_r+0xaca>
    5006:	f000 facc 	bl	55a2 <__multadd>
    500a:	9902      	ldr	r1, [sp, #8]
    500c:	1c06      	adds	r6, r0, #0
    500e:	220a      	movs	r2, #10
    5010:	9807      	ldr	r0, [sp, #28]
    5012:	2300      	movs	r3, #0
    5014:	f000 fac5 	bl	55a2 <__multadd>
    5018:	9002      	str	r0, [sp, #8]
    501a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    501c:	9509      	str	r5, [sp, #36]	; 0x24
    501e:	e75e      	b.n	4ede <_dtoa_r+0x98e>
    5020:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    5022:	1c39      	adds	r1, r7, #0
    5024:	980a      	ldr	r0, [sp, #40]	; 0x28
    5026:	f7ff fa07 	bl	4438 <quorem>
    502a:	1c04      	adds	r4, r0, #0
    502c:	3430      	adds	r4, #48	; 0x30
    502e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5030:	9908      	ldr	r1, [sp, #32]
    5032:	702c      	strb	r4, [r5, #0]
    5034:	3501      	adds	r5, #1
    5036:	1a2b      	subs	r3, r5, r0
    5038:	428b      	cmp	r3, r1
    503a:	db07      	blt.n	504c <_dtoa_r+0xafc>
    503c:	1e0b      	subs	r3, r1, #0
    503e:	dc00      	bgt.n	5042 <_dtoa_r+0xaf2>
    5040:	2301      	movs	r3, #1
    5042:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5044:	9602      	str	r6, [sp, #8]
    5046:	18d5      	adds	r5, r2, r3
    5048:	2600      	movs	r6, #0
    504a:	e007      	b.n	505c <_dtoa_r+0xb0c>
    504c:	9807      	ldr	r0, [sp, #28]
    504e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5050:	220a      	movs	r2, #10
    5052:	2300      	movs	r3, #0
    5054:	f000 faa5 	bl	55a2 <__multadd>
    5058:	900a      	str	r0, [sp, #40]	; 0x28
    505a:	e7e2      	b.n	5022 <_dtoa_r+0xad2>
    505c:	990a      	ldr	r1, [sp, #40]	; 0x28
    505e:	9807      	ldr	r0, [sp, #28]
    5060:	2201      	movs	r2, #1
    5062:	f000 fc0f 	bl	5884 <__lshift>
    5066:	1c39      	adds	r1, r7, #0
    5068:	900a      	str	r0, [sp, #40]	; 0x28
    506a:	f000 fc5d 	bl	5928 <__mcmp>
    506e:	2800      	cmp	r0, #0
    5070:	dc07      	bgt.n	5082 <_dtoa_r+0xb32>
    5072:	d115      	bne.n	50a0 <_dtoa_r+0xb50>
    5074:	07e3      	lsls	r3, r4, #31
    5076:	d404      	bmi.n	5082 <_dtoa_r+0xb32>
    5078:	e012      	b.n	50a0 <_dtoa_r+0xb50>
    507a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    507c:	42a3      	cmp	r3, r4
    507e:	d005      	beq.n	508c <_dtoa_r+0xb3c>
    5080:	1c1d      	adds	r5, r3, #0
    5082:	1e6b      	subs	r3, r5, #1
    5084:	781a      	ldrb	r2, [r3, #0]
    5086:	2a39      	cmp	r2, #57	; 0x39
    5088:	d0f7      	beq.n	507a <_dtoa_r+0xb2a>
    508a:	e006      	b.n	509a <_dtoa_r+0xb4a>
    508c:	9c06      	ldr	r4, [sp, #24]
    508e:	2331      	movs	r3, #49	; 0x31
    5090:	3401      	adds	r4, #1
    5092:	9406      	str	r4, [sp, #24]
    5094:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
    5096:	7023      	strb	r3, [r4, #0]
    5098:	e008      	b.n	50ac <_dtoa_r+0xb5c>
    509a:	3201      	adds	r2, #1
    509c:	701a      	strb	r2, [r3, #0]
    509e:	e005      	b.n	50ac <_dtoa_r+0xb5c>
    50a0:	1e6b      	subs	r3, r5, #1
    50a2:	781a      	ldrb	r2, [r3, #0]
    50a4:	2a30      	cmp	r2, #48	; 0x30
    50a6:	d101      	bne.n	50ac <_dtoa_r+0xb5c>
    50a8:	1c1d      	adds	r5, r3, #0
    50aa:	e7f9      	b.n	50a0 <_dtoa_r+0xb50>
    50ac:	9807      	ldr	r0, [sp, #28]
    50ae:	1c39      	adds	r1, r7, #0
    50b0:	f000 fa5e 	bl	5570 <_Bfree>
    50b4:	9c02      	ldr	r4, [sp, #8]
    50b6:	2c00      	cmp	r4, #0
    50b8:	d00e      	beq.n	50d8 <_dtoa_r+0xb88>
    50ba:	2e00      	cmp	r6, #0
    50bc:	d005      	beq.n	50ca <_dtoa_r+0xb7a>
    50be:	42a6      	cmp	r6, r4
    50c0:	d003      	beq.n	50ca <_dtoa_r+0xb7a>
    50c2:	9807      	ldr	r0, [sp, #28]
    50c4:	1c31      	adds	r1, r6, #0
    50c6:	f000 fa53 	bl	5570 <_Bfree>
    50ca:	9807      	ldr	r0, [sp, #28]
    50cc:	9902      	ldr	r1, [sp, #8]
    50ce:	f000 fa4f 	bl	5570 <_Bfree>
    50d2:	e001      	b.n	50d8 <_dtoa_r+0xb88>
    50d4:	9c11      	ldr	r4, [sp, #68]	; 0x44
    50d6:	9406      	str	r4, [sp, #24]
    50d8:	9807      	ldr	r0, [sp, #28]
    50da:	990a      	ldr	r1, [sp, #40]	; 0x28
    50dc:	f000 fa48 	bl	5570 <_Bfree>
    50e0:	2300      	movs	r3, #0
    50e2:	702b      	strb	r3, [r5, #0]
    50e4:	9b06      	ldr	r3, [sp, #24]
    50e6:	9c22      	ldr	r4, [sp, #136]	; 0x88
    50e8:	3301      	adds	r3, #1
    50ea:	6023      	str	r3, [r4, #0]
    50ec:	9c24      	ldr	r4, [sp, #144]	; 0x90
    50ee:	2c00      	cmp	r4, #0
    50f0:	d003      	beq.n	50fa <_dtoa_r+0xbaa>
    50f2:	6025      	str	r5, [r4, #0]
    50f4:	e001      	b.n	50fa <_dtoa_r+0xbaa>
    50f6:	4802      	ldr	r0, [pc, #8]	; (5100 <_dtoa_r+0xbb0>)
    50f8:	e000      	b.n	50fc <_dtoa_r+0xbac>
    50fa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    50fc:	b01b      	add	sp, #108	; 0x6c
    50fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5100:	00008971 	.word	0x00008971
    5104:	46c0      	nop			; (mov r8, r8)
    5106:	46c0      	nop			; (mov r8, r8)

00005108 <__sflush_r>:
    5108:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    510a:	898b      	ldrh	r3, [r1, #12]
    510c:	1c05      	adds	r5, r0, #0
    510e:	1c0c      	adds	r4, r1, #0
    5110:	0719      	lsls	r1, r3, #28
    5112:	d45e      	bmi.n	51d2 <__sflush_r+0xca>
    5114:	6862      	ldr	r2, [r4, #4]
    5116:	2a00      	cmp	r2, #0
    5118:	dc02      	bgt.n	5120 <__sflush_r+0x18>
    511a:	6c27      	ldr	r7, [r4, #64]	; 0x40
    511c:	2f00      	cmp	r7, #0
    511e:	dd1a      	ble.n	5156 <__sflush_r+0x4e>
    5120:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5122:	2f00      	cmp	r7, #0
    5124:	d017      	beq.n	5156 <__sflush_r+0x4e>
    5126:	2200      	movs	r2, #0
    5128:	682e      	ldr	r6, [r5, #0]
    512a:	602a      	str	r2, [r5, #0]
    512c:	2280      	movs	r2, #128	; 0x80
    512e:	0152      	lsls	r2, r2, #5
    5130:	401a      	ands	r2, r3
    5132:	d001      	beq.n	5138 <__sflush_r+0x30>
    5134:	6d62      	ldr	r2, [r4, #84]	; 0x54
    5136:	e015      	b.n	5164 <__sflush_r+0x5c>
    5138:	1c28      	adds	r0, r5, #0
    513a:	6a21      	ldr	r1, [r4, #32]
    513c:	2301      	movs	r3, #1
    513e:	47b8      	blx	r7
    5140:	1c02      	adds	r2, r0, #0
    5142:	1c41      	adds	r1, r0, #1
    5144:	d10e      	bne.n	5164 <__sflush_r+0x5c>
    5146:	682b      	ldr	r3, [r5, #0]
    5148:	2b00      	cmp	r3, #0
    514a:	d00b      	beq.n	5164 <__sflush_r+0x5c>
    514c:	2b1d      	cmp	r3, #29
    514e:	d001      	beq.n	5154 <__sflush_r+0x4c>
    5150:	2b16      	cmp	r3, #22
    5152:	d102      	bne.n	515a <__sflush_r+0x52>
    5154:	602e      	str	r6, [r5, #0]
    5156:	2000      	movs	r0, #0
    5158:	e05e      	b.n	5218 <__sflush_r+0x110>
    515a:	89a3      	ldrh	r3, [r4, #12]
    515c:	2140      	movs	r1, #64	; 0x40
    515e:	430b      	orrs	r3, r1
    5160:	81a3      	strh	r3, [r4, #12]
    5162:	e059      	b.n	5218 <__sflush_r+0x110>
    5164:	89a3      	ldrh	r3, [r4, #12]
    5166:	075f      	lsls	r7, r3, #29
    5168:	d506      	bpl.n	5178 <__sflush_r+0x70>
    516a:	6861      	ldr	r1, [r4, #4]
    516c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    516e:	1a52      	subs	r2, r2, r1
    5170:	2b00      	cmp	r3, #0
    5172:	d001      	beq.n	5178 <__sflush_r+0x70>
    5174:	6c27      	ldr	r7, [r4, #64]	; 0x40
    5176:	1bd2      	subs	r2, r2, r7
    5178:	1c28      	adds	r0, r5, #0
    517a:	6a21      	ldr	r1, [r4, #32]
    517c:	2300      	movs	r3, #0
    517e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    5180:	47b8      	blx	r7
    5182:	89a2      	ldrh	r2, [r4, #12]
    5184:	1c41      	adds	r1, r0, #1
    5186:	d106      	bne.n	5196 <__sflush_r+0x8e>
    5188:	682b      	ldr	r3, [r5, #0]
    518a:	2b00      	cmp	r3, #0
    518c:	d003      	beq.n	5196 <__sflush_r+0x8e>
    518e:	2b1d      	cmp	r3, #29
    5190:	d001      	beq.n	5196 <__sflush_r+0x8e>
    5192:	2b16      	cmp	r3, #22
    5194:	d119      	bne.n	51ca <__sflush_r+0xc2>
    5196:	2300      	movs	r3, #0
    5198:	6063      	str	r3, [r4, #4]
    519a:	6923      	ldr	r3, [r4, #16]
    519c:	6023      	str	r3, [r4, #0]
    519e:	04d7      	lsls	r7, r2, #19
    51a0:	d505      	bpl.n	51ae <__sflush_r+0xa6>
    51a2:	1c41      	adds	r1, r0, #1
    51a4:	d102      	bne.n	51ac <__sflush_r+0xa4>
    51a6:	682a      	ldr	r2, [r5, #0]
    51a8:	2a00      	cmp	r2, #0
    51aa:	d100      	bne.n	51ae <__sflush_r+0xa6>
    51ac:	6560      	str	r0, [r4, #84]	; 0x54
    51ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
    51b0:	602e      	str	r6, [r5, #0]
    51b2:	2900      	cmp	r1, #0
    51b4:	d0cf      	beq.n	5156 <__sflush_r+0x4e>
    51b6:	1c23      	adds	r3, r4, #0
    51b8:	3344      	adds	r3, #68	; 0x44
    51ba:	4299      	cmp	r1, r3
    51bc:	d002      	beq.n	51c4 <__sflush_r+0xbc>
    51be:	1c28      	adds	r0, r5, #0
    51c0:	f000 fc9a 	bl	5af8 <_free_r>
    51c4:	2000      	movs	r0, #0
    51c6:	6360      	str	r0, [r4, #52]	; 0x34
    51c8:	e026      	b.n	5218 <__sflush_r+0x110>
    51ca:	2340      	movs	r3, #64	; 0x40
    51cc:	431a      	orrs	r2, r3
    51ce:	81a2      	strh	r2, [r4, #12]
    51d0:	e022      	b.n	5218 <__sflush_r+0x110>
    51d2:	6926      	ldr	r6, [r4, #16]
    51d4:	2e00      	cmp	r6, #0
    51d6:	d0be      	beq.n	5156 <__sflush_r+0x4e>
    51d8:	6827      	ldr	r7, [r4, #0]
    51da:	2200      	movs	r2, #0
    51dc:	1bbf      	subs	r7, r7, r6
    51de:	9701      	str	r7, [sp, #4]
    51e0:	6026      	str	r6, [r4, #0]
    51e2:	0799      	lsls	r1, r3, #30
    51e4:	d100      	bne.n	51e8 <__sflush_r+0xe0>
    51e6:	6962      	ldr	r2, [r4, #20]
    51e8:	60a2      	str	r2, [r4, #8]
    51ea:	9f01      	ldr	r7, [sp, #4]
    51ec:	2f00      	cmp	r7, #0
    51ee:	ddb2      	ble.n	5156 <__sflush_r+0x4e>
    51f0:	1c28      	adds	r0, r5, #0
    51f2:	6a21      	ldr	r1, [r4, #32]
    51f4:	1c32      	adds	r2, r6, #0
    51f6:	9b01      	ldr	r3, [sp, #4]
    51f8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    51fa:	47b8      	blx	r7
    51fc:	2800      	cmp	r0, #0
    51fe:	dc06      	bgt.n	520e <__sflush_r+0x106>
    5200:	89a3      	ldrh	r3, [r4, #12]
    5202:	2240      	movs	r2, #64	; 0x40
    5204:	4313      	orrs	r3, r2
    5206:	2001      	movs	r0, #1
    5208:	81a3      	strh	r3, [r4, #12]
    520a:	4240      	negs	r0, r0
    520c:	e004      	b.n	5218 <__sflush_r+0x110>
    520e:	9f01      	ldr	r7, [sp, #4]
    5210:	1836      	adds	r6, r6, r0
    5212:	1a3f      	subs	r7, r7, r0
    5214:	9701      	str	r7, [sp, #4]
    5216:	e7e8      	b.n	51ea <__sflush_r+0xe2>
    5218:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

0000521c <_fflush_r>:
    521c:	690a      	ldr	r2, [r1, #16]
    521e:	b538      	push	{r3, r4, r5, lr}
    5220:	1c05      	adds	r5, r0, #0
    5222:	1c0c      	adds	r4, r1, #0
    5224:	2a00      	cmp	r2, #0
    5226:	d101      	bne.n	522c <_fflush_r+0x10>
    5228:	2000      	movs	r0, #0
    522a:	e01c      	b.n	5266 <_fflush_r+0x4a>
    522c:	2800      	cmp	r0, #0
    522e:	d004      	beq.n	523a <_fflush_r+0x1e>
    5230:	6983      	ldr	r3, [r0, #24]
    5232:	2b00      	cmp	r3, #0
    5234:	d101      	bne.n	523a <_fflush_r+0x1e>
    5236:	f000 f871 	bl	531c <__sinit>
    523a:	4b0b      	ldr	r3, [pc, #44]	; (5268 <_fflush_r+0x4c>)
    523c:	429c      	cmp	r4, r3
    523e:	d101      	bne.n	5244 <_fflush_r+0x28>
    5240:	686c      	ldr	r4, [r5, #4]
    5242:	e008      	b.n	5256 <_fflush_r+0x3a>
    5244:	4b09      	ldr	r3, [pc, #36]	; (526c <_fflush_r+0x50>)
    5246:	429c      	cmp	r4, r3
    5248:	d101      	bne.n	524e <_fflush_r+0x32>
    524a:	68ac      	ldr	r4, [r5, #8]
    524c:	e003      	b.n	5256 <_fflush_r+0x3a>
    524e:	4b08      	ldr	r3, [pc, #32]	; (5270 <_fflush_r+0x54>)
    5250:	429c      	cmp	r4, r3
    5252:	d100      	bne.n	5256 <_fflush_r+0x3a>
    5254:	68ec      	ldr	r4, [r5, #12]
    5256:	220c      	movs	r2, #12
    5258:	5ea3      	ldrsh	r3, [r4, r2]
    525a:	2b00      	cmp	r3, #0
    525c:	d0e4      	beq.n	5228 <_fflush_r+0xc>
    525e:	1c28      	adds	r0, r5, #0
    5260:	1c21      	adds	r1, r4, #0
    5262:	f7ff ff51 	bl	5108 <__sflush_r>
    5266:	bd38      	pop	{r3, r4, r5, pc}
    5268:	000089a4 	.word	0x000089a4
    526c:	000089c4 	.word	0x000089c4
    5270:	000089e4 	.word	0x000089e4

00005274 <_cleanup_r>:
    5274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5276:	1c04      	adds	r4, r0, #0
    5278:	1c07      	adds	r7, r0, #0
    527a:	3448      	adds	r4, #72	; 0x48
    527c:	2c00      	cmp	r4, #0
    527e:	d012      	beq.n	52a6 <_cleanup_r+0x32>
    5280:	68a5      	ldr	r5, [r4, #8]
    5282:	6866      	ldr	r6, [r4, #4]
    5284:	3e01      	subs	r6, #1
    5286:	d40c      	bmi.n	52a2 <_cleanup_r+0x2e>
    5288:	89ab      	ldrh	r3, [r5, #12]
    528a:	2b01      	cmp	r3, #1
    528c:	d907      	bls.n	529e <_cleanup_r+0x2a>
    528e:	220e      	movs	r2, #14
    5290:	5eab      	ldrsh	r3, [r5, r2]
    5292:	3301      	adds	r3, #1
    5294:	d003      	beq.n	529e <_cleanup_r+0x2a>
    5296:	1c38      	adds	r0, r7, #0
    5298:	1c29      	adds	r1, r5, #0
    529a:	f7ff ffbf 	bl	521c <_fflush_r>
    529e:	3568      	adds	r5, #104	; 0x68
    52a0:	e7f0      	b.n	5284 <_cleanup_r+0x10>
    52a2:	6824      	ldr	r4, [r4, #0]
    52a4:	e7ea      	b.n	527c <_cleanup_r+0x8>
    52a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000052a8 <std.isra.0>:
    52a8:	2300      	movs	r3, #0
    52aa:	b510      	push	{r4, lr}
    52ac:	1c04      	adds	r4, r0, #0
    52ae:	6003      	str	r3, [r0, #0]
    52b0:	6043      	str	r3, [r0, #4]
    52b2:	6083      	str	r3, [r0, #8]
    52b4:	8181      	strh	r1, [r0, #12]
    52b6:	6643      	str	r3, [r0, #100]	; 0x64
    52b8:	81c2      	strh	r2, [r0, #14]
    52ba:	6103      	str	r3, [r0, #16]
    52bc:	6143      	str	r3, [r0, #20]
    52be:	6183      	str	r3, [r0, #24]
    52c0:	1c19      	adds	r1, r3, #0
    52c2:	2208      	movs	r2, #8
    52c4:	305c      	adds	r0, #92	; 0x5c
    52c6:	f7fe f8b8 	bl	343a <memset>
    52ca:	4b05      	ldr	r3, [pc, #20]	; (52e0 <std.isra.0+0x38>)
    52cc:	6224      	str	r4, [r4, #32]
    52ce:	6263      	str	r3, [r4, #36]	; 0x24
    52d0:	4b04      	ldr	r3, [pc, #16]	; (52e4 <std.isra.0+0x3c>)
    52d2:	62a3      	str	r3, [r4, #40]	; 0x28
    52d4:	4b04      	ldr	r3, [pc, #16]	; (52e8 <std.isra.0+0x40>)
    52d6:	62e3      	str	r3, [r4, #44]	; 0x2c
    52d8:	4b04      	ldr	r3, [pc, #16]	; (52ec <std.isra.0+0x44>)
    52da:	6323      	str	r3, [r4, #48]	; 0x30
    52dc:	bd10      	pop	{r4, pc}
    52de:	46c0      	nop			; (mov r8, r8)
    52e0:	00005ca1 	.word	0x00005ca1
    52e4:	00005cc9 	.word	0x00005cc9
    52e8:	00005d01 	.word	0x00005d01
    52ec:	00005d2d 	.word	0x00005d2d

000052f0 <__sfmoreglue>:
    52f0:	b570      	push	{r4, r5, r6, lr}
    52f2:	1e4b      	subs	r3, r1, #1
    52f4:	2568      	movs	r5, #104	; 0x68
    52f6:	435d      	muls	r5, r3
    52f8:	1c0e      	adds	r6, r1, #0
    52fa:	1c29      	adds	r1, r5, #0
    52fc:	3174      	adds	r1, #116	; 0x74
    52fe:	f000 fc43 	bl	5b88 <_malloc_r>
    5302:	1e04      	subs	r4, r0, #0
    5304:	d008      	beq.n	5318 <__sfmoreglue+0x28>
    5306:	2100      	movs	r1, #0
    5308:	6001      	str	r1, [r0, #0]
    530a:	6046      	str	r6, [r0, #4]
    530c:	1c2a      	adds	r2, r5, #0
    530e:	300c      	adds	r0, #12
    5310:	60a0      	str	r0, [r4, #8]
    5312:	3268      	adds	r2, #104	; 0x68
    5314:	f7fe f891 	bl	343a <memset>
    5318:	1c20      	adds	r0, r4, #0
    531a:	bd70      	pop	{r4, r5, r6, pc}

0000531c <__sinit>:
    531c:	6983      	ldr	r3, [r0, #24]
    531e:	b513      	push	{r0, r1, r4, lr}
    5320:	1c04      	adds	r4, r0, #0
    5322:	2b00      	cmp	r3, #0
    5324:	d127      	bne.n	5376 <__sinit+0x5a>
    5326:	6483      	str	r3, [r0, #72]	; 0x48
    5328:	64c3      	str	r3, [r0, #76]	; 0x4c
    532a:	6503      	str	r3, [r0, #80]	; 0x50
    532c:	4b12      	ldr	r3, [pc, #72]	; (5378 <__sinit+0x5c>)
    532e:	4a13      	ldr	r2, [pc, #76]	; (537c <__sinit+0x60>)
    5330:	681b      	ldr	r3, [r3, #0]
    5332:	6282      	str	r2, [r0, #40]	; 0x28
    5334:	4298      	cmp	r0, r3
    5336:	d101      	bne.n	533c <__sinit+0x20>
    5338:	2301      	movs	r3, #1
    533a:	6183      	str	r3, [r0, #24]
    533c:	1c20      	adds	r0, r4, #0
    533e:	f000 f81f 	bl	5380 <__sfp>
    5342:	6060      	str	r0, [r4, #4]
    5344:	1c20      	adds	r0, r4, #0
    5346:	f000 f81b 	bl	5380 <__sfp>
    534a:	60a0      	str	r0, [r4, #8]
    534c:	1c20      	adds	r0, r4, #0
    534e:	f000 f817 	bl	5380 <__sfp>
    5352:	2104      	movs	r1, #4
    5354:	60e0      	str	r0, [r4, #12]
    5356:	2200      	movs	r2, #0
    5358:	6860      	ldr	r0, [r4, #4]
    535a:	f7ff ffa5 	bl	52a8 <std.isra.0>
    535e:	68a0      	ldr	r0, [r4, #8]
    5360:	2109      	movs	r1, #9
    5362:	2201      	movs	r2, #1
    5364:	f7ff ffa0 	bl	52a8 <std.isra.0>
    5368:	68e0      	ldr	r0, [r4, #12]
    536a:	2112      	movs	r1, #18
    536c:	2202      	movs	r2, #2
    536e:	f7ff ff9b 	bl	52a8 <std.isra.0>
    5372:	2301      	movs	r3, #1
    5374:	61a3      	str	r3, [r4, #24]
    5376:	bd13      	pop	{r0, r1, r4, pc}
    5378:	0000894c 	.word	0x0000894c
    537c:	00005275 	.word	0x00005275

00005380 <__sfp>:
    5380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5382:	4b1d      	ldr	r3, [pc, #116]	; (53f8 <__sfp+0x78>)
    5384:	1c07      	adds	r7, r0, #0
    5386:	681e      	ldr	r6, [r3, #0]
    5388:	69b2      	ldr	r2, [r6, #24]
    538a:	2a00      	cmp	r2, #0
    538c:	d102      	bne.n	5394 <__sfp+0x14>
    538e:	1c30      	adds	r0, r6, #0
    5390:	f7ff ffc4 	bl	531c <__sinit>
    5394:	3648      	adds	r6, #72	; 0x48
    5396:	68b4      	ldr	r4, [r6, #8]
    5398:	6873      	ldr	r3, [r6, #4]
    539a:	3b01      	subs	r3, #1
    539c:	d405      	bmi.n	53aa <__sfp+0x2a>
    539e:	220c      	movs	r2, #12
    53a0:	5ea5      	ldrsh	r5, [r4, r2]
    53a2:	2d00      	cmp	r5, #0
    53a4:	d010      	beq.n	53c8 <__sfp+0x48>
    53a6:	3468      	adds	r4, #104	; 0x68
    53a8:	e7f7      	b.n	539a <__sfp+0x1a>
    53aa:	6833      	ldr	r3, [r6, #0]
    53ac:	2b00      	cmp	r3, #0
    53ae:	d106      	bne.n	53be <__sfp+0x3e>
    53b0:	1c38      	adds	r0, r7, #0
    53b2:	2104      	movs	r1, #4
    53b4:	f7ff ff9c 	bl	52f0 <__sfmoreglue>
    53b8:	6030      	str	r0, [r6, #0]
    53ba:	2800      	cmp	r0, #0
    53bc:	d001      	beq.n	53c2 <__sfp+0x42>
    53be:	6836      	ldr	r6, [r6, #0]
    53c0:	e7e9      	b.n	5396 <__sfp+0x16>
    53c2:	230c      	movs	r3, #12
    53c4:	603b      	str	r3, [r7, #0]
    53c6:	e016      	b.n	53f6 <__sfp+0x76>
    53c8:	2301      	movs	r3, #1
    53ca:	425b      	negs	r3, r3
    53cc:	81e3      	strh	r3, [r4, #14]
    53ce:	1c20      	adds	r0, r4, #0
    53d0:	2301      	movs	r3, #1
    53d2:	81a3      	strh	r3, [r4, #12]
    53d4:	6665      	str	r5, [r4, #100]	; 0x64
    53d6:	6025      	str	r5, [r4, #0]
    53d8:	60a5      	str	r5, [r4, #8]
    53da:	6065      	str	r5, [r4, #4]
    53dc:	6125      	str	r5, [r4, #16]
    53de:	6165      	str	r5, [r4, #20]
    53e0:	61a5      	str	r5, [r4, #24]
    53e2:	305c      	adds	r0, #92	; 0x5c
    53e4:	1c29      	adds	r1, r5, #0
    53e6:	2208      	movs	r2, #8
    53e8:	f7fe f827 	bl	343a <memset>
    53ec:	6365      	str	r5, [r4, #52]	; 0x34
    53ee:	63a5      	str	r5, [r4, #56]	; 0x38
    53f0:	64a5      	str	r5, [r4, #72]	; 0x48
    53f2:	64e5      	str	r5, [r4, #76]	; 0x4c
    53f4:	1c20      	adds	r0, r4, #0
    53f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    53f8:	0000894c 	.word	0x0000894c

000053fc <_localeconv_r>:
    53fc:	4800      	ldr	r0, [pc, #0]	; (5400 <_localeconv_r+0x4>)
    53fe:	4770      	bx	lr
    5400:	20000074 	.word	0x20000074

00005404 <__smakebuf_r>:
    5404:	b5f0      	push	{r4, r5, r6, r7, lr}
    5406:	898b      	ldrh	r3, [r1, #12]
    5408:	b091      	sub	sp, #68	; 0x44
    540a:	1c05      	adds	r5, r0, #0
    540c:	1c0c      	adds	r4, r1, #0
    540e:	079a      	lsls	r2, r3, #30
    5410:	d425      	bmi.n	545e <__smakebuf_r+0x5a>
    5412:	230e      	movs	r3, #14
    5414:	5ec9      	ldrsh	r1, [r1, r3]
    5416:	2900      	cmp	r1, #0
    5418:	da06      	bge.n	5428 <__smakebuf_r+0x24>
    541a:	89a7      	ldrh	r7, [r4, #12]
    541c:	2380      	movs	r3, #128	; 0x80
    541e:	401f      	ands	r7, r3
    5420:	d00f      	beq.n	5442 <__smakebuf_r+0x3e>
    5422:	2700      	movs	r7, #0
    5424:	2640      	movs	r6, #64	; 0x40
    5426:	e00e      	b.n	5446 <__smakebuf_r+0x42>
    5428:	aa01      	add	r2, sp, #4
    542a:	f000 fcab 	bl	5d84 <_fstat_r>
    542e:	2800      	cmp	r0, #0
    5430:	dbf3      	blt.n	541a <__smakebuf_r+0x16>
    5432:	9b02      	ldr	r3, [sp, #8]
    5434:	27f0      	movs	r7, #240	; 0xf0
    5436:	023f      	lsls	r7, r7, #8
    5438:	4a18      	ldr	r2, [pc, #96]	; (549c <__smakebuf_r+0x98>)
    543a:	401f      	ands	r7, r3
    543c:	18bf      	adds	r7, r7, r2
    543e:	427b      	negs	r3, r7
    5440:	415f      	adcs	r7, r3
    5442:	2680      	movs	r6, #128	; 0x80
    5444:	00f6      	lsls	r6, r6, #3
    5446:	1c28      	adds	r0, r5, #0
    5448:	1c31      	adds	r1, r6, #0
    544a:	f000 fb9d 	bl	5b88 <_malloc_r>
    544e:	2800      	cmp	r0, #0
    5450:	d10c      	bne.n	546c <__smakebuf_r+0x68>
    5452:	89a3      	ldrh	r3, [r4, #12]
    5454:	059a      	lsls	r2, r3, #22
    5456:	d41f      	bmi.n	5498 <__smakebuf_r+0x94>
    5458:	2202      	movs	r2, #2
    545a:	4313      	orrs	r3, r2
    545c:	81a3      	strh	r3, [r4, #12]
    545e:	1c23      	adds	r3, r4, #0
    5460:	3347      	adds	r3, #71	; 0x47
    5462:	6023      	str	r3, [r4, #0]
    5464:	6123      	str	r3, [r4, #16]
    5466:	2301      	movs	r3, #1
    5468:	6163      	str	r3, [r4, #20]
    546a:	e015      	b.n	5498 <__smakebuf_r+0x94>
    546c:	4b0c      	ldr	r3, [pc, #48]	; (54a0 <__smakebuf_r+0x9c>)
    546e:	2280      	movs	r2, #128	; 0x80
    5470:	62ab      	str	r3, [r5, #40]	; 0x28
    5472:	89a3      	ldrh	r3, [r4, #12]
    5474:	6020      	str	r0, [r4, #0]
    5476:	4313      	orrs	r3, r2
    5478:	81a3      	strh	r3, [r4, #12]
    547a:	6120      	str	r0, [r4, #16]
    547c:	6166      	str	r6, [r4, #20]
    547e:	2f00      	cmp	r7, #0
    5480:	d00a      	beq.n	5498 <__smakebuf_r+0x94>
    5482:	230e      	movs	r3, #14
    5484:	5ee1      	ldrsh	r1, [r4, r3]
    5486:	1c28      	adds	r0, r5, #0
    5488:	f000 fc8e 	bl	5da8 <_isatty_r>
    548c:	2800      	cmp	r0, #0
    548e:	d003      	beq.n	5498 <__smakebuf_r+0x94>
    5490:	89a3      	ldrh	r3, [r4, #12]
    5492:	2201      	movs	r2, #1
    5494:	4313      	orrs	r3, r2
    5496:	81a3      	strh	r3, [r4, #12]
    5498:	b011      	add	sp, #68	; 0x44
    549a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    549c:	ffffe000 	.word	0xffffe000
    54a0:	00005275 	.word	0x00005275

000054a4 <malloc>:
    54a4:	b508      	push	{r3, lr}
    54a6:	4b03      	ldr	r3, [pc, #12]	; (54b4 <malloc+0x10>)
    54a8:	1c01      	adds	r1, r0, #0
    54aa:	6818      	ldr	r0, [r3, #0]
    54ac:	f000 fb6c 	bl	5b88 <_malloc_r>
    54b0:	bd08      	pop	{r3, pc}
    54b2:	46c0      	nop			; (mov r8, r8)
    54b4:	20000070 	.word	0x20000070

000054b8 <memchr>:
    54b8:	b2c9      	uxtb	r1, r1
    54ba:	1882      	adds	r2, r0, r2
    54bc:	4290      	cmp	r0, r2
    54be:	d004      	beq.n	54ca <memchr+0x12>
    54c0:	7803      	ldrb	r3, [r0, #0]
    54c2:	428b      	cmp	r3, r1
    54c4:	d002      	beq.n	54cc <memchr+0x14>
    54c6:	3001      	adds	r0, #1
    54c8:	e7f8      	b.n	54bc <memchr+0x4>
    54ca:	2000      	movs	r0, #0
    54cc:	4770      	bx	lr

000054ce <memmove>:
    54ce:	b570      	push	{r4, r5, r6, lr}
    54d0:	4281      	cmp	r1, r0
    54d2:	d301      	bcc.n	54d8 <memmove+0xa>
    54d4:	2300      	movs	r3, #0
    54d6:	e00c      	b.n	54f2 <memmove+0x24>
    54d8:	188c      	adds	r4, r1, r2
    54da:	42a0      	cmp	r0, r4
    54dc:	d2fa      	bcs.n	54d4 <memmove+0x6>
    54de:	1885      	adds	r5, r0, r2
    54e0:	1c13      	adds	r3, r2, #0
    54e2:	3b01      	subs	r3, #1
    54e4:	d30b      	bcc.n	54fe <memmove+0x30>
    54e6:	4251      	negs	r1, r2
    54e8:	1866      	adds	r6, r4, r1
    54ea:	5cf6      	ldrb	r6, [r6, r3]
    54ec:	1869      	adds	r1, r5, r1
    54ee:	54ce      	strb	r6, [r1, r3]
    54f0:	e7f7      	b.n	54e2 <memmove+0x14>
    54f2:	4293      	cmp	r3, r2
    54f4:	d003      	beq.n	54fe <memmove+0x30>
    54f6:	5ccc      	ldrb	r4, [r1, r3]
    54f8:	54c4      	strb	r4, [r0, r3]
    54fa:	3301      	adds	r3, #1
    54fc:	e7f9      	b.n	54f2 <memmove+0x24>
    54fe:	bd70      	pop	{r4, r5, r6, pc}

00005500 <_Balloc>:
    5500:	b570      	push	{r4, r5, r6, lr}
    5502:	6a45      	ldr	r5, [r0, #36]	; 0x24
    5504:	1c04      	adds	r4, r0, #0
    5506:	1c0e      	adds	r6, r1, #0
    5508:	2d00      	cmp	r5, #0
    550a:	d107      	bne.n	551c <_Balloc+0x1c>
    550c:	2010      	movs	r0, #16
    550e:	f7ff ffc9 	bl	54a4 <malloc>
    5512:	6260      	str	r0, [r4, #36]	; 0x24
    5514:	6045      	str	r5, [r0, #4]
    5516:	6085      	str	r5, [r0, #8]
    5518:	6005      	str	r5, [r0, #0]
    551a:	60c5      	str	r5, [r0, #12]
    551c:	6a65      	ldr	r5, [r4, #36]	; 0x24
    551e:	68eb      	ldr	r3, [r5, #12]
    5520:	2b00      	cmp	r3, #0
    5522:	d009      	beq.n	5538 <_Balloc+0x38>
    5524:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5526:	00b2      	lsls	r2, r6, #2
    5528:	68db      	ldr	r3, [r3, #12]
    552a:	189a      	adds	r2, r3, r2
    552c:	6810      	ldr	r0, [r2, #0]
    552e:	2800      	cmp	r0, #0
    5530:	d00e      	beq.n	5550 <_Balloc+0x50>
    5532:	6803      	ldr	r3, [r0, #0]
    5534:	6013      	str	r3, [r2, #0]
    5536:	e017      	b.n	5568 <_Balloc+0x68>
    5538:	1c20      	adds	r0, r4, #0
    553a:	2104      	movs	r1, #4
    553c:	2221      	movs	r2, #33	; 0x21
    553e:	f000 facd 	bl	5adc <_calloc_r>
    5542:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5544:	60e8      	str	r0, [r5, #12]
    5546:	68db      	ldr	r3, [r3, #12]
    5548:	2b00      	cmp	r3, #0
    554a:	d1eb      	bne.n	5524 <_Balloc+0x24>
    554c:	2000      	movs	r0, #0
    554e:	e00e      	b.n	556e <_Balloc+0x6e>
    5550:	2101      	movs	r1, #1
    5552:	1c0d      	adds	r5, r1, #0
    5554:	40b5      	lsls	r5, r6
    5556:	1d6a      	adds	r2, r5, #5
    5558:	0092      	lsls	r2, r2, #2
    555a:	1c20      	adds	r0, r4, #0
    555c:	f000 fabe 	bl	5adc <_calloc_r>
    5560:	2800      	cmp	r0, #0
    5562:	d0f3      	beq.n	554c <_Balloc+0x4c>
    5564:	6046      	str	r6, [r0, #4]
    5566:	6085      	str	r5, [r0, #8]
    5568:	2200      	movs	r2, #0
    556a:	6102      	str	r2, [r0, #16]
    556c:	60c2      	str	r2, [r0, #12]
    556e:	bd70      	pop	{r4, r5, r6, pc}

00005570 <_Bfree>:
    5570:	b570      	push	{r4, r5, r6, lr}
    5572:	6a44      	ldr	r4, [r0, #36]	; 0x24
    5574:	1c06      	adds	r6, r0, #0
    5576:	1c0d      	adds	r5, r1, #0
    5578:	2c00      	cmp	r4, #0
    557a:	d107      	bne.n	558c <_Bfree+0x1c>
    557c:	2010      	movs	r0, #16
    557e:	f7ff ff91 	bl	54a4 <malloc>
    5582:	6270      	str	r0, [r6, #36]	; 0x24
    5584:	6044      	str	r4, [r0, #4]
    5586:	6084      	str	r4, [r0, #8]
    5588:	6004      	str	r4, [r0, #0]
    558a:	60c4      	str	r4, [r0, #12]
    558c:	2d00      	cmp	r5, #0
    558e:	d007      	beq.n	55a0 <_Bfree+0x30>
    5590:	6a72      	ldr	r2, [r6, #36]	; 0x24
    5592:	6869      	ldr	r1, [r5, #4]
    5594:	68d2      	ldr	r2, [r2, #12]
    5596:	008b      	lsls	r3, r1, #2
    5598:	18d3      	adds	r3, r2, r3
    559a:	681a      	ldr	r2, [r3, #0]
    559c:	602a      	str	r2, [r5, #0]
    559e:	601d      	str	r5, [r3, #0]
    55a0:	bd70      	pop	{r4, r5, r6, pc}

000055a2 <__multadd>:
    55a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    55a4:	1c0c      	adds	r4, r1, #0
    55a6:	1c1e      	adds	r6, r3, #0
    55a8:	690d      	ldr	r5, [r1, #16]
    55aa:	1c07      	adds	r7, r0, #0
    55ac:	3114      	adds	r1, #20
    55ae:	2300      	movs	r3, #0
    55b0:	6808      	ldr	r0, [r1, #0]
    55b2:	3301      	adds	r3, #1
    55b4:	b280      	uxth	r0, r0
    55b6:	4350      	muls	r0, r2
    55b8:	1980      	adds	r0, r0, r6
    55ba:	4684      	mov	ip, r0
    55bc:	0c06      	lsrs	r6, r0, #16
    55be:	6808      	ldr	r0, [r1, #0]
    55c0:	0c00      	lsrs	r0, r0, #16
    55c2:	4350      	muls	r0, r2
    55c4:	1830      	adds	r0, r6, r0
    55c6:	0c06      	lsrs	r6, r0, #16
    55c8:	0400      	lsls	r0, r0, #16
    55ca:	9001      	str	r0, [sp, #4]
    55cc:	4660      	mov	r0, ip
    55ce:	b280      	uxth	r0, r0
    55d0:	4684      	mov	ip, r0
    55d2:	9801      	ldr	r0, [sp, #4]
    55d4:	4484      	add	ip, r0
    55d6:	4660      	mov	r0, ip
    55d8:	c101      	stmia	r1!, {r0}
    55da:	42ab      	cmp	r3, r5
    55dc:	dbe8      	blt.n	55b0 <__multadd+0xe>
    55de:	2e00      	cmp	r6, #0
    55e0:	d01b      	beq.n	561a <__multadd+0x78>
    55e2:	68a3      	ldr	r3, [r4, #8]
    55e4:	429d      	cmp	r5, r3
    55e6:	db12      	blt.n	560e <__multadd+0x6c>
    55e8:	6861      	ldr	r1, [r4, #4]
    55ea:	1c38      	adds	r0, r7, #0
    55ec:	3101      	adds	r1, #1
    55ee:	f7ff ff87 	bl	5500 <_Balloc>
    55f2:	6922      	ldr	r2, [r4, #16]
    55f4:	1c21      	adds	r1, r4, #0
    55f6:	3202      	adds	r2, #2
    55f8:	9001      	str	r0, [sp, #4]
    55fa:	310c      	adds	r1, #12
    55fc:	0092      	lsls	r2, r2, #2
    55fe:	300c      	adds	r0, #12
    5600:	f7fd ff12 	bl	3428 <memcpy>
    5604:	1c21      	adds	r1, r4, #0
    5606:	1c38      	adds	r0, r7, #0
    5608:	f7ff ffb2 	bl	5570 <_Bfree>
    560c:	9c01      	ldr	r4, [sp, #4]
    560e:	1d2b      	adds	r3, r5, #4
    5610:	009b      	lsls	r3, r3, #2
    5612:	18e3      	adds	r3, r4, r3
    5614:	3501      	adds	r5, #1
    5616:	605e      	str	r6, [r3, #4]
    5618:	6125      	str	r5, [r4, #16]
    561a:	1c20      	adds	r0, r4, #0
    561c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0000561e <__hi0bits>:
    561e:	2200      	movs	r2, #0
    5620:	1c03      	adds	r3, r0, #0
    5622:	0c01      	lsrs	r1, r0, #16
    5624:	4291      	cmp	r1, r2
    5626:	d101      	bne.n	562c <__hi0bits+0xe>
    5628:	0403      	lsls	r3, r0, #16
    562a:	2210      	movs	r2, #16
    562c:	0e19      	lsrs	r1, r3, #24
    562e:	d101      	bne.n	5634 <__hi0bits+0x16>
    5630:	3208      	adds	r2, #8
    5632:	021b      	lsls	r3, r3, #8
    5634:	0f19      	lsrs	r1, r3, #28
    5636:	d101      	bne.n	563c <__hi0bits+0x1e>
    5638:	3204      	adds	r2, #4
    563a:	011b      	lsls	r3, r3, #4
    563c:	0f99      	lsrs	r1, r3, #30
    563e:	d101      	bne.n	5644 <__hi0bits+0x26>
    5640:	3202      	adds	r2, #2
    5642:	009b      	lsls	r3, r3, #2
    5644:	2b00      	cmp	r3, #0
    5646:	db04      	blt.n	5652 <__hi0bits+0x34>
    5648:	2020      	movs	r0, #32
    564a:	0059      	lsls	r1, r3, #1
    564c:	d502      	bpl.n	5654 <__hi0bits+0x36>
    564e:	1c50      	adds	r0, r2, #1
    5650:	e000      	b.n	5654 <__hi0bits+0x36>
    5652:	1c10      	adds	r0, r2, #0
    5654:	4770      	bx	lr

00005656 <__lo0bits>:
    5656:	6803      	ldr	r3, [r0, #0]
    5658:	2207      	movs	r2, #7
    565a:	1c01      	adds	r1, r0, #0
    565c:	401a      	ands	r2, r3
    565e:	d00b      	beq.n	5678 <__lo0bits+0x22>
    5660:	2201      	movs	r2, #1
    5662:	2000      	movs	r0, #0
    5664:	4213      	tst	r3, r2
    5666:	d122      	bne.n	56ae <__lo0bits+0x58>
    5668:	2002      	movs	r0, #2
    566a:	4203      	tst	r3, r0
    566c:	d001      	beq.n	5672 <__lo0bits+0x1c>
    566e:	40d3      	lsrs	r3, r2
    5670:	e01b      	b.n	56aa <__lo0bits+0x54>
    5672:	089b      	lsrs	r3, r3, #2
    5674:	600b      	str	r3, [r1, #0]
    5676:	e01a      	b.n	56ae <__lo0bits+0x58>
    5678:	b298      	uxth	r0, r3
    567a:	2800      	cmp	r0, #0
    567c:	d101      	bne.n	5682 <__lo0bits+0x2c>
    567e:	0c1b      	lsrs	r3, r3, #16
    5680:	2210      	movs	r2, #16
    5682:	b2d8      	uxtb	r0, r3
    5684:	2800      	cmp	r0, #0
    5686:	d101      	bne.n	568c <__lo0bits+0x36>
    5688:	3208      	adds	r2, #8
    568a:	0a1b      	lsrs	r3, r3, #8
    568c:	0718      	lsls	r0, r3, #28
    568e:	d101      	bne.n	5694 <__lo0bits+0x3e>
    5690:	3204      	adds	r2, #4
    5692:	091b      	lsrs	r3, r3, #4
    5694:	0798      	lsls	r0, r3, #30
    5696:	d101      	bne.n	569c <__lo0bits+0x46>
    5698:	3202      	adds	r2, #2
    569a:	089b      	lsrs	r3, r3, #2
    569c:	07d8      	lsls	r0, r3, #31
    569e:	d404      	bmi.n	56aa <__lo0bits+0x54>
    56a0:	085b      	lsrs	r3, r3, #1
    56a2:	2020      	movs	r0, #32
    56a4:	2b00      	cmp	r3, #0
    56a6:	d002      	beq.n	56ae <__lo0bits+0x58>
    56a8:	3201      	adds	r2, #1
    56aa:	600b      	str	r3, [r1, #0]
    56ac:	1c10      	adds	r0, r2, #0
    56ae:	4770      	bx	lr

000056b0 <__i2b>:
    56b0:	b510      	push	{r4, lr}
    56b2:	1c0c      	adds	r4, r1, #0
    56b4:	2101      	movs	r1, #1
    56b6:	f7ff ff23 	bl	5500 <_Balloc>
    56ba:	2301      	movs	r3, #1
    56bc:	6144      	str	r4, [r0, #20]
    56be:	6103      	str	r3, [r0, #16]
    56c0:	bd10      	pop	{r4, pc}

000056c2 <__multiply>:
    56c2:	b5f0      	push	{r4, r5, r6, r7, lr}
    56c4:	1c0c      	adds	r4, r1, #0
    56c6:	1c15      	adds	r5, r2, #0
    56c8:	6909      	ldr	r1, [r1, #16]
    56ca:	6912      	ldr	r2, [r2, #16]
    56cc:	b08b      	sub	sp, #44	; 0x2c
    56ce:	4291      	cmp	r1, r2
    56d0:	da02      	bge.n	56d8 <__multiply+0x16>
    56d2:	1c23      	adds	r3, r4, #0
    56d4:	1c2c      	adds	r4, r5, #0
    56d6:	1c1d      	adds	r5, r3, #0
    56d8:	6927      	ldr	r7, [r4, #16]
    56da:	692e      	ldr	r6, [r5, #16]
    56dc:	68a2      	ldr	r2, [r4, #8]
    56de:	19bb      	adds	r3, r7, r6
    56e0:	6861      	ldr	r1, [r4, #4]
    56e2:	9302      	str	r3, [sp, #8]
    56e4:	4293      	cmp	r3, r2
    56e6:	dd00      	ble.n	56ea <__multiply+0x28>
    56e8:	3101      	adds	r1, #1
    56ea:	f7ff ff09 	bl	5500 <_Balloc>
    56ee:	1c03      	adds	r3, r0, #0
    56f0:	9003      	str	r0, [sp, #12]
    56f2:	9802      	ldr	r0, [sp, #8]
    56f4:	3314      	adds	r3, #20
    56f6:	0082      	lsls	r2, r0, #2
    56f8:	189a      	adds	r2, r3, r2
    56fa:	1c19      	adds	r1, r3, #0
    56fc:	4291      	cmp	r1, r2
    56fe:	d202      	bcs.n	5706 <__multiply+0x44>
    5700:	2000      	movs	r0, #0
    5702:	c101      	stmia	r1!, {r0}
    5704:	e7fa      	b.n	56fc <__multiply+0x3a>
    5706:	3514      	adds	r5, #20
    5708:	3414      	adds	r4, #20
    570a:	00bf      	lsls	r7, r7, #2
    570c:	46ac      	mov	ip, r5
    570e:	00b6      	lsls	r6, r6, #2
    5710:	19e7      	adds	r7, r4, r7
    5712:	4466      	add	r6, ip
    5714:	9404      	str	r4, [sp, #16]
    5716:	9707      	str	r7, [sp, #28]
    5718:	9609      	str	r6, [sp, #36]	; 0x24
    571a:	9e09      	ldr	r6, [sp, #36]	; 0x24
    571c:	45b4      	cmp	ip, r6
    571e:	d256      	bcs.n	57ce <__multiply+0x10c>
    5720:	4665      	mov	r5, ip
    5722:	882d      	ldrh	r5, [r5, #0]
    5724:	9505      	str	r5, [sp, #20]
    5726:	2d00      	cmp	r5, #0
    5728:	d01f      	beq.n	576a <__multiply+0xa8>
    572a:	9c04      	ldr	r4, [sp, #16]
    572c:	1c19      	adds	r1, r3, #0
    572e:	2000      	movs	r0, #0
    5730:	680f      	ldr	r7, [r1, #0]
    5732:	cc40      	ldmia	r4!, {r6}
    5734:	b2bf      	uxth	r7, r7
    5736:	9d05      	ldr	r5, [sp, #20]
    5738:	9706      	str	r7, [sp, #24]
    573a:	b2b7      	uxth	r7, r6
    573c:	436f      	muls	r7, r5
    573e:	9d06      	ldr	r5, [sp, #24]
    5740:	0c36      	lsrs	r6, r6, #16
    5742:	19ef      	adds	r7, r5, r7
    5744:	183f      	adds	r7, r7, r0
    5746:	6808      	ldr	r0, [r1, #0]
    5748:	9108      	str	r1, [sp, #32]
    574a:	0c05      	lsrs	r5, r0, #16
    574c:	9805      	ldr	r0, [sp, #20]
    574e:	4346      	muls	r6, r0
    5750:	0c38      	lsrs	r0, r7, #16
    5752:	19ad      	adds	r5, r5, r6
    5754:	182d      	adds	r5, r5, r0
    5756:	0c28      	lsrs	r0, r5, #16
    5758:	b2bf      	uxth	r7, r7
    575a:	042d      	lsls	r5, r5, #16
    575c:	433d      	orrs	r5, r7
    575e:	c120      	stmia	r1!, {r5}
    5760:	9d07      	ldr	r5, [sp, #28]
    5762:	42ac      	cmp	r4, r5
    5764:	d3e4      	bcc.n	5730 <__multiply+0x6e>
    5766:	9e08      	ldr	r6, [sp, #32]
    5768:	6070      	str	r0, [r6, #4]
    576a:	4667      	mov	r7, ip
    576c:	887d      	ldrh	r5, [r7, #2]
    576e:	2d00      	cmp	r5, #0
    5770:	d022      	beq.n	57b8 <__multiply+0xf6>
    5772:	2600      	movs	r6, #0
    5774:	6818      	ldr	r0, [r3, #0]
    5776:	9c04      	ldr	r4, [sp, #16]
    5778:	1c19      	adds	r1, r3, #0
    577a:	9601      	str	r6, [sp, #4]
    577c:	8827      	ldrh	r7, [r4, #0]
    577e:	b280      	uxth	r0, r0
    5780:	436f      	muls	r7, r5
    5782:	9706      	str	r7, [sp, #24]
    5784:	9e06      	ldr	r6, [sp, #24]
    5786:	884f      	ldrh	r7, [r1, #2]
    5788:	9105      	str	r1, [sp, #20]
    578a:	19f6      	adds	r6, r6, r7
    578c:	9f01      	ldr	r7, [sp, #4]
    578e:	19f7      	adds	r7, r6, r7
    5790:	9706      	str	r7, [sp, #24]
    5792:	043f      	lsls	r7, r7, #16
    5794:	4338      	orrs	r0, r7
    5796:	6008      	str	r0, [r1, #0]
    5798:	cc01      	ldmia	r4!, {r0}
    579a:	888f      	ldrh	r7, [r1, #4]
    579c:	0c00      	lsrs	r0, r0, #16
    579e:	4368      	muls	r0, r5
    57a0:	19c0      	adds	r0, r0, r7
    57a2:	9f06      	ldr	r7, [sp, #24]
    57a4:	3104      	adds	r1, #4
    57a6:	0c3e      	lsrs	r6, r7, #16
    57a8:	1980      	adds	r0, r0, r6
    57aa:	9f07      	ldr	r7, [sp, #28]
    57ac:	0c06      	lsrs	r6, r0, #16
    57ae:	9601      	str	r6, [sp, #4]
    57b0:	42a7      	cmp	r7, r4
    57b2:	d8e3      	bhi.n	577c <__multiply+0xba>
    57b4:	9905      	ldr	r1, [sp, #20]
    57b6:	6048      	str	r0, [r1, #4]
    57b8:	2504      	movs	r5, #4
    57ba:	44ac      	add	ip, r5
    57bc:	195b      	adds	r3, r3, r5
    57be:	e7ac      	b.n	571a <__multiply+0x58>
    57c0:	3a04      	subs	r2, #4
    57c2:	6810      	ldr	r0, [r2, #0]
    57c4:	2800      	cmp	r0, #0
    57c6:	d105      	bne.n	57d4 <__multiply+0x112>
    57c8:	9f02      	ldr	r7, [sp, #8]
    57ca:	3f01      	subs	r7, #1
    57cc:	9702      	str	r7, [sp, #8]
    57ce:	9d02      	ldr	r5, [sp, #8]
    57d0:	2d00      	cmp	r5, #0
    57d2:	dcf5      	bgt.n	57c0 <__multiply+0xfe>
    57d4:	9f03      	ldr	r7, [sp, #12]
    57d6:	9e02      	ldr	r6, [sp, #8]
    57d8:	1c38      	adds	r0, r7, #0
    57da:	613e      	str	r6, [r7, #16]
    57dc:	b00b      	add	sp, #44	; 0x2c
    57de:	bdf0      	pop	{r4, r5, r6, r7, pc}

000057e0 <__pow5mult>:
    57e0:	2303      	movs	r3, #3
    57e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    57e4:	4013      	ands	r3, r2
    57e6:	1c05      	adds	r5, r0, #0
    57e8:	1c0e      	adds	r6, r1, #0
    57ea:	1c14      	adds	r4, r2, #0
    57ec:	2b00      	cmp	r3, #0
    57ee:	d007      	beq.n	5800 <__pow5mult+0x20>
    57f0:	4a22      	ldr	r2, [pc, #136]	; (587c <__pow5mult+0x9c>)
    57f2:	3b01      	subs	r3, #1
    57f4:	009b      	lsls	r3, r3, #2
    57f6:	589a      	ldr	r2, [r3, r2]
    57f8:	2300      	movs	r3, #0
    57fa:	f7ff fed2 	bl	55a2 <__multadd>
    57fe:	1c06      	adds	r6, r0, #0
    5800:	10a4      	asrs	r4, r4, #2
    5802:	9401      	str	r4, [sp, #4]
    5804:	d037      	beq.n	5876 <__pow5mult+0x96>
    5806:	6a6c      	ldr	r4, [r5, #36]	; 0x24
    5808:	2c00      	cmp	r4, #0
    580a:	d107      	bne.n	581c <__pow5mult+0x3c>
    580c:	2010      	movs	r0, #16
    580e:	f7ff fe49 	bl	54a4 <malloc>
    5812:	6268      	str	r0, [r5, #36]	; 0x24
    5814:	6044      	str	r4, [r0, #4]
    5816:	6084      	str	r4, [r0, #8]
    5818:	6004      	str	r4, [r0, #0]
    581a:	60c4      	str	r4, [r0, #12]
    581c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
    581e:	68bc      	ldr	r4, [r7, #8]
    5820:	2c00      	cmp	r4, #0
    5822:	d110      	bne.n	5846 <__pow5mult+0x66>
    5824:	1c28      	adds	r0, r5, #0
    5826:	4916      	ldr	r1, [pc, #88]	; (5880 <__pow5mult+0xa0>)
    5828:	f7ff ff42 	bl	56b0 <__i2b>
    582c:	2300      	movs	r3, #0
    582e:	60b8      	str	r0, [r7, #8]
    5830:	1c04      	adds	r4, r0, #0
    5832:	6003      	str	r3, [r0, #0]
    5834:	e007      	b.n	5846 <__pow5mult+0x66>
    5836:	9b01      	ldr	r3, [sp, #4]
    5838:	105b      	asrs	r3, r3, #1
    583a:	9301      	str	r3, [sp, #4]
    583c:	d01b      	beq.n	5876 <__pow5mult+0x96>
    583e:	6820      	ldr	r0, [r4, #0]
    5840:	2800      	cmp	r0, #0
    5842:	d00f      	beq.n	5864 <__pow5mult+0x84>
    5844:	1c04      	adds	r4, r0, #0
    5846:	9b01      	ldr	r3, [sp, #4]
    5848:	07db      	lsls	r3, r3, #31
    584a:	d5f4      	bpl.n	5836 <__pow5mult+0x56>
    584c:	1c31      	adds	r1, r6, #0
    584e:	1c22      	adds	r2, r4, #0
    5850:	1c28      	adds	r0, r5, #0
    5852:	f7ff ff36 	bl	56c2 <__multiply>
    5856:	1c31      	adds	r1, r6, #0
    5858:	1c07      	adds	r7, r0, #0
    585a:	1c28      	adds	r0, r5, #0
    585c:	f7ff fe88 	bl	5570 <_Bfree>
    5860:	1c3e      	adds	r6, r7, #0
    5862:	e7e8      	b.n	5836 <__pow5mult+0x56>
    5864:	1c28      	adds	r0, r5, #0
    5866:	1c21      	adds	r1, r4, #0
    5868:	1c22      	adds	r2, r4, #0
    586a:	f7ff ff2a 	bl	56c2 <__multiply>
    586e:	2300      	movs	r3, #0
    5870:	6020      	str	r0, [r4, #0]
    5872:	6003      	str	r3, [r0, #0]
    5874:	e7e6      	b.n	5844 <__pow5mult+0x64>
    5876:	1c30      	adds	r0, r6, #0
    5878:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    587a:	46c0      	nop			; (mov r8, r8)
    587c:	00008b00 	.word	0x00008b00
    5880:	00000271 	.word	0x00000271

00005884 <__lshift>:
    5884:	b5f0      	push	{r4, r5, r6, r7, lr}
    5886:	1c0c      	adds	r4, r1, #0
    5888:	b085      	sub	sp, #20
    588a:	9003      	str	r0, [sp, #12]
    588c:	6920      	ldr	r0, [r4, #16]
    588e:	1155      	asrs	r5, r2, #5
    5890:	1828      	adds	r0, r5, r0
    5892:	9002      	str	r0, [sp, #8]
    5894:	6849      	ldr	r1, [r1, #4]
    5896:	3001      	adds	r0, #1
    5898:	68a3      	ldr	r3, [r4, #8]
    589a:	1c17      	adds	r7, r2, #0
    589c:	9000      	str	r0, [sp, #0]
    589e:	9a00      	ldr	r2, [sp, #0]
    58a0:	429a      	cmp	r2, r3
    58a2:	dd02      	ble.n	58aa <__lshift+0x26>
    58a4:	3101      	adds	r1, #1
    58a6:	005b      	lsls	r3, r3, #1
    58a8:	e7f9      	b.n	589e <__lshift+0x1a>
    58aa:	9803      	ldr	r0, [sp, #12]
    58ac:	f7ff fe28 	bl	5500 <_Balloc>
    58b0:	1c02      	adds	r2, r0, #0
    58b2:	1c06      	adds	r6, r0, #0
    58b4:	3214      	adds	r2, #20
    58b6:	2300      	movs	r3, #0
    58b8:	42ab      	cmp	r3, r5
    58ba:	da04      	bge.n	58c6 <__lshift+0x42>
    58bc:	0099      	lsls	r1, r3, #2
    58be:	2000      	movs	r0, #0
    58c0:	5050      	str	r0, [r2, r1]
    58c2:	3301      	adds	r3, #1
    58c4:	e7f8      	b.n	58b8 <__lshift+0x34>
    58c6:	43eb      	mvns	r3, r5
    58c8:	17db      	asrs	r3, r3, #31
    58ca:	401d      	ands	r5, r3
    58cc:	00ad      	lsls	r5, r5, #2
    58ce:	6920      	ldr	r0, [r4, #16]
    58d0:	1955      	adds	r5, r2, r5
    58d2:	1c22      	adds	r2, r4, #0
    58d4:	3214      	adds	r2, #20
    58d6:	0083      	lsls	r3, r0, #2
    58d8:	189b      	adds	r3, r3, r2
    58da:	469c      	mov	ip, r3
    58dc:	231f      	movs	r3, #31
    58de:	401f      	ands	r7, r3
    58e0:	d014      	beq.n	590c <__lshift+0x88>
    58e2:	2320      	movs	r3, #32
    58e4:	1bdb      	subs	r3, r3, r7
    58e6:	9301      	str	r3, [sp, #4]
    58e8:	2300      	movs	r3, #0
    58ea:	6810      	ldr	r0, [r2, #0]
    58ec:	1c29      	adds	r1, r5, #0
    58ee:	40b8      	lsls	r0, r7
    58f0:	4303      	orrs	r3, r0
    58f2:	c508      	stmia	r5!, {r3}
    58f4:	ca08      	ldmia	r2!, {r3}
    58f6:	9801      	ldr	r0, [sp, #4]
    58f8:	40c3      	lsrs	r3, r0
    58fa:	4594      	cmp	ip, r2
    58fc:	d8f5      	bhi.n	58ea <__lshift+0x66>
    58fe:	604b      	str	r3, [r1, #4]
    5900:	2b00      	cmp	r3, #0
    5902:	d007      	beq.n	5914 <__lshift+0x90>
    5904:	9902      	ldr	r1, [sp, #8]
    5906:	3102      	adds	r1, #2
    5908:	9100      	str	r1, [sp, #0]
    590a:	e003      	b.n	5914 <__lshift+0x90>
    590c:	ca08      	ldmia	r2!, {r3}
    590e:	c508      	stmia	r5!, {r3}
    5910:	4594      	cmp	ip, r2
    5912:	d8fb      	bhi.n	590c <__lshift+0x88>
    5914:	9b00      	ldr	r3, [sp, #0]
    5916:	9803      	ldr	r0, [sp, #12]
    5918:	3b01      	subs	r3, #1
    591a:	6133      	str	r3, [r6, #16]
    591c:	1c21      	adds	r1, r4, #0
    591e:	f7ff fe27 	bl	5570 <_Bfree>
    5922:	1c30      	adds	r0, r6, #0
    5924:	b005      	add	sp, #20
    5926:	bdf0      	pop	{r4, r5, r6, r7, pc}

00005928 <__mcmp>:
    5928:	b510      	push	{r4, lr}
    592a:	6902      	ldr	r2, [r0, #16]
    592c:	690c      	ldr	r4, [r1, #16]
    592e:	1c03      	adds	r3, r0, #0
    5930:	1b10      	subs	r0, r2, r4
    5932:	d113      	bne.n	595c <__mcmp+0x34>
    5934:	1c1a      	adds	r2, r3, #0
    5936:	00a0      	lsls	r0, r4, #2
    5938:	3214      	adds	r2, #20
    593a:	3114      	adds	r1, #20
    593c:	1813      	adds	r3, r2, r0
    593e:	1809      	adds	r1, r1, r0
    5940:	3b04      	subs	r3, #4
    5942:	3904      	subs	r1, #4
    5944:	681c      	ldr	r4, [r3, #0]
    5946:	6808      	ldr	r0, [r1, #0]
    5948:	4284      	cmp	r4, r0
    594a:	d004      	beq.n	5956 <__mcmp+0x2e>
    594c:	4284      	cmp	r4, r0
    594e:	4180      	sbcs	r0, r0
    5950:	2301      	movs	r3, #1
    5952:	4318      	orrs	r0, r3
    5954:	e002      	b.n	595c <__mcmp+0x34>
    5956:	4293      	cmp	r3, r2
    5958:	d8f2      	bhi.n	5940 <__mcmp+0x18>
    595a:	2000      	movs	r0, #0
    595c:	bd10      	pop	{r4, pc}

0000595e <__mdiff>:
    595e:	b5f0      	push	{r4, r5, r6, r7, lr}
    5960:	1c07      	adds	r7, r0, #0
    5962:	b085      	sub	sp, #20
    5964:	1c08      	adds	r0, r1, #0
    5966:	1c0d      	adds	r5, r1, #0
    5968:	1c11      	adds	r1, r2, #0
    596a:	1c14      	adds	r4, r2, #0
    596c:	f7ff ffdc 	bl	5928 <__mcmp>
    5970:	1e06      	subs	r6, r0, #0
    5972:	d107      	bne.n	5984 <__mdiff+0x26>
    5974:	1c38      	adds	r0, r7, #0
    5976:	1c31      	adds	r1, r6, #0
    5978:	f7ff fdc2 	bl	5500 <_Balloc>
    597c:	2301      	movs	r3, #1
    597e:	6103      	str	r3, [r0, #16]
    5980:	6146      	str	r6, [r0, #20]
    5982:	e050      	b.n	5a26 <__mdiff+0xc8>
    5984:	2800      	cmp	r0, #0
    5986:	db01      	blt.n	598c <__mdiff+0x2e>
    5988:	2600      	movs	r6, #0
    598a:	e003      	b.n	5994 <__mdiff+0x36>
    598c:	1c2b      	adds	r3, r5, #0
    598e:	2601      	movs	r6, #1
    5990:	1c25      	adds	r5, r4, #0
    5992:	1c1c      	adds	r4, r3, #0
    5994:	6869      	ldr	r1, [r5, #4]
    5996:	1c38      	adds	r0, r7, #0
    5998:	f7ff fdb2 	bl	5500 <_Balloc>
    599c:	692a      	ldr	r2, [r5, #16]
    599e:	1c2b      	adds	r3, r5, #0
    59a0:	3314      	adds	r3, #20
    59a2:	0091      	lsls	r1, r2, #2
    59a4:	1859      	adds	r1, r3, r1
    59a6:	9102      	str	r1, [sp, #8]
    59a8:	6921      	ldr	r1, [r4, #16]
    59aa:	1c25      	adds	r5, r4, #0
    59ac:	3514      	adds	r5, #20
    59ae:	0089      	lsls	r1, r1, #2
    59b0:	1869      	adds	r1, r5, r1
    59b2:	1c04      	adds	r4, r0, #0
    59b4:	9103      	str	r1, [sp, #12]
    59b6:	60c6      	str	r6, [r0, #12]
    59b8:	3414      	adds	r4, #20
    59ba:	2100      	movs	r1, #0
    59bc:	cb40      	ldmia	r3!, {r6}
    59be:	cd80      	ldmia	r5!, {r7}
    59c0:	46b4      	mov	ip, r6
    59c2:	b2b6      	uxth	r6, r6
    59c4:	1871      	adds	r1, r6, r1
    59c6:	b2be      	uxth	r6, r7
    59c8:	1b8e      	subs	r6, r1, r6
    59ca:	4661      	mov	r1, ip
    59cc:	9601      	str	r6, [sp, #4]
    59ce:	0c3f      	lsrs	r7, r7, #16
    59d0:	0c0e      	lsrs	r6, r1, #16
    59d2:	1bf7      	subs	r7, r6, r7
    59d4:	9e01      	ldr	r6, [sp, #4]
    59d6:	3404      	adds	r4, #4
    59d8:	1431      	asrs	r1, r6, #16
    59da:	187f      	adds	r7, r7, r1
    59dc:	1439      	asrs	r1, r7, #16
    59de:	043f      	lsls	r7, r7, #16
    59e0:	9700      	str	r7, [sp, #0]
    59e2:	9f01      	ldr	r7, [sp, #4]
    59e4:	1f26      	subs	r6, r4, #4
    59e6:	46b4      	mov	ip, r6
    59e8:	b2be      	uxth	r6, r7
    59ea:	9f00      	ldr	r7, [sp, #0]
    59ec:	4337      	orrs	r7, r6
    59ee:	4666      	mov	r6, ip
    59f0:	6037      	str	r7, [r6, #0]
    59f2:	9f03      	ldr	r7, [sp, #12]
    59f4:	42bd      	cmp	r5, r7
    59f6:	d3e1      	bcc.n	59bc <__mdiff+0x5e>
    59f8:	9e02      	ldr	r6, [sp, #8]
    59fa:	1c25      	adds	r5, r4, #0
    59fc:	42b3      	cmp	r3, r6
    59fe:	d20b      	bcs.n	5a18 <__mdiff+0xba>
    5a00:	cb80      	ldmia	r3!, {r7}
    5a02:	b2bd      	uxth	r5, r7
    5a04:	186d      	adds	r5, r5, r1
    5a06:	142e      	asrs	r6, r5, #16
    5a08:	0c3f      	lsrs	r7, r7, #16
    5a0a:	19f6      	adds	r6, r6, r7
    5a0c:	1431      	asrs	r1, r6, #16
    5a0e:	b2ad      	uxth	r5, r5
    5a10:	0436      	lsls	r6, r6, #16
    5a12:	4335      	orrs	r5, r6
    5a14:	c420      	stmia	r4!, {r5}
    5a16:	e7ef      	b.n	59f8 <__mdiff+0x9a>
    5a18:	3d04      	subs	r5, #4
    5a1a:	682f      	ldr	r7, [r5, #0]
    5a1c:	2f00      	cmp	r7, #0
    5a1e:	d101      	bne.n	5a24 <__mdiff+0xc6>
    5a20:	3a01      	subs	r2, #1
    5a22:	e7f9      	b.n	5a18 <__mdiff+0xba>
    5a24:	6102      	str	r2, [r0, #16]
    5a26:	b005      	add	sp, #20
    5a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

00005a2c <__d2b>:
    5a2c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    5a2e:	2101      	movs	r1, #1
    5a30:	1c1d      	adds	r5, r3, #0
    5a32:	1c14      	adds	r4, r2, #0
    5a34:	f7ff fd64 	bl	5500 <_Balloc>
    5a38:	006f      	lsls	r7, r5, #1
    5a3a:	032b      	lsls	r3, r5, #12
    5a3c:	1c06      	adds	r6, r0, #0
    5a3e:	0b1b      	lsrs	r3, r3, #12
    5a40:	0d7f      	lsrs	r7, r7, #21
    5a42:	d002      	beq.n	5a4a <__d2b+0x1e>
    5a44:	2280      	movs	r2, #128	; 0x80
    5a46:	0352      	lsls	r2, r2, #13
    5a48:	4313      	orrs	r3, r2
    5a4a:	9301      	str	r3, [sp, #4]
    5a4c:	2c00      	cmp	r4, #0
    5a4e:	d019      	beq.n	5a84 <__d2b+0x58>
    5a50:	4668      	mov	r0, sp
    5a52:	9400      	str	r4, [sp, #0]
    5a54:	f7ff fdff 	bl	5656 <__lo0bits>
    5a58:	9a00      	ldr	r2, [sp, #0]
    5a5a:	2800      	cmp	r0, #0
    5a5c:	d009      	beq.n	5a72 <__d2b+0x46>
    5a5e:	9b01      	ldr	r3, [sp, #4]
    5a60:	2120      	movs	r1, #32
    5a62:	1c1c      	adds	r4, r3, #0
    5a64:	1a09      	subs	r1, r1, r0
    5a66:	408c      	lsls	r4, r1
    5a68:	4322      	orrs	r2, r4
    5a6a:	40c3      	lsrs	r3, r0
    5a6c:	6172      	str	r2, [r6, #20]
    5a6e:	9301      	str	r3, [sp, #4]
    5a70:	e000      	b.n	5a74 <__d2b+0x48>
    5a72:	6172      	str	r2, [r6, #20]
    5a74:	9c01      	ldr	r4, [sp, #4]
    5a76:	61b4      	str	r4, [r6, #24]
    5a78:	4263      	negs	r3, r4
    5a7a:	4163      	adcs	r3, r4
    5a7c:	2402      	movs	r4, #2
    5a7e:	1ae4      	subs	r4, r4, r3
    5a80:	6134      	str	r4, [r6, #16]
    5a82:	e007      	b.n	5a94 <__d2b+0x68>
    5a84:	a801      	add	r0, sp, #4
    5a86:	f7ff fde6 	bl	5656 <__lo0bits>
    5a8a:	9901      	ldr	r1, [sp, #4]
    5a8c:	2401      	movs	r4, #1
    5a8e:	6171      	str	r1, [r6, #20]
    5a90:	6134      	str	r4, [r6, #16]
    5a92:	3020      	adds	r0, #32
    5a94:	2f00      	cmp	r7, #0
    5a96:	d009      	beq.n	5aac <__d2b+0x80>
    5a98:	4a0d      	ldr	r2, [pc, #52]	; (5ad0 <__d2b+0xa4>)
    5a9a:	9c08      	ldr	r4, [sp, #32]
    5a9c:	18bf      	adds	r7, r7, r2
    5a9e:	183f      	adds	r7, r7, r0
    5aa0:	6027      	str	r7, [r4, #0]
    5aa2:	2335      	movs	r3, #53	; 0x35
    5aa4:	9c09      	ldr	r4, [sp, #36]	; 0x24
    5aa6:	1a18      	subs	r0, r3, r0
    5aa8:	6020      	str	r0, [r4, #0]
    5aaa:	e00e      	b.n	5aca <__d2b+0x9e>
    5aac:	4909      	ldr	r1, [pc, #36]	; (5ad4 <__d2b+0xa8>)
    5aae:	9a08      	ldr	r2, [sp, #32]
    5ab0:	1840      	adds	r0, r0, r1
    5ab2:	4909      	ldr	r1, [pc, #36]	; (5ad8 <__d2b+0xac>)
    5ab4:	6010      	str	r0, [r2, #0]
    5ab6:	1863      	adds	r3, r4, r1
    5ab8:	009b      	lsls	r3, r3, #2
    5aba:	18f3      	adds	r3, r6, r3
    5abc:	6958      	ldr	r0, [r3, #20]
    5abe:	f7ff fdae 	bl	561e <__hi0bits>
    5ac2:	0164      	lsls	r4, r4, #5
    5ac4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    5ac6:	1a24      	subs	r4, r4, r0
    5ac8:	6014      	str	r4, [r2, #0]
    5aca:	1c30      	adds	r0, r6, #0
    5acc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    5ace:	46c0      	nop			; (mov r8, r8)
    5ad0:	fffffbcd 	.word	0xfffffbcd
    5ad4:	fffffbce 	.word	0xfffffbce
    5ad8:	3fffffff 	.word	0x3fffffff

00005adc <_calloc_r>:
    5adc:	b538      	push	{r3, r4, r5, lr}
    5ade:	1c15      	adds	r5, r2, #0
    5ae0:	434d      	muls	r5, r1
    5ae2:	1c29      	adds	r1, r5, #0
    5ae4:	f000 f850 	bl	5b88 <_malloc_r>
    5ae8:	1e04      	subs	r4, r0, #0
    5aea:	d003      	beq.n	5af4 <_calloc_r+0x18>
    5aec:	2100      	movs	r1, #0
    5aee:	1c2a      	adds	r2, r5, #0
    5af0:	f7fd fca3 	bl	343a <memset>
    5af4:	1c20      	adds	r0, r4, #0
    5af6:	bd38      	pop	{r3, r4, r5, pc}

00005af8 <_free_r>:
    5af8:	b530      	push	{r4, r5, lr}
    5afa:	2900      	cmp	r1, #0
    5afc:	d040      	beq.n	5b80 <_free_r+0x88>
    5afe:	3904      	subs	r1, #4
    5b00:	680b      	ldr	r3, [r1, #0]
    5b02:	2b00      	cmp	r3, #0
    5b04:	da00      	bge.n	5b08 <_free_r+0x10>
    5b06:	18c9      	adds	r1, r1, r3
    5b08:	4a1e      	ldr	r2, [pc, #120]	; (5b84 <_free_r+0x8c>)
    5b0a:	6813      	ldr	r3, [r2, #0]
    5b0c:	1c14      	adds	r4, r2, #0
    5b0e:	2b00      	cmp	r3, #0
    5b10:	d102      	bne.n	5b18 <_free_r+0x20>
    5b12:	604b      	str	r3, [r1, #4]
    5b14:	6011      	str	r1, [r2, #0]
    5b16:	e033      	b.n	5b80 <_free_r+0x88>
    5b18:	4299      	cmp	r1, r3
    5b1a:	d20f      	bcs.n	5b3c <_free_r+0x44>
    5b1c:	6808      	ldr	r0, [r1, #0]
    5b1e:	180a      	adds	r2, r1, r0
    5b20:	429a      	cmp	r2, r3
    5b22:	d105      	bne.n	5b30 <_free_r+0x38>
    5b24:	6813      	ldr	r3, [r2, #0]
    5b26:	6852      	ldr	r2, [r2, #4]
    5b28:	18c0      	adds	r0, r0, r3
    5b2a:	6008      	str	r0, [r1, #0]
    5b2c:	604a      	str	r2, [r1, #4]
    5b2e:	e000      	b.n	5b32 <_free_r+0x3a>
    5b30:	604b      	str	r3, [r1, #4]
    5b32:	6021      	str	r1, [r4, #0]
    5b34:	e024      	b.n	5b80 <_free_r+0x88>
    5b36:	428a      	cmp	r2, r1
    5b38:	d803      	bhi.n	5b42 <_free_r+0x4a>
    5b3a:	1c13      	adds	r3, r2, #0
    5b3c:	685a      	ldr	r2, [r3, #4]
    5b3e:	2a00      	cmp	r2, #0
    5b40:	d1f9      	bne.n	5b36 <_free_r+0x3e>
    5b42:	681d      	ldr	r5, [r3, #0]
    5b44:	195c      	adds	r4, r3, r5
    5b46:	428c      	cmp	r4, r1
    5b48:	d10b      	bne.n	5b62 <_free_r+0x6a>
    5b4a:	6809      	ldr	r1, [r1, #0]
    5b4c:	1869      	adds	r1, r5, r1
    5b4e:	1858      	adds	r0, r3, r1
    5b50:	6019      	str	r1, [r3, #0]
    5b52:	4290      	cmp	r0, r2
    5b54:	d114      	bne.n	5b80 <_free_r+0x88>
    5b56:	6814      	ldr	r4, [r2, #0]
    5b58:	6852      	ldr	r2, [r2, #4]
    5b5a:	1909      	adds	r1, r1, r4
    5b5c:	6019      	str	r1, [r3, #0]
    5b5e:	605a      	str	r2, [r3, #4]
    5b60:	e00e      	b.n	5b80 <_free_r+0x88>
    5b62:	428c      	cmp	r4, r1
    5b64:	d902      	bls.n	5b6c <_free_r+0x74>
    5b66:	230c      	movs	r3, #12
    5b68:	6003      	str	r3, [r0, #0]
    5b6a:	e009      	b.n	5b80 <_free_r+0x88>
    5b6c:	6808      	ldr	r0, [r1, #0]
    5b6e:	180c      	adds	r4, r1, r0
    5b70:	4294      	cmp	r4, r2
    5b72:	d103      	bne.n	5b7c <_free_r+0x84>
    5b74:	6814      	ldr	r4, [r2, #0]
    5b76:	6852      	ldr	r2, [r2, #4]
    5b78:	1900      	adds	r0, r0, r4
    5b7a:	6008      	str	r0, [r1, #0]
    5b7c:	604a      	str	r2, [r1, #4]
    5b7e:	6059      	str	r1, [r3, #4]
    5b80:	bd30      	pop	{r4, r5, pc}
    5b82:	46c0      	nop			; (mov r8, r8)
    5b84:	20000120 	.word	0x20000120

00005b88 <_malloc_r>:
    5b88:	b570      	push	{r4, r5, r6, lr}
    5b8a:	2303      	movs	r3, #3
    5b8c:	1ccd      	adds	r5, r1, #3
    5b8e:	439d      	bics	r5, r3
    5b90:	3508      	adds	r5, #8
    5b92:	1c06      	adds	r6, r0, #0
    5b94:	2d0c      	cmp	r5, #12
    5b96:	d201      	bcs.n	5b9c <_malloc_r+0x14>
    5b98:	250c      	movs	r5, #12
    5b9a:	e001      	b.n	5ba0 <_malloc_r+0x18>
    5b9c:	2d00      	cmp	r5, #0
    5b9e:	db3f      	blt.n	5c20 <_malloc_r+0x98>
    5ba0:	428d      	cmp	r5, r1
    5ba2:	d33d      	bcc.n	5c20 <_malloc_r+0x98>
    5ba4:	4b20      	ldr	r3, [pc, #128]	; (5c28 <_malloc_r+0xa0>)
    5ba6:	681c      	ldr	r4, [r3, #0]
    5ba8:	1c1a      	adds	r2, r3, #0
    5baa:	1c21      	adds	r1, r4, #0
    5bac:	2900      	cmp	r1, #0
    5bae:	d013      	beq.n	5bd8 <_malloc_r+0x50>
    5bb0:	6808      	ldr	r0, [r1, #0]
    5bb2:	1b43      	subs	r3, r0, r5
    5bb4:	d40d      	bmi.n	5bd2 <_malloc_r+0x4a>
    5bb6:	2b0b      	cmp	r3, #11
    5bb8:	d902      	bls.n	5bc0 <_malloc_r+0x38>
    5bba:	600b      	str	r3, [r1, #0]
    5bbc:	18cc      	adds	r4, r1, r3
    5bbe:	e01e      	b.n	5bfe <_malloc_r+0x76>
    5bc0:	428c      	cmp	r4, r1
    5bc2:	d102      	bne.n	5bca <_malloc_r+0x42>
    5bc4:	6863      	ldr	r3, [r4, #4]
    5bc6:	6013      	str	r3, [r2, #0]
    5bc8:	e01a      	b.n	5c00 <_malloc_r+0x78>
    5bca:	6848      	ldr	r0, [r1, #4]
    5bcc:	6060      	str	r0, [r4, #4]
    5bce:	1c0c      	adds	r4, r1, #0
    5bd0:	e016      	b.n	5c00 <_malloc_r+0x78>
    5bd2:	1c0c      	adds	r4, r1, #0
    5bd4:	6849      	ldr	r1, [r1, #4]
    5bd6:	e7e9      	b.n	5bac <_malloc_r+0x24>
    5bd8:	4c14      	ldr	r4, [pc, #80]	; (5c2c <_malloc_r+0xa4>)
    5bda:	6820      	ldr	r0, [r4, #0]
    5bdc:	2800      	cmp	r0, #0
    5bde:	d103      	bne.n	5be8 <_malloc_r+0x60>
    5be0:	1c30      	adds	r0, r6, #0
    5be2:	f000 f84b 	bl	5c7c <_sbrk_r>
    5be6:	6020      	str	r0, [r4, #0]
    5be8:	1c30      	adds	r0, r6, #0
    5bea:	1c29      	adds	r1, r5, #0
    5bec:	f000 f846 	bl	5c7c <_sbrk_r>
    5bf0:	1c43      	adds	r3, r0, #1
    5bf2:	d015      	beq.n	5c20 <_malloc_r+0x98>
    5bf4:	1cc4      	adds	r4, r0, #3
    5bf6:	2303      	movs	r3, #3
    5bf8:	439c      	bics	r4, r3
    5bfa:	4284      	cmp	r4, r0
    5bfc:	d10a      	bne.n	5c14 <_malloc_r+0x8c>
    5bfe:	6025      	str	r5, [r4, #0]
    5c00:	1c20      	adds	r0, r4, #0
    5c02:	300b      	adds	r0, #11
    5c04:	2207      	movs	r2, #7
    5c06:	1d23      	adds	r3, r4, #4
    5c08:	4390      	bics	r0, r2
    5c0a:	1ac3      	subs	r3, r0, r3
    5c0c:	d00b      	beq.n	5c26 <_malloc_r+0x9e>
    5c0e:	425a      	negs	r2, r3
    5c10:	50e2      	str	r2, [r4, r3]
    5c12:	e008      	b.n	5c26 <_malloc_r+0x9e>
    5c14:	1a21      	subs	r1, r4, r0
    5c16:	1c30      	adds	r0, r6, #0
    5c18:	f000 f830 	bl	5c7c <_sbrk_r>
    5c1c:	3001      	adds	r0, #1
    5c1e:	d1ee      	bne.n	5bfe <_malloc_r+0x76>
    5c20:	230c      	movs	r3, #12
    5c22:	6033      	str	r3, [r6, #0]
    5c24:	2000      	movs	r0, #0
    5c26:	bd70      	pop	{r4, r5, r6, pc}
    5c28:	20000120 	.word	0x20000120
    5c2c:	2000011c 	.word	0x2000011c

00005c30 <_realloc_r>:
    5c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5c32:	1c06      	adds	r6, r0, #0
    5c34:	1c0c      	adds	r4, r1, #0
    5c36:	1c15      	adds	r5, r2, #0
    5c38:	2900      	cmp	r1, #0
    5c3a:	d104      	bne.n	5c46 <_realloc_r+0x16>
    5c3c:	1c11      	adds	r1, r2, #0
    5c3e:	f7ff ffa3 	bl	5b88 <_malloc_r>
    5c42:	1c04      	adds	r4, r0, #0
    5c44:	e018      	b.n	5c78 <_realloc_r+0x48>
    5c46:	2a00      	cmp	r2, #0
    5c48:	d103      	bne.n	5c52 <_realloc_r+0x22>
    5c4a:	f7ff ff55 	bl	5af8 <_free_r>
    5c4e:	1c2c      	adds	r4, r5, #0
    5c50:	e012      	b.n	5c78 <_realloc_r+0x48>
    5c52:	f000 f8cf 	bl	5df4 <_malloc_usable_size_r>
    5c56:	42a8      	cmp	r0, r5
    5c58:	d20e      	bcs.n	5c78 <_realloc_r+0x48>
    5c5a:	1c30      	adds	r0, r6, #0
    5c5c:	1c29      	adds	r1, r5, #0
    5c5e:	f7ff ff93 	bl	5b88 <_malloc_r>
    5c62:	1e07      	subs	r7, r0, #0
    5c64:	d007      	beq.n	5c76 <_realloc_r+0x46>
    5c66:	1c21      	adds	r1, r4, #0
    5c68:	1c2a      	adds	r2, r5, #0
    5c6a:	f7fd fbdd 	bl	3428 <memcpy>
    5c6e:	1c30      	adds	r0, r6, #0
    5c70:	1c21      	adds	r1, r4, #0
    5c72:	f7ff ff41 	bl	5af8 <_free_r>
    5c76:	1c3c      	adds	r4, r7, #0
    5c78:	1c20      	adds	r0, r4, #0
    5c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00005c7c <_sbrk_r>:
    5c7c:	b538      	push	{r3, r4, r5, lr}
    5c7e:	4c07      	ldr	r4, [pc, #28]	; (5c9c <_sbrk_r+0x20>)
    5c80:	2300      	movs	r3, #0
    5c82:	1c05      	adds	r5, r0, #0
    5c84:	1c08      	adds	r0, r1, #0
    5c86:	6023      	str	r3, [r4, #0]
    5c88:	f7fd facc 	bl	3224 <_sbrk>
    5c8c:	1c43      	adds	r3, r0, #1
    5c8e:	d103      	bne.n	5c98 <_sbrk_r+0x1c>
    5c90:	6823      	ldr	r3, [r4, #0]
    5c92:	2b00      	cmp	r3, #0
    5c94:	d000      	beq.n	5c98 <_sbrk_r+0x1c>
    5c96:	602b      	str	r3, [r5, #0]
    5c98:	bd38      	pop	{r3, r4, r5, pc}
    5c9a:	46c0      	nop			; (mov r8, r8)
    5c9c:	20002dcc 	.word	0x20002dcc

00005ca0 <__sread>:
    5ca0:	b538      	push	{r3, r4, r5, lr}
    5ca2:	1c0c      	adds	r4, r1, #0
    5ca4:	250e      	movs	r5, #14
    5ca6:	5f49      	ldrsh	r1, [r1, r5]
    5ca8:	f000 f8ae 	bl	5e08 <_read_r>
    5cac:	2800      	cmp	r0, #0
    5cae:	db03      	blt.n	5cb8 <__sread+0x18>
    5cb0:	6d62      	ldr	r2, [r4, #84]	; 0x54
    5cb2:	1813      	adds	r3, r2, r0
    5cb4:	6563      	str	r3, [r4, #84]	; 0x54
    5cb6:	e003      	b.n	5cc0 <__sread+0x20>
    5cb8:	89a2      	ldrh	r2, [r4, #12]
    5cba:	4b02      	ldr	r3, [pc, #8]	; (5cc4 <__sread+0x24>)
    5cbc:	4013      	ands	r3, r2
    5cbe:	81a3      	strh	r3, [r4, #12]
    5cc0:	bd38      	pop	{r3, r4, r5, pc}
    5cc2:	46c0      	nop			; (mov r8, r8)
    5cc4:	ffffefff 	.word	0xffffefff

00005cc8 <__swrite>:
    5cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5cca:	1c1e      	adds	r6, r3, #0
    5ccc:	898b      	ldrh	r3, [r1, #12]
    5cce:	1c05      	adds	r5, r0, #0
    5cd0:	1c0c      	adds	r4, r1, #0
    5cd2:	1c17      	adds	r7, r2, #0
    5cd4:	05da      	lsls	r2, r3, #23
    5cd6:	d505      	bpl.n	5ce4 <__swrite+0x1c>
    5cd8:	230e      	movs	r3, #14
    5cda:	5ec9      	ldrsh	r1, [r1, r3]
    5cdc:	2200      	movs	r2, #0
    5cde:	2302      	movs	r3, #2
    5ce0:	f000 f874 	bl	5dcc <_lseek_r>
    5ce4:	89a2      	ldrh	r2, [r4, #12]
    5ce6:	4b05      	ldr	r3, [pc, #20]	; (5cfc <__swrite+0x34>)
    5ce8:	1c28      	adds	r0, r5, #0
    5cea:	4013      	ands	r3, r2
    5cec:	81a3      	strh	r3, [r4, #12]
    5cee:	220e      	movs	r2, #14
    5cf0:	5ea1      	ldrsh	r1, [r4, r2]
    5cf2:	1c33      	adds	r3, r6, #0
    5cf4:	1c3a      	adds	r2, r7, #0
    5cf6:	f000 f81f 	bl	5d38 <_write_r>
    5cfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5cfc:	ffffefff 	.word	0xffffefff

00005d00 <__sseek>:
    5d00:	b538      	push	{r3, r4, r5, lr}
    5d02:	1c0c      	adds	r4, r1, #0
    5d04:	250e      	movs	r5, #14
    5d06:	5f49      	ldrsh	r1, [r1, r5]
    5d08:	f000 f860 	bl	5dcc <_lseek_r>
    5d0c:	89a3      	ldrh	r3, [r4, #12]
    5d0e:	1c42      	adds	r2, r0, #1
    5d10:	d103      	bne.n	5d1a <__sseek+0x1a>
    5d12:	4a05      	ldr	r2, [pc, #20]	; (5d28 <__sseek+0x28>)
    5d14:	4013      	ands	r3, r2
    5d16:	81a3      	strh	r3, [r4, #12]
    5d18:	e004      	b.n	5d24 <__sseek+0x24>
    5d1a:	2280      	movs	r2, #128	; 0x80
    5d1c:	0152      	lsls	r2, r2, #5
    5d1e:	4313      	orrs	r3, r2
    5d20:	81a3      	strh	r3, [r4, #12]
    5d22:	6560      	str	r0, [r4, #84]	; 0x54
    5d24:	bd38      	pop	{r3, r4, r5, pc}
    5d26:	46c0      	nop			; (mov r8, r8)
    5d28:	ffffefff 	.word	0xffffefff

00005d2c <__sclose>:
    5d2c:	b508      	push	{r3, lr}
    5d2e:	230e      	movs	r3, #14
    5d30:	5ec9      	ldrsh	r1, [r1, r3]
    5d32:	f000 f815 	bl	5d60 <_close_r>
    5d36:	bd08      	pop	{r3, pc}

00005d38 <_write_r>:
    5d38:	b538      	push	{r3, r4, r5, lr}
    5d3a:	4c08      	ldr	r4, [pc, #32]	; (5d5c <_write_r+0x24>)
    5d3c:	1c05      	adds	r5, r0, #0
    5d3e:	2000      	movs	r0, #0
    5d40:	6020      	str	r0, [r4, #0]
    5d42:	1c08      	adds	r0, r1, #0
    5d44:	1c11      	adds	r1, r2, #0
    5d46:	1c1a      	adds	r2, r3, #0
    5d48:	f7fd fa42 	bl	31d0 <_write>
    5d4c:	1c43      	adds	r3, r0, #1
    5d4e:	d103      	bne.n	5d58 <_write_r+0x20>
    5d50:	6823      	ldr	r3, [r4, #0]
    5d52:	2b00      	cmp	r3, #0
    5d54:	d000      	beq.n	5d58 <_write_r+0x20>
    5d56:	602b      	str	r3, [r5, #0]
    5d58:	bd38      	pop	{r3, r4, r5, pc}
    5d5a:	46c0      	nop			; (mov r8, r8)
    5d5c:	20002dcc 	.word	0x20002dcc

00005d60 <_close_r>:
    5d60:	b538      	push	{r3, r4, r5, lr}
    5d62:	4c07      	ldr	r4, [pc, #28]	; (5d80 <_close_r+0x20>)
    5d64:	2300      	movs	r3, #0
    5d66:	1c05      	adds	r5, r0, #0
    5d68:	1c08      	adds	r0, r1, #0
    5d6a:	6023      	str	r3, [r4, #0]
    5d6c:	f7fd fa6c 	bl	3248 <_close>
    5d70:	1c43      	adds	r3, r0, #1
    5d72:	d103      	bne.n	5d7c <_close_r+0x1c>
    5d74:	6823      	ldr	r3, [r4, #0]
    5d76:	2b00      	cmp	r3, #0
    5d78:	d000      	beq.n	5d7c <_close_r+0x1c>
    5d7a:	602b      	str	r3, [r5, #0]
    5d7c:	bd38      	pop	{r3, r4, r5, pc}
    5d7e:	46c0      	nop			; (mov r8, r8)
    5d80:	20002dcc 	.word	0x20002dcc

00005d84 <_fstat_r>:
    5d84:	b538      	push	{r3, r4, r5, lr}
    5d86:	4c07      	ldr	r4, [pc, #28]	; (5da4 <_fstat_r+0x20>)
    5d88:	2300      	movs	r3, #0
    5d8a:	1c05      	adds	r5, r0, #0
    5d8c:	1c08      	adds	r0, r1, #0
    5d8e:	1c11      	adds	r1, r2, #0
    5d90:	6023      	str	r3, [r4, #0]
    5d92:	f7fd fa5d 	bl	3250 <_fstat>
    5d96:	1c43      	adds	r3, r0, #1
    5d98:	d103      	bne.n	5da2 <_fstat_r+0x1e>
    5d9a:	6823      	ldr	r3, [r4, #0]
    5d9c:	2b00      	cmp	r3, #0
    5d9e:	d000      	beq.n	5da2 <_fstat_r+0x1e>
    5da0:	602b      	str	r3, [r5, #0]
    5da2:	bd38      	pop	{r3, r4, r5, pc}
    5da4:	20002dcc 	.word	0x20002dcc

00005da8 <_isatty_r>:
    5da8:	b538      	push	{r3, r4, r5, lr}
    5daa:	4c07      	ldr	r4, [pc, #28]	; (5dc8 <_isatty_r+0x20>)
    5dac:	2300      	movs	r3, #0
    5dae:	1c05      	adds	r5, r0, #0
    5db0:	1c08      	adds	r0, r1, #0
    5db2:	6023      	str	r3, [r4, #0]
    5db4:	f7fd fa52 	bl	325c <_isatty>
    5db8:	1c43      	adds	r3, r0, #1
    5dba:	d103      	bne.n	5dc4 <_isatty_r+0x1c>
    5dbc:	6823      	ldr	r3, [r4, #0]
    5dbe:	2b00      	cmp	r3, #0
    5dc0:	d000      	beq.n	5dc4 <_isatty_r+0x1c>
    5dc2:	602b      	str	r3, [r5, #0]
    5dc4:	bd38      	pop	{r3, r4, r5, pc}
    5dc6:	46c0      	nop			; (mov r8, r8)
    5dc8:	20002dcc 	.word	0x20002dcc

00005dcc <_lseek_r>:
    5dcc:	b538      	push	{r3, r4, r5, lr}
    5dce:	4c08      	ldr	r4, [pc, #32]	; (5df0 <_lseek_r+0x24>)
    5dd0:	1c05      	adds	r5, r0, #0
    5dd2:	2000      	movs	r0, #0
    5dd4:	6020      	str	r0, [r4, #0]
    5dd6:	1c08      	adds	r0, r1, #0
    5dd8:	1c11      	adds	r1, r2, #0
    5dda:	1c1a      	adds	r2, r3, #0
    5ddc:	f7fd fa40 	bl	3260 <_lseek>
    5de0:	1c43      	adds	r3, r0, #1
    5de2:	d103      	bne.n	5dec <_lseek_r+0x20>
    5de4:	6823      	ldr	r3, [r4, #0]
    5de6:	2b00      	cmp	r3, #0
    5de8:	d000      	beq.n	5dec <_lseek_r+0x20>
    5dea:	602b      	str	r3, [r5, #0]
    5dec:	bd38      	pop	{r3, r4, r5, pc}
    5dee:	46c0      	nop			; (mov r8, r8)
    5df0:	20002dcc 	.word	0x20002dcc

00005df4 <_malloc_usable_size_r>:
    5df4:	3904      	subs	r1, #4
    5df6:	680b      	ldr	r3, [r1, #0]
    5df8:	1f18      	subs	r0, r3, #4
    5dfa:	2b00      	cmp	r3, #0
    5dfc:	da02      	bge.n	5e04 <_malloc_usable_size_r+0x10>
    5dfe:	58c8      	ldr	r0, [r1, r3]
    5e00:	181b      	adds	r3, r3, r0
    5e02:	1f18      	subs	r0, r3, #4
    5e04:	4770      	bx	lr
	...

00005e08 <_read_r>:
    5e08:	b538      	push	{r3, r4, r5, lr}
    5e0a:	4c08      	ldr	r4, [pc, #32]	; (5e2c <_read_r+0x24>)
    5e0c:	1c05      	adds	r5, r0, #0
    5e0e:	2000      	movs	r0, #0
    5e10:	6020      	str	r0, [r4, #0]
    5e12:	1c08      	adds	r0, r1, #0
    5e14:	1c11      	adds	r1, r2, #0
    5e16:	1c1a      	adds	r2, r3, #0
    5e18:	f7fd f9b8 	bl	318c <_read>
    5e1c:	1c43      	adds	r3, r0, #1
    5e1e:	d103      	bne.n	5e28 <_read_r+0x20>
    5e20:	6823      	ldr	r3, [r4, #0]
    5e22:	2b00      	cmp	r3, #0
    5e24:	d000      	beq.n	5e28 <_read_r+0x20>
    5e26:	602b      	str	r3, [r5, #0]
    5e28:	bd38      	pop	{r3, r4, r5, pc}
    5e2a:	46c0      	nop			; (mov r8, r8)
    5e2c:	20002dcc 	.word	0x20002dcc

00005e30 <__gnu_thumb1_case_uqi>:
    5e30:	b402      	push	{r1}
    5e32:	4671      	mov	r1, lr
    5e34:	0849      	lsrs	r1, r1, #1
    5e36:	0049      	lsls	r1, r1, #1
    5e38:	5c09      	ldrb	r1, [r1, r0]
    5e3a:	0049      	lsls	r1, r1, #1
    5e3c:	448e      	add	lr, r1
    5e3e:	bc02      	pop	{r1}
    5e40:	4770      	bx	lr
    5e42:	46c0      	nop			; (mov r8, r8)

00005e44 <__aeabi_uidiv>:
    5e44:	2900      	cmp	r1, #0
    5e46:	d034      	beq.n	5eb2 <.udivsi3_skip_div0_test+0x6a>

00005e48 <.udivsi3_skip_div0_test>:
    5e48:	2301      	movs	r3, #1
    5e4a:	2200      	movs	r2, #0
    5e4c:	b410      	push	{r4}
    5e4e:	4288      	cmp	r0, r1
    5e50:	d32c      	bcc.n	5eac <.udivsi3_skip_div0_test+0x64>
    5e52:	2401      	movs	r4, #1
    5e54:	0724      	lsls	r4, r4, #28
    5e56:	42a1      	cmp	r1, r4
    5e58:	d204      	bcs.n	5e64 <.udivsi3_skip_div0_test+0x1c>
    5e5a:	4281      	cmp	r1, r0
    5e5c:	d202      	bcs.n	5e64 <.udivsi3_skip_div0_test+0x1c>
    5e5e:	0109      	lsls	r1, r1, #4
    5e60:	011b      	lsls	r3, r3, #4
    5e62:	e7f8      	b.n	5e56 <.udivsi3_skip_div0_test+0xe>
    5e64:	00e4      	lsls	r4, r4, #3
    5e66:	42a1      	cmp	r1, r4
    5e68:	d204      	bcs.n	5e74 <.udivsi3_skip_div0_test+0x2c>
    5e6a:	4281      	cmp	r1, r0
    5e6c:	d202      	bcs.n	5e74 <.udivsi3_skip_div0_test+0x2c>
    5e6e:	0049      	lsls	r1, r1, #1
    5e70:	005b      	lsls	r3, r3, #1
    5e72:	e7f8      	b.n	5e66 <.udivsi3_skip_div0_test+0x1e>
    5e74:	4288      	cmp	r0, r1
    5e76:	d301      	bcc.n	5e7c <.udivsi3_skip_div0_test+0x34>
    5e78:	1a40      	subs	r0, r0, r1
    5e7a:	431a      	orrs	r2, r3
    5e7c:	084c      	lsrs	r4, r1, #1
    5e7e:	42a0      	cmp	r0, r4
    5e80:	d302      	bcc.n	5e88 <.udivsi3_skip_div0_test+0x40>
    5e82:	1b00      	subs	r0, r0, r4
    5e84:	085c      	lsrs	r4, r3, #1
    5e86:	4322      	orrs	r2, r4
    5e88:	088c      	lsrs	r4, r1, #2
    5e8a:	42a0      	cmp	r0, r4
    5e8c:	d302      	bcc.n	5e94 <.udivsi3_skip_div0_test+0x4c>
    5e8e:	1b00      	subs	r0, r0, r4
    5e90:	089c      	lsrs	r4, r3, #2
    5e92:	4322      	orrs	r2, r4
    5e94:	08cc      	lsrs	r4, r1, #3
    5e96:	42a0      	cmp	r0, r4
    5e98:	d302      	bcc.n	5ea0 <.udivsi3_skip_div0_test+0x58>
    5e9a:	1b00      	subs	r0, r0, r4
    5e9c:	08dc      	lsrs	r4, r3, #3
    5e9e:	4322      	orrs	r2, r4
    5ea0:	2800      	cmp	r0, #0
    5ea2:	d003      	beq.n	5eac <.udivsi3_skip_div0_test+0x64>
    5ea4:	091b      	lsrs	r3, r3, #4
    5ea6:	d001      	beq.n	5eac <.udivsi3_skip_div0_test+0x64>
    5ea8:	0909      	lsrs	r1, r1, #4
    5eaa:	e7e3      	b.n	5e74 <.udivsi3_skip_div0_test+0x2c>
    5eac:	1c10      	adds	r0, r2, #0
    5eae:	bc10      	pop	{r4}
    5eb0:	4770      	bx	lr
    5eb2:	2800      	cmp	r0, #0
    5eb4:	d001      	beq.n	5eba <.udivsi3_skip_div0_test+0x72>
    5eb6:	2000      	movs	r0, #0
    5eb8:	43c0      	mvns	r0, r0
    5eba:	b407      	push	{r0, r1, r2}
    5ebc:	4802      	ldr	r0, [pc, #8]	; (5ec8 <.udivsi3_skip_div0_test+0x80>)
    5ebe:	a102      	add	r1, pc, #8	; (adr r1, 5ec8 <.udivsi3_skip_div0_test+0x80>)
    5ec0:	1840      	adds	r0, r0, r1
    5ec2:	9002      	str	r0, [sp, #8]
    5ec4:	bd03      	pop	{r0, r1, pc}
    5ec6:	46c0      	nop			; (mov r8, r8)
    5ec8:	000000d9 	.word	0x000000d9

00005ecc <__aeabi_uidivmod>:
    5ecc:	2900      	cmp	r1, #0
    5ece:	d0f0      	beq.n	5eb2 <.udivsi3_skip_div0_test+0x6a>
    5ed0:	b503      	push	{r0, r1, lr}
    5ed2:	f7ff ffb9 	bl	5e48 <.udivsi3_skip_div0_test>
    5ed6:	bc0e      	pop	{r1, r2, r3}
    5ed8:	4342      	muls	r2, r0
    5eda:	1a89      	subs	r1, r1, r2
    5edc:	4718      	bx	r3
    5ede:	46c0      	nop			; (mov r8, r8)

00005ee0 <__aeabi_idiv>:
    5ee0:	2900      	cmp	r1, #0
    5ee2:	d041      	beq.n	5f68 <.divsi3_skip_div0_test+0x84>

00005ee4 <.divsi3_skip_div0_test>:
    5ee4:	b410      	push	{r4}
    5ee6:	1c04      	adds	r4, r0, #0
    5ee8:	404c      	eors	r4, r1
    5eea:	46a4      	mov	ip, r4
    5eec:	2301      	movs	r3, #1
    5eee:	2200      	movs	r2, #0
    5ef0:	2900      	cmp	r1, #0
    5ef2:	d500      	bpl.n	5ef6 <.divsi3_skip_div0_test+0x12>
    5ef4:	4249      	negs	r1, r1
    5ef6:	2800      	cmp	r0, #0
    5ef8:	d500      	bpl.n	5efc <.divsi3_skip_div0_test+0x18>
    5efa:	4240      	negs	r0, r0
    5efc:	4288      	cmp	r0, r1
    5efe:	d32c      	bcc.n	5f5a <.divsi3_skip_div0_test+0x76>
    5f00:	2401      	movs	r4, #1
    5f02:	0724      	lsls	r4, r4, #28
    5f04:	42a1      	cmp	r1, r4
    5f06:	d204      	bcs.n	5f12 <.divsi3_skip_div0_test+0x2e>
    5f08:	4281      	cmp	r1, r0
    5f0a:	d202      	bcs.n	5f12 <.divsi3_skip_div0_test+0x2e>
    5f0c:	0109      	lsls	r1, r1, #4
    5f0e:	011b      	lsls	r3, r3, #4
    5f10:	e7f8      	b.n	5f04 <.divsi3_skip_div0_test+0x20>
    5f12:	00e4      	lsls	r4, r4, #3
    5f14:	42a1      	cmp	r1, r4
    5f16:	d204      	bcs.n	5f22 <.divsi3_skip_div0_test+0x3e>
    5f18:	4281      	cmp	r1, r0
    5f1a:	d202      	bcs.n	5f22 <.divsi3_skip_div0_test+0x3e>
    5f1c:	0049      	lsls	r1, r1, #1
    5f1e:	005b      	lsls	r3, r3, #1
    5f20:	e7f8      	b.n	5f14 <.divsi3_skip_div0_test+0x30>
    5f22:	4288      	cmp	r0, r1
    5f24:	d301      	bcc.n	5f2a <.divsi3_skip_div0_test+0x46>
    5f26:	1a40      	subs	r0, r0, r1
    5f28:	431a      	orrs	r2, r3
    5f2a:	084c      	lsrs	r4, r1, #1
    5f2c:	42a0      	cmp	r0, r4
    5f2e:	d302      	bcc.n	5f36 <.divsi3_skip_div0_test+0x52>
    5f30:	1b00      	subs	r0, r0, r4
    5f32:	085c      	lsrs	r4, r3, #1
    5f34:	4322      	orrs	r2, r4
    5f36:	088c      	lsrs	r4, r1, #2
    5f38:	42a0      	cmp	r0, r4
    5f3a:	d302      	bcc.n	5f42 <.divsi3_skip_div0_test+0x5e>
    5f3c:	1b00      	subs	r0, r0, r4
    5f3e:	089c      	lsrs	r4, r3, #2
    5f40:	4322      	orrs	r2, r4
    5f42:	08cc      	lsrs	r4, r1, #3
    5f44:	42a0      	cmp	r0, r4
    5f46:	d302      	bcc.n	5f4e <.divsi3_skip_div0_test+0x6a>
    5f48:	1b00      	subs	r0, r0, r4
    5f4a:	08dc      	lsrs	r4, r3, #3
    5f4c:	4322      	orrs	r2, r4
    5f4e:	2800      	cmp	r0, #0
    5f50:	d003      	beq.n	5f5a <.divsi3_skip_div0_test+0x76>
    5f52:	091b      	lsrs	r3, r3, #4
    5f54:	d001      	beq.n	5f5a <.divsi3_skip_div0_test+0x76>
    5f56:	0909      	lsrs	r1, r1, #4
    5f58:	e7e3      	b.n	5f22 <.divsi3_skip_div0_test+0x3e>
    5f5a:	1c10      	adds	r0, r2, #0
    5f5c:	4664      	mov	r4, ip
    5f5e:	2c00      	cmp	r4, #0
    5f60:	d500      	bpl.n	5f64 <.divsi3_skip_div0_test+0x80>
    5f62:	4240      	negs	r0, r0
    5f64:	bc10      	pop	{r4}
    5f66:	4770      	bx	lr
    5f68:	2800      	cmp	r0, #0
    5f6a:	d006      	beq.n	5f7a <.divsi3_skip_div0_test+0x96>
    5f6c:	db03      	blt.n	5f76 <.divsi3_skip_div0_test+0x92>
    5f6e:	2000      	movs	r0, #0
    5f70:	43c0      	mvns	r0, r0
    5f72:	0840      	lsrs	r0, r0, #1
    5f74:	e001      	b.n	5f7a <.divsi3_skip_div0_test+0x96>
    5f76:	2080      	movs	r0, #128	; 0x80
    5f78:	0600      	lsls	r0, r0, #24
    5f7a:	b407      	push	{r0, r1, r2}
    5f7c:	4802      	ldr	r0, [pc, #8]	; (5f88 <.divsi3_skip_div0_test+0xa4>)
    5f7e:	a102      	add	r1, pc, #8	; (adr r1, 5f88 <.divsi3_skip_div0_test+0xa4>)
    5f80:	1840      	adds	r0, r0, r1
    5f82:	9002      	str	r0, [sp, #8]
    5f84:	bd03      	pop	{r0, r1, pc}
    5f86:	46c0      	nop			; (mov r8, r8)
    5f88:	00000019 	.word	0x00000019

00005f8c <__aeabi_idivmod>:
    5f8c:	2900      	cmp	r1, #0
    5f8e:	d0eb      	beq.n	5f68 <.divsi3_skip_div0_test+0x84>
    5f90:	b503      	push	{r0, r1, lr}
    5f92:	f7ff ffa7 	bl	5ee4 <.divsi3_skip_div0_test>
    5f96:	bc0e      	pop	{r1, r2, r3}
    5f98:	4342      	muls	r2, r0
    5f9a:	1a89      	subs	r1, r1, r2
    5f9c:	4718      	bx	r3
    5f9e:	46c0      	nop			; (mov r8, r8)

00005fa0 <__aeabi_idiv0>:
    5fa0:	4770      	bx	lr
    5fa2:	46c0      	nop			; (mov r8, r8)

00005fa4 <__aeabi_cdrcmple>:
    5fa4:	4684      	mov	ip, r0
    5fa6:	1c10      	adds	r0, r2, #0
    5fa8:	4662      	mov	r2, ip
    5faa:	468c      	mov	ip, r1
    5fac:	1c19      	adds	r1, r3, #0
    5fae:	4663      	mov	r3, ip
    5fb0:	e000      	b.n	5fb4 <__aeabi_cdcmpeq>
    5fb2:	46c0      	nop			; (mov r8, r8)

00005fb4 <__aeabi_cdcmpeq>:
    5fb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    5fb6:	f001 fb6d 	bl	7694 <__ledf2>
    5fba:	2800      	cmp	r0, #0
    5fbc:	d401      	bmi.n	5fc2 <__aeabi_cdcmpeq+0xe>
    5fbe:	2100      	movs	r1, #0
    5fc0:	42c8      	cmn	r0, r1
    5fc2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00005fc4 <__aeabi_dcmpeq>:
    5fc4:	b510      	push	{r4, lr}
    5fc6:	f001 fa9d 	bl	7504 <__eqdf2>
    5fca:	4240      	negs	r0, r0
    5fcc:	3001      	adds	r0, #1
    5fce:	bd10      	pop	{r4, pc}

00005fd0 <__aeabi_dcmplt>:
    5fd0:	b510      	push	{r4, lr}
    5fd2:	f001 fb5f 	bl	7694 <__ledf2>
    5fd6:	2800      	cmp	r0, #0
    5fd8:	db01      	blt.n	5fde <__aeabi_dcmplt+0xe>
    5fda:	2000      	movs	r0, #0
    5fdc:	bd10      	pop	{r4, pc}
    5fde:	2001      	movs	r0, #1
    5fe0:	bd10      	pop	{r4, pc}
    5fe2:	46c0      	nop			; (mov r8, r8)

00005fe4 <__aeabi_dcmple>:
    5fe4:	b510      	push	{r4, lr}
    5fe6:	f001 fb55 	bl	7694 <__ledf2>
    5fea:	2800      	cmp	r0, #0
    5fec:	dd01      	ble.n	5ff2 <__aeabi_dcmple+0xe>
    5fee:	2000      	movs	r0, #0
    5ff0:	bd10      	pop	{r4, pc}
    5ff2:	2001      	movs	r0, #1
    5ff4:	bd10      	pop	{r4, pc}
    5ff6:	46c0      	nop			; (mov r8, r8)

00005ff8 <__aeabi_dcmpgt>:
    5ff8:	b510      	push	{r4, lr}
    5ffa:	f001 facd 	bl	7598 <__gedf2>
    5ffe:	2800      	cmp	r0, #0
    6000:	dc01      	bgt.n	6006 <__aeabi_dcmpgt+0xe>
    6002:	2000      	movs	r0, #0
    6004:	bd10      	pop	{r4, pc}
    6006:	2001      	movs	r0, #1
    6008:	bd10      	pop	{r4, pc}
    600a:	46c0      	nop			; (mov r8, r8)

0000600c <__aeabi_dcmpge>:
    600c:	b510      	push	{r4, lr}
    600e:	f001 fac3 	bl	7598 <__gedf2>
    6012:	2800      	cmp	r0, #0
    6014:	da01      	bge.n	601a <__aeabi_dcmpge+0xe>
    6016:	2000      	movs	r0, #0
    6018:	bd10      	pop	{r4, pc}
    601a:	2001      	movs	r0, #1
    601c:	bd10      	pop	{r4, pc}
    601e:	46c0      	nop			; (mov r8, r8)

00006020 <__aeabi_cfrcmple>:
    6020:	4684      	mov	ip, r0
    6022:	1c08      	adds	r0, r1, #0
    6024:	4661      	mov	r1, ip
    6026:	e7ff      	b.n	6028 <__aeabi_cfcmpeq>

00006028 <__aeabi_cfcmpeq>:
    6028:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    602a:	f000 f8bd 	bl	61a8 <__lesf2>
    602e:	2800      	cmp	r0, #0
    6030:	d401      	bmi.n	6036 <__aeabi_cfcmpeq+0xe>
    6032:	2100      	movs	r1, #0
    6034:	42c8      	cmn	r0, r1
    6036:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00006038 <__aeabi_fcmpeq>:
    6038:	b510      	push	{r4, lr}
    603a:	f000 f843 	bl	60c4 <__eqsf2>
    603e:	4240      	negs	r0, r0
    6040:	3001      	adds	r0, #1
    6042:	bd10      	pop	{r4, pc}

00006044 <__aeabi_fcmplt>:
    6044:	b510      	push	{r4, lr}
    6046:	f000 f8af 	bl	61a8 <__lesf2>
    604a:	2800      	cmp	r0, #0
    604c:	db01      	blt.n	6052 <__aeabi_fcmplt+0xe>
    604e:	2000      	movs	r0, #0
    6050:	bd10      	pop	{r4, pc}
    6052:	2001      	movs	r0, #1
    6054:	bd10      	pop	{r4, pc}
    6056:	46c0      	nop			; (mov r8, r8)

00006058 <__aeabi_fcmple>:
    6058:	b510      	push	{r4, lr}
    605a:	f000 f8a5 	bl	61a8 <__lesf2>
    605e:	2800      	cmp	r0, #0
    6060:	dd01      	ble.n	6066 <__aeabi_fcmple+0xe>
    6062:	2000      	movs	r0, #0
    6064:	bd10      	pop	{r4, pc}
    6066:	2001      	movs	r0, #1
    6068:	bd10      	pop	{r4, pc}
    606a:	46c0      	nop			; (mov r8, r8)

0000606c <__aeabi_fcmpgt>:
    606c:	b510      	push	{r4, lr}
    606e:	f000 f853 	bl	6118 <__gesf2>
    6072:	2800      	cmp	r0, #0
    6074:	dc01      	bgt.n	607a <__aeabi_fcmpgt+0xe>
    6076:	2000      	movs	r0, #0
    6078:	bd10      	pop	{r4, pc}
    607a:	2001      	movs	r0, #1
    607c:	bd10      	pop	{r4, pc}
    607e:	46c0      	nop			; (mov r8, r8)

00006080 <__aeabi_fcmpge>:
    6080:	b510      	push	{r4, lr}
    6082:	f000 f849 	bl	6118 <__gesf2>
    6086:	2800      	cmp	r0, #0
    6088:	da01      	bge.n	608e <__aeabi_fcmpge+0xe>
    608a:	2000      	movs	r0, #0
    608c:	bd10      	pop	{r4, pc}
    608e:	2001      	movs	r0, #1
    6090:	bd10      	pop	{r4, pc}
    6092:	46c0      	nop			; (mov r8, r8)

00006094 <__aeabi_f2uiz>:
    6094:	219e      	movs	r1, #158	; 0x9e
    6096:	b510      	push	{r4, lr}
    6098:	05c9      	lsls	r1, r1, #23
    609a:	1c04      	adds	r4, r0, #0
    609c:	f7ff fff0 	bl	6080 <__aeabi_fcmpge>
    60a0:	2800      	cmp	r0, #0
    60a2:	d103      	bne.n	60ac <__aeabi_f2uiz+0x18>
    60a4:	1c20      	adds	r0, r4, #0
    60a6:	f000 fb6b 	bl	6780 <__aeabi_f2iz>
    60aa:	bd10      	pop	{r4, pc}
    60ac:	219e      	movs	r1, #158	; 0x9e
    60ae:	05c9      	lsls	r1, r1, #23
    60b0:	1c20      	adds	r0, r4, #0
    60b2:	f000 f9ef 	bl	6494 <__aeabi_fsub>
    60b6:	f000 fb63 	bl	6780 <__aeabi_f2iz>
    60ba:	2380      	movs	r3, #128	; 0x80
    60bc:	061b      	lsls	r3, r3, #24
    60be:	18c0      	adds	r0, r0, r3
    60c0:	e7f3      	b.n	60aa <__aeabi_f2uiz+0x16>
    60c2:	46c0      	nop			; (mov r8, r8)

000060c4 <__eqsf2>:
    60c4:	024a      	lsls	r2, r1, #9
    60c6:	0243      	lsls	r3, r0, #9
    60c8:	b570      	push	{r4, r5, r6, lr}
    60ca:	0a5c      	lsrs	r4, r3, #9
    60cc:	0a55      	lsrs	r5, r2, #9
    60ce:	0043      	lsls	r3, r0, #1
    60d0:	004a      	lsls	r2, r1, #1
    60d2:	0e1b      	lsrs	r3, r3, #24
    60d4:	0fc6      	lsrs	r6, r0, #31
    60d6:	0e12      	lsrs	r2, r2, #24
    60d8:	0fc9      	lsrs	r1, r1, #31
    60da:	2bff      	cmp	r3, #255	; 0xff
    60dc:	d005      	beq.n	60ea <__eqsf2+0x26>
    60de:	2aff      	cmp	r2, #255	; 0xff
    60e0:	d008      	beq.n	60f4 <__eqsf2+0x30>
    60e2:	2001      	movs	r0, #1
    60e4:	4293      	cmp	r3, r2
    60e6:	d00b      	beq.n	6100 <__eqsf2+0x3c>
    60e8:	bd70      	pop	{r4, r5, r6, pc}
    60ea:	2001      	movs	r0, #1
    60ec:	2c00      	cmp	r4, #0
    60ee:	d1fb      	bne.n	60e8 <__eqsf2+0x24>
    60f0:	2aff      	cmp	r2, #255	; 0xff
    60f2:	d1f6      	bne.n	60e2 <__eqsf2+0x1e>
    60f4:	2001      	movs	r0, #1
    60f6:	2d00      	cmp	r5, #0
    60f8:	d1f6      	bne.n	60e8 <__eqsf2+0x24>
    60fa:	2001      	movs	r0, #1
    60fc:	4293      	cmp	r3, r2
    60fe:	d1f3      	bne.n	60e8 <__eqsf2+0x24>
    6100:	42ac      	cmp	r4, r5
    6102:	d1f1      	bne.n	60e8 <__eqsf2+0x24>
    6104:	428e      	cmp	r6, r1
    6106:	d005      	beq.n	6114 <__eqsf2+0x50>
    6108:	2b00      	cmp	r3, #0
    610a:	d1ed      	bne.n	60e8 <__eqsf2+0x24>
    610c:	1c20      	adds	r0, r4, #0
    610e:	1e44      	subs	r4, r0, #1
    6110:	41a0      	sbcs	r0, r4
    6112:	e7e9      	b.n	60e8 <__eqsf2+0x24>
    6114:	2000      	movs	r0, #0
    6116:	e7e7      	b.n	60e8 <__eqsf2+0x24>

00006118 <__gesf2>:
    6118:	024a      	lsls	r2, r1, #9
    611a:	0243      	lsls	r3, r0, #9
    611c:	b5f0      	push	{r4, r5, r6, r7, lr}
    611e:	0a5c      	lsrs	r4, r3, #9
    6120:	0a55      	lsrs	r5, r2, #9
    6122:	0043      	lsls	r3, r0, #1
    6124:	004a      	lsls	r2, r1, #1
    6126:	0e1b      	lsrs	r3, r3, #24
    6128:	0fc6      	lsrs	r6, r0, #31
    612a:	0e12      	lsrs	r2, r2, #24
    612c:	0fc9      	lsrs	r1, r1, #31
    612e:	2bff      	cmp	r3, #255	; 0xff
    6130:	d031      	beq.n	6196 <__gesf2+0x7e>
    6132:	2aff      	cmp	r2, #255	; 0xff
    6134:	d034      	beq.n	61a0 <__gesf2+0x88>
    6136:	2b00      	cmp	r3, #0
    6138:	d116      	bne.n	6168 <__gesf2+0x50>
    613a:	4260      	negs	r0, r4
    613c:	4160      	adcs	r0, r4
    613e:	4684      	mov	ip, r0
    6140:	2a00      	cmp	r2, #0
    6142:	d014      	beq.n	616e <__gesf2+0x56>
    6144:	2800      	cmp	r0, #0
    6146:	d120      	bne.n	618a <__gesf2+0x72>
    6148:	428e      	cmp	r6, r1
    614a:	d117      	bne.n	617c <__gesf2+0x64>
    614c:	4293      	cmp	r3, r2
    614e:	dc15      	bgt.n	617c <__gesf2+0x64>
    6150:	db04      	blt.n	615c <__gesf2+0x44>
    6152:	42ac      	cmp	r4, r5
    6154:	d812      	bhi.n	617c <__gesf2+0x64>
    6156:	2000      	movs	r0, #0
    6158:	42ac      	cmp	r4, r5
    615a:	d212      	bcs.n	6182 <__gesf2+0x6a>
    615c:	4270      	negs	r0, r6
    615e:	4170      	adcs	r0, r6
    6160:	4240      	negs	r0, r0
    6162:	2301      	movs	r3, #1
    6164:	4318      	orrs	r0, r3
    6166:	e00c      	b.n	6182 <__gesf2+0x6a>
    6168:	2a00      	cmp	r2, #0
    616a:	d1ed      	bne.n	6148 <__gesf2+0x30>
    616c:	4694      	mov	ip, r2
    616e:	426f      	negs	r7, r5
    6170:	416f      	adcs	r7, r5
    6172:	4660      	mov	r0, ip
    6174:	2800      	cmp	r0, #0
    6176:	d105      	bne.n	6184 <__gesf2+0x6c>
    6178:	2f00      	cmp	r7, #0
    617a:	d0e5      	beq.n	6148 <__gesf2+0x30>
    617c:	4270      	negs	r0, r6
    617e:	2301      	movs	r3, #1
    6180:	4318      	orrs	r0, r3
    6182:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6184:	2000      	movs	r0, #0
    6186:	2f00      	cmp	r7, #0
    6188:	d1fb      	bne.n	6182 <__gesf2+0x6a>
    618a:	4248      	negs	r0, r1
    618c:	4148      	adcs	r0, r1
    618e:	4240      	negs	r0, r0
    6190:	2301      	movs	r3, #1
    6192:	4318      	orrs	r0, r3
    6194:	e7f5      	b.n	6182 <__gesf2+0x6a>
    6196:	2c00      	cmp	r4, #0
    6198:	d0cb      	beq.n	6132 <__gesf2+0x1a>
    619a:	2002      	movs	r0, #2
    619c:	4240      	negs	r0, r0
    619e:	e7f0      	b.n	6182 <__gesf2+0x6a>
    61a0:	2d00      	cmp	r5, #0
    61a2:	d0c8      	beq.n	6136 <__gesf2+0x1e>
    61a4:	e7f9      	b.n	619a <__gesf2+0x82>
    61a6:	46c0      	nop			; (mov r8, r8)

000061a8 <__lesf2>:
    61a8:	024a      	lsls	r2, r1, #9
    61aa:	0243      	lsls	r3, r0, #9
    61ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    61ae:	0a5c      	lsrs	r4, r3, #9
    61b0:	0a55      	lsrs	r5, r2, #9
    61b2:	0043      	lsls	r3, r0, #1
    61b4:	004a      	lsls	r2, r1, #1
    61b6:	0e1b      	lsrs	r3, r3, #24
    61b8:	0fc6      	lsrs	r6, r0, #31
    61ba:	0e12      	lsrs	r2, r2, #24
    61bc:	0fc9      	lsrs	r1, r1, #31
    61be:	2bff      	cmp	r3, #255	; 0xff
    61c0:	d027      	beq.n	6212 <__lesf2+0x6a>
    61c2:	2aff      	cmp	r2, #255	; 0xff
    61c4:	d029      	beq.n	621a <__lesf2+0x72>
    61c6:	2b00      	cmp	r3, #0
    61c8:	d010      	beq.n	61ec <__lesf2+0x44>
    61ca:	2a00      	cmp	r2, #0
    61cc:	d115      	bne.n	61fa <__lesf2+0x52>
    61ce:	4694      	mov	ip, r2
    61d0:	426f      	negs	r7, r5
    61d2:	416f      	adcs	r7, r5
    61d4:	4660      	mov	r0, ip
    61d6:	2800      	cmp	r0, #0
    61d8:	d015      	beq.n	6206 <__lesf2+0x5e>
    61da:	2000      	movs	r0, #0
    61dc:	2f00      	cmp	r7, #0
    61de:	d104      	bne.n	61ea <__lesf2+0x42>
    61e0:	4248      	negs	r0, r1
    61e2:	4148      	adcs	r0, r1
    61e4:	4240      	negs	r0, r0
    61e6:	2301      	movs	r3, #1
    61e8:	4318      	orrs	r0, r3
    61ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    61ec:	4260      	negs	r0, r4
    61ee:	4160      	adcs	r0, r4
    61f0:	4684      	mov	ip, r0
    61f2:	2a00      	cmp	r2, #0
    61f4:	d0ec      	beq.n	61d0 <__lesf2+0x28>
    61f6:	2800      	cmp	r0, #0
    61f8:	d1f2      	bne.n	61e0 <__lesf2+0x38>
    61fa:	428e      	cmp	r6, r1
    61fc:	d011      	beq.n	6222 <__lesf2+0x7a>
    61fe:	4270      	negs	r0, r6
    6200:	2301      	movs	r3, #1
    6202:	4318      	orrs	r0, r3
    6204:	e7f1      	b.n	61ea <__lesf2+0x42>
    6206:	2f00      	cmp	r7, #0
    6208:	d0f7      	beq.n	61fa <__lesf2+0x52>
    620a:	4270      	negs	r0, r6
    620c:	2301      	movs	r3, #1
    620e:	4318      	orrs	r0, r3
    6210:	e7eb      	b.n	61ea <__lesf2+0x42>
    6212:	2002      	movs	r0, #2
    6214:	2c00      	cmp	r4, #0
    6216:	d1e8      	bne.n	61ea <__lesf2+0x42>
    6218:	e7d3      	b.n	61c2 <__lesf2+0x1a>
    621a:	2002      	movs	r0, #2
    621c:	2d00      	cmp	r5, #0
    621e:	d1e4      	bne.n	61ea <__lesf2+0x42>
    6220:	e7d1      	b.n	61c6 <__lesf2+0x1e>
    6222:	4293      	cmp	r3, r2
    6224:	dceb      	bgt.n	61fe <__lesf2+0x56>
    6226:	db04      	blt.n	6232 <__lesf2+0x8a>
    6228:	42ac      	cmp	r4, r5
    622a:	d8e8      	bhi.n	61fe <__lesf2+0x56>
    622c:	2000      	movs	r0, #0
    622e:	42ac      	cmp	r4, r5
    6230:	d2db      	bcs.n	61ea <__lesf2+0x42>
    6232:	4270      	negs	r0, r6
    6234:	4170      	adcs	r0, r6
    6236:	4240      	negs	r0, r0
    6238:	2301      	movs	r3, #1
    623a:	4318      	orrs	r0, r3
    623c:	e7d5      	b.n	61ea <__lesf2+0x42>
    623e:	46c0      	nop			; (mov r8, r8)

00006240 <__aeabi_fmul>:
    6240:	b5f0      	push	{r4, r5, r6, r7, lr}
    6242:	465f      	mov	r7, fp
    6244:	4656      	mov	r6, sl
    6246:	464d      	mov	r5, r9
    6248:	4644      	mov	r4, r8
    624a:	b4f0      	push	{r4, r5, r6, r7}
    624c:	0244      	lsls	r4, r0, #9
    624e:	0046      	lsls	r6, r0, #1
    6250:	b083      	sub	sp, #12
    6252:	1c0f      	adds	r7, r1, #0
    6254:	0a64      	lsrs	r4, r4, #9
    6256:	0e36      	lsrs	r6, r6, #24
    6258:	0fc5      	lsrs	r5, r0, #31
    625a:	2e00      	cmp	r6, #0
    625c:	d041      	beq.n	62e2 <__aeabi_fmul+0xa2>
    625e:	2eff      	cmp	r6, #255	; 0xff
    6260:	d022      	beq.n	62a8 <__aeabi_fmul+0x68>
    6262:	2380      	movs	r3, #128	; 0x80
    6264:	041b      	lsls	r3, r3, #16
    6266:	2000      	movs	r0, #0
    6268:	431c      	orrs	r4, r3
    626a:	00e4      	lsls	r4, r4, #3
    626c:	3e7f      	subs	r6, #127	; 0x7f
    626e:	4682      	mov	sl, r0
    6270:	4680      	mov	r8, r0
    6272:	1c39      	adds	r1, r7, #0
    6274:	004b      	lsls	r3, r1, #1
    6276:	027f      	lsls	r7, r7, #9
    6278:	0fc9      	lsrs	r1, r1, #31
    627a:	0a7f      	lsrs	r7, r7, #9
    627c:	0e1b      	lsrs	r3, r3, #24
    627e:	468b      	mov	fp, r1
    6280:	d03b      	beq.n	62fa <__aeabi_fmul+0xba>
    6282:	2bff      	cmp	r3, #255	; 0xff
    6284:	d034      	beq.n	62f0 <__aeabi_fmul+0xb0>
    6286:	2280      	movs	r2, #128	; 0x80
    6288:	0412      	lsls	r2, r2, #16
    628a:	4317      	orrs	r7, r2
    628c:	00ff      	lsls	r7, r7, #3
    628e:	3b7f      	subs	r3, #127	; 0x7f
    6290:	2100      	movs	r1, #0
    6292:	465a      	mov	r2, fp
    6294:	406a      	eors	r2, r5
    6296:	9201      	str	r2, [sp, #4]
    6298:	4652      	mov	r2, sl
    629a:	430a      	orrs	r2, r1
    629c:	2a0f      	cmp	r2, #15
    629e:	d863      	bhi.n	6368 <__aeabi_fmul+0x128>
    62a0:	487a      	ldr	r0, [pc, #488]	; (648c <__aeabi_fmul+0x24c>)
    62a2:	0092      	lsls	r2, r2, #2
    62a4:	5882      	ldr	r2, [r0, r2]
    62a6:	4697      	mov	pc, r2
    62a8:	2c00      	cmp	r4, #0
    62aa:	d13f      	bne.n	632c <__aeabi_fmul+0xec>
    62ac:	2208      	movs	r2, #8
    62ae:	2302      	movs	r3, #2
    62b0:	4692      	mov	sl, r2
    62b2:	4698      	mov	r8, r3
    62b4:	e7dd      	b.n	6272 <__aeabi_fmul+0x32>
    62b6:	9501      	str	r5, [sp, #4]
    62b8:	4640      	mov	r0, r8
    62ba:	2802      	cmp	r0, #2
    62bc:	d12a      	bne.n	6314 <__aeabi_fmul+0xd4>
    62be:	9a01      	ldr	r2, [sp, #4]
    62c0:	2501      	movs	r5, #1
    62c2:	4015      	ands	r5, r2
    62c4:	23ff      	movs	r3, #255	; 0xff
    62c6:	2400      	movs	r4, #0
    62c8:	0264      	lsls	r4, r4, #9
    62ca:	05db      	lsls	r3, r3, #23
    62cc:	0a60      	lsrs	r0, r4, #9
    62ce:	07ed      	lsls	r5, r5, #31
    62d0:	4318      	orrs	r0, r3
    62d2:	4328      	orrs	r0, r5
    62d4:	b003      	add	sp, #12
    62d6:	bc3c      	pop	{r2, r3, r4, r5}
    62d8:	4690      	mov	r8, r2
    62da:	4699      	mov	r9, r3
    62dc:	46a2      	mov	sl, r4
    62de:	46ab      	mov	fp, r5
    62e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    62e2:	2c00      	cmp	r4, #0
    62e4:	d127      	bne.n	6336 <__aeabi_fmul+0xf6>
    62e6:	2004      	movs	r0, #4
    62e8:	2201      	movs	r2, #1
    62ea:	4682      	mov	sl, r0
    62ec:	4690      	mov	r8, r2
    62ee:	e7c0      	b.n	6272 <__aeabi_fmul+0x32>
    62f0:	1c39      	adds	r1, r7, #0
    62f2:	1e4a      	subs	r2, r1, #1
    62f4:	4191      	sbcs	r1, r2
    62f6:	3102      	adds	r1, #2
    62f8:	e7cb      	b.n	6292 <__aeabi_fmul+0x52>
    62fa:	2101      	movs	r1, #1
    62fc:	2f00      	cmp	r7, #0
    62fe:	d0c8      	beq.n	6292 <__aeabi_fmul+0x52>
    6300:	1c38      	adds	r0, r7, #0
    6302:	f002 f901 	bl	8508 <__clzsi2>
    6306:	1f43      	subs	r3, r0, #5
    6308:	409f      	lsls	r7, r3
    630a:	2376      	movs	r3, #118	; 0x76
    630c:	425b      	negs	r3, r3
    630e:	1a1b      	subs	r3, r3, r0
    6310:	2100      	movs	r1, #0
    6312:	e7be      	b.n	6292 <__aeabi_fmul+0x52>
    6314:	2803      	cmp	r0, #3
    6316:	d100      	bne.n	631a <__aeabi_fmul+0xda>
    6318:	e0ae      	b.n	6478 <__aeabi_fmul+0x238>
    631a:	2801      	cmp	r0, #1
    631c:	d14f      	bne.n	63be <__aeabi_fmul+0x17e>
    631e:	9801      	ldr	r0, [sp, #4]
    6320:	4642      	mov	r2, r8
    6322:	4010      	ands	r0, r2
    6324:	b2c5      	uxtb	r5, r0
    6326:	2300      	movs	r3, #0
    6328:	2400      	movs	r4, #0
    632a:	e7cd      	b.n	62c8 <__aeabi_fmul+0x88>
    632c:	230c      	movs	r3, #12
    632e:	2003      	movs	r0, #3
    6330:	469a      	mov	sl, r3
    6332:	4680      	mov	r8, r0
    6334:	e79d      	b.n	6272 <__aeabi_fmul+0x32>
    6336:	1c20      	adds	r0, r4, #0
    6338:	f002 f8e6 	bl	8508 <__clzsi2>
    633c:	2676      	movs	r6, #118	; 0x76
    633e:	1f43      	subs	r3, r0, #5
    6340:	409c      	lsls	r4, r3
    6342:	4276      	negs	r6, r6
    6344:	2300      	movs	r3, #0
    6346:	1a36      	subs	r6, r6, r0
    6348:	469a      	mov	sl, r3
    634a:	4698      	mov	r8, r3
    634c:	e791      	b.n	6272 <__aeabi_fmul+0x32>
    634e:	2480      	movs	r4, #128	; 0x80
    6350:	2500      	movs	r5, #0
    6352:	03e4      	lsls	r4, r4, #15
    6354:	23ff      	movs	r3, #255	; 0xff
    6356:	e7b7      	b.n	62c8 <__aeabi_fmul+0x88>
    6358:	465b      	mov	r3, fp
    635a:	1c3c      	adds	r4, r7, #0
    635c:	9301      	str	r3, [sp, #4]
    635e:	4688      	mov	r8, r1
    6360:	e7aa      	b.n	62b8 <__aeabi_fmul+0x78>
    6362:	1c3c      	adds	r4, r7, #0
    6364:	4688      	mov	r8, r1
    6366:	e7a7      	b.n	62b8 <__aeabi_fmul+0x78>
    6368:	0c25      	lsrs	r5, r4, #16
    636a:	0424      	lsls	r4, r4, #16
    636c:	0c3a      	lsrs	r2, r7, #16
    636e:	0c24      	lsrs	r4, r4, #16
    6370:	043f      	lsls	r7, r7, #16
    6372:	18f6      	adds	r6, r6, r3
    6374:	0c3f      	lsrs	r7, r7, #16
    6376:	1c21      	adds	r1, r4, #0
    6378:	1c23      	adds	r3, r4, #0
    637a:	4379      	muls	r1, r7
    637c:	4353      	muls	r3, r2
    637e:	436f      	muls	r7, r5
    6380:	4355      	muls	r5, r2
    6382:	18fb      	adds	r3, r7, r3
    6384:	0c0a      	lsrs	r2, r1, #16
    6386:	189b      	adds	r3, r3, r2
    6388:	46b1      	mov	r9, r6
    638a:	429f      	cmp	r7, r3
    638c:	d902      	bls.n	6394 <__aeabi_fmul+0x154>
    638e:	2280      	movs	r2, #128	; 0x80
    6390:	0252      	lsls	r2, r2, #9
    6392:	18ad      	adds	r5, r5, r2
    6394:	0409      	lsls	r1, r1, #16
    6396:	041a      	lsls	r2, r3, #16
    6398:	0c09      	lsrs	r1, r1, #16
    639a:	1852      	adds	r2, r2, r1
    639c:	0194      	lsls	r4, r2, #6
    639e:	0c1b      	lsrs	r3, r3, #16
    63a0:	1e61      	subs	r1, r4, #1
    63a2:	418c      	sbcs	r4, r1
    63a4:	0e92      	lsrs	r2, r2, #26
    63a6:	18ed      	adds	r5, r5, r3
    63a8:	4314      	orrs	r4, r2
    63aa:	01ad      	lsls	r5, r5, #6
    63ac:	432c      	orrs	r4, r5
    63ae:	0123      	lsls	r3, r4, #4
    63b0:	d505      	bpl.n	63be <__aeabi_fmul+0x17e>
    63b2:	2201      	movs	r2, #1
    63b4:	0863      	lsrs	r3, r4, #1
    63b6:	2001      	movs	r0, #1
    63b8:	4014      	ands	r4, r2
    63ba:	4481      	add	r9, r0
    63bc:	431c      	orrs	r4, r3
    63be:	464b      	mov	r3, r9
    63c0:	337f      	adds	r3, #127	; 0x7f
    63c2:	2b00      	cmp	r3, #0
    63c4:	dd2d      	ble.n	6422 <__aeabi_fmul+0x1e2>
    63c6:	0760      	lsls	r0, r4, #29
    63c8:	d004      	beq.n	63d4 <__aeabi_fmul+0x194>
    63ca:	220f      	movs	r2, #15
    63cc:	4022      	ands	r2, r4
    63ce:	2a04      	cmp	r2, #4
    63d0:	d000      	beq.n	63d4 <__aeabi_fmul+0x194>
    63d2:	3404      	adds	r4, #4
    63d4:	0122      	lsls	r2, r4, #4
    63d6:	d503      	bpl.n	63e0 <__aeabi_fmul+0x1a0>
    63d8:	4b2d      	ldr	r3, [pc, #180]	; (6490 <__aeabi_fmul+0x250>)
    63da:	401c      	ands	r4, r3
    63dc:	464b      	mov	r3, r9
    63de:	3380      	adds	r3, #128	; 0x80
    63e0:	2bfe      	cmp	r3, #254	; 0xfe
    63e2:	dd17      	ble.n	6414 <__aeabi_fmul+0x1d4>
    63e4:	9b01      	ldr	r3, [sp, #4]
    63e6:	2501      	movs	r5, #1
    63e8:	401d      	ands	r5, r3
    63ea:	2400      	movs	r4, #0
    63ec:	23ff      	movs	r3, #255	; 0xff
    63ee:	e76b      	b.n	62c8 <__aeabi_fmul+0x88>
    63f0:	2080      	movs	r0, #128	; 0x80
    63f2:	03c0      	lsls	r0, r0, #15
    63f4:	4204      	tst	r4, r0
    63f6:	d008      	beq.n	640a <__aeabi_fmul+0x1ca>
    63f8:	4207      	tst	r7, r0
    63fa:	d106      	bne.n	640a <__aeabi_fmul+0x1ca>
    63fc:	1c04      	adds	r4, r0, #0
    63fe:	433c      	orrs	r4, r7
    6400:	0264      	lsls	r4, r4, #9
    6402:	0a64      	lsrs	r4, r4, #9
    6404:	465d      	mov	r5, fp
    6406:	23ff      	movs	r3, #255	; 0xff
    6408:	e75e      	b.n	62c8 <__aeabi_fmul+0x88>
    640a:	4304      	orrs	r4, r0
    640c:	0264      	lsls	r4, r4, #9
    640e:	0a64      	lsrs	r4, r4, #9
    6410:	23ff      	movs	r3, #255	; 0xff
    6412:	e759      	b.n	62c8 <__aeabi_fmul+0x88>
    6414:	9801      	ldr	r0, [sp, #4]
    6416:	01a4      	lsls	r4, r4, #6
    6418:	2501      	movs	r5, #1
    641a:	0a64      	lsrs	r4, r4, #9
    641c:	b2db      	uxtb	r3, r3
    641e:	4005      	ands	r5, r0
    6420:	e752      	b.n	62c8 <__aeabi_fmul+0x88>
    6422:	237e      	movs	r3, #126	; 0x7e
    6424:	425b      	negs	r3, r3
    6426:	464a      	mov	r2, r9
    6428:	1a9b      	subs	r3, r3, r2
    642a:	2b1b      	cmp	r3, #27
    642c:	dd05      	ble.n	643a <__aeabi_fmul+0x1fa>
    642e:	9b01      	ldr	r3, [sp, #4]
    6430:	2501      	movs	r5, #1
    6432:	401d      	ands	r5, r3
    6434:	2400      	movs	r4, #0
    6436:	2300      	movs	r3, #0
    6438:	e746      	b.n	62c8 <__aeabi_fmul+0x88>
    643a:	1c22      	adds	r2, r4, #0
    643c:	40da      	lsrs	r2, r3
    643e:	464b      	mov	r3, r9
    6440:	339e      	adds	r3, #158	; 0x9e
    6442:	409c      	lsls	r4, r3
    6444:	1c23      	adds	r3, r4, #0
    6446:	1e5c      	subs	r4, r3, #1
    6448:	41a3      	sbcs	r3, r4
    644a:	4313      	orrs	r3, r2
    644c:	0758      	lsls	r0, r3, #29
    644e:	d004      	beq.n	645a <__aeabi_fmul+0x21a>
    6450:	220f      	movs	r2, #15
    6452:	401a      	ands	r2, r3
    6454:	2a04      	cmp	r2, #4
    6456:	d000      	beq.n	645a <__aeabi_fmul+0x21a>
    6458:	3304      	adds	r3, #4
    645a:	015a      	lsls	r2, r3, #5
    645c:	d505      	bpl.n	646a <__aeabi_fmul+0x22a>
    645e:	9b01      	ldr	r3, [sp, #4]
    6460:	2501      	movs	r5, #1
    6462:	401d      	ands	r5, r3
    6464:	2400      	movs	r4, #0
    6466:	2301      	movs	r3, #1
    6468:	e72e      	b.n	62c8 <__aeabi_fmul+0x88>
    646a:	9801      	ldr	r0, [sp, #4]
    646c:	019c      	lsls	r4, r3, #6
    646e:	2501      	movs	r5, #1
    6470:	0a64      	lsrs	r4, r4, #9
    6472:	4005      	ands	r5, r0
    6474:	2300      	movs	r3, #0
    6476:	e727      	b.n	62c8 <__aeabi_fmul+0x88>
    6478:	2780      	movs	r7, #128	; 0x80
    647a:	03ff      	lsls	r7, r7, #15
    647c:	9b01      	ldr	r3, [sp, #4]
    647e:	433c      	orrs	r4, r7
    6480:	0264      	lsls	r4, r4, #9
    6482:	2501      	movs	r5, #1
    6484:	401d      	ands	r5, r3
    6486:	0a64      	lsrs	r4, r4, #9
    6488:	23ff      	movs	r3, #255	; 0xff
    648a:	e71d      	b.n	62c8 <__aeabi_fmul+0x88>
    648c:	00008b0c 	.word	0x00008b0c
    6490:	f7ffffff 	.word	0xf7ffffff

00006494 <__aeabi_fsub>:
    6494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6496:	0fc2      	lsrs	r2, r0, #31
    6498:	0243      	lsls	r3, r0, #9
    649a:	0044      	lsls	r4, r0, #1
    649c:	024d      	lsls	r5, r1, #9
    649e:	0048      	lsls	r0, r1, #1
    64a0:	0e24      	lsrs	r4, r4, #24
    64a2:	1c16      	adds	r6, r2, #0
    64a4:	099b      	lsrs	r3, r3, #6
    64a6:	0e00      	lsrs	r0, r0, #24
    64a8:	0fc9      	lsrs	r1, r1, #31
    64aa:	09ad      	lsrs	r5, r5, #6
    64ac:	28ff      	cmp	r0, #255	; 0xff
    64ae:	d100      	bne.n	64b2 <__aeabi_fsub+0x1e>
    64b0:	e083      	b.n	65ba <__aeabi_fsub+0x126>
    64b2:	2701      	movs	r7, #1
    64b4:	4079      	eors	r1, r7
    64b6:	428a      	cmp	r2, r1
    64b8:	d05c      	beq.n	6574 <__aeabi_fsub+0xe0>
    64ba:	1a22      	subs	r2, r4, r0
    64bc:	2a00      	cmp	r2, #0
    64be:	dc00      	bgt.n	64c2 <__aeabi_fsub+0x2e>
    64c0:	e08e      	b.n	65e0 <__aeabi_fsub+0x14c>
    64c2:	2800      	cmp	r0, #0
    64c4:	d11e      	bne.n	6504 <__aeabi_fsub+0x70>
    64c6:	2d00      	cmp	r5, #0
    64c8:	d000      	beq.n	64cc <__aeabi_fsub+0x38>
    64ca:	e07a      	b.n	65c2 <__aeabi_fsub+0x12e>
    64cc:	0758      	lsls	r0, r3, #29
    64ce:	d004      	beq.n	64da <__aeabi_fsub+0x46>
    64d0:	220f      	movs	r2, #15
    64d2:	401a      	ands	r2, r3
    64d4:	2a04      	cmp	r2, #4
    64d6:	d000      	beq.n	64da <__aeabi_fsub+0x46>
    64d8:	3304      	adds	r3, #4
    64da:	2180      	movs	r1, #128	; 0x80
    64dc:	04c9      	lsls	r1, r1, #19
    64de:	2201      	movs	r2, #1
    64e0:	4019      	ands	r1, r3
    64e2:	4032      	ands	r2, r6
    64e4:	2900      	cmp	r1, #0
    64e6:	d03a      	beq.n	655e <__aeabi_fsub+0xca>
    64e8:	3401      	adds	r4, #1
    64ea:	2cff      	cmp	r4, #255	; 0xff
    64ec:	d100      	bne.n	64f0 <__aeabi_fsub+0x5c>
    64ee:	e083      	b.n	65f8 <__aeabi_fsub+0x164>
    64f0:	019b      	lsls	r3, r3, #6
    64f2:	0a5b      	lsrs	r3, r3, #9
    64f4:	025b      	lsls	r3, r3, #9
    64f6:	b2e4      	uxtb	r4, r4
    64f8:	05e4      	lsls	r4, r4, #23
    64fa:	0a58      	lsrs	r0, r3, #9
    64fc:	07d2      	lsls	r2, r2, #31
    64fe:	4320      	orrs	r0, r4
    6500:	4310      	orrs	r0, r2
    6502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6504:	2cff      	cmp	r4, #255	; 0xff
    6506:	d0e1      	beq.n	64cc <__aeabi_fsub+0x38>
    6508:	2180      	movs	r1, #128	; 0x80
    650a:	04c9      	lsls	r1, r1, #19
    650c:	430d      	orrs	r5, r1
    650e:	2a1b      	cmp	r2, #27
    6510:	dd00      	ble.n	6514 <__aeabi_fsub+0x80>
    6512:	e131      	b.n	6778 <__aeabi_fsub+0x2e4>
    6514:	1c29      	adds	r1, r5, #0
    6516:	2020      	movs	r0, #32
    6518:	40d1      	lsrs	r1, r2
    651a:	1a82      	subs	r2, r0, r2
    651c:	4095      	lsls	r5, r2
    651e:	1e6a      	subs	r2, r5, #1
    6520:	4195      	sbcs	r5, r2
    6522:	430d      	orrs	r5, r1
    6524:	1b5b      	subs	r3, r3, r5
    6526:	0158      	lsls	r0, r3, #5
    6528:	d5d0      	bpl.n	64cc <__aeabi_fsub+0x38>
    652a:	019b      	lsls	r3, r3, #6
    652c:	099f      	lsrs	r7, r3, #6
    652e:	1c38      	adds	r0, r7, #0
    6530:	f001 ffea 	bl	8508 <__clzsi2>
    6534:	1f42      	subs	r2, r0, #5
    6536:	4097      	lsls	r7, r2
    6538:	4294      	cmp	r4, r2
    653a:	dc5f      	bgt.n	65fc <__aeabi_fsub+0x168>
    653c:	1b14      	subs	r4, r2, r4
    653e:	231f      	movs	r3, #31
    6540:	1b1b      	subs	r3, r3, r4
    6542:	1c3a      	adds	r2, r7, #0
    6544:	409f      	lsls	r7, r3
    6546:	1c61      	adds	r1, r4, #1
    6548:	1c3b      	adds	r3, r7, #0
    654a:	40ca      	lsrs	r2, r1
    654c:	1e5f      	subs	r7, r3, #1
    654e:	41bb      	sbcs	r3, r7
    6550:	4313      	orrs	r3, r2
    6552:	2400      	movs	r4, #0
    6554:	e7ba      	b.n	64cc <__aeabi_fsub+0x38>
    6556:	1e13      	subs	r3, r2, #0
    6558:	d1b8      	bne.n	64cc <__aeabi_fsub+0x38>
    655a:	2300      	movs	r3, #0
    655c:	2200      	movs	r2, #0
    655e:	08db      	lsrs	r3, r3, #3
    6560:	2cff      	cmp	r4, #255	; 0xff
    6562:	d104      	bne.n	656e <__aeabi_fsub+0xda>
    6564:	2b00      	cmp	r3, #0
    6566:	d047      	beq.n	65f8 <__aeabi_fsub+0x164>
    6568:	2080      	movs	r0, #128	; 0x80
    656a:	03c0      	lsls	r0, r0, #15
    656c:	4303      	orrs	r3, r0
    656e:	025b      	lsls	r3, r3, #9
    6570:	0a5b      	lsrs	r3, r3, #9
    6572:	e7bf      	b.n	64f4 <__aeabi_fsub+0x60>
    6574:	1a21      	subs	r1, r4, r0
    6576:	2900      	cmp	r1, #0
    6578:	dd44      	ble.n	6604 <__aeabi_fsub+0x170>
    657a:	2800      	cmp	r0, #0
    657c:	d027      	beq.n	65ce <__aeabi_fsub+0x13a>
    657e:	2cff      	cmp	r4, #255	; 0xff
    6580:	d0a4      	beq.n	64cc <__aeabi_fsub+0x38>
    6582:	2080      	movs	r0, #128	; 0x80
    6584:	04c0      	lsls	r0, r0, #19
    6586:	4305      	orrs	r5, r0
    6588:	291b      	cmp	r1, #27
    658a:	dd00      	ble.n	658e <__aeabi_fsub+0xfa>
    658c:	e0f2      	b.n	6774 <__aeabi_fsub+0x2e0>
    658e:	1c28      	adds	r0, r5, #0
    6590:	2720      	movs	r7, #32
    6592:	40c8      	lsrs	r0, r1
    6594:	1a79      	subs	r1, r7, r1
    6596:	408d      	lsls	r5, r1
    6598:	1e69      	subs	r1, r5, #1
    659a:	418d      	sbcs	r5, r1
    659c:	4305      	orrs	r5, r0
    659e:	195b      	adds	r3, r3, r5
    65a0:	0159      	lsls	r1, r3, #5
    65a2:	d400      	bmi.n	65a6 <__aeabi_fsub+0x112>
    65a4:	e792      	b.n	64cc <__aeabi_fsub+0x38>
    65a6:	3401      	adds	r4, #1
    65a8:	2cff      	cmp	r4, #255	; 0xff
    65aa:	d059      	beq.n	6660 <__aeabi_fsub+0x1cc>
    65ac:	4973      	ldr	r1, [pc, #460]	; (677c <__aeabi_fsub+0x2e8>)
    65ae:	2201      	movs	r2, #1
    65b0:	401a      	ands	r2, r3
    65b2:	400b      	ands	r3, r1
    65b4:	085b      	lsrs	r3, r3, #1
    65b6:	4313      	orrs	r3, r2
    65b8:	e788      	b.n	64cc <__aeabi_fsub+0x38>
    65ba:	2d00      	cmp	r5, #0
    65bc:	d000      	beq.n	65c0 <__aeabi_fsub+0x12c>
    65be:	e77a      	b.n	64b6 <__aeabi_fsub+0x22>
    65c0:	e777      	b.n	64b2 <__aeabi_fsub+0x1e>
    65c2:	3a01      	subs	r2, #1
    65c4:	2a00      	cmp	r2, #0
    65c6:	d0ad      	beq.n	6524 <__aeabi_fsub+0x90>
    65c8:	2cff      	cmp	r4, #255	; 0xff
    65ca:	d1a0      	bne.n	650e <__aeabi_fsub+0x7a>
    65cc:	e77e      	b.n	64cc <__aeabi_fsub+0x38>
    65ce:	2d00      	cmp	r5, #0
    65d0:	d100      	bne.n	65d4 <__aeabi_fsub+0x140>
    65d2:	e77b      	b.n	64cc <__aeabi_fsub+0x38>
    65d4:	3901      	subs	r1, #1
    65d6:	2900      	cmp	r1, #0
    65d8:	d0e1      	beq.n	659e <__aeabi_fsub+0x10a>
    65da:	2cff      	cmp	r4, #255	; 0xff
    65dc:	d1d4      	bne.n	6588 <__aeabi_fsub+0xf4>
    65de:	e775      	b.n	64cc <__aeabi_fsub+0x38>
    65e0:	2a00      	cmp	r2, #0
    65e2:	d11b      	bne.n	661c <__aeabi_fsub+0x188>
    65e4:	1c62      	adds	r2, r4, #1
    65e6:	b2d2      	uxtb	r2, r2
    65e8:	2a01      	cmp	r2, #1
    65ea:	dd4b      	ble.n	6684 <__aeabi_fsub+0x1f0>
    65ec:	1b5f      	subs	r7, r3, r5
    65ee:	017a      	lsls	r2, r7, #5
    65f0:	d523      	bpl.n	663a <__aeabi_fsub+0x1a6>
    65f2:	1aef      	subs	r7, r5, r3
    65f4:	1c0e      	adds	r6, r1, #0
    65f6:	e79a      	b.n	652e <__aeabi_fsub+0x9a>
    65f8:	2300      	movs	r3, #0
    65fa:	e77b      	b.n	64f4 <__aeabi_fsub+0x60>
    65fc:	4b5f      	ldr	r3, [pc, #380]	; (677c <__aeabi_fsub+0x2e8>)
    65fe:	1aa4      	subs	r4, r4, r2
    6600:	403b      	ands	r3, r7
    6602:	e763      	b.n	64cc <__aeabi_fsub+0x38>
    6604:	2900      	cmp	r1, #0
    6606:	d146      	bne.n	6696 <__aeabi_fsub+0x202>
    6608:	1c61      	adds	r1, r4, #1
    660a:	b2c8      	uxtb	r0, r1
    660c:	2801      	cmp	r0, #1
    660e:	dd29      	ble.n	6664 <__aeabi_fsub+0x1d0>
    6610:	29ff      	cmp	r1, #255	; 0xff
    6612:	d024      	beq.n	665e <__aeabi_fsub+0x1ca>
    6614:	18eb      	adds	r3, r5, r3
    6616:	085b      	lsrs	r3, r3, #1
    6618:	1c0c      	adds	r4, r1, #0
    661a:	e757      	b.n	64cc <__aeabi_fsub+0x38>
    661c:	2c00      	cmp	r4, #0
    661e:	d013      	beq.n	6648 <__aeabi_fsub+0x1b4>
    6620:	28ff      	cmp	r0, #255	; 0xff
    6622:	d018      	beq.n	6656 <__aeabi_fsub+0x1c2>
    6624:	2480      	movs	r4, #128	; 0x80
    6626:	04e4      	lsls	r4, r4, #19
    6628:	4252      	negs	r2, r2
    662a:	4323      	orrs	r3, r4
    662c:	2a1b      	cmp	r2, #27
    662e:	dd4d      	ble.n	66cc <__aeabi_fsub+0x238>
    6630:	2301      	movs	r3, #1
    6632:	1aeb      	subs	r3, r5, r3
    6634:	1c04      	adds	r4, r0, #0
    6636:	1c0e      	adds	r6, r1, #0
    6638:	e775      	b.n	6526 <__aeabi_fsub+0x92>
    663a:	2f00      	cmp	r7, #0
    663c:	d000      	beq.n	6640 <__aeabi_fsub+0x1ac>
    663e:	e776      	b.n	652e <__aeabi_fsub+0x9a>
    6640:	2300      	movs	r3, #0
    6642:	2200      	movs	r2, #0
    6644:	2400      	movs	r4, #0
    6646:	e78a      	b.n	655e <__aeabi_fsub+0xca>
    6648:	2b00      	cmp	r3, #0
    664a:	d03b      	beq.n	66c4 <__aeabi_fsub+0x230>
    664c:	43d2      	mvns	r2, r2
    664e:	2a00      	cmp	r2, #0
    6650:	d0ef      	beq.n	6632 <__aeabi_fsub+0x19e>
    6652:	28ff      	cmp	r0, #255	; 0xff
    6654:	d1ea      	bne.n	662c <__aeabi_fsub+0x198>
    6656:	1c2b      	adds	r3, r5, #0
    6658:	24ff      	movs	r4, #255	; 0xff
    665a:	1c0e      	adds	r6, r1, #0
    665c:	e736      	b.n	64cc <__aeabi_fsub+0x38>
    665e:	24ff      	movs	r4, #255	; 0xff
    6660:	2300      	movs	r3, #0
    6662:	e77c      	b.n	655e <__aeabi_fsub+0xca>
    6664:	2c00      	cmp	r4, #0
    6666:	d15c      	bne.n	6722 <__aeabi_fsub+0x28e>
    6668:	2b00      	cmp	r3, #0
    666a:	d100      	bne.n	666e <__aeabi_fsub+0x1da>
    666c:	e080      	b.n	6770 <__aeabi_fsub+0x2dc>
    666e:	2d00      	cmp	r5, #0
    6670:	d100      	bne.n	6674 <__aeabi_fsub+0x1e0>
    6672:	e72b      	b.n	64cc <__aeabi_fsub+0x38>
    6674:	195b      	adds	r3, r3, r5
    6676:	0158      	lsls	r0, r3, #5
    6678:	d400      	bmi.n	667c <__aeabi_fsub+0x1e8>
    667a:	e727      	b.n	64cc <__aeabi_fsub+0x38>
    667c:	4a3f      	ldr	r2, [pc, #252]	; (677c <__aeabi_fsub+0x2e8>)
    667e:	2401      	movs	r4, #1
    6680:	4013      	ands	r3, r2
    6682:	e723      	b.n	64cc <__aeabi_fsub+0x38>
    6684:	2c00      	cmp	r4, #0
    6686:	d115      	bne.n	66b4 <__aeabi_fsub+0x220>
    6688:	2b00      	cmp	r3, #0
    668a:	d140      	bne.n	670e <__aeabi_fsub+0x27a>
    668c:	2d00      	cmp	r5, #0
    668e:	d063      	beq.n	6758 <__aeabi_fsub+0x2c4>
    6690:	1c2b      	adds	r3, r5, #0
    6692:	1c0e      	adds	r6, r1, #0
    6694:	e71a      	b.n	64cc <__aeabi_fsub+0x38>
    6696:	2c00      	cmp	r4, #0
    6698:	d121      	bne.n	66de <__aeabi_fsub+0x24a>
    669a:	2b00      	cmp	r3, #0
    669c:	d054      	beq.n	6748 <__aeabi_fsub+0x2b4>
    669e:	43c9      	mvns	r1, r1
    66a0:	2900      	cmp	r1, #0
    66a2:	d004      	beq.n	66ae <__aeabi_fsub+0x21a>
    66a4:	28ff      	cmp	r0, #255	; 0xff
    66a6:	d04c      	beq.n	6742 <__aeabi_fsub+0x2ae>
    66a8:	291b      	cmp	r1, #27
    66aa:	dd58      	ble.n	675e <__aeabi_fsub+0x2ca>
    66ac:	2301      	movs	r3, #1
    66ae:	195b      	adds	r3, r3, r5
    66b0:	1c04      	adds	r4, r0, #0
    66b2:	e775      	b.n	65a0 <__aeabi_fsub+0x10c>
    66b4:	2b00      	cmp	r3, #0
    66b6:	d119      	bne.n	66ec <__aeabi_fsub+0x258>
    66b8:	2d00      	cmp	r5, #0
    66ba:	d048      	beq.n	674e <__aeabi_fsub+0x2ba>
    66bc:	1c2b      	adds	r3, r5, #0
    66be:	1c0e      	adds	r6, r1, #0
    66c0:	24ff      	movs	r4, #255	; 0xff
    66c2:	e703      	b.n	64cc <__aeabi_fsub+0x38>
    66c4:	1c2b      	adds	r3, r5, #0
    66c6:	1c04      	adds	r4, r0, #0
    66c8:	1c0e      	adds	r6, r1, #0
    66ca:	e6ff      	b.n	64cc <__aeabi_fsub+0x38>
    66cc:	1c1c      	adds	r4, r3, #0
    66ce:	2620      	movs	r6, #32
    66d0:	40d4      	lsrs	r4, r2
    66d2:	1ab2      	subs	r2, r6, r2
    66d4:	4093      	lsls	r3, r2
    66d6:	1e5a      	subs	r2, r3, #1
    66d8:	4193      	sbcs	r3, r2
    66da:	4323      	orrs	r3, r4
    66dc:	e7a9      	b.n	6632 <__aeabi_fsub+0x19e>
    66de:	28ff      	cmp	r0, #255	; 0xff
    66e0:	d02f      	beq.n	6742 <__aeabi_fsub+0x2ae>
    66e2:	2480      	movs	r4, #128	; 0x80
    66e4:	04e4      	lsls	r4, r4, #19
    66e6:	4249      	negs	r1, r1
    66e8:	4323      	orrs	r3, r4
    66ea:	e7dd      	b.n	66a8 <__aeabi_fsub+0x214>
    66ec:	24ff      	movs	r4, #255	; 0xff
    66ee:	2d00      	cmp	r5, #0
    66f0:	d100      	bne.n	66f4 <__aeabi_fsub+0x260>
    66f2:	e6eb      	b.n	64cc <__aeabi_fsub+0x38>
    66f4:	2280      	movs	r2, #128	; 0x80
    66f6:	08db      	lsrs	r3, r3, #3
    66f8:	03d2      	lsls	r2, r2, #15
    66fa:	4213      	tst	r3, r2
    66fc:	d004      	beq.n	6708 <__aeabi_fsub+0x274>
    66fe:	08ed      	lsrs	r5, r5, #3
    6700:	4215      	tst	r5, r2
    6702:	d101      	bne.n	6708 <__aeabi_fsub+0x274>
    6704:	1c2b      	adds	r3, r5, #0
    6706:	1c0e      	adds	r6, r1, #0
    6708:	00db      	lsls	r3, r3, #3
    670a:	24ff      	movs	r4, #255	; 0xff
    670c:	e6de      	b.n	64cc <__aeabi_fsub+0x38>
    670e:	2d00      	cmp	r5, #0
    6710:	d100      	bne.n	6714 <__aeabi_fsub+0x280>
    6712:	e6db      	b.n	64cc <__aeabi_fsub+0x38>
    6714:	1b5a      	subs	r2, r3, r5
    6716:	0150      	lsls	r0, r2, #5
    6718:	d400      	bmi.n	671c <__aeabi_fsub+0x288>
    671a:	e71c      	b.n	6556 <__aeabi_fsub+0xc2>
    671c:	1aeb      	subs	r3, r5, r3
    671e:	1c0e      	adds	r6, r1, #0
    6720:	e6d4      	b.n	64cc <__aeabi_fsub+0x38>
    6722:	2b00      	cmp	r3, #0
    6724:	d00d      	beq.n	6742 <__aeabi_fsub+0x2ae>
    6726:	24ff      	movs	r4, #255	; 0xff
    6728:	2d00      	cmp	r5, #0
    672a:	d100      	bne.n	672e <__aeabi_fsub+0x29a>
    672c:	e6ce      	b.n	64cc <__aeabi_fsub+0x38>
    672e:	2280      	movs	r2, #128	; 0x80
    6730:	08db      	lsrs	r3, r3, #3
    6732:	03d2      	lsls	r2, r2, #15
    6734:	4213      	tst	r3, r2
    6736:	d0e7      	beq.n	6708 <__aeabi_fsub+0x274>
    6738:	08ed      	lsrs	r5, r5, #3
    673a:	4215      	tst	r5, r2
    673c:	d1e4      	bne.n	6708 <__aeabi_fsub+0x274>
    673e:	1c2b      	adds	r3, r5, #0
    6740:	e7e2      	b.n	6708 <__aeabi_fsub+0x274>
    6742:	1c2b      	adds	r3, r5, #0
    6744:	24ff      	movs	r4, #255	; 0xff
    6746:	e6c1      	b.n	64cc <__aeabi_fsub+0x38>
    6748:	1c2b      	adds	r3, r5, #0
    674a:	1c04      	adds	r4, r0, #0
    674c:	e6be      	b.n	64cc <__aeabi_fsub+0x38>
    674e:	2380      	movs	r3, #128	; 0x80
    6750:	2200      	movs	r2, #0
    6752:	049b      	lsls	r3, r3, #18
    6754:	24ff      	movs	r4, #255	; 0xff
    6756:	e702      	b.n	655e <__aeabi_fsub+0xca>
    6758:	1c23      	adds	r3, r4, #0
    675a:	2200      	movs	r2, #0
    675c:	e6ff      	b.n	655e <__aeabi_fsub+0xca>
    675e:	1c1c      	adds	r4, r3, #0
    6760:	2720      	movs	r7, #32
    6762:	40cc      	lsrs	r4, r1
    6764:	1a79      	subs	r1, r7, r1
    6766:	408b      	lsls	r3, r1
    6768:	1e59      	subs	r1, r3, #1
    676a:	418b      	sbcs	r3, r1
    676c:	4323      	orrs	r3, r4
    676e:	e79e      	b.n	66ae <__aeabi_fsub+0x21a>
    6770:	1c2b      	adds	r3, r5, #0
    6772:	e6ab      	b.n	64cc <__aeabi_fsub+0x38>
    6774:	2501      	movs	r5, #1
    6776:	e712      	b.n	659e <__aeabi_fsub+0x10a>
    6778:	2501      	movs	r5, #1
    677a:	e6d3      	b.n	6524 <__aeabi_fsub+0x90>
    677c:	fbffffff 	.word	0xfbffffff

00006780 <__aeabi_f2iz>:
    6780:	0243      	lsls	r3, r0, #9
    6782:	0a59      	lsrs	r1, r3, #9
    6784:	0043      	lsls	r3, r0, #1
    6786:	0fc2      	lsrs	r2, r0, #31
    6788:	0e1b      	lsrs	r3, r3, #24
    678a:	2000      	movs	r0, #0
    678c:	2b7e      	cmp	r3, #126	; 0x7e
    678e:	dd0d      	ble.n	67ac <__aeabi_f2iz+0x2c>
    6790:	2b9d      	cmp	r3, #157	; 0x9d
    6792:	dc0c      	bgt.n	67ae <__aeabi_f2iz+0x2e>
    6794:	2080      	movs	r0, #128	; 0x80
    6796:	0400      	lsls	r0, r0, #16
    6798:	4301      	orrs	r1, r0
    679a:	2b95      	cmp	r3, #149	; 0x95
    679c:	dc0a      	bgt.n	67b4 <__aeabi_f2iz+0x34>
    679e:	2096      	movs	r0, #150	; 0x96
    67a0:	1ac3      	subs	r3, r0, r3
    67a2:	40d9      	lsrs	r1, r3
    67a4:	4248      	negs	r0, r1
    67a6:	2a00      	cmp	r2, #0
    67a8:	d100      	bne.n	67ac <__aeabi_f2iz+0x2c>
    67aa:	1c08      	adds	r0, r1, #0
    67ac:	4770      	bx	lr
    67ae:	4b03      	ldr	r3, [pc, #12]	; (67bc <__aeabi_f2iz+0x3c>)
    67b0:	18d0      	adds	r0, r2, r3
    67b2:	e7fb      	b.n	67ac <__aeabi_f2iz+0x2c>
    67b4:	3b96      	subs	r3, #150	; 0x96
    67b6:	4099      	lsls	r1, r3
    67b8:	e7f4      	b.n	67a4 <__aeabi_f2iz+0x24>
    67ba:	46c0      	nop			; (mov r8, r8)
    67bc:	7fffffff 	.word	0x7fffffff

000067c0 <__aeabi_i2f>:
    67c0:	b570      	push	{r4, r5, r6, lr}
    67c2:	1e04      	subs	r4, r0, #0
    67c4:	d03c      	beq.n	6840 <__aeabi_i2f+0x80>
    67c6:	0fc6      	lsrs	r6, r0, #31
    67c8:	d000      	beq.n	67cc <__aeabi_i2f+0xc>
    67ca:	4244      	negs	r4, r0
    67cc:	1c20      	adds	r0, r4, #0
    67ce:	f001 fe9b 	bl	8508 <__clzsi2>
    67d2:	239e      	movs	r3, #158	; 0x9e
    67d4:	1c25      	adds	r5, r4, #0
    67d6:	1a1b      	subs	r3, r3, r0
    67d8:	2b96      	cmp	r3, #150	; 0x96
    67da:	dc0c      	bgt.n	67f6 <__aeabi_i2f+0x36>
    67dc:	3808      	subs	r0, #8
    67de:	4084      	lsls	r4, r0
    67e0:	0264      	lsls	r4, r4, #9
    67e2:	0a64      	lsrs	r4, r4, #9
    67e4:	b2db      	uxtb	r3, r3
    67e6:	1c32      	adds	r2, r6, #0
    67e8:	0264      	lsls	r4, r4, #9
    67ea:	05db      	lsls	r3, r3, #23
    67ec:	0a60      	lsrs	r0, r4, #9
    67ee:	07d2      	lsls	r2, r2, #31
    67f0:	4318      	orrs	r0, r3
    67f2:	4310      	orrs	r0, r2
    67f4:	bd70      	pop	{r4, r5, r6, pc}
    67f6:	2b99      	cmp	r3, #153	; 0x99
    67f8:	dd0a      	ble.n	6810 <__aeabi_i2f+0x50>
    67fa:	2205      	movs	r2, #5
    67fc:	1a12      	subs	r2, r2, r0
    67fe:	1c21      	adds	r1, r4, #0
    6800:	40d1      	lsrs	r1, r2
    6802:	1c0a      	adds	r2, r1, #0
    6804:	1c01      	adds	r1, r0, #0
    6806:	311b      	adds	r1, #27
    6808:	408d      	lsls	r5, r1
    680a:	1e69      	subs	r1, r5, #1
    680c:	418d      	sbcs	r5, r1
    680e:	4315      	orrs	r5, r2
    6810:	2805      	cmp	r0, #5
    6812:	dd01      	ble.n	6818 <__aeabi_i2f+0x58>
    6814:	1f42      	subs	r2, r0, #5
    6816:	4095      	lsls	r5, r2
    6818:	4c16      	ldr	r4, [pc, #88]	; (6874 <__aeabi_i2f+0xb4>)
    681a:	402c      	ands	r4, r5
    681c:	076a      	lsls	r2, r5, #29
    681e:	d004      	beq.n	682a <__aeabi_i2f+0x6a>
    6820:	220f      	movs	r2, #15
    6822:	4015      	ands	r5, r2
    6824:	2d04      	cmp	r5, #4
    6826:	d000      	beq.n	682a <__aeabi_i2f+0x6a>
    6828:	3404      	adds	r4, #4
    682a:	0161      	lsls	r1, r4, #5
    682c:	d50c      	bpl.n	6848 <__aeabi_i2f+0x88>
    682e:	239f      	movs	r3, #159	; 0x9f
    6830:	1a18      	subs	r0, r3, r0
    6832:	28ff      	cmp	r0, #255	; 0xff
    6834:	d01a      	beq.n	686c <__aeabi_i2f+0xac>
    6836:	01a4      	lsls	r4, r4, #6
    6838:	0a64      	lsrs	r4, r4, #9
    683a:	b2c3      	uxtb	r3, r0
    683c:	1c32      	adds	r2, r6, #0
    683e:	e7d3      	b.n	67e8 <__aeabi_i2f+0x28>
    6840:	2200      	movs	r2, #0
    6842:	2300      	movs	r3, #0
    6844:	2400      	movs	r4, #0
    6846:	e7cf      	b.n	67e8 <__aeabi_i2f+0x28>
    6848:	08e4      	lsrs	r4, r4, #3
    684a:	2bff      	cmp	r3, #255	; 0xff
    684c:	d004      	beq.n	6858 <__aeabi_i2f+0x98>
    684e:	0264      	lsls	r4, r4, #9
    6850:	0a64      	lsrs	r4, r4, #9
    6852:	b2db      	uxtb	r3, r3
    6854:	1c32      	adds	r2, r6, #0
    6856:	e7c7      	b.n	67e8 <__aeabi_i2f+0x28>
    6858:	2c00      	cmp	r4, #0
    685a:	d004      	beq.n	6866 <__aeabi_i2f+0xa6>
    685c:	2080      	movs	r0, #128	; 0x80
    685e:	03c0      	lsls	r0, r0, #15
    6860:	4304      	orrs	r4, r0
    6862:	0264      	lsls	r4, r4, #9
    6864:	0a64      	lsrs	r4, r4, #9
    6866:	1c32      	adds	r2, r6, #0
    6868:	23ff      	movs	r3, #255	; 0xff
    686a:	e7bd      	b.n	67e8 <__aeabi_i2f+0x28>
    686c:	1c32      	adds	r2, r6, #0
    686e:	23ff      	movs	r3, #255	; 0xff
    6870:	2400      	movs	r4, #0
    6872:	e7b9      	b.n	67e8 <__aeabi_i2f+0x28>
    6874:	fbffffff 	.word	0xfbffffff

00006878 <__aeabi_dadd>:
    6878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    687a:	465f      	mov	r7, fp
    687c:	4656      	mov	r6, sl
    687e:	4644      	mov	r4, r8
    6880:	464d      	mov	r5, r9
    6882:	b4f0      	push	{r4, r5, r6, r7}
    6884:	030c      	lsls	r4, r1, #12
    6886:	004d      	lsls	r5, r1, #1
    6888:	0fce      	lsrs	r6, r1, #31
    688a:	0a61      	lsrs	r1, r4, #9
    688c:	0f44      	lsrs	r4, r0, #29
    688e:	4321      	orrs	r1, r4
    6890:	00c4      	lsls	r4, r0, #3
    6892:	0318      	lsls	r0, r3, #12
    6894:	4680      	mov	r8, r0
    6896:	0058      	lsls	r0, r3, #1
    6898:	0d40      	lsrs	r0, r0, #21
    689a:	4682      	mov	sl, r0
    689c:	0fd8      	lsrs	r0, r3, #31
    689e:	4684      	mov	ip, r0
    68a0:	4640      	mov	r0, r8
    68a2:	0a40      	lsrs	r0, r0, #9
    68a4:	0f53      	lsrs	r3, r2, #29
    68a6:	4303      	orrs	r3, r0
    68a8:	00d0      	lsls	r0, r2, #3
    68aa:	0d6d      	lsrs	r5, r5, #21
    68ac:	1c37      	adds	r7, r6, #0
    68ae:	4683      	mov	fp, r0
    68b0:	4652      	mov	r2, sl
    68b2:	4566      	cmp	r6, ip
    68b4:	d100      	bne.n	68b8 <__aeabi_dadd+0x40>
    68b6:	e0a4      	b.n	6a02 <__aeabi_dadd+0x18a>
    68b8:	1aaf      	subs	r7, r5, r2
    68ba:	2f00      	cmp	r7, #0
    68bc:	dc00      	bgt.n	68c0 <__aeabi_dadd+0x48>
    68be:	e109      	b.n	6ad4 <__aeabi_dadd+0x25c>
    68c0:	2a00      	cmp	r2, #0
    68c2:	d13b      	bne.n	693c <__aeabi_dadd+0xc4>
    68c4:	4318      	orrs	r0, r3
    68c6:	d000      	beq.n	68ca <__aeabi_dadd+0x52>
    68c8:	e0ea      	b.n	6aa0 <__aeabi_dadd+0x228>
    68ca:	0763      	lsls	r3, r4, #29
    68cc:	d100      	bne.n	68d0 <__aeabi_dadd+0x58>
    68ce:	e087      	b.n	69e0 <__aeabi_dadd+0x168>
    68d0:	230f      	movs	r3, #15
    68d2:	4023      	ands	r3, r4
    68d4:	2b04      	cmp	r3, #4
    68d6:	d100      	bne.n	68da <__aeabi_dadd+0x62>
    68d8:	e082      	b.n	69e0 <__aeabi_dadd+0x168>
    68da:	1d22      	adds	r2, r4, #4
    68dc:	42a2      	cmp	r2, r4
    68de:	41a4      	sbcs	r4, r4
    68e0:	4264      	negs	r4, r4
    68e2:	2380      	movs	r3, #128	; 0x80
    68e4:	1909      	adds	r1, r1, r4
    68e6:	041b      	lsls	r3, r3, #16
    68e8:	400b      	ands	r3, r1
    68ea:	1c37      	adds	r7, r6, #0
    68ec:	1c14      	adds	r4, r2, #0
    68ee:	2b00      	cmp	r3, #0
    68f0:	d100      	bne.n	68f4 <__aeabi_dadd+0x7c>
    68f2:	e07c      	b.n	69ee <__aeabi_dadd+0x176>
    68f4:	4bce      	ldr	r3, [pc, #824]	; (6c30 <__aeabi_dadd+0x3b8>)
    68f6:	3501      	adds	r5, #1
    68f8:	429d      	cmp	r5, r3
    68fa:	d100      	bne.n	68fe <__aeabi_dadd+0x86>
    68fc:	e105      	b.n	6b0a <__aeabi_dadd+0x292>
    68fe:	4bcd      	ldr	r3, [pc, #820]	; (6c34 <__aeabi_dadd+0x3bc>)
    6900:	08e4      	lsrs	r4, r4, #3
    6902:	4019      	ands	r1, r3
    6904:	0748      	lsls	r0, r1, #29
    6906:	0249      	lsls	r1, r1, #9
    6908:	4304      	orrs	r4, r0
    690a:	0b0b      	lsrs	r3, r1, #12
    690c:	2000      	movs	r0, #0
    690e:	2100      	movs	r1, #0
    6910:	031b      	lsls	r3, r3, #12
    6912:	0b1a      	lsrs	r2, r3, #12
    6914:	0d0b      	lsrs	r3, r1, #20
    6916:	056d      	lsls	r5, r5, #21
    6918:	051b      	lsls	r3, r3, #20
    691a:	4313      	orrs	r3, r2
    691c:	086a      	lsrs	r2, r5, #1
    691e:	4dc6      	ldr	r5, [pc, #792]	; (6c38 <__aeabi_dadd+0x3c0>)
    6920:	07ff      	lsls	r7, r7, #31
    6922:	401d      	ands	r5, r3
    6924:	4315      	orrs	r5, r2
    6926:	006d      	lsls	r5, r5, #1
    6928:	086d      	lsrs	r5, r5, #1
    692a:	1c29      	adds	r1, r5, #0
    692c:	4339      	orrs	r1, r7
    692e:	1c20      	adds	r0, r4, #0
    6930:	bc3c      	pop	{r2, r3, r4, r5}
    6932:	4690      	mov	r8, r2
    6934:	4699      	mov	r9, r3
    6936:	46a2      	mov	sl, r4
    6938:	46ab      	mov	fp, r5
    693a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    693c:	48bc      	ldr	r0, [pc, #752]	; (6c30 <__aeabi_dadd+0x3b8>)
    693e:	4285      	cmp	r5, r0
    6940:	d0c3      	beq.n	68ca <__aeabi_dadd+0x52>
    6942:	2080      	movs	r0, #128	; 0x80
    6944:	0400      	lsls	r0, r0, #16
    6946:	4303      	orrs	r3, r0
    6948:	2f38      	cmp	r7, #56	; 0x38
    694a:	dd00      	ble.n	694e <__aeabi_dadd+0xd6>
    694c:	e0f0      	b.n	6b30 <__aeabi_dadd+0x2b8>
    694e:	2f1f      	cmp	r7, #31
    6950:	dd00      	ble.n	6954 <__aeabi_dadd+0xdc>
    6952:	e124      	b.n	6b9e <__aeabi_dadd+0x326>
    6954:	2020      	movs	r0, #32
    6956:	1bc0      	subs	r0, r0, r7
    6958:	1c1a      	adds	r2, r3, #0
    695a:	4681      	mov	r9, r0
    695c:	4082      	lsls	r2, r0
    695e:	4658      	mov	r0, fp
    6960:	40f8      	lsrs	r0, r7
    6962:	4302      	orrs	r2, r0
    6964:	4694      	mov	ip, r2
    6966:	4658      	mov	r0, fp
    6968:	464a      	mov	r2, r9
    696a:	4090      	lsls	r0, r2
    696c:	1e42      	subs	r2, r0, #1
    696e:	4190      	sbcs	r0, r2
    6970:	40fb      	lsrs	r3, r7
    6972:	4662      	mov	r2, ip
    6974:	4302      	orrs	r2, r0
    6976:	1c1f      	adds	r7, r3, #0
    6978:	1aa2      	subs	r2, r4, r2
    697a:	4294      	cmp	r4, r2
    697c:	41a4      	sbcs	r4, r4
    697e:	4264      	negs	r4, r4
    6980:	1bc9      	subs	r1, r1, r7
    6982:	1b09      	subs	r1, r1, r4
    6984:	1c14      	adds	r4, r2, #0
    6986:	020b      	lsls	r3, r1, #8
    6988:	d59f      	bpl.n	68ca <__aeabi_dadd+0x52>
    698a:	0249      	lsls	r1, r1, #9
    698c:	0a4f      	lsrs	r7, r1, #9
    698e:	2f00      	cmp	r7, #0
    6990:	d100      	bne.n	6994 <__aeabi_dadd+0x11c>
    6992:	e0c8      	b.n	6b26 <__aeabi_dadd+0x2ae>
    6994:	1c38      	adds	r0, r7, #0
    6996:	f001 fdb7 	bl	8508 <__clzsi2>
    699a:	1c02      	adds	r2, r0, #0
    699c:	3a08      	subs	r2, #8
    699e:	2a1f      	cmp	r2, #31
    69a0:	dd00      	ble.n	69a4 <__aeabi_dadd+0x12c>
    69a2:	e0b5      	b.n	6b10 <__aeabi_dadd+0x298>
    69a4:	2128      	movs	r1, #40	; 0x28
    69a6:	1a09      	subs	r1, r1, r0
    69a8:	1c20      	adds	r0, r4, #0
    69aa:	4097      	lsls	r7, r2
    69ac:	40c8      	lsrs	r0, r1
    69ae:	4307      	orrs	r7, r0
    69b0:	4094      	lsls	r4, r2
    69b2:	4295      	cmp	r5, r2
    69b4:	dd00      	ble.n	69b8 <__aeabi_dadd+0x140>
    69b6:	e0b2      	b.n	6b1e <__aeabi_dadd+0x2a6>
    69b8:	1b55      	subs	r5, r2, r5
    69ba:	1c69      	adds	r1, r5, #1
    69bc:	291f      	cmp	r1, #31
    69be:	dd00      	ble.n	69c2 <__aeabi_dadd+0x14a>
    69c0:	e0dc      	b.n	6b7c <__aeabi_dadd+0x304>
    69c2:	221f      	movs	r2, #31
    69c4:	1b55      	subs	r5, r2, r5
    69c6:	1c3b      	adds	r3, r7, #0
    69c8:	1c22      	adds	r2, r4, #0
    69ca:	40ab      	lsls	r3, r5
    69cc:	40ca      	lsrs	r2, r1
    69ce:	40ac      	lsls	r4, r5
    69d0:	1e65      	subs	r5, r4, #1
    69d2:	41ac      	sbcs	r4, r5
    69d4:	4313      	orrs	r3, r2
    69d6:	40cf      	lsrs	r7, r1
    69d8:	431c      	orrs	r4, r3
    69da:	1c39      	adds	r1, r7, #0
    69dc:	2500      	movs	r5, #0
    69de:	e774      	b.n	68ca <__aeabi_dadd+0x52>
    69e0:	2380      	movs	r3, #128	; 0x80
    69e2:	041b      	lsls	r3, r3, #16
    69e4:	400b      	ands	r3, r1
    69e6:	1c37      	adds	r7, r6, #0
    69e8:	2b00      	cmp	r3, #0
    69ea:	d000      	beq.n	69ee <__aeabi_dadd+0x176>
    69ec:	e782      	b.n	68f4 <__aeabi_dadd+0x7c>
    69ee:	4b90      	ldr	r3, [pc, #576]	; (6c30 <__aeabi_dadd+0x3b8>)
    69f0:	0748      	lsls	r0, r1, #29
    69f2:	08e4      	lsrs	r4, r4, #3
    69f4:	4304      	orrs	r4, r0
    69f6:	08c9      	lsrs	r1, r1, #3
    69f8:	429d      	cmp	r5, r3
    69fa:	d048      	beq.n	6a8e <__aeabi_dadd+0x216>
    69fc:	0309      	lsls	r1, r1, #12
    69fe:	0b0b      	lsrs	r3, r1, #12
    6a00:	e784      	b.n	690c <__aeabi_dadd+0x94>
    6a02:	1aaa      	subs	r2, r5, r2
    6a04:	4694      	mov	ip, r2
    6a06:	2a00      	cmp	r2, #0
    6a08:	dc00      	bgt.n	6a0c <__aeabi_dadd+0x194>
    6a0a:	e098      	b.n	6b3e <__aeabi_dadd+0x2c6>
    6a0c:	4650      	mov	r0, sl
    6a0e:	2800      	cmp	r0, #0
    6a10:	d052      	beq.n	6ab8 <__aeabi_dadd+0x240>
    6a12:	4887      	ldr	r0, [pc, #540]	; (6c30 <__aeabi_dadd+0x3b8>)
    6a14:	4285      	cmp	r5, r0
    6a16:	d100      	bne.n	6a1a <__aeabi_dadd+0x1a2>
    6a18:	e757      	b.n	68ca <__aeabi_dadd+0x52>
    6a1a:	2080      	movs	r0, #128	; 0x80
    6a1c:	0400      	lsls	r0, r0, #16
    6a1e:	4303      	orrs	r3, r0
    6a20:	4662      	mov	r2, ip
    6a22:	2a38      	cmp	r2, #56	; 0x38
    6a24:	dd00      	ble.n	6a28 <__aeabi_dadd+0x1b0>
    6a26:	e0fc      	b.n	6c22 <__aeabi_dadd+0x3aa>
    6a28:	2a1f      	cmp	r2, #31
    6a2a:	dd00      	ble.n	6a2e <__aeabi_dadd+0x1b6>
    6a2c:	e14a      	b.n	6cc4 <__aeabi_dadd+0x44c>
    6a2e:	2220      	movs	r2, #32
    6a30:	4660      	mov	r0, ip
    6a32:	1a10      	subs	r0, r2, r0
    6a34:	1c1a      	adds	r2, r3, #0
    6a36:	4082      	lsls	r2, r0
    6a38:	4682      	mov	sl, r0
    6a3a:	4691      	mov	r9, r2
    6a3c:	4658      	mov	r0, fp
    6a3e:	4662      	mov	r2, ip
    6a40:	40d0      	lsrs	r0, r2
    6a42:	464a      	mov	r2, r9
    6a44:	4302      	orrs	r2, r0
    6a46:	4690      	mov	r8, r2
    6a48:	4658      	mov	r0, fp
    6a4a:	4652      	mov	r2, sl
    6a4c:	4090      	lsls	r0, r2
    6a4e:	1e42      	subs	r2, r0, #1
    6a50:	4190      	sbcs	r0, r2
    6a52:	4642      	mov	r2, r8
    6a54:	4302      	orrs	r2, r0
    6a56:	4660      	mov	r0, ip
    6a58:	40c3      	lsrs	r3, r0
    6a5a:	1912      	adds	r2, r2, r4
    6a5c:	42a2      	cmp	r2, r4
    6a5e:	41a4      	sbcs	r4, r4
    6a60:	4264      	negs	r4, r4
    6a62:	1859      	adds	r1, r3, r1
    6a64:	1909      	adds	r1, r1, r4
    6a66:	1c14      	adds	r4, r2, #0
    6a68:	0208      	lsls	r0, r1, #8
    6a6a:	d400      	bmi.n	6a6e <__aeabi_dadd+0x1f6>
    6a6c:	e72d      	b.n	68ca <__aeabi_dadd+0x52>
    6a6e:	4b70      	ldr	r3, [pc, #448]	; (6c30 <__aeabi_dadd+0x3b8>)
    6a70:	3501      	adds	r5, #1
    6a72:	429d      	cmp	r5, r3
    6a74:	d100      	bne.n	6a78 <__aeabi_dadd+0x200>
    6a76:	e122      	b.n	6cbe <__aeabi_dadd+0x446>
    6a78:	4b6e      	ldr	r3, [pc, #440]	; (6c34 <__aeabi_dadd+0x3bc>)
    6a7a:	0860      	lsrs	r0, r4, #1
    6a7c:	4019      	ands	r1, r3
    6a7e:	2301      	movs	r3, #1
    6a80:	4023      	ands	r3, r4
    6a82:	1c1c      	adds	r4, r3, #0
    6a84:	4304      	orrs	r4, r0
    6a86:	07cb      	lsls	r3, r1, #31
    6a88:	431c      	orrs	r4, r3
    6a8a:	0849      	lsrs	r1, r1, #1
    6a8c:	e71d      	b.n	68ca <__aeabi_dadd+0x52>
    6a8e:	1c23      	adds	r3, r4, #0
    6a90:	430b      	orrs	r3, r1
    6a92:	d03a      	beq.n	6b0a <__aeabi_dadd+0x292>
    6a94:	2380      	movs	r3, #128	; 0x80
    6a96:	031b      	lsls	r3, r3, #12
    6a98:	430b      	orrs	r3, r1
    6a9a:	031b      	lsls	r3, r3, #12
    6a9c:	0b1b      	lsrs	r3, r3, #12
    6a9e:	e735      	b.n	690c <__aeabi_dadd+0x94>
    6aa0:	3f01      	subs	r7, #1
    6aa2:	2f00      	cmp	r7, #0
    6aa4:	d165      	bne.n	6b72 <__aeabi_dadd+0x2fa>
    6aa6:	4658      	mov	r0, fp
    6aa8:	1a22      	subs	r2, r4, r0
    6aaa:	4294      	cmp	r4, r2
    6aac:	41a4      	sbcs	r4, r4
    6aae:	4264      	negs	r4, r4
    6ab0:	1ac9      	subs	r1, r1, r3
    6ab2:	1b09      	subs	r1, r1, r4
    6ab4:	1c14      	adds	r4, r2, #0
    6ab6:	e766      	b.n	6986 <__aeabi_dadd+0x10e>
    6ab8:	4658      	mov	r0, fp
    6aba:	4318      	orrs	r0, r3
    6abc:	d100      	bne.n	6ac0 <__aeabi_dadd+0x248>
    6abe:	e704      	b.n	68ca <__aeabi_dadd+0x52>
    6ac0:	2201      	movs	r2, #1
    6ac2:	4252      	negs	r2, r2
    6ac4:	4494      	add	ip, r2
    6ac6:	4660      	mov	r0, ip
    6ac8:	2800      	cmp	r0, #0
    6aca:	d000      	beq.n	6ace <__aeabi_dadd+0x256>
    6acc:	e0c5      	b.n	6c5a <__aeabi_dadd+0x3e2>
    6ace:	4658      	mov	r0, fp
    6ad0:	1902      	adds	r2, r0, r4
    6ad2:	e7c3      	b.n	6a5c <__aeabi_dadd+0x1e4>
    6ad4:	2f00      	cmp	r7, #0
    6ad6:	d173      	bne.n	6bc0 <__aeabi_dadd+0x348>
    6ad8:	1c68      	adds	r0, r5, #1
    6ada:	0540      	lsls	r0, r0, #21
    6adc:	0d40      	lsrs	r0, r0, #21
    6ade:	2801      	cmp	r0, #1
    6ae0:	dc00      	bgt.n	6ae4 <__aeabi_dadd+0x26c>
    6ae2:	e0de      	b.n	6ca2 <__aeabi_dadd+0x42a>
    6ae4:	465a      	mov	r2, fp
    6ae6:	1aa2      	subs	r2, r4, r2
    6ae8:	4294      	cmp	r4, r2
    6aea:	41bf      	sbcs	r7, r7
    6aec:	1ac8      	subs	r0, r1, r3
    6aee:	427f      	negs	r7, r7
    6af0:	1bc7      	subs	r7, r0, r7
    6af2:	0238      	lsls	r0, r7, #8
    6af4:	d400      	bmi.n	6af8 <__aeabi_dadd+0x280>
    6af6:	e089      	b.n	6c0c <__aeabi_dadd+0x394>
    6af8:	465a      	mov	r2, fp
    6afa:	1b14      	subs	r4, r2, r4
    6afc:	45a3      	cmp	fp, r4
    6afe:	4192      	sbcs	r2, r2
    6b00:	1a59      	subs	r1, r3, r1
    6b02:	4252      	negs	r2, r2
    6b04:	1a8f      	subs	r7, r1, r2
    6b06:	4666      	mov	r6, ip
    6b08:	e741      	b.n	698e <__aeabi_dadd+0x116>
    6b0a:	2300      	movs	r3, #0
    6b0c:	2400      	movs	r4, #0
    6b0e:	e6fd      	b.n	690c <__aeabi_dadd+0x94>
    6b10:	1c27      	adds	r7, r4, #0
    6b12:	3828      	subs	r0, #40	; 0x28
    6b14:	4087      	lsls	r7, r0
    6b16:	2400      	movs	r4, #0
    6b18:	4295      	cmp	r5, r2
    6b1a:	dc00      	bgt.n	6b1e <__aeabi_dadd+0x2a6>
    6b1c:	e74c      	b.n	69b8 <__aeabi_dadd+0x140>
    6b1e:	4945      	ldr	r1, [pc, #276]	; (6c34 <__aeabi_dadd+0x3bc>)
    6b20:	1aad      	subs	r5, r5, r2
    6b22:	4039      	ands	r1, r7
    6b24:	e6d1      	b.n	68ca <__aeabi_dadd+0x52>
    6b26:	1c20      	adds	r0, r4, #0
    6b28:	f001 fcee 	bl	8508 <__clzsi2>
    6b2c:	3020      	adds	r0, #32
    6b2e:	e734      	b.n	699a <__aeabi_dadd+0x122>
    6b30:	465a      	mov	r2, fp
    6b32:	431a      	orrs	r2, r3
    6b34:	1e53      	subs	r3, r2, #1
    6b36:	419a      	sbcs	r2, r3
    6b38:	b2d2      	uxtb	r2, r2
    6b3a:	2700      	movs	r7, #0
    6b3c:	e71c      	b.n	6978 <__aeabi_dadd+0x100>
    6b3e:	2a00      	cmp	r2, #0
    6b40:	d000      	beq.n	6b44 <__aeabi_dadd+0x2cc>
    6b42:	e0dc      	b.n	6cfe <__aeabi_dadd+0x486>
    6b44:	1c68      	adds	r0, r5, #1
    6b46:	0542      	lsls	r2, r0, #21
    6b48:	0d52      	lsrs	r2, r2, #21
    6b4a:	2a01      	cmp	r2, #1
    6b4c:	dc00      	bgt.n	6b50 <__aeabi_dadd+0x2d8>
    6b4e:	e08d      	b.n	6c6c <__aeabi_dadd+0x3f4>
    6b50:	4d37      	ldr	r5, [pc, #220]	; (6c30 <__aeabi_dadd+0x3b8>)
    6b52:	42a8      	cmp	r0, r5
    6b54:	d100      	bne.n	6b58 <__aeabi_dadd+0x2e0>
    6b56:	e0f3      	b.n	6d40 <__aeabi_dadd+0x4c8>
    6b58:	465d      	mov	r5, fp
    6b5a:	192a      	adds	r2, r5, r4
    6b5c:	42a2      	cmp	r2, r4
    6b5e:	41a4      	sbcs	r4, r4
    6b60:	4264      	negs	r4, r4
    6b62:	1859      	adds	r1, r3, r1
    6b64:	1909      	adds	r1, r1, r4
    6b66:	07cc      	lsls	r4, r1, #31
    6b68:	0852      	lsrs	r2, r2, #1
    6b6a:	4314      	orrs	r4, r2
    6b6c:	0849      	lsrs	r1, r1, #1
    6b6e:	1c05      	adds	r5, r0, #0
    6b70:	e6ab      	b.n	68ca <__aeabi_dadd+0x52>
    6b72:	482f      	ldr	r0, [pc, #188]	; (6c30 <__aeabi_dadd+0x3b8>)
    6b74:	4285      	cmp	r5, r0
    6b76:	d000      	beq.n	6b7a <__aeabi_dadd+0x302>
    6b78:	e6e6      	b.n	6948 <__aeabi_dadd+0xd0>
    6b7a:	e6a6      	b.n	68ca <__aeabi_dadd+0x52>
    6b7c:	1c2b      	adds	r3, r5, #0
    6b7e:	3b1f      	subs	r3, #31
    6b80:	1c3a      	adds	r2, r7, #0
    6b82:	40da      	lsrs	r2, r3
    6b84:	1c13      	adds	r3, r2, #0
    6b86:	2920      	cmp	r1, #32
    6b88:	d06c      	beq.n	6c64 <__aeabi_dadd+0x3ec>
    6b8a:	223f      	movs	r2, #63	; 0x3f
    6b8c:	1b55      	subs	r5, r2, r5
    6b8e:	40af      	lsls	r7, r5
    6b90:	433c      	orrs	r4, r7
    6b92:	1e60      	subs	r0, r4, #1
    6b94:	4184      	sbcs	r4, r0
    6b96:	431c      	orrs	r4, r3
    6b98:	2100      	movs	r1, #0
    6b9a:	2500      	movs	r5, #0
    6b9c:	e695      	b.n	68ca <__aeabi_dadd+0x52>
    6b9e:	1c38      	adds	r0, r7, #0
    6ba0:	3820      	subs	r0, #32
    6ba2:	1c1a      	adds	r2, r3, #0
    6ba4:	40c2      	lsrs	r2, r0
    6ba6:	1c10      	adds	r0, r2, #0
    6ba8:	2f20      	cmp	r7, #32
    6baa:	d05d      	beq.n	6c68 <__aeabi_dadd+0x3f0>
    6bac:	2240      	movs	r2, #64	; 0x40
    6bae:	1bd7      	subs	r7, r2, r7
    6bb0:	40bb      	lsls	r3, r7
    6bb2:	465a      	mov	r2, fp
    6bb4:	431a      	orrs	r2, r3
    6bb6:	1e53      	subs	r3, r2, #1
    6bb8:	419a      	sbcs	r2, r3
    6bba:	4302      	orrs	r2, r0
    6bbc:	2700      	movs	r7, #0
    6bbe:	e6db      	b.n	6978 <__aeabi_dadd+0x100>
    6bc0:	2d00      	cmp	r5, #0
    6bc2:	d03b      	beq.n	6c3c <__aeabi_dadd+0x3c4>
    6bc4:	4d1a      	ldr	r5, [pc, #104]	; (6c30 <__aeabi_dadd+0x3b8>)
    6bc6:	45aa      	cmp	sl, r5
    6bc8:	d100      	bne.n	6bcc <__aeabi_dadd+0x354>
    6bca:	e093      	b.n	6cf4 <__aeabi_dadd+0x47c>
    6bcc:	2580      	movs	r5, #128	; 0x80
    6bce:	042d      	lsls	r5, r5, #16
    6bd0:	427f      	negs	r7, r7
    6bd2:	4329      	orrs	r1, r5
    6bd4:	2f38      	cmp	r7, #56	; 0x38
    6bd6:	dd00      	ble.n	6bda <__aeabi_dadd+0x362>
    6bd8:	e0ac      	b.n	6d34 <__aeabi_dadd+0x4bc>
    6bda:	2f1f      	cmp	r7, #31
    6bdc:	dd00      	ble.n	6be0 <__aeabi_dadd+0x368>
    6bde:	e129      	b.n	6e34 <__aeabi_dadd+0x5bc>
    6be0:	2520      	movs	r5, #32
    6be2:	1bed      	subs	r5, r5, r7
    6be4:	1c08      	adds	r0, r1, #0
    6be6:	1c26      	adds	r6, r4, #0
    6be8:	40a8      	lsls	r0, r5
    6bea:	40fe      	lsrs	r6, r7
    6bec:	40ac      	lsls	r4, r5
    6bee:	4306      	orrs	r6, r0
    6bf0:	1e65      	subs	r5, r4, #1
    6bf2:	41ac      	sbcs	r4, r5
    6bf4:	4334      	orrs	r4, r6
    6bf6:	40f9      	lsrs	r1, r7
    6bf8:	465d      	mov	r5, fp
    6bfa:	1b2c      	subs	r4, r5, r4
    6bfc:	45a3      	cmp	fp, r4
    6bfe:	4192      	sbcs	r2, r2
    6c00:	1a5b      	subs	r3, r3, r1
    6c02:	4252      	negs	r2, r2
    6c04:	1a99      	subs	r1, r3, r2
    6c06:	4655      	mov	r5, sl
    6c08:	4666      	mov	r6, ip
    6c0a:	e6bc      	b.n	6986 <__aeabi_dadd+0x10e>
    6c0c:	1c13      	adds	r3, r2, #0
    6c0e:	433b      	orrs	r3, r7
    6c10:	1c14      	adds	r4, r2, #0
    6c12:	2b00      	cmp	r3, #0
    6c14:	d000      	beq.n	6c18 <__aeabi_dadd+0x3a0>
    6c16:	e6ba      	b.n	698e <__aeabi_dadd+0x116>
    6c18:	2700      	movs	r7, #0
    6c1a:	2100      	movs	r1, #0
    6c1c:	2500      	movs	r5, #0
    6c1e:	2400      	movs	r4, #0
    6c20:	e6e5      	b.n	69ee <__aeabi_dadd+0x176>
    6c22:	465a      	mov	r2, fp
    6c24:	431a      	orrs	r2, r3
    6c26:	1e53      	subs	r3, r2, #1
    6c28:	419a      	sbcs	r2, r3
    6c2a:	b2d2      	uxtb	r2, r2
    6c2c:	2300      	movs	r3, #0
    6c2e:	e714      	b.n	6a5a <__aeabi_dadd+0x1e2>
    6c30:	000007ff 	.word	0x000007ff
    6c34:	ff7fffff 	.word	0xff7fffff
    6c38:	800fffff 	.word	0x800fffff
    6c3c:	1c0d      	adds	r5, r1, #0
    6c3e:	4325      	orrs	r5, r4
    6c40:	d058      	beq.n	6cf4 <__aeabi_dadd+0x47c>
    6c42:	43ff      	mvns	r7, r7
    6c44:	2f00      	cmp	r7, #0
    6c46:	d151      	bne.n	6cec <__aeabi_dadd+0x474>
    6c48:	1b04      	subs	r4, r0, r4
    6c4a:	45a3      	cmp	fp, r4
    6c4c:	4192      	sbcs	r2, r2
    6c4e:	1a59      	subs	r1, r3, r1
    6c50:	4252      	negs	r2, r2
    6c52:	1a89      	subs	r1, r1, r2
    6c54:	4655      	mov	r5, sl
    6c56:	4666      	mov	r6, ip
    6c58:	e695      	b.n	6986 <__aeabi_dadd+0x10e>
    6c5a:	4896      	ldr	r0, [pc, #600]	; (6eb4 <__aeabi_dadd+0x63c>)
    6c5c:	4285      	cmp	r5, r0
    6c5e:	d000      	beq.n	6c62 <__aeabi_dadd+0x3ea>
    6c60:	e6de      	b.n	6a20 <__aeabi_dadd+0x1a8>
    6c62:	e632      	b.n	68ca <__aeabi_dadd+0x52>
    6c64:	2700      	movs	r7, #0
    6c66:	e793      	b.n	6b90 <__aeabi_dadd+0x318>
    6c68:	2300      	movs	r3, #0
    6c6a:	e7a2      	b.n	6bb2 <__aeabi_dadd+0x33a>
    6c6c:	1c08      	adds	r0, r1, #0
    6c6e:	4320      	orrs	r0, r4
    6c70:	2d00      	cmp	r5, #0
    6c72:	d000      	beq.n	6c76 <__aeabi_dadd+0x3fe>
    6c74:	e0c4      	b.n	6e00 <__aeabi_dadd+0x588>
    6c76:	2800      	cmp	r0, #0
    6c78:	d100      	bne.n	6c7c <__aeabi_dadd+0x404>
    6c7a:	e0f7      	b.n	6e6c <__aeabi_dadd+0x5f4>
    6c7c:	4658      	mov	r0, fp
    6c7e:	4318      	orrs	r0, r3
    6c80:	d100      	bne.n	6c84 <__aeabi_dadd+0x40c>
    6c82:	e622      	b.n	68ca <__aeabi_dadd+0x52>
    6c84:	4658      	mov	r0, fp
    6c86:	1902      	adds	r2, r0, r4
    6c88:	42a2      	cmp	r2, r4
    6c8a:	41a4      	sbcs	r4, r4
    6c8c:	4264      	negs	r4, r4
    6c8e:	1859      	adds	r1, r3, r1
    6c90:	1909      	adds	r1, r1, r4
    6c92:	1c14      	adds	r4, r2, #0
    6c94:	020a      	lsls	r2, r1, #8
    6c96:	d400      	bmi.n	6c9a <__aeabi_dadd+0x422>
    6c98:	e617      	b.n	68ca <__aeabi_dadd+0x52>
    6c9a:	4b87      	ldr	r3, [pc, #540]	; (6eb8 <__aeabi_dadd+0x640>)
    6c9c:	2501      	movs	r5, #1
    6c9e:	4019      	ands	r1, r3
    6ca0:	e613      	b.n	68ca <__aeabi_dadd+0x52>
    6ca2:	1c08      	adds	r0, r1, #0
    6ca4:	4320      	orrs	r0, r4
    6ca6:	2d00      	cmp	r5, #0
    6ca8:	d139      	bne.n	6d1e <__aeabi_dadd+0x4a6>
    6caa:	2800      	cmp	r0, #0
    6cac:	d171      	bne.n	6d92 <__aeabi_dadd+0x51a>
    6cae:	4659      	mov	r1, fp
    6cb0:	4319      	orrs	r1, r3
    6cb2:	d003      	beq.n	6cbc <__aeabi_dadd+0x444>
    6cb4:	1c19      	adds	r1, r3, #0
    6cb6:	465c      	mov	r4, fp
    6cb8:	4666      	mov	r6, ip
    6cba:	e606      	b.n	68ca <__aeabi_dadd+0x52>
    6cbc:	2700      	movs	r7, #0
    6cbe:	2100      	movs	r1, #0
    6cc0:	2400      	movs	r4, #0
    6cc2:	e694      	b.n	69ee <__aeabi_dadd+0x176>
    6cc4:	4660      	mov	r0, ip
    6cc6:	3820      	subs	r0, #32
    6cc8:	1c1a      	adds	r2, r3, #0
    6cca:	40c2      	lsrs	r2, r0
    6ccc:	4660      	mov	r0, ip
    6cce:	4691      	mov	r9, r2
    6cd0:	2820      	cmp	r0, #32
    6cd2:	d100      	bne.n	6cd6 <__aeabi_dadd+0x45e>
    6cd4:	e0ac      	b.n	6e30 <__aeabi_dadd+0x5b8>
    6cd6:	2240      	movs	r2, #64	; 0x40
    6cd8:	1a12      	subs	r2, r2, r0
    6cda:	4093      	lsls	r3, r2
    6cdc:	465a      	mov	r2, fp
    6cde:	431a      	orrs	r2, r3
    6ce0:	1e53      	subs	r3, r2, #1
    6ce2:	419a      	sbcs	r2, r3
    6ce4:	464b      	mov	r3, r9
    6ce6:	431a      	orrs	r2, r3
    6ce8:	2300      	movs	r3, #0
    6cea:	e6b6      	b.n	6a5a <__aeabi_dadd+0x1e2>
    6cec:	4d71      	ldr	r5, [pc, #452]	; (6eb4 <__aeabi_dadd+0x63c>)
    6cee:	45aa      	cmp	sl, r5
    6cf0:	d000      	beq.n	6cf4 <__aeabi_dadd+0x47c>
    6cf2:	e76f      	b.n	6bd4 <__aeabi_dadd+0x35c>
    6cf4:	1c19      	adds	r1, r3, #0
    6cf6:	465c      	mov	r4, fp
    6cf8:	4655      	mov	r5, sl
    6cfa:	4666      	mov	r6, ip
    6cfc:	e5e5      	b.n	68ca <__aeabi_dadd+0x52>
    6cfe:	2d00      	cmp	r5, #0
    6d00:	d122      	bne.n	6d48 <__aeabi_dadd+0x4d0>
    6d02:	1c0d      	adds	r5, r1, #0
    6d04:	4325      	orrs	r5, r4
    6d06:	d077      	beq.n	6df8 <__aeabi_dadd+0x580>
    6d08:	43d5      	mvns	r5, r2
    6d0a:	2d00      	cmp	r5, #0
    6d0c:	d171      	bne.n	6df2 <__aeabi_dadd+0x57a>
    6d0e:	445c      	add	r4, fp
    6d10:	455c      	cmp	r4, fp
    6d12:	4192      	sbcs	r2, r2
    6d14:	1859      	adds	r1, r3, r1
    6d16:	4252      	negs	r2, r2
    6d18:	1889      	adds	r1, r1, r2
    6d1a:	4655      	mov	r5, sl
    6d1c:	e6a4      	b.n	6a68 <__aeabi_dadd+0x1f0>
    6d1e:	2800      	cmp	r0, #0
    6d20:	d14d      	bne.n	6dbe <__aeabi_dadd+0x546>
    6d22:	4659      	mov	r1, fp
    6d24:	4319      	orrs	r1, r3
    6d26:	d100      	bne.n	6d2a <__aeabi_dadd+0x4b2>
    6d28:	e094      	b.n	6e54 <__aeabi_dadd+0x5dc>
    6d2a:	1c19      	adds	r1, r3, #0
    6d2c:	465c      	mov	r4, fp
    6d2e:	4666      	mov	r6, ip
    6d30:	4d60      	ldr	r5, [pc, #384]	; (6eb4 <__aeabi_dadd+0x63c>)
    6d32:	e5ca      	b.n	68ca <__aeabi_dadd+0x52>
    6d34:	430c      	orrs	r4, r1
    6d36:	1e61      	subs	r1, r4, #1
    6d38:	418c      	sbcs	r4, r1
    6d3a:	b2e4      	uxtb	r4, r4
    6d3c:	2100      	movs	r1, #0
    6d3e:	e75b      	b.n	6bf8 <__aeabi_dadd+0x380>
    6d40:	1c05      	adds	r5, r0, #0
    6d42:	2100      	movs	r1, #0
    6d44:	2400      	movs	r4, #0
    6d46:	e652      	b.n	69ee <__aeabi_dadd+0x176>
    6d48:	4d5a      	ldr	r5, [pc, #360]	; (6eb4 <__aeabi_dadd+0x63c>)
    6d4a:	45aa      	cmp	sl, r5
    6d4c:	d054      	beq.n	6df8 <__aeabi_dadd+0x580>
    6d4e:	4255      	negs	r5, r2
    6d50:	2280      	movs	r2, #128	; 0x80
    6d52:	0410      	lsls	r0, r2, #16
    6d54:	4301      	orrs	r1, r0
    6d56:	2d38      	cmp	r5, #56	; 0x38
    6d58:	dd00      	ble.n	6d5c <__aeabi_dadd+0x4e4>
    6d5a:	e081      	b.n	6e60 <__aeabi_dadd+0x5e8>
    6d5c:	2d1f      	cmp	r5, #31
    6d5e:	dd00      	ble.n	6d62 <__aeabi_dadd+0x4ea>
    6d60:	e092      	b.n	6e88 <__aeabi_dadd+0x610>
    6d62:	2220      	movs	r2, #32
    6d64:	1b50      	subs	r0, r2, r5
    6d66:	1c0a      	adds	r2, r1, #0
    6d68:	4684      	mov	ip, r0
    6d6a:	4082      	lsls	r2, r0
    6d6c:	1c20      	adds	r0, r4, #0
    6d6e:	40e8      	lsrs	r0, r5
    6d70:	4302      	orrs	r2, r0
    6d72:	4690      	mov	r8, r2
    6d74:	4662      	mov	r2, ip
    6d76:	4094      	lsls	r4, r2
    6d78:	1e60      	subs	r0, r4, #1
    6d7a:	4184      	sbcs	r4, r0
    6d7c:	4642      	mov	r2, r8
    6d7e:	4314      	orrs	r4, r2
    6d80:	40e9      	lsrs	r1, r5
    6d82:	445c      	add	r4, fp
    6d84:	455c      	cmp	r4, fp
    6d86:	4192      	sbcs	r2, r2
    6d88:	18cb      	adds	r3, r1, r3
    6d8a:	4252      	negs	r2, r2
    6d8c:	1899      	adds	r1, r3, r2
    6d8e:	4655      	mov	r5, sl
    6d90:	e66a      	b.n	6a68 <__aeabi_dadd+0x1f0>
    6d92:	4658      	mov	r0, fp
    6d94:	4318      	orrs	r0, r3
    6d96:	d100      	bne.n	6d9a <__aeabi_dadd+0x522>
    6d98:	e597      	b.n	68ca <__aeabi_dadd+0x52>
    6d9a:	4658      	mov	r0, fp
    6d9c:	1a27      	subs	r7, r4, r0
    6d9e:	42bc      	cmp	r4, r7
    6da0:	4192      	sbcs	r2, r2
    6da2:	1ac8      	subs	r0, r1, r3
    6da4:	4252      	negs	r2, r2
    6da6:	1a80      	subs	r0, r0, r2
    6da8:	0202      	lsls	r2, r0, #8
    6daa:	d566      	bpl.n	6e7a <__aeabi_dadd+0x602>
    6dac:	4658      	mov	r0, fp
    6dae:	1b04      	subs	r4, r0, r4
    6db0:	45a3      	cmp	fp, r4
    6db2:	4192      	sbcs	r2, r2
    6db4:	1a59      	subs	r1, r3, r1
    6db6:	4252      	negs	r2, r2
    6db8:	1a89      	subs	r1, r1, r2
    6dba:	4666      	mov	r6, ip
    6dbc:	e585      	b.n	68ca <__aeabi_dadd+0x52>
    6dbe:	4658      	mov	r0, fp
    6dc0:	4318      	orrs	r0, r3
    6dc2:	d033      	beq.n	6e2c <__aeabi_dadd+0x5b4>
    6dc4:	0748      	lsls	r0, r1, #29
    6dc6:	08e4      	lsrs	r4, r4, #3
    6dc8:	4304      	orrs	r4, r0
    6dca:	2080      	movs	r0, #128	; 0x80
    6dcc:	08c9      	lsrs	r1, r1, #3
    6dce:	0300      	lsls	r0, r0, #12
    6dd0:	4201      	tst	r1, r0
    6dd2:	d008      	beq.n	6de6 <__aeabi_dadd+0x56e>
    6dd4:	08dd      	lsrs	r5, r3, #3
    6dd6:	4205      	tst	r5, r0
    6dd8:	d105      	bne.n	6de6 <__aeabi_dadd+0x56e>
    6dda:	4659      	mov	r1, fp
    6ddc:	08ca      	lsrs	r2, r1, #3
    6dde:	075c      	lsls	r4, r3, #29
    6de0:	4314      	orrs	r4, r2
    6de2:	1c29      	adds	r1, r5, #0
    6de4:	4666      	mov	r6, ip
    6de6:	0f63      	lsrs	r3, r4, #29
    6de8:	00c9      	lsls	r1, r1, #3
    6dea:	4319      	orrs	r1, r3
    6dec:	00e4      	lsls	r4, r4, #3
    6dee:	4d31      	ldr	r5, [pc, #196]	; (6eb4 <__aeabi_dadd+0x63c>)
    6df0:	e56b      	b.n	68ca <__aeabi_dadd+0x52>
    6df2:	4a30      	ldr	r2, [pc, #192]	; (6eb4 <__aeabi_dadd+0x63c>)
    6df4:	4592      	cmp	sl, r2
    6df6:	d1ae      	bne.n	6d56 <__aeabi_dadd+0x4de>
    6df8:	1c19      	adds	r1, r3, #0
    6dfa:	465c      	mov	r4, fp
    6dfc:	4655      	mov	r5, sl
    6dfe:	e564      	b.n	68ca <__aeabi_dadd+0x52>
    6e00:	2800      	cmp	r0, #0
    6e02:	d036      	beq.n	6e72 <__aeabi_dadd+0x5fa>
    6e04:	4658      	mov	r0, fp
    6e06:	4318      	orrs	r0, r3
    6e08:	d010      	beq.n	6e2c <__aeabi_dadd+0x5b4>
    6e0a:	2580      	movs	r5, #128	; 0x80
    6e0c:	0748      	lsls	r0, r1, #29
    6e0e:	08e4      	lsrs	r4, r4, #3
    6e10:	08c9      	lsrs	r1, r1, #3
    6e12:	032d      	lsls	r5, r5, #12
    6e14:	4304      	orrs	r4, r0
    6e16:	4229      	tst	r1, r5
    6e18:	d0e5      	beq.n	6de6 <__aeabi_dadd+0x56e>
    6e1a:	08d8      	lsrs	r0, r3, #3
    6e1c:	4228      	tst	r0, r5
    6e1e:	d1e2      	bne.n	6de6 <__aeabi_dadd+0x56e>
    6e20:	465d      	mov	r5, fp
    6e22:	08ea      	lsrs	r2, r5, #3
    6e24:	075c      	lsls	r4, r3, #29
    6e26:	4314      	orrs	r4, r2
    6e28:	1c01      	adds	r1, r0, #0
    6e2a:	e7dc      	b.n	6de6 <__aeabi_dadd+0x56e>
    6e2c:	4d21      	ldr	r5, [pc, #132]	; (6eb4 <__aeabi_dadd+0x63c>)
    6e2e:	e54c      	b.n	68ca <__aeabi_dadd+0x52>
    6e30:	2300      	movs	r3, #0
    6e32:	e753      	b.n	6cdc <__aeabi_dadd+0x464>
    6e34:	1c3d      	adds	r5, r7, #0
    6e36:	3d20      	subs	r5, #32
    6e38:	1c0a      	adds	r2, r1, #0
    6e3a:	40ea      	lsrs	r2, r5
    6e3c:	1c15      	adds	r5, r2, #0
    6e3e:	2f20      	cmp	r7, #32
    6e40:	d034      	beq.n	6eac <__aeabi_dadd+0x634>
    6e42:	2640      	movs	r6, #64	; 0x40
    6e44:	1bf7      	subs	r7, r6, r7
    6e46:	40b9      	lsls	r1, r7
    6e48:	430c      	orrs	r4, r1
    6e4a:	1e61      	subs	r1, r4, #1
    6e4c:	418c      	sbcs	r4, r1
    6e4e:	432c      	orrs	r4, r5
    6e50:	2100      	movs	r1, #0
    6e52:	e6d1      	b.n	6bf8 <__aeabi_dadd+0x380>
    6e54:	2180      	movs	r1, #128	; 0x80
    6e56:	2700      	movs	r7, #0
    6e58:	03c9      	lsls	r1, r1, #15
    6e5a:	4d16      	ldr	r5, [pc, #88]	; (6eb4 <__aeabi_dadd+0x63c>)
    6e5c:	2400      	movs	r4, #0
    6e5e:	e5c6      	b.n	69ee <__aeabi_dadd+0x176>
    6e60:	430c      	orrs	r4, r1
    6e62:	1e61      	subs	r1, r4, #1
    6e64:	418c      	sbcs	r4, r1
    6e66:	b2e4      	uxtb	r4, r4
    6e68:	2100      	movs	r1, #0
    6e6a:	e78a      	b.n	6d82 <__aeabi_dadd+0x50a>
    6e6c:	1c19      	adds	r1, r3, #0
    6e6e:	465c      	mov	r4, fp
    6e70:	e52b      	b.n	68ca <__aeabi_dadd+0x52>
    6e72:	1c19      	adds	r1, r3, #0
    6e74:	465c      	mov	r4, fp
    6e76:	4d0f      	ldr	r5, [pc, #60]	; (6eb4 <__aeabi_dadd+0x63c>)
    6e78:	e527      	b.n	68ca <__aeabi_dadd+0x52>
    6e7a:	1c03      	adds	r3, r0, #0
    6e7c:	433b      	orrs	r3, r7
    6e7e:	d100      	bne.n	6e82 <__aeabi_dadd+0x60a>
    6e80:	e71c      	b.n	6cbc <__aeabi_dadd+0x444>
    6e82:	1c01      	adds	r1, r0, #0
    6e84:	1c3c      	adds	r4, r7, #0
    6e86:	e520      	b.n	68ca <__aeabi_dadd+0x52>
    6e88:	2020      	movs	r0, #32
    6e8a:	4240      	negs	r0, r0
    6e8c:	1940      	adds	r0, r0, r5
    6e8e:	1c0a      	adds	r2, r1, #0
    6e90:	40c2      	lsrs	r2, r0
    6e92:	4690      	mov	r8, r2
    6e94:	2d20      	cmp	r5, #32
    6e96:	d00b      	beq.n	6eb0 <__aeabi_dadd+0x638>
    6e98:	2040      	movs	r0, #64	; 0x40
    6e9a:	1b45      	subs	r5, r0, r5
    6e9c:	40a9      	lsls	r1, r5
    6e9e:	430c      	orrs	r4, r1
    6ea0:	1e61      	subs	r1, r4, #1
    6ea2:	418c      	sbcs	r4, r1
    6ea4:	4645      	mov	r5, r8
    6ea6:	432c      	orrs	r4, r5
    6ea8:	2100      	movs	r1, #0
    6eaa:	e76a      	b.n	6d82 <__aeabi_dadd+0x50a>
    6eac:	2100      	movs	r1, #0
    6eae:	e7cb      	b.n	6e48 <__aeabi_dadd+0x5d0>
    6eb0:	2100      	movs	r1, #0
    6eb2:	e7f4      	b.n	6e9e <__aeabi_dadd+0x626>
    6eb4:	000007ff 	.word	0x000007ff
    6eb8:	ff7fffff 	.word	0xff7fffff

00006ebc <__aeabi_ddiv>:
    6ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
    6ebe:	4656      	mov	r6, sl
    6ec0:	4644      	mov	r4, r8
    6ec2:	465f      	mov	r7, fp
    6ec4:	464d      	mov	r5, r9
    6ec6:	b4f0      	push	{r4, r5, r6, r7}
    6ec8:	1c1f      	adds	r7, r3, #0
    6eca:	030b      	lsls	r3, r1, #12
    6ecc:	0b1b      	lsrs	r3, r3, #12
    6ece:	4698      	mov	r8, r3
    6ed0:	004b      	lsls	r3, r1, #1
    6ed2:	b087      	sub	sp, #28
    6ed4:	1c04      	adds	r4, r0, #0
    6ed6:	4681      	mov	r9, r0
    6ed8:	0d5b      	lsrs	r3, r3, #21
    6eda:	0fc8      	lsrs	r0, r1, #31
    6edc:	1c16      	adds	r6, r2, #0
    6ede:	469a      	mov	sl, r3
    6ee0:	9000      	str	r0, [sp, #0]
    6ee2:	2b00      	cmp	r3, #0
    6ee4:	d051      	beq.n	6f8a <__aeabi_ddiv+0xce>
    6ee6:	4b6a      	ldr	r3, [pc, #424]	; (7090 <__aeabi_ddiv+0x1d4>)
    6ee8:	459a      	cmp	sl, r3
    6eea:	d031      	beq.n	6f50 <__aeabi_ddiv+0x94>
    6eec:	2280      	movs	r2, #128	; 0x80
    6eee:	4641      	mov	r1, r8
    6ef0:	0352      	lsls	r2, r2, #13
    6ef2:	430a      	orrs	r2, r1
    6ef4:	0f63      	lsrs	r3, r4, #29
    6ef6:	00d2      	lsls	r2, r2, #3
    6ef8:	431a      	orrs	r2, r3
    6efa:	4b66      	ldr	r3, [pc, #408]	; (7094 <__aeabi_ddiv+0x1d8>)
    6efc:	4690      	mov	r8, r2
    6efe:	2500      	movs	r5, #0
    6f00:	00e2      	lsls	r2, r4, #3
    6f02:	4691      	mov	r9, r2
    6f04:	449a      	add	sl, r3
    6f06:	2400      	movs	r4, #0
    6f08:	9502      	str	r5, [sp, #8]
    6f0a:	033b      	lsls	r3, r7, #12
    6f0c:	0b1b      	lsrs	r3, r3, #12
    6f0e:	469b      	mov	fp, r3
    6f10:	0ffd      	lsrs	r5, r7, #31
    6f12:	007b      	lsls	r3, r7, #1
    6f14:	1c31      	adds	r1, r6, #0
    6f16:	0d5b      	lsrs	r3, r3, #21
    6f18:	9501      	str	r5, [sp, #4]
    6f1a:	d060      	beq.n	6fde <__aeabi_ddiv+0x122>
    6f1c:	4a5c      	ldr	r2, [pc, #368]	; (7090 <__aeabi_ddiv+0x1d4>)
    6f1e:	4293      	cmp	r3, r2
    6f20:	d054      	beq.n	6fcc <__aeabi_ddiv+0x110>
    6f22:	2180      	movs	r1, #128	; 0x80
    6f24:	4658      	mov	r0, fp
    6f26:	0349      	lsls	r1, r1, #13
    6f28:	4301      	orrs	r1, r0
    6f2a:	0f72      	lsrs	r2, r6, #29
    6f2c:	00c9      	lsls	r1, r1, #3
    6f2e:	4311      	orrs	r1, r2
    6f30:	4a58      	ldr	r2, [pc, #352]	; (7094 <__aeabi_ddiv+0x1d8>)
    6f32:	468b      	mov	fp, r1
    6f34:	189b      	adds	r3, r3, r2
    6f36:	00f1      	lsls	r1, r6, #3
    6f38:	2000      	movs	r0, #0
    6f3a:	9a00      	ldr	r2, [sp, #0]
    6f3c:	4304      	orrs	r4, r0
    6f3e:	406a      	eors	r2, r5
    6f40:	9203      	str	r2, [sp, #12]
    6f42:	2c0f      	cmp	r4, #15
    6f44:	d900      	bls.n	6f48 <__aeabi_ddiv+0x8c>
    6f46:	e0ad      	b.n	70a4 <__aeabi_ddiv+0x1e8>
    6f48:	4e53      	ldr	r6, [pc, #332]	; (7098 <__aeabi_ddiv+0x1dc>)
    6f4a:	00a4      	lsls	r4, r4, #2
    6f4c:	5934      	ldr	r4, [r6, r4]
    6f4e:	46a7      	mov	pc, r4
    6f50:	4640      	mov	r0, r8
    6f52:	4304      	orrs	r4, r0
    6f54:	d16e      	bne.n	7034 <__aeabi_ddiv+0x178>
    6f56:	2100      	movs	r1, #0
    6f58:	2502      	movs	r5, #2
    6f5a:	2408      	movs	r4, #8
    6f5c:	4688      	mov	r8, r1
    6f5e:	4689      	mov	r9, r1
    6f60:	9502      	str	r5, [sp, #8]
    6f62:	e7d2      	b.n	6f0a <__aeabi_ddiv+0x4e>
    6f64:	9c00      	ldr	r4, [sp, #0]
    6f66:	9802      	ldr	r0, [sp, #8]
    6f68:	46c3      	mov	fp, r8
    6f6a:	4649      	mov	r1, r9
    6f6c:	9401      	str	r4, [sp, #4]
    6f6e:	2802      	cmp	r0, #2
    6f70:	d064      	beq.n	703c <__aeabi_ddiv+0x180>
    6f72:	2803      	cmp	r0, #3
    6f74:	d100      	bne.n	6f78 <__aeabi_ddiv+0xbc>
    6f76:	e2ab      	b.n	74d0 <__aeabi_ddiv+0x614>
    6f78:	2801      	cmp	r0, #1
    6f7a:	d000      	beq.n	6f7e <__aeabi_ddiv+0xc2>
    6f7c:	e238      	b.n	73f0 <__aeabi_ddiv+0x534>
    6f7e:	9a01      	ldr	r2, [sp, #4]
    6f80:	2400      	movs	r4, #0
    6f82:	4002      	ands	r2, r0
    6f84:	2500      	movs	r5, #0
    6f86:	46a1      	mov	r9, r4
    6f88:	e060      	b.n	704c <__aeabi_ddiv+0x190>
    6f8a:	4643      	mov	r3, r8
    6f8c:	4323      	orrs	r3, r4
    6f8e:	d04a      	beq.n	7026 <__aeabi_ddiv+0x16a>
    6f90:	4640      	mov	r0, r8
    6f92:	2800      	cmp	r0, #0
    6f94:	d100      	bne.n	6f98 <__aeabi_ddiv+0xdc>
    6f96:	e1c0      	b.n	731a <__aeabi_ddiv+0x45e>
    6f98:	f001 fab6 	bl	8508 <__clzsi2>
    6f9c:	1e03      	subs	r3, r0, #0
    6f9e:	2b27      	cmp	r3, #39	; 0x27
    6fa0:	dd00      	ble.n	6fa4 <__aeabi_ddiv+0xe8>
    6fa2:	e1b3      	b.n	730c <__aeabi_ddiv+0x450>
    6fa4:	2128      	movs	r1, #40	; 0x28
    6fa6:	1a0d      	subs	r5, r1, r0
    6fa8:	1c21      	adds	r1, r4, #0
    6faa:	3b08      	subs	r3, #8
    6fac:	4642      	mov	r2, r8
    6fae:	40e9      	lsrs	r1, r5
    6fb0:	409a      	lsls	r2, r3
    6fb2:	1c0d      	adds	r5, r1, #0
    6fb4:	4315      	orrs	r5, r2
    6fb6:	1c22      	adds	r2, r4, #0
    6fb8:	409a      	lsls	r2, r3
    6fba:	46a8      	mov	r8, r5
    6fbc:	4691      	mov	r9, r2
    6fbe:	4b37      	ldr	r3, [pc, #220]	; (709c <__aeabi_ddiv+0x1e0>)
    6fc0:	2500      	movs	r5, #0
    6fc2:	1a1b      	subs	r3, r3, r0
    6fc4:	469a      	mov	sl, r3
    6fc6:	2400      	movs	r4, #0
    6fc8:	9502      	str	r5, [sp, #8]
    6fca:	e79e      	b.n	6f0a <__aeabi_ddiv+0x4e>
    6fcc:	465a      	mov	r2, fp
    6fce:	4316      	orrs	r6, r2
    6fd0:	2003      	movs	r0, #3
    6fd2:	2e00      	cmp	r6, #0
    6fd4:	d1b1      	bne.n	6f3a <__aeabi_ddiv+0x7e>
    6fd6:	46b3      	mov	fp, r6
    6fd8:	2100      	movs	r1, #0
    6fda:	2002      	movs	r0, #2
    6fdc:	e7ad      	b.n	6f3a <__aeabi_ddiv+0x7e>
    6fde:	465a      	mov	r2, fp
    6fe0:	4332      	orrs	r2, r6
    6fe2:	d01b      	beq.n	701c <__aeabi_ddiv+0x160>
    6fe4:	465b      	mov	r3, fp
    6fe6:	2b00      	cmp	r3, #0
    6fe8:	d100      	bne.n	6fec <__aeabi_ddiv+0x130>
    6fea:	e18a      	b.n	7302 <__aeabi_ddiv+0x446>
    6fec:	4658      	mov	r0, fp
    6fee:	f001 fa8b 	bl	8508 <__clzsi2>
    6ff2:	2827      	cmp	r0, #39	; 0x27
    6ff4:	dd00      	ble.n	6ff8 <__aeabi_ddiv+0x13c>
    6ff6:	e17d      	b.n	72f4 <__aeabi_ddiv+0x438>
    6ff8:	2228      	movs	r2, #40	; 0x28
    6ffa:	1a17      	subs	r7, r2, r0
    6ffc:	1c01      	adds	r1, r0, #0
    6ffe:	1c32      	adds	r2, r6, #0
    7000:	3908      	subs	r1, #8
    7002:	465b      	mov	r3, fp
    7004:	40fa      	lsrs	r2, r7
    7006:	408b      	lsls	r3, r1
    7008:	1c17      	adds	r7, r2, #0
    700a:	431f      	orrs	r7, r3
    700c:	1c33      	adds	r3, r6, #0
    700e:	408b      	lsls	r3, r1
    7010:	46bb      	mov	fp, r7
    7012:	1c19      	adds	r1, r3, #0
    7014:	4b21      	ldr	r3, [pc, #132]	; (709c <__aeabi_ddiv+0x1e0>)
    7016:	1a1b      	subs	r3, r3, r0
    7018:	2000      	movs	r0, #0
    701a:	e78e      	b.n	6f3a <__aeabi_ddiv+0x7e>
    701c:	2700      	movs	r7, #0
    701e:	46bb      	mov	fp, r7
    7020:	2100      	movs	r1, #0
    7022:	2001      	movs	r0, #1
    7024:	e789      	b.n	6f3a <__aeabi_ddiv+0x7e>
    7026:	2000      	movs	r0, #0
    7028:	2501      	movs	r5, #1
    702a:	2404      	movs	r4, #4
    702c:	4680      	mov	r8, r0
    702e:	4681      	mov	r9, r0
    7030:	9502      	str	r5, [sp, #8]
    7032:	e76a      	b.n	6f0a <__aeabi_ddiv+0x4e>
    7034:	2503      	movs	r5, #3
    7036:	240c      	movs	r4, #12
    7038:	9502      	str	r5, [sp, #8]
    703a:	e766      	b.n	6f0a <__aeabi_ddiv+0x4e>
    703c:	9c01      	ldr	r4, [sp, #4]
    703e:	9403      	str	r4, [sp, #12]
    7040:	9d03      	ldr	r5, [sp, #12]
    7042:	2201      	movs	r2, #1
    7044:	402a      	ands	r2, r5
    7046:	2400      	movs	r4, #0
    7048:	4d11      	ldr	r5, [pc, #68]	; (7090 <__aeabi_ddiv+0x1d4>)
    704a:	46a1      	mov	r9, r4
    704c:	2000      	movs	r0, #0
    704e:	2100      	movs	r1, #0
    7050:	0324      	lsls	r4, r4, #12
    7052:	0b26      	lsrs	r6, r4, #12
    7054:	0d0c      	lsrs	r4, r1, #20
    7056:	0524      	lsls	r4, r4, #20
    7058:	4b11      	ldr	r3, [pc, #68]	; (70a0 <__aeabi_ddiv+0x1e4>)
    705a:	4334      	orrs	r4, r6
    705c:	052d      	lsls	r5, r5, #20
    705e:	4023      	ands	r3, r4
    7060:	432b      	orrs	r3, r5
    7062:	005b      	lsls	r3, r3, #1
    7064:	085b      	lsrs	r3, r3, #1
    7066:	07d2      	lsls	r2, r2, #31
    7068:	1c19      	adds	r1, r3, #0
    706a:	4648      	mov	r0, r9
    706c:	4311      	orrs	r1, r2
    706e:	b007      	add	sp, #28
    7070:	bc3c      	pop	{r2, r3, r4, r5}
    7072:	4690      	mov	r8, r2
    7074:	4699      	mov	r9, r3
    7076:	46a2      	mov	sl, r4
    7078:	46ab      	mov	fp, r5
    707a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    707c:	2200      	movs	r2, #0
    707e:	2480      	movs	r4, #128	; 0x80
    7080:	0324      	lsls	r4, r4, #12
    7082:	4691      	mov	r9, r2
    7084:	4d02      	ldr	r5, [pc, #8]	; (7090 <__aeabi_ddiv+0x1d4>)
    7086:	e7e1      	b.n	704c <__aeabi_ddiv+0x190>
    7088:	2400      	movs	r4, #0
    708a:	2500      	movs	r5, #0
    708c:	46a1      	mov	r9, r4
    708e:	e7dd      	b.n	704c <__aeabi_ddiv+0x190>
    7090:	000007ff 	.word	0x000007ff
    7094:	fffffc01 	.word	0xfffffc01
    7098:	00008b4c 	.word	0x00008b4c
    709c:	fffffc0d 	.word	0xfffffc0d
    70a0:	800fffff 	.word	0x800fffff
    70a4:	4655      	mov	r5, sl
    70a6:	1aed      	subs	r5, r5, r3
    70a8:	9504      	str	r5, [sp, #16]
    70aa:	45d8      	cmp	r8, fp
    70ac:	d900      	bls.n	70b0 <__aeabi_ddiv+0x1f4>
    70ae:	e153      	b.n	7358 <__aeabi_ddiv+0x49c>
    70b0:	d100      	bne.n	70b4 <__aeabi_ddiv+0x1f8>
    70b2:	e14e      	b.n	7352 <__aeabi_ddiv+0x496>
    70b4:	9c04      	ldr	r4, [sp, #16]
    70b6:	2500      	movs	r5, #0
    70b8:	3c01      	subs	r4, #1
    70ba:	464e      	mov	r6, r9
    70bc:	9404      	str	r4, [sp, #16]
    70be:	4647      	mov	r7, r8
    70c0:	46a9      	mov	r9, r5
    70c2:	4658      	mov	r0, fp
    70c4:	0203      	lsls	r3, r0, #8
    70c6:	0e0c      	lsrs	r4, r1, #24
    70c8:	431c      	orrs	r4, r3
    70ca:	0209      	lsls	r1, r1, #8
    70cc:	0c25      	lsrs	r5, r4, #16
    70ce:	0423      	lsls	r3, r4, #16
    70d0:	0c1b      	lsrs	r3, r3, #16
    70d2:	9100      	str	r1, [sp, #0]
    70d4:	1c38      	adds	r0, r7, #0
    70d6:	1c29      	adds	r1, r5, #0
    70d8:	9301      	str	r3, [sp, #4]
    70da:	f7fe feb3 	bl	5e44 <__aeabi_uidiv>
    70de:	9901      	ldr	r1, [sp, #4]
    70e0:	4683      	mov	fp, r0
    70e2:	4341      	muls	r1, r0
    70e4:	1c38      	adds	r0, r7, #0
    70e6:	468a      	mov	sl, r1
    70e8:	1c29      	adds	r1, r5, #0
    70ea:	f7fe feef 	bl	5ecc <__aeabi_uidivmod>
    70ee:	0c33      	lsrs	r3, r6, #16
    70f0:	0409      	lsls	r1, r1, #16
    70f2:	4319      	orrs	r1, r3
    70f4:	458a      	cmp	sl, r1
    70f6:	d90c      	bls.n	7112 <__aeabi_ddiv+0x256>
    70f8:	465b      	mov	r3, fp
    70fa:	1909      	adds	r1, r1, r4
    70fc:	3b01      	subs	r3, #1
    70fe:	428c      	cmp	r4, r1
    7100:	d900      	bls.n	7104 <__aeabi_ddiv+0x248>
    7102:	e147      	b.n	7394 <__aeabi_ddiv+0x4d8>
    7104:	458a      	cmp	sl, r1
    7106:	d800      	bhi.n	710a <__aeabi_ddiv+0x24e>
    7108:	e144      	b.n	7394 <__aeabi_ddiv+0x4d8>
    710a:	2202      	movs	r2, #2
    710c:	4252      	negs	r2, r2
    710e:	4493      	add	fp, r2
    7110:	1909      	adds	r1, r1, r4
    7112:	4653      	mov	r3, sl
    7114:	1acb      	subs	r3, r1, r3
    7116:	1c18      	adds	r0, r3, #0
    7118:	1c29      	adds	r1, r5, #0
    711a:	4698      	mov	r8, r3
    711c:	f7fe fe92 	bl	5e44 <__aeabi_uidiv>
    7120:	1c07      	adds	r7, r0, #0
    7122:	9801      	ldr	r0, [sp, #4]
    7124:	1c29      	adds	r1, r5, #0
    7126:	4378      	muls	r0, r7
    7128:	4682      	mov	sl, r0
    712a:	4640      	mov	r0, r8
    712c:	f7fe fece 	bl	5ecc <__aeabi_uidivmod>
    7130:	0436      	lsls	r6, r6, #16
    7132:	040b      	lsls	r3, r1, #16
    7134:	0c36      	lsrs	r6, r6, #16
    7136:	4333      	orrs	r3, r6
    7138:	459a      	cmp	sl, r3
    713a:	d909      	bls.n	7150 <__aeabi_ddiv+0x294>
    713c:	191b      	adds	r3, r3, r4
    713e:	1e7a      	subs	r2, r7, #1
    7140:	429c      	cmp	r4, r3
    7142:	d900      	bls.n	7146 <__aeabi_ddiv+0x28a>
    7144:	e124      	b.n	7390 <__aeabi_ddiv+0x4d4>
    7146:	459a      	cmp	sl, r3
    7148:	d800      	bhi.n	714c <__aeabi_ddiv+0x290>
    714a:	e121      	b.n	7390 <__aeabi_ddiv+0x4d4>
    714c:	3f02      	subs	r7, #2
    714e:	191b      	adds	r3, r3, r4
    7150:	465e      	mov	r6, fp
    7152:	0432      	lsls	r2, r6, #16
    7154:	4317      	orrs	r7, r2
    7156:	0c38      	lsrs	r0, r7, #16
    7158:	46bb      	mov	fp, r7
    715a:	9e00      	ldr	r6, [sp, #0]
    715c:	9f00      	ldr	r7, [sp, #0]
    715e:	4651      	mov	r1, sl
    7160:	0c3f      	lsrs	r7, r7, #16
    7162:	0432      	lsls	r2, r6, #16
    7164:	1a5b      	subs	r3, r3, r1
    7166:	4659      	mov	r1, fp
    7168:	46ba      	mov	sl, r7
    716a:	0c12      	lsrs	r2, r2, #16
    716c:	040f      	lsls	r7, r1, #16
    716e:	0c3f      	lsrs	r7, r7, #16
    7170:	4690      	mov	r8, r2
    7172:	4651      	mov	r1, sl
    7174:	437a      	muls	r2, r7
    7176:	434f      	muls	r7, r1
    7178:	4641      	mov	r1, r8
    717a:	4341      	muls	r1, r0
    717c:	4656      	mov	r6, sl
    717e:	4370      	muls	r0, r6
    7180:	19cf      	adds	r7, r1, r7
    7182:	0c16      	lsrs	r6, r2, #16
    7184:	19be      	adds	r6, r7, r6
    7186:	42b1      	cmp	r1, r6
    7188:	d902      	bls.n	7190 <__aeabi_ddiv+0x2d4>
    718a:	2780      	movs	r7, #128	; 0x80
    718c:	027f      	lsls	r7, r7, #9
    718e:	19c0      	adds	r0, r0, r7
    7190:	0c31      	lsrs	r1, r6, #16
    7192:	0412      	lsls	r2, r2, #16
    7194:	0436      	lsls	r6, r6, #16
    7196:	0c12      	lsrs	r2, r2, #16
    7198:	1840      	adds	r0, r0, r1
    719a:	18b6      	adds	r6, r6, r2
    719c:	4283      	cmp	r3, r0
    719e:	d200      	bcs.n	71a2 <__aeabi_ddiv+0x2e6>
    71a0:	e0c4      	b.n	732c <__aeabi_ddiv+0x470>
    71a2:	d100      	bne.n	71a6 <__aeabi_ddiv+0x2ea>
    71a4:	e0be      	b.n	7324 <__aeabi_ddiv+0x468>
    71a6:	1a19      	subs	r1, r3, r0
    71a8:	4648      	mov	r0, r9
    71aa:	1b86      	subs	r6, r0, r6
    71ac:	45b1      	cmp	r9, r6
    71ae:	41bf      	sbcs	r7, r7
    71b0:	427f      	negs	r7, r7
    71b2:	1bcf      	subs	r7, r1, r7
    71b4:	42a7      	cmp	r7, r4
    71b6:	d100      	bne.n	71ba <__aeabi_ddiv+0x2fe>
    71b8:	e113      	b.n	73e2 <__aeabi_ddiv+0x526>
    71ba:	1c29      	adds	r1, r5, #0
    71bc:	1c38      	adds	r0, r7, #0
    71be:	f7fe fe41 	bl	5e44 <__aeabi_uidiv>
    71c2:	9901      	ldr	r1, [sp, #4]
    71c4:	9002      	str	r0, [sp, #8]
    71c6:	4341      	muls	r1, r0
    71c8:	1c38      	adds	r0, r7, #0
    71ca:	4689      	mov	r9, r1
    71cc:	1c29      	adds	r1, r5, #0
    71ce:	f7fe fe7d 	bl	5ecc <__aeabi_uidivmod>
    71d2:	0c33      	lsrs	r3, r6, #16
    71d4:	0409      	lsls	r1, r1, #16
    71d6:	4319      	orrs	r1, r3
    71d8:	4589      	cmp	r9, r1
    71da:	d90c      	bls.n	71f6 <__aeabi_ddiv+0x33a>
    71dc:	9b02      	ldr	r3, [sp, #8]
    71de:	1909      	adds	r1, r1, r4
    71e0:	3b01      	subs	r3, #1
    71e2:	428c      	cmp	r4, r1
    71e4:	d900      	bls.n	71e8 <__aeabi_ddiv+0x32c>
    71e6:	e0ff      	b.n	73e8 <__aeabi_ddiv+0x52c>
    71e8:	4589      	cmp	r9, r1
    71ea:	d800      	bhi.n	71ee <__aeabi_ddiv+0x332>
    71ec:	e0fc      	b.n	73e8 <__aeabi_ddiv+0x52c>
    71ee:	9f02      	ldr	r7, [sp, #8]
    71f0:	1909      	adds	r1, r1, r4
    71f2:	3f02      	subs	r7, #2
    71f4:	9702      	str	r7, [sp, #8]
    71f6:	464f      	mov	r7, r9
    71f8:	1bcf      	subs	r7, r1, r7
    71fa:	1c38      	adds	r0, r7, #0
    71fc:	1c29      	adds	r1, r5, #0
    71fe:	9705      	str	r7, [sp, #20]
    7200:	f7fe fe20 	bl	5e44 <__aeabi_uidiv>
    7204:	1c07      	adds	r7, r0, #0
    7206:	9801      	ldr	r0, [sp, #4]
    7208:	1c29      	adds	r1, r5, #0
    720a:	4378      	muls	r0, r7
    720c:	4681      	mov	r9, r0
    720e:	9805      	ldr	r0, [sp, #20]
    7210:	f7fe fe5c 	bl	5ecc <__aeabi_uidivmod>
    7214:	0436      	lsls	r6, r6, #16
    7216:	0409      	lsls	r1, r1, #16
    7218:	0c36      	lsrs	r6, r6, #16
    721a:	430e      	orrs	r6, r1
    721c:	45b1      	cmp	r9, r6
    721e:	d909      	bls.n	7234 <__aeabi_ddiv+0x378>
    7220:	1936      	adds	r6, r6, r4
    7222:	1e7b      	subs	r3, r7, #1
    7224:	42b4      	cmp	r4, r6
    7226:	d900      	bls.n	722a <__aeabi_ddiv+0x36e>
    7228:	e0e0      	b.n	73ec <__aeabi_ddiv+0x530>
    722a:	45b1      	cmp	r9, r6
    722c:	d800      	bhi.n	7230 <__aeabi_ddiv+0x374>
    722e:	e0dd      	b.n	73ec <__aeabi_ddiv+0x530>
    7230:	3f02      	subs	r7, #2
    7232:	1936      	adds	r6, r6, r4
    7234:	9d02      	ldr	r5, [sp, #8]
    7236:	4649      	mov	r1, r9
    7238:	1a76      	subs	r6, r6, r1
    723a:	0429      	lsls	r1, r5, #16
    723c:	4339      	orrs	r1, r7
    723e:	040b      	lsls	r3, r1, #16
    7240:	4657      	mov	r7, sl
    7242:	0c0a      	lsrs	r2, r1, #16
    7244:	0c1b      	lsrs	r3, r3, #16
    7246:	4640      	mov	r0, r8
    7248:	4645      	mov	r5, r8
    724a:	4358      	muls	r0, r3
    724c:	4355      	muls	r5, r2
    724e:	437b      	muls	r3, r7
    7250:	437a      	muls	r2, r7
    7252:	18eb      	adds	r3, r5, r3
    7254:	0c07      	lsrs	r7, r0, #16
    7256:	19db      	adds	r3, r3, r7
    7258:	429d      	cmp	r5, r3
    725a:	d902      	bls.n	7262 <__aeabi_ddiv+0x3a6>
    725c:	2580      	movs	r5, #128	; 0x80
    725e:	026d      	lsls	r5, r5, #9
    7260:	1952      	adds	r2, r2, r5
    7262:	0c1d      	lsrs	r5, r3, #16
    7264:	0400      	lsls	r0, r0, #16
    7266:	041b      	lsls	r3, r3, #16
    7268:	0c00      	lsrs	r0, r0, #16
    726a:	1952      	adds	r2, r2, r5
    726c:	181b      	adds	r3, r3, r0
    726e:	4296      	cmp	r6, r2
    7270:	d335      	bcc.n	72de <__aeabi_ddiv+0x422>
    7272:	d100      	bne.n	7276 <__aeabi_ddiv+0x3ba>
    7274:	e0fc      	b.n	7470 <__aeabi_ddiv+0x5b4>
    7276:	2301      	movs	r3, #1
    7278:	4319      	orrs	r1, r3
    727a:	9e04      	ldr	r6, [sp, #16]
    727c:	4f99      	ldr	r7, [pc, #612]	; (74e4 <__aeabi_ddiv+0x628>)
    727e:	19f5      	adds	r5, r6, r7
    7280:	2d00      	cmp	r5, #0
    7282:	dc00      	bgt.n	7286 <__aeabi_ddiv+0x3ca>
    7284:	e0a1      	b.n	73ca <__aeabi_ddiv+0x50e>
    7286:	0748      	lsls	r0, r1, #29
    7288:	d009      	beq.n	729e <__aeabi_ddiv+0x3e2>
    728a:	230f      	movs	r3, #15
    728c:	400b      	ands	r3, r1
    728e:	2b04      	cmp	r3, #4
    7290:	d005      	beq.n	729e <__aeabi_ddiv+0x3e2>
    7292:	1d0b      	adds	r3, r1, #4
    7294:	428b      	cmp	r3, r1
    7296:	4189      	sbcs	r1, r1
    7298:	4249      	negs	r1, r1
    729a:	448b      	add	fp, r1
    729c:	1c19      	adds	r1, r3, #0
    729e:	465a      	mov	r2, fp
    72a0:	01d2      	lsls	r2, r2, #7
    72a2:	d507      	bpl.n	72b4 <__aeabi_ddiv+0x3f8>
    72a4:	4b90      	ldr	r3, [pc, #576]	; (74e8 <__aeabi_ddiv+0x62c>)
    72a6:	465c      	mov	r4, fp
    72a8:	9e04      	ldr	r6, [sp, #16]
    72aa:	2780      	movs	r7, #128	; 0x80
    72ac:	401c      	ands	r4, r3
    72ae:	00ff      	lsls	r7, r7, #3
    72b0:	46a3      	mov	fp, r4
    72b2:	19f5      	adds	r5, r6, r7
    72b4:	4b8d      	ldr	r3, [pc, #564]	; (74ec <__aeabi_ddiv+0x630>)
    72b6:	429d      	cmp	r5, r3
    72b8:	dd7a      	ble.n	73b0 <__aeabi_ddiv+0x4f4>
    72ba:	9c03      	ldr	r4, [sp, #12]
    72bc:	2201      	movs	r2, #1
    72be:	4022      	ands	r2, r4
    72c0:	2400      	movs	r4, #0
    72c2:	4d8b      	ldr	r5, [pc, #556]	; (74f0 <__aeabi_ddiv+0x634>)
    72c4:	46a1      	mov	r9, r4
    72c6:	e6c1      	b.n	704c <__aeabi_ddiv+0x190>
    72c8:	2480      	movs	r4, #128	; 0x80
    72ca:	0324      	lsls	r4, r4, #12
    72cc:	4647      	mov	r7, r8
    72ce:	4227      	tst	r7, r4
    72d0:	d14c      	bne.n	736c <__aeabi_ddiv+0x4b0>
    72d2:	433c      	orrs	r4, r7
    72d4:	0324      	lsls	r4, r4, #12
    72d6:	0b24      	lsrs	r4, r4, #12
    72d8:	9a00      	ldr	r2, [sp, #0]
    72da:	4d85      	ldr	r5, [pc, #532]	; (74f0 <__aeabi_ddiv+0x634>)
    72dc:	e6b6      	b.n	704c <__aeabi_ddiv+0x190>
    72de:	1936      	adds	r6, r6, r4
    72e0:	1e48      	subs	r0, r1, #1
    72e2:	42b4      	cmp	r4, r6
    72e4:	d95e      	bls.n	73a4 <__aeabi_ddiv+0x4e8>
    72e6:	1c01      	adds	r1, r0, #0
    72e8:	4296      	cmp	r6, r2
    72ea:	d1c4      	bne.n	7276 <__aeabi_ddiv+0x3ba>
    72ec:	9e00      	ldr	r6, [sp, #0]
    72ee:	429e      	cmp	r6, r3
    72f0:	d1c1      	bne.n	7276 <__aeabi_ddiv+0x3ba>
    72f2:	e7c2      	b.n	727a <__aeabi_ddiv+0x3be>
    72f4:	1c03      	adds	r3, r0, #0
    72f6:	3b28      	subs	r3, #40	; 0x28
    72f8:	1c31      	adds	r1, r6, #0
    72fa:	4099      	lsls	r1, r3
    72fc:	468b      	mov	fp, r1
    72fe:	2100      	movs	r1, #0
    7300:	e688      	b.n	7014 <__aeabi_ddiv+0x158>
    7302:	1c30      	adds	r0, r6, #0
    7304:	f001 f900 	bl	8508 <__clzsi2>
    7308:	3020      	adds	r0, #32
    730a:	e672      	b.n	6ff2 <__aeabi_ddiv+0x136>
    730c:	3b28      	subs	r3, #40	; 0x28
    730e:	1c21      	adds	r1, r4, #0
    7310:	4099      	lsls	r1, r3
    7312:	2200      	movs	r2, #0
    7314:	4688      	mov	r8, r1
    7316:	4691      	mov	r9, r2
    7318:	e651      	b.n	6fbe <__aeabi_ddiv+0x102>
    731a:	1c20      	adds	r0, r4, #0
    731c:	f001 f8f4 	bl	8508 <__clzsi2>
    7320:	3020      	adds	r0, #32
    7322:	e63b      	b.n	6f9c <__aeabi_ddiv+0xe0>
    7324:	2100      	movs	r1, #0
    7326:	45b1      	cmp	r9, r6
    7328:	d300      	bcc.n	732c <__aeabi_ddiv+0x470>
    732a:	e73d      	b.n	71a8 <__aeabi_ddiv+0x2ec>
    732c:	9f00      	ldr	r7, [sp, #0]
    732e:	465a      	mov	r2, fp
    7330:	44b9      	add	r9, r7
    7332:	45b9      	cmp	r9, r7
    7334:	41bf      	sbcs	r7, r7
    7336:	427f      	negs	r7, r7
    7338:	193f      	adds	r7, r7, r4
    733a:	18fb      	adds	r3, r7, r3
    733c:	3a01      	subs	r2, #1
    733e:	429c      	cmp	r4, r3
    7340:	d21e      	bcs.n	7380 <__aeabi_ddiv+0x4c4>
    7342:	4298      	cmp	r0, r3
    7344:	d900      	bls.n	7348 <__aeabi_ddiv+0x48c>
    7346:	e07e      	b.n	7446 <__aeabi_ddiv+0x58a>
    7348:	d100      	bne.n	734c <__aeabi_ddiv+0x490>
    734a:	e0b5      	b.n	74b8 <__aeabi_ddiv+0x5fc>
    734c:	1a19      	subs	r1, r3, r0
    734e:	4693      	mov	fp, r2
    7350:	e72a      	b.n	71a8 <__aeabi_ddiv+0x2ec>
    7352:	4589      	cmp	r9, r1
    7354:	d800      	bhi.n	7358 <__aeabi_ddiv+0x49c>
    7356:	e6ad      	b.n	70b4 <__aeabi_ddiv+0x1f8>
    7358:	4648      	mov	r0, r9
    735a:	4646      	mov	r6, r8
    735c:	4642      	mov	r2, r8
    735e:	0877      	lsrs	r7, r6, #1
    7360:	07d3      	lsls	r3, r2, #31
    7362:	0846      	lsrs	r6, r0, #1
    7364:	07c0      	lsls	r0, r0, #31
    7366:	431e      	orrs	r6, r3
    7368:	4681      	mov	r9, r0
    736a:	e6aa      	b.n	70c2 <__aeabi_ddiv+0x206>
    736c:	4658      	mov	r0, fp
    736e:	4220      	tst	r0, r4
    7370:	d112      	bne.n	7398 <__aeabi_ddiv+0x4dc>
    7372:	4304      	orrs	r4, r0
    7374:	0324      	lsls	r4, r4, #12
    7376:	1c2a      	adds	r2, r5, #0
    7378:	0b24      	lsrs	r4, r4, #12
    737a:	4689      	mov	r9, r1
    737c:	4d5c      	ldr	r5, [pc, #368]	; (74f0 <__aeabi_ddiv+0x634>)
    737e:	e665      	b.n	704c <__aeabi_ddiv+0x190>
    7380:	42a3      	cmp	r3, r4
    7382:	d1e3      	bne.n	734c <__aeabi_ddiv+0x490>
    7384:	9f00      	ldr	r7, [sp, #0]
    7386:	454f      	cmp	r7, r9
    7388:	d9db      	bls.n	7342 <__aeabi_ddiv+0x486>
    738a:	1a21      	subs	r1, r4, r0
    738c:	4693      	mov	fp, r2
    738e:	e70b      	b.n	71a8 <__aeabi_ddiv+0x2ec>
    7390:	1c17      	adds	r7, r2, #0
    7392:	e6dd      	b.n	7150 <__aeabi_ddiv+0x294>
    7394:	469b      	mov	fp, r3
    7396:	e6bc      	b.n	7112 <__aeabi_ddiv+0x256>
    7398:	433c      	orrs	r4, r7
    739a:	0324      	lsls	r4, r4, #12
    739c:	0b24      	lsrs	r4, r4, #12
    739e:	9a00      	ldr	r2, [sp, #0]
    73a0:	4d53      	ldr	r5, [pc, #332]	; (74f0 <__aeabi_ddiv+0x634>)
    73a2:	e653      	b.n	704c <__aeabi_ddiv+0x190>
    73a4:	42b2      	cmp	r2, r6
    73a6:	d859      	bhi.n	745c <__aeabi_ddiv+0x5a0>
    73a8:	d100      	bne.n	73ac <__aeabi_ddiv+0x4f0>
    73aa:	e08a      	b.n	74c2 <__aeabi_ddiv+0x606>
    73ac:	1c01      	adds	r1, r0, #0
    73ae:	e762      	b.n	7276 <__aeabi_ddiv+0x3ba>
    73b0:	465f      	mov	r7, fp
    73b2:	08c9      	lsrs	r1, r1, #3
    73b4:	077b      	lsls	r3, r7, #29
    73b6:	9e03      	ldr	r6, [sp, #12]
    73b8:	430b      	orrs	r3, r1
    73ba:	027c      	lsls	r4, r7, #9
    73bc:	056d      	lsls	r5, r5, #21
    73be:	2201      	movs	r2, #1
    73c0:	4699      	mov	r9, r3
    73c2:	0b24      	lsrs	r4, r4, #12
    73c4:	0d6d      	lsrs	r5, r5, #21
    73c6:	4032      	ands	r2, r6
    73c8:	e640      	b.n	704c <__aeabi_ddiv+0x190>
    73ca:	4b4a      	ldr	r3, [pc, #296]	; (74f4 <__aeabi_ddiv+0x638>)
    73cc:	9f04      	ldr	r7, [sp, #16]
    73ce:	1bdb      	subs	r3, r3, r7
    73d0:	2b38      	cmp	r3, #56	; 0x38
    73d2:	dd10      	ble.n	73f6 <__aeabi_ddiv+0x53a>
    73d4:	9c03      	ldr	r4, [sp, #12]
    73d6:	2201      	movs	r2, #1
    73d8:	4022      	ands	r2, r4
    73da:	2400      	movs	r4, #0
    73dc:	2500      	movs	r5, #0
    73de:	46a1      	mov	r9, r4
    73e0:	e634      	b.n	704c <__aeabi_ddiv+0x190>
    73e2:	2101      	movs	r1, #1
    73e4:	4249      	negs	r1, r1
    73e6:	e748      	b.n	727a <__aeabi_ddiv+0x3be>
    73e8:	9302      	str	r3, [sp, #8]
    73ea:	e704      	b.n	71f6 <__aeabi_ddiv+0x33a>
    73ec:	1c1f      	adds	r7, r3, #0
    73ee:	e721      	b.n	7234 <__aeabi_ddiv+0x378>
    73f0:	9c01      	ldr	r4, [sp, #4]
    73f2:	9403      	str	r4, [sp, #12]
    73f4:	e741      	b.n	727a <__aeabi_ddiv+0x3be>
    73f6:	2b1f      	cmp	r3, #31
    73f8:	dc40      	bgt.n	747c <__aeabi_ddiv+0x5c0>
    73fa:	483f      	ldr	r0, [pc, #252]	; (74f8 <__aeabi_ddiv+0x63c>)
    73fc:	9f04      	ldr	r7, [sp, #16]
    73fe:	1c0c      	adds	r4, r1, #0
    7400:	183a      	adds	r2, r7, r0
    7402:	4658      	mov	r0, fp
    7404:	4091      	lsls	r1, r2
    7406:	40dc      	lsrs	r4, r3
    7408:	4090      	lsls	r0, r2
    740a:	4320      	orrs	r0, r4
    740c:	1c0a      	adds	r2, r1, #0
    740e:	1e51      	subs	r1, r2, #1
    7410:	418a      	sbcs	r2, r1
    7412:	1c01      	adds	r1, r0, #0
    7414:	4311      	orrs	r1, r2
    7416:	465a      	mov	r2, fp
    7418:	40da      	lsrs	r2, r3
    741a:	1c13      	adds	r3, r2, #0
    741c:	0748      	lsls	r0, r1, #29
    741e:	d009      	beq.n	7434 <__aeabi_ddiv+0x578>
    7420:	220f      	movs	r2, #15
    7422:	400a      	ands	r2, r1
    7424:	2a04      	cmp	r2, #4
    7426:	d005      	beq.n	7434 <__aeabi_ddiv+0x578>
    7428:	1d0a      	adds	r2, r1, #4
    742a:	428a      	cmp	r2, r1
    742c:	4189      	sbcs	r1, r1
    742e:	4249      	negs	r1, r1
    7430:	185b      	adds	r3, r3, r1
    7432:	1c11      	adds	r1, r2, #0
    7434:	021a      	lsls	r2, r3, #8
    7436:	d534      	bpl.n	74a2 <__aeabi_ddiv+0x5e6>
    7438:	9c03      	ldr	r4, [sp, #12]
    743a:	2201      	movs	r2, #1
    743c:	4022      	ands	r2, r4
    743e:	2400      	movs	r4, #0
    7440:	2501      	movs	r5, #1
    7442:	46a1      	mov	r9, r4
    7444:	e602      	b.n	704c <__aeabi_ddiv+0x190>
    7446:	9f00      	ldr	r7, [sp, #0]
    7448:	2102      	movs	r1, #2
    744a:	4249      	negs	r1, r1
    744c:	44b9      	add	r9, r7
    744e:	448b      	add	fp, r1
    7450:	45b9      	cmp	r9, r7
    7452:	4189      	sbcs	r1, r1
    7454:	4249      	negs	r1, r1
    7456:	1909      	adds	r1, r1, r4
    7458:	18cb      	adds	r3, r1, r3
    745a:	e6a4      	b.n	71a6 <__aeabi_ddiv+0x2ea>
    745c:	9d00      	ldr	r5, [sp, #0]
    745e:	1e88      	subs	r0, r1, #2
    7460:	0069      	lsls	r1, r5, #1
    7462:	42a9      	cmp	r1, r5
    7464:	41ad      	sbcs	r5, r5
    7466:	426d      	negs	r5, r5
    7468:	192c      	adds	r4, r5, r4
    746a:	1936      	adds	r6, r6, r4
    746c:	9100      	str	r1, [sp, #0]
    746e:	e73a      	b.n	72e6 <__aeabi_ddiv+0x42a>
    7470:	2b00      	cmp	r3, #0
    7472:	d000      	beq.n	7476 <__aeabi_ddiv+0x5ba>
    7474:	e733      	b.n	72de <__aeabi_ddiv+0x422>
    7476:	2400      	movs	r4, #0
    7478:	9400      	str	r4, [sp, #0]
    747a:	e737      	b.n	72ec <__aeabi_ddiv+0x430>
    747c:	4a1f      	ldr	r2, [pc, #124]	; (74fc <__aeabi_ddiv+0x640>)
    747e:	9c04      	ldr	r4, [sp, #16]
    7480:	465d      	mov	r5, fp
    7482:	1b12      	subs	r2, r2, r4
    7484:	40d5      	lsrs	r5, r2
    7486:	1c2a      	adds	r2, r5, #0
    7488:	2b20      	cmp	r3, #32
    748a:	d01f      	beq.n	74cc <__aeabi_ddiv+0x610>
    748c:	4e1c      	ldr	r6, [pc, #112]	; (7500 <__aeabi_ddiv+0x644>)
    748e:	465f      	mov	r7, fp
    7490:	19a3      	adds	r3, r4, r6
    7492:	409f      	lsls	r7, r3
    7494:	1c3b      	adds	r3, r7, #0
    7496:	4319      	orrs	r1, r3
    7498:	1e4b      	subs	r3, r1, #1
    749a:	4199      	sbcs	r1, r3
    749c:	4311      	orrs	r1, r2
    749e:	2300      	movs	r3, #0
    74a0:	e7bc      	b.n	741c <__aeabi_ddiv+0x560>
    74a2:	075a      	lsls	r2, r3, #29
    74a4:	08c9      	lsrs	r1, r1, #3
    74a6:	430a      	orrs	r2, r1
    74a8:	9f03      	ldr	r7, [sp, #12]
    74aa:	4691      	mov	r9, r2
    74ac:	025b      	lsls	r3, r3, #9
    74ae:	2201      	movs	r2, #1
    74b0:	0b1c      	lsrs	r4, r3, #12
    74b2:	403a      	ands	r2, r7
    74b4:	2500      	movs	r5, #0
    74b6:	e5c9      	b.n	704c <__aeabi_ddiv+0x190>
    74b8:	454e      	cmp	r6, r9
    74ba:	d8c4      	bhi.n	7446 <__aeabi_ddiv+0x58a>
    74bc:	4693      	mov	fp, r2
    74be:	2100      	movs	r1, #0
    74c0:	e672      	b.n	71a8 <__aeabi_ddiv+0x2ec>
    74c2:	9f00      	ldr	r7, [sp, #0]
    74c4:	429f      	cmp	r7, r3
    74c6:	d3c9      	bcc.n	745c <__aeabi_ddiv+0x5a0>
    74c8:	1c01      	adds	r1, r0, #0
    74ca:	e70f      	b.n	72ec <__aeabi_ddiv+0x430>
    74cc:	2300      	movs	r3, #0
    74ce:	e7e2      	b.n	7496 <__aeabi_ddiv+0x5da>
    74d0:	2480      	movs	r4, #128	; 0x80
    74d2:	0324      	lsls	r4, r4, #12
    74d4:	465f      	mov	r7, fp
    74d6:	433c      	orrs	r4, r7
    74d8:	0324      	lsls	r4, r4, #12
    74da:	0b24      	lsrs	r4, r4, #12
    74dc:	9a01      	ldr	r2, [sp, #4]
    74de:	4689      	mov	r9, r1
    74e0:	4d03      	ldr	r5, [pc, #12]	; (74f0 <__aeabi_ddiv+0x634>)
    74e2:	e5b3      	b.n	704c <__aeabi_ddiv+0x190>
    74e4:	000003ff 	.word	0x000003ff
    74e8:	feffffff 	.word	0xfeffffff
    74ec:	000007fe 	.word	0x000007fe
    74f0:	000007ff 	.word	0x000007ff
    74f4:	fffffc02 	.word	0xfffffc02
    74f8:	0000041e 	.word	0x0000041e
    74fc:	fffffbe2 	.word	0xfffffbe2
    7500:	0000043e 	.word	0x0000043e

00007504 <__eqdf2>:
    7504:	b5f0      	push	{r4, r5, r6, r7, lr}
    7506:	465f      	mov	r7, fp
    7508:	4656      	mov	r6, sl
    750a:	464d      	mov	r5, r9
    750c:	4644      	mov	r4, r8
    750e:	b4f0      	push	{r4, r5, r6, r7}
    7510:	1c0d      	adds	r5, r1, #0
    7512:	1c04      	adds	r4, r0, #0
    7514:	4680      	mov	r8, r0
    7516:	0fe8      	lsrs	r0, r5, #31
    7518:	4681      	mov	r9, r0
    751a:	0318      	lsls	r0, r3, #12
    751c:	030f      	lsls	r7, r1, #12
    751e:	0b00      	lsrs	r0, r0, #12
    7520:	0b3f      	lsrs	r7, r7, #12
    7522:	b083      	sub	sp, #12
    7524:	4684      	mov	ip, r0
    7526:	481b      	ldr	r0, [pc, #108]	; (7594 <__eqdf2+0x90>)
    7528:	9700      	str	r7, [sp, #0]
    752a:	0049      	lsls	r1, r1, #1
    752c:	005e      	lsls	r6, r3, #1
    752e:	0fdf      	lsrs	r7, r3, #31
    7530:	0d49      	lsrs	r1, r1, #21
    7532:	4692      	mov	sl, r2
    7534:	0d76      	lsrs	r6, r6, #21
    7536:	46bb      	mov	fp, r7
    7538:	4281      	cmp	r1, r0
    753a:	d00c      	beq.n	7556 <__eqdf2+0x52>
    753c:	4815      	ldr	r0, [pc, #84]	; (7594 <__eqdf2+0x90>)
    753e:	4286      	cmp	r6, r0
    7540:	d010      	beq.n	7564 <__eqdf2+0x60>
    7542:	2001      	movs	r0, #1
    7544:	42b1      	cmp	r1, r6
    7546:	d015      	beq.n	7574 <__eqdf2+0x70>
    7548:	b003      	add	sp, #12
    754a:	bc3c      	pop	{r2, r3, r4, r5}
    754c:	4690      	mov	r8, r2
    754e:	4699      	mov	r9, r3
    7550:	46a2      	mov	sl, r4
    7552:	46ab      	mov	fp, r5
    7554:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7556:	9f00      	ldr	r7, [sp, #0]
    7558:	2001      	movs	r0, #1
    755a:	4327      	orrs	r7, r4
    755c:	d1f4      	bne.n	7548 <__eqdf2+0x44>
    755e:	480d      	ldr	r0, [pc, #52]	; (7594 <__eqdf2+0x90>)
    7560:	4286      	cmp	r6, r0
    7562:	d1ee      	bne.n	7542 <__eqdf2+0x3e>
    7564:	4660      	mov	r0, ip
    7566:	4302      	orrs	r2, r0
    7568:	2001      	movs	r0, #1
    756a:	2a00      	cmp	r2, #0
    756c:	d1ec      	bne.n	7548 <__eqdf2+0x44>
    756e:	2001      	movs	r0, #1
    7570:	42b1      	cmp	r1, r6
    7572:	d1e9      	bne.n	7548 <__eqdf2+0x44>
    7574:	9b00      	ldr	r3, [sp, #0]
    7576:	4563      	cmp	r3, ip
    7578:	d1e6      	bne.n	7548 <__eqdf2+0x44>
    757a:	45d0      	cmp	r8, sl
    757c:	d1e4      	bne.n	7548 <__eqdf2+0x44>
    757e:	45d9      	cmp	r9, fp
    7580:	d006      	beq.n	7590 <__eqdf2+0x8c>
    7582:	2900      	cmp	r1, #0
    7584:	d1e0      	bne.n	7548 <__eqdf2+0x44>
    7586:	431c      	orrs	r4, r3
    7588:	1c20      	adds	r0, r4, #0
    758a:	1e44      	subs	r4, r0, #1
    758c:	41a0      	sbcs	r0, r4
    758e:	e7db      	b.n	7548 <__eqdf2+0x44>
    7590:	2000      	movs	r0, #0
    7592:	e7d9      	b.n	7548 <__eqdf2+0x44>
    7594:	000007ff 	.word	0x000007ff

00007598 <__gedf2>:
    7598:	b5f0      	push	{r4, r5, r6, r7, lr}
    759a:	465f      	mov	r7, fp
    759c:	4656      	mov	r6, sl
    759e:	464d      	mov	r5, r9
    75a0:	4644      	mov	r4, r8
    75a2:	b4f0      	push	{r4, r5, r6, r7}
    75a4:	0fcd      	lsrs	r5, r1, #31
    75a6:	0fde      	lsrs	r6, r3, #31
    75a8:	46ac      	mov	ip, r5
    75aa:	031d      	lsls	r5, r3, #12
    75ac:	0b2d      	lsrs	r5, r5, #12
    75ae:	46b1      	mov	r9, r6
    75b0:	4e37      	ldr	r6, [pc, #220]	; (7690 <__gedf2+0xf8>)
    75b2:	030f      	lsls	r7, r1, #12
    75b4:	004c      	lsls	r4, r1, #1
    75b6:	46ab      	mov	fp, r5
    75b8:	005d      	lsls	r5, r3, #1
    75ba:	4680      	mov	r8, r0
    75bc:	0b3f      	lsrs	r7, r7, #12
    75be:	0d64      	lsrs	r4, r4, #21
    75c0:	4692      	mov	sl, r2
    75c2:	0d6d      	lsrs	r5, r5, #21
    75c4:	42b4      	cmp	r4, r6
    75c6:	d032      	beq.n	762e <__gedf2+0x96>
    75c8:	4e31      	ldr	r6, [pc, #196]	; (7690 <__gedf2+0xf8>)
    75ca:	42b5      	cmp	r5, r6
    75cc:	d035      	beq.n	763a <__gedf2+0xa2>
    75ce:	2c00      	cmp	r4, #0
    75d0:	d10e      	bne.n	75f0 <__gedf2+0x58>
    75d2:	4338      	orrs	r0, r7
    75d4:	4241      	negs	r1, r0
    75d6:	4141      	adcs	r1, r0
    75d8:	1c08      	adds	r0, r1, #0
    75da:	2d00      	cmp	r5, #0
    75dc:	d00b      	beq.n	75f6 <__gedf2+0x5e>
    75de:	2900      	cmp	r1, #0
    75e0:	d119      	bne.n	7616 <__gedf2+0x7e>
    75e2:	45cc      	cmp	ip, r9
    75e4:	d02d      	beq.n	7642 <__gedf2+0xaa>
    75e6:	4665      	mov	r5, ip
    75e8:	4268      	negs	r0, r5
    75ea:	2301      	movs	r3, #1
    75ec:	4318      	orrs	r0, r3
    75ee:	e018      	b.n	7622 <__gedf2+0x8a>
    75f0:	2d00      	cmp	r5, #0
    75f2:	d1f6      	bne.n	75e2 <__gedf2+0x4a>
    75f4:	1c28      	adds	r0, r5, #0
    75f6:	4659      	mov	r1, fp
    75f8:	430a      	orrs	r2, r1
    75fa:	4253      	negs	r3, r2
    75fc:	4153      	adcs	r3, r2
    75fe:	2800      	cmp	r0, #0
    7600:	d106      	bne.n	7610 <__gedf2+0x78>
    7602:	2b00      	cmp	r3, #0
    7604:	d0ed      	beq.n	75e2 <__gedf2+0x4a>
    7606:	4663      	mov	r3, ip
    7608:	4258      	negs	r0, r3
    760a:	2301      	movs	r3, #1
    760c:	4318      	orrs	r0, r3
    760e:	e008      	b.n	7622 <__gedf2+0x8a>
    7610:	2000      	movs	r0, #0
    7612:	2b00      	cmp	r3, #0
    7614:	d105      	bne.n	7622 <__gedf2+0x8a>
    7616:	464a      	mov	r2, r9
    7618:	4250      	negs	r0, r2
    761a:	4150      	adcs	r0, r2
    761c:	4240      	negs	r0, r0
    761e:	2301      	movs	r3, #1
    7620:	4318      	orrs	r0, r3
    7622:	bc3c      	pop	{r2, r3, r4, r5}
    7624:	4690      	mov	r8, r2
    7626:	4699      	mov	r9, r3
    7628:	46a2      	mov	sl, r4
    762a:	46ab      	mov	fp, r5
    762c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    762e:	1c3e      	adds	r6, r7, #0
    7630:	4306      	orrs	r6, r0
    7632:	d0c9      	beq.n	75c8 <__gedf2+0x30>
    7634:	2002      	movs	r0, #2
    7636:	4240      	negs	r0, r0
    7638:	e7f3      	b.n	7622 <__gedf2+0x8a>
    763a:	465e      	mov	r6, fp
    763c:	4316      	orrs	r6, r2
    763e:	d0c6      	beq.n	75ce <__gedf2+0x36>
    7640:	e7f8      	b.n	7634 <__gedf2+0x9c>
    7642:	42ac      	cmp	r4, r5
    7644:	dc07      	bgt.n	7656 <__gedf2+0xbe>
    7646:	da0b      	bge.n	7660 <__gedf2+0xc8>
    7648:	4661      	mov	r1, ip
    764a:	4248      	negs	r0, r1
    764c:	4148      	adcs	r0, r1
    764e:	4240      	negs	r0, r0
    7650:	2301      	movs	r3, #1
    7652:	4318      	orrs	r0, r3
    7654:	e7e5      	b.n	7622 <__gedf2+0x8a>
    7656:	4666      	mov	r6, ip
    7658:	4270      	negs	r0, r6
    765a:	2301      	movs	r3, #1
    765c:	4318      	orrs	r0, r3
    765e:	e7e0      	b.n	7622 <__gedf2+0x8a>
    7660:	455f      	cmp	r7, fp
    7662:	d80a      	bhi.n	767a <__gedf2+0xe2>
    7664:	d00e      	beq.n	7684 <__gedf2+0xec>
    7666:	2000      	movs	r0, #0
    7668:	455f      	cmp	r7, fp
    766a:	d2da      	bcs.n	7622 <__gedf2+0x8a>
    766c:	4665      	mov	r5, ip
    766e:	4268      	negs	r0, r5
    7670:	4168      	adcs	r0, r5
    7672:	4240      	negs	r0, r0
    7674:	2301      	movs	r3, #1
    7676:	4318      	orrs	r0, r3
    7678:	e7d3      	b.n	7622 <__gedf2+0x8a>
    767a:	4662      	mov	r2, ip
    767c:	4250      	negs	r0, r2
    767e:	2301      	movs	r3, #1
    7680:	4318      	orrs	r0, r3
    7682:	e7ce      	b.n	7622 <__gedf2+0x8a>
    7684:	45d0      	cmp	r8, sl
    7686:	d8f8      	bhi.n	767a <__gedf2+0xe2>
    7688:	2000      	movs	r0, #0
    768a:	45d0      	cmp	r8, sl
    768c:	d3ee      	bcc.n	766c <__gedf2+0xd4>
    768e:	e7c8      	b.n	7622 <__gedf2+0x8a>
    7690:	000007ff 	.word	0x000007ff

00007694 <__ledf2>:
    7694:	b5f0      	push	{r4, r5, r6, r7, lr}
    7696:	4656      	mov	r6, sl
    7698:	464d      	mov	r5, r9
    769a:	4644      	mov	r4, r8
    769c:	465f      	mov	r7, fp
    769e:	b4f0      	push	{r4, r5, r6, r7}
    76a0:	1c0d      	adds	r5, r1, #0
    76a2:	b083      	sub	sp, #12
    76a4:	1c04      	adds	r4, r0, #0
    76a6:	9001      	str	r0, [sp, #4]
    76a8:	0fe8      	lsrs	r0, r5, #31
    76aa:	4681      	mov	r9, r0
    76ac:	0318      	lsls	r0, r3, #12
    76ae:	030f      	lsls	r7, r1, #12
    76b0:	0b00      	lsrs	r0, r0, #12
    76b2:	0b3f      	lsrs	r7, r7, #12
    76b4:	4684      	mov	ip, r0
    76b6:	4835      	ldr	r0, [pc, #212]	; (778c <__ledf2+0xf8>)
    76b8:	9700      	str	r7, [sp, #0]
    76ba:	0049      	lsls	r1, r1, #1
    76bc:	005e      	lsls	r6, r3, #1
    76be:	0fdf      	lsrs	r7, r3, #31
    76c0:	0d49      	lsrs	r1, r1, #21
    76c2:	4692      	mov	sl, r2
    76c4:	0d76      	lsrs	r6, r6, #21
    76c6:	46b8      	mov	r8, r7
    76c8:	4281      	cmp	r1, r0
    76ca:	d034      	beq.n	7736 <__ledf2+0xa2>
    76cc:	482f      	ldr	r0, [pc, #188]	; (778c <__ledf2+0xf8>)
    76ce:	4286      	cmp	r6, r0
    76d0:	d036      	beq.n	7740 <__ledf2+0xac>
    76d2:	2900      	cmp	r1, #0
    76d4:	d018      	beq.n	7708 <__ledf2+0x74>
    76d6:	2e00      	cmp	r6, #0
    76d8:	d11f      	bne.n	771a <__ledf2+0x86>
    76da:	1c34      	adds	r4, r6, #0
    76dc:	4667      	mov	r7, ip
    76de:	433a      	orrs	r2, r7
    76e0:	4253      	negs	r3, r2
    76e2:	4153      	adcs	r3, r2
    76e4:	2c00      	cmp	r4, #0
    76e6:	d01f      	beq.n	7728 <__ledf2+0x94>
    76e8:	2000      	movs	r0, #0
    76ea:	2b00      	cmp	r3, #0
    76ec:	d105      	bne.n	76fa <__ledf2+0x66>
    76ee:	4642      	mov	r2, r8
    76f0:	4250      	negs	r0, r2
    76f2:	4150      	adcs	r0, r2
    76f4:	4240      	negs	r0, r0
    76f6:	2301      	movs	r3, #1
    76f8:	4318      	orrs	r0, r3
    76fa:	b003      	add	sp, #12
    76fc:	bc3c      	pop	{r2, r3, r4, r5}
    76fe:	4690      	mov	r8, r2
    7700:	4699      	mov	r9, r3
    7702:	46a2      	mov	sl, r4
    7704:	46ab      	mov	fp, r5
    7706:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7708:	9800      	ldr	r0, [sp, #0]
    770a:	4304      	orrs	r4, r0
    770c:	4260      	negs	r0, r4
    770e:	4160      	adcs	r0, r4
    7710:	1c04      	adds	r4, r0, #0
    7712:	2e00      	cmp	r6, #0
    7714:	d0e2      	beq.n	76dc <__ledf2+0x48>
    7716:	2800      	cmp	r0, #0
    7718:	d1e9      	bne.n	76ee <__ledf2+0x5a>
    771a:	45c1      	cmp	r9, r8
    771c:	d015      	beq.n	774a <__ledf2+0xb6>
    771e:	464f      	mov	r7, r9
    7720:	4278      	negs	r0, r7
    7722:	2301      	movs	r3, #1
    7724:	4318      	orrs	r0, r3
    7726:	e7e8      	b.n	76fa <__ledf2+0x66>
    7728:	2b00      	cmp	r3, #0
    772a:	d0f6      	beq.n	771a <__ledf2+0x86>
    772c:	464b      	mov	r3, r9
    772e:	4258      	negs	r0, r3
    7730:	2301      	movs	r3, #1
    7732:	4318      	orrs	r0, r3
    7734:	e7e1      	b.n	76fa <__ledf2+0x66>
    7736:	9f00      	ldr	r7, [sp, #0]
    7738:	2002      	movs	r0, #2
    773a:	4327      	orrs	r7, r4
    773c:	d1dd      	bne.n	76fa <__ledf2+0x66>
    773e:	e7c5      	b.n	76cc <__ledf2+0x38>
    7740:	4667      	mov	r7, ip
    7742:	2002      	movs	r0, #2
    7744:	4317      	orrs	r7, r2
    7746:	d1d8      	bne.n	76fa <__ledf2+0x66>
    7748:	e7c3      	b.n	76d2 <__ledf2+0x3e>
    774a:	42b1      	cmp	r1, r6
    774c:	dd04      	ble.n	7758 <__ledf2+0xc4>
    774e:	464a      	mov	r2, r9
    7750:	4250      	negs	r0, r2
    7752:	2301      	movs	r3, #1
    7754:	4318      	orrs	r0, r3
    7756:	e7d0      	b.n	76fa <__ledf2+0x66>
    7758:	42b1      	cmp	r1, r6
    775a:	db07      	blt.n	776c <__ledf2+0xd8>
    775c:	9800      	ldr	r0, [sp, #0]
    775e:	4560      	cmp	r0, ip
    7760:	d8e4      	bhi.n	772c <__ledf2+0x98>
    7762:	d00a      	beq.n	777a <__ledf2+0xe6>
    7764:	9f00      	ldr	r7, [sp, #0]
    7766:	2000      	movs	r0, #0
    7768:	4567      	cmp	r7, ip
    776a:	d2c6      	bcs.n	76fa <__ledf2+0x66>
    776c:	464f      	mov	r7, r9
    776e:	4278      	negs	r0, r7
    7770:	4178      	adcs	r0, r7
    7772:	4240      	negs	r0, r0
    7774:	2301      	movs	r3, #1
    7776:	4318      	orrs	r0, r3
    7778:	e7bf      	b.n	76fa <__ledf2+0x66>
    777a:	9a01      	ldr	r2, [sp, #4]
    777c:	4552      	cmp	r2, sl
    777e:	d8d5      	bhi.n	772c <__ledf2+0x98>
    7780:	9a01      	ldr	r2, [sp, #4]
    7782:	2000      	movs	r0, #0
    7784:	4552      	cmp	r2, sl
    7786:	d3f1      	bcc.n	776c <__ledf2+0xd8>
    7788:	e7b7      	b.n	76fa <__ledf2+0x66>
    778a:	46c0      	nop			; (mov r8, r8)
    778c:	000007ff 	.word	0x000007ff

00007790 <__aeabi_dmul>:
    7790:	b5f0      	push	{r4, r5, r6, r7, lr}
    7792:	4656      	mov	r6, sl
    7794:	4644      	mov	r4, r8
    7796:	465f      	mov	r7, fp
    7798:	464d      	mov	r5, r9
    779a:	b4f0      	push	{r4, r5, r6, r7}
    779c:	1c1f      	adds	r7, r3, #0
    779e:	030b      	lsls	r3, r1, #12
    77a0:	0b1b      	lsrs	r3, r3, #12
    77a2:	469a      	mov	sl, r3
    77a4:	004b      	lsls	r3, r1, #1
    77a6:	b087      	sub	sp, #28
    77a8:	1c04      	adds	r4, r0, #0
    77aa:	4680      	mov	r8, r0
    77ac:	0d5b      	lsrs	r3, r3, #21
    77ae:	0fc8      	lsrs	r0, r1, #31
    77b0:	1c16      	adds	r6, r2, #0
    77b2:	9302      	str	r3, [sp, #8]
    77b4:	4681      	mov	r9, r0
    77b6:	2b00      	cmp	r3, #0
    77b8:	d068      	beq.n	788c <__aeabi_dmul+0xfc>
    77ba:	4b69      	ldr	r3, [pc, #420]	; (7960 <__aeabi_dmul+0x1d0>)
    77bc:	9902      	ldr	r1, [sp, #8]
    77be:	4299      	cmp	r1, r3
    77c0:	d032      	beq.n	7828 <__aeabi_dmul+0x98>
    77c2:	2280      	movs	r2, #128	; 0x80
    77c4:	4653      	mov	r3, sl
    77c6:	0352      	lsls	r2, r2, #13
    77c8:	431a      	orrs	r2, r3
    77ca:	00d2      	lsls	r2, r2, #3
    77cc:	0f63      	lsrs	r3, r4, #29
    77ce:	431a      	orrs	r2, r3
    77d0:	4692      	mov	sl, r2
    77d2:	4a64      	ldr	r2, [pc, #400]	; (7964 <__aeabi_dmul+0x1d4>)
    77d4:	00e0      	lsls	r0, r4, #3
    77d6:	1889      	adds	r1, r1, r2
    77d8:	4680      	mov	r8, r0
    77da:	9102      	str	r1, [sp, #8]
    77dc:	2400      	movs	r4, #0
    77de:	2500      	movs	r5, #0
    77e0:	033b      	lsls	r3, r7, #12
    77e2:	0b1b      	lsrs	r3, r3, #12
    77e4:	469b      	mov	fp, r3
    77e6:	0078      	lsls	r0, r7, #1
    77e8:	0ffb      	lsrs	r3, r7, #31
    77ea:	1c32      	adds	r2, r6, #0
    77ec:	0d40      	lsrs	r0, r0, #21
    77ee:	9303      	str	r3, [sp, #12]
    77f0:	d100      	bne.n	77f4 <__aeabi_dmul+0x64>
    77f2:	e075      	b.n	78e0 <__aeabi_dmul+0x150>
    77f4:	4b5a      	ldr	r3, [pc, #360]	; (7960 <__aeabi_dmul+0x1d0>)
    77f6:	4298      	cmp	r0, r3
    77f8:	d069      	beq.n	78ce <__aeabi_dmul+0x13e>
    77fa:	2280      	movs	r2, #128	; 0x80
    77fc:	4659      	mov	r1, fp
    77fe:	0352      	lsls	r2, r2, #13
    7800:	430a      	orrs	r2, r1
    7802:	0f73      	lsrs	r3, r6, #29
    7804:	00d2      	lsls	r2, r2, #3
    7806:	431a      	orrs	r2, r3
    7808:	4b56      	ldr	r3, [pc, #344]	; (7964 <__aeabi_dmul+0x1d4>)
    780a:	4693      	mov	fp, r2
    780c:	18c0      	adds	r0, r0, r3
    780e:	00f2      	lsls	r2, r6, #3
    7810:	2300      	movs	r3, #0
    7812:	9903      	ldr	r1, [sp, #12]
    7814:	464e      	mov	r6, r9
    7816:	4071      	eors	r1, r6
    7818:	431c      	orrs	r4, r3
    781a:	2c0f      	cmp	r4, #15
    781c:	d900      	bls.n	7820 <__aeabi_dmul+0x90>
    781e:	e0a9      	b.n	7974 <__aeabi_dmul+0x1e4>
    7820:	4e51      	ldr	r6, [pc, #324]	; (7968 <__aeabi_dmul+0x1d8>)
    7822:	00a4      	lsls	r4, r4, #2
    7824:	5934      	ldr	r4, [r6, r4]
    7826:	46a7      	mov	pc, r4
    7828:	4653      	mov	r3, sl
    782a:	431c      	orrs	r4, r3
    782c:	d000      	beq.n	7830 <__aeabi_dmul+0xa0>
    782e:	e087      	b.n	7940 <__aeabi_dmul+0x1b0>
    7830:	2500      	movs	r5, #0
    7832:	46aa      	mov	sl, r5
    7834:	46a8      	mov	r8, r5
    7836:	2408      	movs	r4, #8
    7838:	2502      	movs	r5, #2
    783a:	e7d1      	b.n	77e0 <__aeabi_dmul+0x50>
    783c:	4649      	mov	r1, r9
    783e:	2d02      	cmp	r5, #2
    7840:	d06c      	beq.n	791c <__aeabi_dmul+0x18c>
    7842:	2d03      	cmp	r5, #3
    7844:	d100      	bne.n	7848 <__aeabi_dmul+0xb8>
    7846:	e217      	b.n	7c78 <__aeabi_dmul+0x4e8>
    7848:	2d01      	cmp	r5, #1
    784a:	d000      	beq.n	784e <__aeabi_dmul+0xbe>
    784c:	e158      	b.n	7b00 <__aeabi_dmul+0x370>
    784e:	400d      	ands	r5, r1
    7850:	b2ed      	uxtb	r5, r5
    7852:	2400      	movs	r4, #0
    7854:	46a9      	mov	r9, r5
    7856:	2300      	movs	r3, #0
    7858:	46a0      	mov	r8, r4
    785a:	2000      	movs	r0, #0
    785c:	2100      	movs	r1, #0
    785e:	0325      	lsls	r5, r4, #12
    7860:	0d0a      	lsrs	r2, r1, #20
    7862:	051c      	lsls	r4, r3, #20
    7864:	0b2d      	lsrs	r5, r5, #12
    7866:	0512      	lsls	r2, r2, #20
    7868:	4b40      	ldr	r3, [pc, #256]	; (796c <__aeabi_dmul+0x1dc>)
    786a:	432a      	orrs	r2, r5
    786c:	4013      	ands	r3, r2
    786e:	4323      	orrs	r3, r4
    7870:	005b      	lsls	r3, r3, #1
    7872:	464c      	mov	r4, r9
    7874:	085b      	lsrs	r3, r3, #1
    7876:	07e2      	lsls	r2, r4, #31
    7878:	1c19      	adds	r1, r3, #0
    787a:	4640      	mov	r0, r8
    787c:	4311      	orrs	r1, r2
    787e:	b007      	add	sp, #28
    7880:	bc3c      	pop	{r2, r3, r4, r5}
    7882:	4690      	mov	r8, r2
    7884:	4699      	mov	r9, r3
    7886:	46a2      	mov	sl, r4
    7888:	46ab      	mov	fp, r5
    788a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    788c:	4653      	mov	r3, sl
    788e:	4323      	orrs	r3, r4
    7890:	d050      	beq.n	7934 <__aeabi_dmul+0x1a4>
    7892:	4653      	mov	r3, sl
    7894:	2b00      	cmp	r3, #0
    7896:	d100      	bne.n	789a <__aeabi_dmul+0x10a>
    7898:	e184      	b.n	7ba4 <__aeabi_dmul+0x414>
    789a:	4650      	mov	r0, sl
    789c:	f000 fe34 	bl	8508 <__clzsi2>
    78a0:	1e03      	subs	r3, r0, #0
    78a2:	2b27      	cmp	r3, #39	; 0x27
    78a4:	dd00      	ble.n	78a8 <__aeabi_dmul+0x118>
    78a6:	e176      	b.n	7b96 <__aeabi_dmul+0x406>
    78a8:	2128      	movs	r1, #40	; 0x28
    78aa:	1a0d      	subs	r5, r1, r0
    78ac:	1c21      	adds	r1, r4, #0
    78ae:	3b08      	subs	r3, #8
    78b0:	4652      	mov	r2, sl
    78b2:	40e9      	lsrs	r1, r5
    78b4:	409a      	lsls	r2, r3
    78b6:	1c0d      	adds	r5, r1, #0
    78b8:	4315      	orrs	r5, r2
    78ba:	1c22      	adds	r2, r4, #0
    78bc:	409a      	lsls	r2, r3
    78be:	46aa      	mov	sl, r5
    78c0:	4690      	mov	r8, r2
    78c2:	4b2b      	ldr	r3, [pc, #172]	; (7970 <__aeabi_dmul+0x1e0>)
    78c4:	2400      	movs	r4, #0
    78c6:	1a1b      	subs	r3, r3, r0
    78c8:	9302      	str	r3, [sp, #8]
    78ca:	2500      	movs	r5, #0
    78cc:	e788      	b.n	77e0 <__aeabi_dmul+0x50>
    78ce:	465b      	mov	r3, fp
    78d0:	431e      	orrs	r6, r3
    78d2:	2303      	movs	r3, #3
    78d4:	2e00      	cmp	r6, #0
    78d6:	d19c      	bne.n	7812 <__aeabi_dmul+0x82>
    78d8:	46b3      	mov	fp, r6
    78da:	2200      	movs	r2, #0
    78dc:	2302      	movs	r3, #2
    78de:	e798      	b.n	7812 <__aeabi_dmul+0x82>
    78e0:	465b      	mov	r3, fp
    78e2:	4333      	orrs	r3, r6
    78e4:	d021      	beq.n	792a <__aeabi_dmul+0x19a>
    78e6:	4658      	mov	r0, fp
    78e8:	2800      	cmp	r0, #0
    78ea:	d100      	bne.n	78ee <__aeabi_dmul+0x15e>
    78ec:	e14e      	b.n	7b8c <__aeabi_dmul+0x3fc>
    78ee:	f000 fe0b 	bl	8508 <__clzsi2>
    78f2:	2827      	cmp	r0, #39	; 0x27
    78f4:	dd00      	ble.n	78f8 <__aeabi_dmul+0x168>
    78f6:	e142      	b.n	7b7e <__aeabi_dmul+0x3ee>
    78f8:	2128      	movs	r1, #40	; 0x28
    78fa:	1a0f      	subs	r7, r1, r0
    78fc:	1c02      	adds	r2, r0, #0
    78fe:	1c31      	adds	r1, r6, #0
    7900:	3a08      	subs	r2, #8
    7902:	465b      	mov	r3, fp
    7904:	40f9      	lsrs	r1, r7
    7906:	4093      	lsls	r3, r2
    7908:	1c0f      	adds	r7, r1, #0
    790a:	431f      	orrs	r7, r3
    790c:	1c33      	adds	r3, r6, #0
    790e:	4093      	lsls	r3, r2
    7910:	46bb      	mov	fp, r7
    7912:	1c1a      	adds	r2, r3, #0
    7914:	4b16      	ldr	r3, [pc, #88]	; (7970 <__aeabi_dmul+0x1e0>)
    7916:	1a18      	subs	r0, r3, r0
    7918:	2300      	movs	r3, #0
    791a:	e77a      	b.n	7812 <__aeabi_dmul+0x82>
    791c:	2301      	movs	r3, #1
    791e:	400b      	ands	r3, r1
    7920:	2400      	movs	r4, #0
    7922:	4699      	mov	r9, r3
    7924:	46a0      	mov	r8, r4
    7926:	4b0e      	ldr	r3, [pc, #56]	; (7960 <__aeabi_dmul+0x1d0>)
    7928:	e797      	b.n	785a <__aeabi_dmul+0xca>
    792a:	2700      	movs	r7, #0
    792c:	46bb      	mov	fp, r7
    792e:	2200      	movs	r2, #0
    7930:	2301      	movs	r3, #1
    7932:	e76e      	b.n	7812 <__aeabi_dmul+0x82>
    7934:	2100      	movs	r1, #0
    7936:	2404      	movs	r4, #4
    7938:	468a      	mov	sl, r1
    793a:	4688      	mov	r8, r1
    793c:	2501      	movs	r5, #1
    793e:	e74f      	b.n	77e0 <__aeabi_dmul+0x50>
    7940:	240c      	movs	r4, #12
    7942:	2503      	movs	r5, #3
    7944:	e74c      	b.n	77e0 <__aeabi_dmul+0x50>
    7946:	2500      	movs	r5, #0
    7948:	2480      	movs	r4, #128	; 0x80
    794a:	46a9      	mov	r9, r5
    794c:	0324      	lsls	r4, r4, #12
    794e:	46a8      	mov	r8, r5
    7950:	4b03      	ldr	r3, [pc, #12]	; (7960 <__aeabi_dmul+0x1d0>)
    7952:	e782      	b.n	785a <__aeabi_dmul+0xca>
    7954:	46da      	mov	sl, fp
    7956:	4690      	mov	r8, r2
    7958:	9903      	ldr	r1, [sp, #12]
    795a:	1c1d      	adds	r5, r3, #0
    795c:	e76f      	b.n	783e <__aeabi_dmul+0xae>
    795e:	46c0      	nop			; (mov r8, r8)
    7960:	000007ff 	.word	0x000007ff
    7964:	fffffc01 	.word	0xfffffc01
    7968:	00008b8c 	.word	0x00008b8c
    796c:	800fffff 	.word	0x800fffff
    7970:	fffffc0d 	.word	0xfffffc0d
    7974:	9f02      	ldr	r7, [sp, #8]
    7976:	0c16      	lsrs	r6, r2, #16
    7978:	1838      	adds	r0, r7, r0
    797a:	9004      	str	r0, [sp, #16]
    797c:	4640      	mov	r0, r8
    797e:	0c07      	lsrs	r7, r0, #16
    7980:	0400      	lsls	r0, r0, #16
    7982:	0c00      	lsrs	r0, r0, #16
    7984:	0412      	lsls	r2, r2, #16
    7986:	0c12      	lsrs	r2, r2, #16
    7988:	1c03      	adds	r3, r0, #0
    798a:	4353      	muls	r3, r2
    798c:	1c04      	adds	r4, r0, #0
    798e:	1c3d      	adds	r5, r7, #0
    7990:	4374      	muls	r4, r6
    7992:	4355      	muls	r5, r2
    7994:	4698      	mov	r8, r3
    7996:	1c3b      	adds	r3, r7, #0
    7998:	4373      	muls	r3, r6
    799a:	1964      	adds	r4, r4, r5
    799c:	46a4      	mov	ip, r4
    799e:	4644      	mov	r4, r8
    79a0:	9302      	str	r3, [sp, #8]
    79a2:	0c23      	lsrs	r3, r4, #16
    79a4:	4463      	add	r3, ip
    79a6:	429d      	cmp	r5, r3
    79a8:	d904      	bls.n	79b4 <__aeabi_dmul+0x224>
    79aa:	9d02      	ldr	r5, [sp, #8]
    79ac:	2480      	movs	r4, #128	; 0x80
    79ae:	0264      	lsls	r4, r4, #9
    79b0:	192d      	adds	r5, r5, r4
    79b2:	9502      	str	r5, [sp, #8]
    79b4:	0c1d      	lsrs	r5, r3, #16
    79b6:	9503      	str	r5, [sp, #12]
    79b8:	4645      	mov	r5, r8
    79ba:	042c      	lsls	r4, r5, #16
    79bc:	041b      	lsls	r3, r3, #16
    79be:	0c24      	lsrs	r4, r4, #16
    79c0:	191c      	adds	r4, r3, r4
    79c2:	9405      	str	r4, [sp, #20]
    79c4:	465c      	mov	r4, fp
    79c6:	0c23      	lsrs	r3, r4, #16
    79c8:	1c05      	adds	r5, r0, #0
    79ca:	4358      	muls	r0, r3
    79cc:	0424      	lsls	r4, r4, #16
    79ce:	0c24      	lsrs	r4, r4, #16
    79d0:	4684      	mov	ip, r0
    79d2:	1c38      	adds	r0, r7, #0
    79d4:	4360      	muls	r0, r4
    79d6:	4365      	muls	r5, r4
    79d8:	435f      	muls	r7, r3
    79da:	4681      	mov	r9, r0
    79dc:	44cc      	add	ip, r9
    79de:	0c28      	lsrs	r0, r5, #16
    79e0:	4460      	add	r0, ip
    79e2:	46bb      	mov	fp, r7
    79e4:	4581      	cmp	r9, r0
    79e6:	d902      	bls.n	79ee <__aeabi_dmul+0x25e>
    79e8:	2780      	movs	r7, #128	; 0x80
    79ea:	027f      	lsls	r7, r7, #9
    79ec:	44bb      	add	fp, r7
    79ee:	042d      	lsls	r5, r5, #16
    79f0:	0c07      	lsrs	r7, r0, #16
    79f2:	0c2d      	lsrs	r5, r5, #16
    79f4:	0400      	lsls	r0, r0, #16
    79f6:	1940      	adds	r0, r0, r5
    79f8:	4655      	mov	r5, sl
    79fa:	46bc      	mov	ip, r7
    79fc:	042f      	lsls	r7, r5, #16
    79fe:	44e3      	add	fp, ip
    7a00:	4684      	mov	ip, r0
    7a02:	0c28      	lsrs	r0, r5, #16
    7a04:	0c3d      	lsrs	r5, r7, #16
    7a06:	1c2f      	adds	r7, r5, #0
    7a08:	4357      	muls	r7, r2
    7a0a:	46b8      	mov	r8, r7
    7a0c:	1c2f      	adds	r7, r5, #0
    7a0e:	4377      	muls	r7, r6
    7a10:	4342      	muls	r2, r0
    7a12:	46b9      	mov	r9, r7
    7a14:	4647      	mov	r7, r8
    7a16:	0c3f      	lsrs	r7, r7, #16
    7a18:	4491      	add	r9, r2
    7a1a:	46ba      	mov	sl, r7
    7a1c:	44d1      	add	r9, sl
    7a1e:	4346      	muls	r6, r0
    7a20:	454a      	cmp	r2, r9
    7a22:	d902      	bls.n	7a2a <__aeabi_dmul+0x29a>
    7a24:	2280      	movs	r2, #128	; 0x80
    7a26:	0252      	lsls	r2, r2, #9
    7a28:	18b6      	adds	r6, r6, r2
    7a2a:	464f      	mov	r7, r9
    7a2c:	0c3a      	lsrs	r2, r7, #16
    7a2e:	18b6      	adds	r6, r6, r2
    7a30:	043a      	lsls	r2, r7, #16
    7a32:	4647      	mov	r7, r8
    7a34:	043f      	lsls	r7, r7, #16
    7a36:	0c3f      	lsrs	r7, r7, #16
    7a38:	46b8      	mov	r8, r7
    7a3a:	1c2f      	adds	r7, r5, #0
    7a3c:	4367      	muls	r7, r4
    7a3e:	435d      	muls	r5, r3
    7a40:	4344      	muls	r4, r0
    7a42:	4358      	muls	r0, r3
    7a44:	1965      	adds	r5, r4, r5
    7a46:	9001      	str	r0, [sp, #4]
    7a48:	0c38      	lsrs	r0, r7, #16
    7a4a:	182d      	adds	r5, r5, r0
    7a4c:	4442      	add	r2, r8
    7a4e:	46b8      	mov	r8, r7
    7a50:	42ac      	cmp	r4, r5
    7a52:	d904      	bls.n	7a5e <__aeabi_dmul+0x2ce>
    7a54:	9801      	ldr	r0, [sp, #4]
    7a56:	2380      	movs	r3, #128	; 0x80
    7a58:	025b      	lsls	r3, r3, #9
    7a5a:	18c0      	adds	r0, r0, r3
    7a5c:	9001      	str	r0, [sp, #4]
    7a5e:	9c03      	ldr	r4, [sp, #12]
    7a60:	9f02      	ldr	r7, [sp, #8]
    7a62:	1c20      	adds	r0, r4, #0
    7a64:	4460      	add	r0, ip
    7a66:	19c0      	adds	r0, r0, r7
    7a68:	4560      	cmp	r0, ip
    7a6a:	41a4      	sbcs	r4, r4
    7a6c:	4647      	mov	r7, r8
    7a6e:	4264      	negs	r4, r4
    7a70:	46a4      	mov	ip, r4
    7a72:	042b      	lsls	r3, r5, #16
    7a74:	043c      	lsls	r4, r7, #16
    7a76:	4699      	mov	r9, r3
    7a78:	0c24      	lsrs	r4, r4, #16
    7a7a:	444c      	add	r4, r9
    7a7c:	46a0      	mov	r8, r4
    7a7e:	44d8      	add	r8, fp
    7a80:	1880      	adds	r0, r0, r2
    7a82:	46c2      	mov	sl, r8
    7a84:	44e2      	add	sl, ip
    7a86:	4290      	cmp	r0, r2
    7a88:	4192      	sbcs	r2, r2
    7a8a:	4657      	mov	r7, sl
    7a8c:	4252      	negs	r2, r2
    7a8e:	4691      	mov	r9, r2
    7a90:	19f2      	adds	r2, r6, r7
    7a92:	45e2      	cmp	sl, ip
    7a94:	41bf      	sbcs	r7, r7
    7a96:	427f      	negs	r7, r7
    7a98:	464b      	mov	r3, r9
    7a9a:	46bc      	mov	ip, r7
    7a9c:	45d8      	cmp	r8, fp
    7a9e:	41bf      	sbcs	r7, r7
    7aa0:	18d4      	adds	r4, r2, r3
    7aa2:	427f      	negs	r7, r7
    7aa4:	4663      	mov	r3, ip
    7aa6:	431f      	orrs	r7, r3
    7aa8:	0c2d      	lsrs	r5, r5, #16
    7aaa:	197f      	adds	r7, r7, r5
    7aac:	42b2      	cmp	r2, r6
    7aae:	4192      	sbcs	r2, r2
    7ab0:	454c      	cmp	r4, r9
    7ab2:	41ad      	sbcs	r5, r5
    7ab4:	4252      	negs	r2, r2
    7ab6:	426d      	negs	r5, r5
    7ab8:	4315      	orrs	r5, r2
    7aba:	9e01      	ldr	r6, [sp, #4]
    7abc:	197d      	adds	r5, r7, r5
    7abe:	19ab      	adds	r3, r5, r6
    7ac0:	0de2      	lsrs	r2, r4, #23
    7ac2:	025b      	lsls	r3, r3, #9
    7ac4:	9f05      	ldr	r7, [sp, #20]
    7ac6:	4313      	orrs	r3, r2
    7ac8:	0242      	lsls	r2, r0, #9
    7aca:	433a      	orrs	r2, r7
    7acc:	469a      	mov	sl, r3
    7ace:	1e53      	subs	r3, r2, #1
    7ad0:	419a      	sbcs	r2, r3
    7ad2:	0dc3      	lsrs	r3, r0, #23
    7ad4:	1c10      	adds	r0, r2, #0
    7ad6:	4318      	orrs	r0, r3
    7ad8:	0264      	lsls	r4, r4, #9
    7ada:	4320      	orrs	r0, r4
    7adc:	4680      	mov	r8, r0
    7ade:	4650      	mov	r0, sl
    7ae0:	01c0      	lsls	r0, r0, #7
    7ae2:	d50d      	bpl.n	7b00 <__aeabi_dmul+0x370>
    7ae4:	4645      	mov	r5, r8
    7ae6:	2201      	movs	r2, #1
    7ae8:	4656      	mov	r6, sl
    7aea:	9c04      	ldr	r4, [sp, #16]
    7aec:	086b      	lsrs	r3, r5, #1
    7aee:	402a      	ands	r2, r5
    7af0:	431a      	orrs	r2, r3
    7af2:	07f3      	lsls	r3, r6, #31
    7af4:	3401      	adds	r4, #1
    7af6:	431a      	orrs	r2, r3
    7af8:	0876      	lsrs	r6, r6, #1
    7afa:	9404      	str	r4, [sp, #16]
    7afc:	4690      	mov	r8, r2
    7afe:	46b2      	mov	sl, r6
    7b00:	9e04      	ldr	r6, [sp, #16]
    7b02:	4f63      	ldr	r7, [pc, #396]	; (7c90 <__aeabi_dmul+0x500>)
    7b04:	19f3      	adds	r3, r6, r7
    7b06:	2b00      	cmp	r3, #0
    7b08:	dd61      	ble.n	7bce <__aeabi_dmul+0x43e>
    7b0a:	4640      	mov	r0, r8
    7b0c:	0740      	lsls	r0, r0, #29
    7b0e:	d00b      	beq.n	7b28 <__aeabi_dmul+0x398>
    7b10:	220f      	movs	r2, #15
    7b12:	4644      	mov	r4, r8
    7b14:	4022      	ands	r2, r4
    7b16:	2a04      	cmp	r2, #4
    7b18:	d006      	beq.n	7b28 <__aeabi_dmul+0x398>
    7b1a:	4642      	mov	r2, r8
    7b1c:	3204      	adds	r2, #4
    7b1e:	4542      	cmp	r2, r8
    7b20:	4180      	sbcs	r0, r0
    7b22:	4240      	negs	r0, r0
    7b24:	4482      	add	sl, r0
    7b26:	4690      	mov	r8, r2
    7b28:	4655      	mov	r5, sl
    7b2a:	01ed      	lsls	r5, r5, #7
    7b2c:	d507      	bpl.n	7b3e <__aeabi_dmul+0x3ae>
    7b2e:	4b59      	ldr	r3, [pc, #356]	; (7c94 <__aeabi_dmul+0x504>)
    7b30:	4656      	mov	r6, sl
    7b32:	9f04      	ldr	r7, [sp, #16]
    7b34:	2080      	movs	r0, #128	; 0x80
    7b36:	401e      	ands	r6, r3
    7b38:	00c0      	lsls	r0, r0, #3
    7b3a:	46b2      	mov	sl, r6
    7b3c:	183b      	adds	r3, r7, r0
    7b3e:	4a56      	ldr	r2, [pc, #344]	; (7c98 <__aeabi_dmul+0x508>)
    7b40:	4293      	cmp	r3, r2
    7b42:	dd00      	ble.n	7b46 <__aeabi_dmul+0x3b6>
    7b44:	e6ea      	b.n	791c <__aeabi_dmul+0x18c>
    7b46:	4644      	mov	r4, r8
    7b48:	4655      	mov	r5, sl
    7b4a:	08e2      	lsrs	r2, r4, #3
    7b4c:	0768      	lsls	r0, r5, #29
    7b4e:	4310      	orrs	r0, r2
    7b50:	2201      	movs	r2, #1
    7b52:	026c      	lsls	r4, r5, #9
    7b54:	055b      	lsls	r3, r3, #21
    7b56:	400a      	ands	r2, r1
    7b58:	4680      	mov	r8, r0
    7b5a:	0b24      	lsrs	r4, r4, #12
    7b5c:	0d5b      	lsrs	r3, r3, #21
    7b5e:	4691      	mov	r9, r2
    7b60:	e67b      	b.n	785a <__aeabi_dmul+0xca>
    7b62:	46da      	mov	sl, fp
    7b64:	4690      	mov	r8, r2
    7b66:	1c1d      	adds	r5, r3, #0
    7b68:	e669      	b.n	783e <__aeabi_dmul+0xae>
    7b6a:	2480      	movs	r4, #128	; 0x80
    7b6c:	0324      	lsls	r4, r4, #12
    7b6e:	4657      	mov	r7, sl
    7b70:	4227      	tst	r7, r4
    7b72:	d11c      	bne.n	7bae <__aeabi_dmul+0x41e>
    7b74:	433c      	orrs	r4, r7
    7b76:	0324      	lsls	r4, r4, #12
    7b78:	0b24      	lsrs	r4, r4, #12
    7b7a:	4b48      	ldr	r3, [pc, #288]	; (7c9c <__aeabi_dmul+0x50c>)
    7b7c:	e66d      	b.n	785a <__aeabi_dmul+0xca>
    7b7e:	1c03      	adds	r3, r0, #0
    7b80:	3b28      	subs	r3, #40	; 0x28
    7b82:	1c31      	adds	r1, r6, #0
    7b84:	4099      	lsls	r1, r3
    7b86:	468b      	mov	fp, r1
    7b88:	2200      	movs	r2, #0
    7b8a:	e6c3      	b.n	7914 <__aeabi_dmul+0x184>
    7b8c:	1c30      	adds	r0, r6, #0
    7b8e:	f000 fcbb 	bl	8508 <__clzsi2>
    7b92:	3020      	adds	r0, #32
    7b94:	e6ad      	b.n	78f2 <__aeabi_dmul+0x162>
    7b96:	3b28      	subs	r3, #40	; 0x28
    7b98:	1c21      	adds	r1, r4, #0
    7b9a:	4099      	lsls	r1, r3
    7b9c:	2200      	movs	r2, #0
    7b9e:	468a      	mov	sl, r1
    7ba0:	4690      	mov	r8, r2
    7ba2:	e68e      	b.n	78c2 <__aeabi_dmul+0x132>
    7ba4:	1c20      	adds	r0, r4, #0
    7ba6:	f000 fcaf 	bl	8508 <__clzsi2>
    7baa:	3020      	adds	r0, #32
    7bac:	e678      	b.n	78a0 <__aeabi_dmul+0x110>
    7bae:	4658      	mov	r0, fp
    7bb0:	4220      	tst	r0, r4
    7bb2:	d107      	bne.n	7bc4 <__aeabi_dmul+0x434>
    7bb4:	4304      	orrs	r4, r0
    7bb6:	9903      	ldr	r1, [sp, #12]
    7bb8:	0324      	lsls	r4, r4, #12
    7bba:	0b24      	lsrs	r4, r4, #12
    7bbc:	4689      	mov	r9, r1
    7bbe:	4690      	mov	r8, r2
    7bc0:	4b36      	ldr	r3, [pc, #216]	; (7c9c <__aeabi_dmul+0x50c>)
    7bc2:	e64a      	b.n	785a <__aeabi_dmul+0xca>
    7bc4:	433c      	orrs	r4, r7
    7bc6:	0324      	lsls	r4, r4, #12
    7bc8:	0b24      	lsrs	r4, r4, #12
    7bca:	4b34      	ldr	r3, [pc, #208]	; (7c9c <__aeabi_dmul+0x50c>)
    7bcc:	e645      	b.n	785a <__aeabi_dmul+0xca>
    7bce:	4b34      	ldr	r3, [pc, #208]	; (7ca0 <__aeabi_dmul+0x510>)
    7bd0:	9e04      	ldr	r6, [sp, #16]
    7bd2:	1b9b      	subs	r3, r3, r6
    7bd4:	2b38      	cmp	r3, #56	; 0x38
    7bd6:	dd06      	ble.n	7be6 <__aeabi_dmul+0x456>
    7bd8:	2301      	movs	r3, #1
    7bda:	400b      	ands	r3, r1
    7bdc:	2400      	movs	r4, #0
    7bde:	4699      	mov	r9, r3
    7be0:	46a0      	mov	r8, r4
    7be2:	2300      	movs	r3, #0
    7be4:	e639      	b.n	785a <__aeabi_dmul+0xca>
    7be6:	2b1f      	cmp	r3, #31
    7be8:	dc25      	bgt.n	7c36 <__aeabi_dmul+0x4a6>
    7bea:	9c04      	ldr	r4, [sp, #16]
    7bec:	4d2d      	ldr	r5, [pc, #180]	; (7ca4 <__aeabi_dmul+0x514>)
    7bee:	4646      	mov	r6, r8
    7bf0:	1960      	adds	r0, r4, r5
    7bf2:	4652      	mov	r2, sl
    7bf4:	4644      	mov	r4, r8
    7bf6:	4086      	lsls	r6, r0
    7bf8:	40dc      	lsrs	r4, r3
    7bfa:	4082      	lsls	r2, r0
    7bfc:	4657      	mov	r7, sl
    7bfe:	1c30      	adds	r0, r6, #0
    7c00:	4322      	orrs	r2, r4
    7c02:	40df      	lsrs	r7, r3
    7c04:	1e44      	subs	r4, r0, #1
    7c06:	41a0      	sbcs	r0, r4
    7c08:	4302      	orrs	r2, r0
    7c0a:	1c3b      	adds	r3, r7, #0
    7c0c:	0754      	lsls	r4, r2, #29
    7c0e:	d009      	beq.n	7c24 <__aeabi_dmul+0x494>
    7c10:	200f      	movs	r0, #15
    7c12:	4010      	ands	r0, r2
    7c14:	2804      	cmp	r0, #4
    7c16:	d005      	beq.n	7c24 <__aeabi_dmul+0x494>
    7c18:	1d10      	adds	r0, r2, #4
    7c1a:	4290      	cmp	r0, r2
    7c1c:	4192      	sbcs	r2, r2
    7c1e:	4252      	negs	r2, r2
    7c20:	189b      	adds	r3, r3, r2
    7c22:	1c02      	adds	r2, r0, #0
    7c24:	021d      	lsls	r5, r3, #8
    7c26:	d51a      	bpl.n	7c5e <__aeabi_dmul+0x4ce>
    7c28:	2301      	movs	r3, #1
    7c2a:	400b      	ands	r3, r1
    7c2c:	2400      	movs	r4, #0
    7c2e:	4699      	mov	r9, r3
    7c30:	46a0      	mov	r8, r4
    7c32:	2301      	movs	r3, #1
    7c34:	e611      	b.n	785a <__aeabi_dmul+0xca>
    7c36:	481c      	ldr	r0, [pc, #112]	; (7ca8 <__aeabi_dmul+0x518>)
    7c38:	9c04      	ldr	r4, [sp, #16]
    7c3a:	4655      	mov	r5, sl
    7c3c:	1b00      	subs	r0, r0, r4
    7c3e:	40c5      	lsrs	r5, r0
    7c40:	1c28      	adds	r0, r5, #0
    7c42:	2b20      	cmp	r3, #32
    7c44:	d016      	beq.n	7c74 <__aeabi_dmul+0x4e4>
    7c46:	4e19      	ldr	r6, [pc, #100]	; (7cac <__aeabi_dmul+0x51c>)
    7c48:	4657      	mov	r7, sl
    7c4a:	19a2      	adds	r2, r4, r6
    7c4c:	4097      	lsls	r7, r2
    7c4e:	1c3a      	adds	r2, r7, #0
    7c50:	4643      	mov	r3, r8
    7c52:	431a      	orrs	r2, r3
    7c54:	1e53      	subs	r3, r2, #1
    7c56:	419a      	sbcs	r2, r3
    7c58:	4302      	orrs	r2, r0
    7c5a:	2300      	movs	r3, #0
    7c5c:	e7d6      	b.n	7c0c <__aeabi_dmul+0x47c>
    7c5e:	0758      	lsls	r0, r3, #29
    7c60:	025b      	lsls	r3, r3, #9
    7c62:	08d2      	lsrs	r2, r2, #3
    7c64:	0b1c      	lsrs	r4, r3, #12
    7c66:	2301      	movs	r3, #1
    7c68:	400b      	ands	r3, r1
    7c6a:	4310      	orrs	r0, r2
    7c6c:	4699      	mov	r9, r3
    7c6e:	4680      	mov	r8, r0
    7c70:	2300      	movs	r3, #0
    7c72:	e5f2      	b.n	785a <__aeabi_dmul+0xca>
    7c74:	2200      	movs	r2, #0
    7c76:	e7eb      	b.n	7c50 <__aeabi_dmul+0x4c0>
    7c78:	2480      	movs	r4, #128	; 0x80
    7c7a:	0324      	lsls	r4, r4, #12
    7c7c:	4650      	mov	r0, sl
    7c7e:	2301      	movs	r3, #1
    7c80:	4304      	orrs	r4, r0
    7c82:	4019      	ands	r1, r3
    7c84:	0324      	lsls	r4, r4, #12
    7c86:	0b24      	lsrs	r4, r4, #12
    7c88:	4689      	mov	r9, r1
    7c8a:	4b04      	ldr	r3, [pc, #16]	; (7c9c <__aeabi_dmul+0x50c>)
    7c8c:	e5e5      	b.n	785a <__aeabi_dmul+0xca>
    7c8e:	46c0      	nop			; (mov r8, r8)
    7c90:	000003ff 	.word	0x000003ff
    7c94:	feffffff 	.word	0xfeffffff
    7c98:	000007fe 	.word	0x000007fe
    7c9c:	000007ff 	.word	0x000007ff
    7ca0:	fffffc02 	.word	0xfffffc02
    7ca4:	0000041e 	.word	0x0000041e
    7ca8:	fffffbe2 	.word	0xfffffbe2
    7cac:	0000043e 	.word	0x0000043e

00007cb0 <__aeabi_dsub>:
    7cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7cb2:	465f      	mov	r7, fp
    7cb4:	4656      	mov	r6, sl
    7cb6:	4644      	mov	r4, r8
    7cb8:	464d      	mov	r5, r9
    7cba:	b4f0      	push	{r4, r5, r6, r7}
    7cbc:	030c      	lsls	r4, r1, #12
    7cbe:	004d      	lsls	r5, r1, #1
    7cc0:	0fcf      	lsrs	r7, r1, #31
    7cc2:	0a61      	lsrs	r1, r4, #9
    7cc4:	0f44      	lsrs	r4, r0, #29
    7cc6:	4321      	orrs	r1, r4
    7cc8:	00c4      	lsls	r4, r0, #3
    7cca:	0318      	lsls	r0, r3, #12
    7ccc:	0fde      	lsrs	r6, r3, #31
    7cce:	4680      	mov	r8, r0
    7cd0:	46b4      	mov	ip, r6
    7cd2:	4646      	mov	r6, r8
    7cd4:	0058      	lsls	r0, r3, #1
    7cd6:	0a76      	lsrs	r6, r6, #9
    7cd8:	0f53      	lsrs	r3, r2, #29
    7cda:	4333      	orrs	r3, r6
    7cdc:	00d6      	lsls	r6, r2, #3
    7cde:	4ad1      	ldr	r2, [pc, #836]	; (8024 <__aeabi_dsub+0x374>)
    7ce0:	0d6d      	lsrs	r5, r5, #21
    7ce2:	46ba      	mov	sl, r7
    7ce4:	0d40      	lsrs	r0, r0, #21
    7ce6:	46b3      	mov	fp, r6
    7ce8:	4290      	cmp	r0, r2
    7cea:	d100      	bne.n	7cee <__aeabi_dsub+0x3e>
    7cec:	e0f5      	b.n	7eda <__aeabi_dsub+0x22a>
    7cee:	4662      	mov	r2, ip
    7cf0:	2601      	movs	r6, #1
    7cf2:	4072      	eors	r2, r6
    7cf4:	4694      	mov	ip, r2
    7cf6:	4567      	cmp	r7, ip
    7cf8:	d100      	bne.n	7cfc <__aeabi_dsub+0x4c>
    7cfa:	e0ab      	b.n	7e54 <__aeabi_dsub+0x1a4>
    7cfc:	1a2f      	subs	r7, r5, r0
    7cfe:	2f00      	cmp	r7, #0
    7d00:	dc00      	bgt.n	7d04 <__aeabi_dsub+0x54>
    7d02:	e111      	b.n	7f28 <__aeabi_dsub+0x278>
    7d04:	2800      	cmp	r0, #0
    7d06:	d13e      	bne.n	7d86 <__aeabi_dsub+0xd6>
    7d08:	4658      	mov	r0, fp
    7d0a:	4318      	orrs	r0, r3
    7d0c:	d000      	beq.n	7d10 <__aeabi_dsub+0x60>
    7d0e:	e0f1      	b.n	7ef4 <__aeabi_dsub+0x244>
    7d10:	0760      	lsls	r0, r4, #29
    7d12:	d100      	bne.n	7d16 <__aeabi_dsub+0x66>
    7d14:	e097      	b.n	7e46 <__aeabi_dsub+0x196>
    7d16:	230f      	movs	r3, #15
    7d18:	4023      	ands	r3, r4
    7d1a:	2b04      	cmp	r3, #4
    7d1c:	d100      	bne.n	7d20 <__aeabi_dsub+0x70>
    7d1e:	e122      	b.n	7f66 <__aeabi_dsub+0x2b6>
    7d20:	1d22      	adds	r2, r4, #4
    7d22:	42a2      	cmp	r2, r4
    7d24:	41a4      	sbcs	r4, r4
    7d26:	4264      	negs	r4, r4
    7d28:	2380      	movs	r3, #128	; 0x80
    7d2a:	1909      	adds	r1, r1, r4
    7d2c:	041b      	lsls	r3, r3, #16
    7d2e:	2701      	movs	r7, #1
    7d30:	4650      	mov	r0, sl
    7d32:	400b      	ands	r3, r1
    7d34:	4007      	ands	r7, r0
    7d36:	1c14      	adds	r4, r2, #0
    7d38:	2b00      	cmp	r3, #0
    7d3a:	d100      	bne.n	7d3e <__aeabi_dsub+0x8e>
    7d3c:	e079      	b.n	7e32 <__aeabi_dsub+0x182>
    7d3e:	4bb9      	ldr	r3, [pc, #740]	; (8024 <__aeabi_dsub+0x374>)
    7d40:	3501      	adds	r5, #1
    7d42:	429d      	cmp	r5, r3
    7d44:	d100      	bne.n	7d48 <__aeabi_dsub+0x98>
    7d46:	e10b      	b.n	7f60 <__aeabi_dsub+0x2b0>
    7d48:	4bb7      	ldr	r3, [pc, #732]	; (8028 <__aeabi_dsub+0x378>)
    7d4a:	08e4      	lsrs	r4, r4, #3
    7d4c:	4019      	ands	r1, r3
    7d4e:	0748      	lsls	r0, r1, #29
    7d50:	0249      	lsls	r1, r1, #9
    7d52:	4304      	orrs	r4, r0
    7d54:	0b0b      	lsrs	r3, r1, #12
    7d56:	2000      	movs	r0, #0
    7d58:	2100      	movs	r1, #0
    7d5a:	031b      	lsls	r3, r3, #12
    7d5c:	0b1a      	lsrs	r2, r3, #12
    7d5e:	0d0b      	lsrs	r3, r1, #20
    7d60:	056d      	lsls	r5, r5, #21
    7d62:	051b      	lsls	r3, r3, #20
    7d64:	4313      	orrs	r3, r2
    7d66:	086a      	lsrs	r2, r5, #1
    7d68:	4db0      	ldr	r5, [pc, #704]	; (802c <__aeabi_dsub+0x37c>)
    7d6a:	07ff      	lsls	r7, r7, #31
    7d6c:	401d      	ands	r5, r3
    7d6e:	4315      	orrs	r5, r2
    7d70:	006d      	lsls	r5, r5, #1
    7d72:	086d      	lsrs	r5, r5, #1
    7d74:	1c29      	adds	r1, r5, #0
    7d76:	4339      	orrs	r1, r7
    7d78:	1c20      	adds	r0, r4, #0
    7d7a:	bc3c      	pop	{r2, r3, r4, r5}
    7d7c:	4690      	mov	r8, r2
    7d7e:	4699      	mov	r9, r3
    7d80:	46a2      	mov	sl, r4
    7d82:	46ab      	mov	fp, r5
    7d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7d86:	48a7      	ldr	r0, [pc, #668]	; (8024 <__aeabi_dsub+0x374>)
    7d88:	4285      	cmp	r5, r0
    7d8a:	d0c1      	beq.n	7d10 <__aeabi_dsub+0x60>
    7d8c:	2080      	movs	r0, #128	; 0x80
    7d8e:	0400      	lsls	r0, r0, #16
    7d90:	4303      	orrs	r3, r0
    7d92:	2f38      	cmp	r7, #56	; 0x38
    7d94:	dd00      	ble.n	7d98 <__aeabi_dsub+0xe8>
    7d96:	e0fd      	b.n	7f94 <__aeabi_dsub+0x2e4>
    7d98:	2f1f      	cmp	r7, #31
    7d9a:	dd00      	ble.n	7d9e <__aeabi_dsub+0xee>
    7d9c:	e131      	b.n	8002 <__aeabi_dsub+0x352>
    7d9e:	2020      	movs	r0, #32
    7da0:	1bc0      	subs	r0, r0, r7
    7da2:	1c1a      	adds	r2, r3, #0
    7da4:	465e      	mov	r6, fp
    7da6:	4082      	lsls	r2, r0
    7da8:	40fe      	lsrs	r6, r7
    7daa:	4332      	orrs	r2, r6
    7dac:	4694      	mov	ip, r2
    7dae:	465a      	mov	r2, fp
    7db0:	4082      	lsls	r2, r0
    7db2:	1c10      	adds	r0, r2, #0
    7db4:	1e42      	subs	r2, r0, #1
    7db6:	4190      	sbcs	r0, r2
    7db8:	40fb      	lsrs	r3, r7
    7dba:	4662      	mov	r2, ip
    7dbc:	4302      	orrs	r2, r0
    7dbe:	1c1f      	adds	r7, r3, #0
    7dc0:	1aa2      	subs	r2, r4, r2
    7dc2:	4294      	cmp	r4, r2
    7dc4:	41a4      	sbcs	r4, r4
    7dc6:	4264      	negs	r4, r4
    7dc8:	1bc9      	subs	r1, r1, r7
    7dca:	1b09      	subs	r1, r1, r4
    7dcc:	1c14      	adds	r4, r2, #0
    7dce:	020a      	lsls	r2, r1, #8
    7dd0:	d59e      	bpl.n	7d10 <__aeabi_dsub+0x60>
    7dd2:	0249      	lsls	r1, r1, #9
    7dd4:	0a4f      	lsrs	r7, r1, #9
    7dd6:	2f00      	cmp	r7, #0
    7dd8:	d100      	bne.n	7ddc <__aeabi_dsub+0x12c>
    7dda:	e0d6      	b.n	7f8a <__aeabi_dsub+0x2da>
    7ddc:	1c38      	adds	r0, r7, #0
    7dde:	f000 fb93 	bl	8508 <__clzsi2>
    7de2:	1c02      	adds	r2, r0, #0
    7de4:	3a08      	subs	r2, #8
    7de6:	2a1f      	cmp	r2, #31
    7de8:	dd00      	ble.n	7dec <__aeabi_dsub+0x13c>
    7dea:	e0c3      	b.n	7f74 <__aeabi_dsub+0x2c4>
    7dec:	2128      	movs	r1, #40	; 0x28
    7dee:	1c23      	adds	r3, r4, #0
    7df0:	1a09      	subs	r1, r1, r0
    7df2:	4097      	lsls	r7, r2
    7df4:	40cb      	lsrs	r3, r1
    7df6:	431f      	orrs	r7, r3
    7df8:	4094      	lsls	r4, r2
    7dfa:	4295      	cmp	r5, r2
    7dfc:	dd00      	ble.n	7e00 <__aeabi_dsub+0x150>
    7dfe:	e0c0      	b.n	7f82 <__aeabi_dsub+0x2d2>
    7e00:	1b55      	subs	r5, r2, r5
    7e02:	1c69      	adds	r1, r5, #1
    7e04:	291f      	cmp	r1, #31
    7e06:	dd00      	ble.n	7e0a <__aeabi_dsub+0x15a>
    7e08:	e0ea      	b.n	7fe0 <__aeabi_dsub+0x330>
    7e0a:	221f      	movs	r2, #31
    7e0c:	1b55      	subs	r5, r2, r5
    7e0e:	1c3b      	adds	r3, r7, #0
    7e10:	1c22      	adds	r2, r4, #0
    7e12:	40ab      	lsls	r3, r5
    7e14:	40ca      	lsrs	r2, r1
    7e16:	40ac      	lsls	r4, r5
    7e18:	1e65      	subs	r5, r4, #1
    7e1a:	41ac      	sbcs	r4, r5
    7e1c:	4313      	orrs	r3, r2
    7e1e:	40cf      	lsrs	r7, r1
    7e20:	431c      	orrs	r4, r3
    7e22:	1c39      	adds	r1, r7, #0
    7e24:	2500      	movs	r5, #0
    7e26:	e773      	b.n	7d10 <__aeabi_dsub+0x60>
    7e28:	2180      	movs	r1, #128	; 0x80
    7e2a:	4d7e      	ldr	r5, [pc, #504]	; (8024 <__aeabi_dsub+0x374>)
    7e2c:	2700      	movs	r7, #0
    7e2e:	03c9      	lsls	r1, r1, #15
    7e30:	2400      	movs	r4, #0
    7e32:	4b7c      	ldr	r3, [pc, #496]	; (8024 <__aeabi_dsub+0x374>)
    7e34:	0748      	lsls	r0, r1, #29
    7e36:	08e4      	lsrs	r4, r4, #3
    7e38:	4304      	orrs	r4, r0
    7e3a:	08c9      	lsrs	r1, r1, #3
    7e3c:	429d      	cmp	r5, r3
    7e3e:	d050      	beq.n	7ee2 <__aeabi_dsub+0x232>
    7e40:	0309      	lsls	r1, r1, #12
    7e42:	0b0b      	lsrs	r3, r1, #12
    7e44:	e787      	b.n	7d56 <__aeabi_dsub+0xa6>
    7e46:	2380      	movs	r3, #128	; 0x80
    7e48:	041b      	lsls	r3, r3, #16
    7e4a:	2701      	movs	r7, #1
    7e4c:	4652      	mov	r2, sl
    7e4e:	400b      	ands	r3, r1
    7e50:	4017      	ands	r7, r2
    7e52:	e771      	b.n	7d38 <__aeabi_dsub+0x88>
    7e54:	1a2a      	subs	r2, r5, r0
    7e56:	4694      	mov	ip, r2
    7e58:	2a00      	cmp	r2, #0
    7e5a:	dc00      	bgt.n	7e5e <__aeabi_dsub+0x1ae>
    7e5c:	e0a1      	b.n	7fa2 <__aeabi_dsub+0x2f2>
    7e5e:	2800      	cmp	r0, #0
    7e60:	d054      	beq.n	7f0c <__aeabi_dsub+0x25c>
    7e62:	4870      	ldr	r0, [pc, #448]	; (8024 <__aeabi_dsub+0x374>)
    7e64:	4285      	cmp	r5, r0
    7e66:	d100      	bne.n	7e6a <__aeabi_dsub+0x1ba>
    7e68:	e752      	b.n	7d10 <__aeabi_dsub+0x60>
    7e6a:	2080      	movs	r0, #128	; 0x80
    7e6c:	0400      	lsls	r0, r0, #16
    7e6e:	4303      	orrs	r3, r0
    7e70:	4660      	mov	r0, ip
    7e72:	2838      	cmp	r0, #56	; 0x38
    7e74:	dd00      	ble.n	7e78 <__aeabi_dsub+0x1c8>
    7e76:	e10e      	b.n	8096 <__aeabi_dsub+0x3e6>
    7e78:	281f      	cmp	r0, #31
    7e7a:	dd00      	ble.n	7e7e <__aeabi_dsub+0x1ce>
    7e7c:	e157      	b.n	812e <__aeabi_dsub+0x47e>
    7e7e:	4662      	mov	r2, ip
    7e80:	2020      	movs	r0, #32
    7e82:	1a80      	subs	r0, r0, r2
    7e84:	1c1e      	adds	r6, r3, #0
    7e86:	4086      	lsls	r6, r0
    7e88:	46b1      	mov	r9, r6
    7e8a:	465e      	mov	r6, fp
    7e8c:	40d6      	lsrs	r6, r2
    7e8e:	464a      	mov	r2, r9
    7e90:	4332      	orrs	r2, r6
    7e92:	465e      	mov	r6, fp
    7e94:	4086      	lsls	r6, r0
    7e96:	4690      	mov	r8, r2
    7e98:	1c30      	adds	r0, r6, #0
    7e9a:	1e42      	subs	r2, r0, #1
    7e9c:	4190      	sbcs	r0, r2
    7e9e:	4642      	mov	r2, r8
    7ea0:	4302      	orrs	r2, r0
    7ea2:	4660      	mov	r0, ip
    7ea4:	40c3      	lsrs	r3, r0
    7ea6:	1912      	adds	r2, r2, r4
    7ea8:	42a2      	cmp	r2, r4
    7eaa:	41a4      	sbcs	r4, r4
    7eac:	4264      	negs	r4, r4
    7eae:	1859      	adds	r1, r3, r1
    7eb0:	1909      	adds	r1, r1, r4
    7eb2:	1c14      	adds	r4, r2, #0
    7eb4:	0208      	lsls	r0, r1, #8
    7eb6:	d400      	bmi.n	7eba <__aeabi_dsub+0x20a>
    7eb8:	e72a      	b.n	7d10 <__aeabi_dsub+0x60>
    7eba:	4b5a      	ldr	r3, [pc, #360]	; (8024 <__aeabi_dsub+0x374>)
    7ebc:	3501      	adds	r5, #1
    7ebe:	429d      	cmp	r5, r3
    7ec0:	d100      	bne.n	7ec4 <__aeabi_dsub+0x214>
    7ec2:	e131      	b.n	8128 <__aeabi_dsub+0x478>
    7ec4:	4b58      	ldr	r3, [pc, #352]	; (8028 <__aeabi_dsub+0x378>)
    7ec6:	0860      	lsrs	r0, r4, #1
    7ec8:	4019      	ands	r1, r3
    7eca:	2301      	movs	r3, #1
    7ecc:	4023      	ands	r3, r4
    7ece:	1c1c      	adds	r4, r3, #0
    7ed0:	4304      	orrs	r4, r0
    7ed2:	07cb      	lsls	r3, r1, #31
    7ed4:	431c      	orrs	r4, r3
    7ed6:	0849      	lsrs	r1, r1, #1
    7ed8:	e71a      	b.n	7d10 <__aeabi_dsub+0x60>
    7eda:	431e      	orrs	r6, r3
    7edc:	d000      	beq.n	7ee0 <__aeabi_dsub+0x230>
    7ede:	e70a      	b.n	7cf6 <__aeabi_dsub+0x46>
    7ee0:	e705      	b.n	7cee <__aeabi_dsub+0x3e>
    7ee2:	1c23      	adds	r3, r4, #0
    7ee4:	430b      	orrs	r3, r1
    7ee6:	d03b      	beq.n	7f60 <__aeabi_dsub+0x2b0>
    7ee8:	2380      	movs	r3, #128	; 0x80
    7eea:	031b      	lsls	r3, r3, #12
    7eec:	430b      	orrs	r3, r1
    7eee:	031b      	lsls	r3, r3, #12
    7ef0:	0b1b      	lsrs	r3, r3, #12
    7ef2:	e730      	b.n	7d56 <__aeabi_dsub+0xa6>
    7ef4:	3f01      	subs	r7, #1
    7ef6:	2f00      	cmp	r7, #0
    7ef8:	d16d      	bne.n	7fd6 <__aeabi_dsub+0x326>
    7efa:	465e      	mov	r6, fp
    7efc:	1ba2      	subs	r2, r4, r6
    7efe:	4294      	cmp	r4, r2
    7f00:	41a4      	sbcs	r4, r4
    7f02:	4264      	negs	r4, r4
    7f04:	1ac9      	subs	r1, r1, r3
    7f06:	1b09      	subs	r1, r1, r4
    7f08:	1c14      	adds	r4, r2, #0
    7f0a:	e760      	b.n	7dce <__aeabi_dsub+0x11e>
    7f0c:	4658      	mov	r0, fp
    7f0e:	4318      	orrs	r0, r3
    7f10:	d100      	bne.n	7f14 <__aeabi_dsub+0x264>
    7f12:	e6fd      	b.n	7d10 <__aeabi_dsub+0x60>
    7f14:	2601      	movs	r6, #1
    7f16:	4276      	negs	r6, r6
    7f18:	44b4      	add	ip, r6
    7f1a:	4660      	mov	r0, ip
    7f1c:	2800      	cmp	r0, #0
    7f1e:	d000      	beq.n	7f22 <__aeabi_dsub+0x272>
    7f20:	e0d0      	b.n	80c4 <__aeabi_dsub+0x414>
    7f22:	465e      	mov	r6, fp
    7f24:	1932      	adds	r2, r6, r4
    7f26:	e7bf      	b.n	7ea8 <__aeabi_dsub+0x1f8>
    7f28:	2f00      	cmp	r7, #0
    7f2a:	d000      	beq.n	7f2e <__aeabi_dsub+0x27e>
    7f2c:	e080      	b.n	8030 <__aeabi_dsub+0x380>
    7f2e:	1c68      	adds	r0, r5, #1
    7f30:	0540      	lsls	r0, r0, #21
    7f32:	0d40      	lsrs	r0, r0, #21
    7f34:	2801      	cmp	r0, #1
    7f36:	dc00      	bgt.n	7f3a <__aeabi_dsub+0x28a>
    7f38:	e0e8      	b.n	810c <__aeabi_dsub+0x45c>
    7f3a:	465a      	mov	r2, fp
    7f3c:	1aa2      	subs	r2, r4, r2
    7f3e:	4294      	cmp	r4, r2
    7f40:	41bf      	sbcs	r7, r7
    7f42:	1ac8      	subs	r0, r1, r3
    7f44:	427f      	negs	r7, r7
    7f46:	1bc7      	subs	r7, r0, r7
    7f48:	023e      	lsls	r6, r7, #8
    7f4a:	d400      	bmi.n	7f4e <__aeabi_dsub+0x29e>
    7f4c:	e098      	b.n	8080 <__aeabi_dsub+0x3d0>
    7f4e:	4658      	mov	r0, fp
    7f50:	1b04      	subs	r4, r0, r4
    7f52:	45a3      	cmp	fp, r4
    7f54:	4192      	sbcs	r2, r2
    7f56:	1a59      	subs	r1, r3, r1
    7f58:	4252      	negs	r2, r2
    7f5a:	1a8f      	subs	r7, r1, r2
    7f5c:	46e2      	mov	sl, ip
    7f5e:	e73a      	b.n	7dd6 <__aeabi_dsub+0x126>
    7f60:	2300      	movs	r3, #0
    7f62:	2400      	movs	r4, #0
    7f64:	e6f7      	b.n	7d56 <__aeabi_dsub+0xa6>
    7f66:	2380      	movs	r3, #128	; 0x80
    7f68:	041b      	lsls	r3, r3, #16
    7f6a:	2701      	movs	r7, #1
    7f6c:	4656      	mov	r6, sl
    7f6e:	400b      	ands	r3, r1
    7f70:	4037      	ands	r7, r6
    7f72:	e6e1      	b.n	7d38 <__aeabi_dsub+0x88>
    7f74:	1c27      	adds	r7, r4, #0
    7f76:	3828      	subs	r0, #40	; 0x28
    7f78:	4087      	lsls	r7, r0
    7f7a:	2400      	movs	r4, #0
    7f7c:	4295      	cmp	r5, r2
    7f7e:	dc00      	bgt.n	7f82 <__aeabi_dsub+0x2d2>
    7f80:	e73e      	b.n	7e00 <__aeabi_dsub+0x150>
    7f82:	4929      	ldr	r1, [pc, #164]	; (8028 <__aeabi_dsub+0x378>)
    7f84:	1aad      	subs	r5, r5, r2
    7f86:	4039      	ands	r1, r7
    7f88:	e6c2      	b.n	7d10 <__aeabi_dsub+0x60>
    7f8a:	1c20      	adds	r0, r4, #0
    7f8c:	f000 fabc 	bl	8508 <__clzsi2>
    7f90:	3020      	adds	r0, #32
    7f92:	e726      	b.n	7de2 <__aeabi_dsub+0x132>
    7f94:	465a      	mov	r2, fp
    7f96:	431a      	orrs	r2, r3
    7f98:	1e53      	subs	r3, r2, #1
    7f9a:	419a      	sbcs	r2, r3
    7f9c:	b2d2      	uxtb	r2, r2
    7f9e:	2700      	movs	r7, #0
    7fa0:	e70e      	b.n	7dc0 <__aeabi_dsub+0x110>
    7fa2:	2a00      	cmp	r2, #0
    7fa4:	d000      	beq.n	7fa8 <__aeabi_dsub+0x2f8>
    7fa6:	e0de      	b.n	8166 <__aeabi_dsub+0x4b6>
    7fa8:	1c68      	adds	r0, r5, #1
    7faa:	0546      	lsls	r6, r0, #21
    7fac:	0d76      	lsrs	r6, r6, #21
    7fae:	2e01      	cmp	r6, #1
    7fb0:	dc00      	bgt.n	7fb4 <__aeabi_dsub+0x304>
    7fb2:	e090      	b.n	80d6 <__aeabi_dsub+0x426>
    7fb4:	4d1b      	ldr	r5, [pc, #108]	; (8024 <__aeabi_dsub+0x374>)
    7fb6:	42a8      	cmp	r0, r5
    7fb8:	d100      	bne.n	7fbc <__aeabi_dsub+0x30c>
    7fba:	e0f5      	b.n	81a8 <__aeabi_dsub+0x4f8>
    7fbc:	465e      	mov	r6, fp
    7fbe:	1932      	adds	r2, r6, r4
    7fc0:	42a2      	cmp	r2, r4
    7fc2:	41a4      	sbcs	r4, r4
    7fc4:	4264      	negs	r4, r4
    7fc6:	1859      	adds	r1, r3, r1
    7fc8:	1909      	adds	r1, r1, r4
    7fca:	07cc      	lsls	r4, r1, #31
    7fcc:	0852      	lsrs	r2, r2, #1
    7fce:	4314      	orrs	r4, r2
    7fd0:	0849      	lsrs	r1, r1, #1
    7fd2:	1c05      	adds	r5, r0, #0
    7fd4:	e69c      	b.n	7d10 <__aeabi_dsub+0x60>
    7fd6:	4813      	ldr	r0, [pc, #76]	; (8024 <__aeabi_dsub+0x374>)
    7fd8:	4285      	cmp	r5, r0
    7fda:	d000      	beq.n	7fde <__aeabi_dsub+0x32e>
    7fdc:	e6d9      	b.n	7d92 <__aeabi_dsub+0xe2>
    7fde:	e697      	b.n	7d10 <__aeabi_dsub+0x60>
    7fe0:	1c2b      	adds	r3, r5, #0
    7fe2:	3b1f      	subs	r3, #31
    7fe4:	1c3e      	adds	r6, r7, #0
    7fe6:	40de      	lsrs	r6, r3
    7fe8:	1c33      	adds	r3, r6, #0
    7fea:	2920      	cmp	r1, #32
    7fec:	d06f      	beq.n	80ce <__aeabi_dsub+0x41e>
    7fee:	223f      	movs	r2, #63	; 0x3f
    7ff0:	1b55      	subs	r5, r2, r5
    7ff2:	40af      	lsls	r7, r5
    7ff4:	433c      	orrs	r4, r7
    7ff6:	1e60      	subs	r0, r4, #1
    7ff8:	4184      	sbcs	r4, r0
    7ffa:	431c      	orrs	r4, r3
    7ffc:	2100      	movs	r1, #0
    7ffe:	2500      	movs	r5, #0
    8000:	e686      	b.n	7d10 <__aeabi_dsub+0x60>
    8002:	1c38      	adds	r0, r7, #0
    8004:	3820      	subs	r0, #32
    8006:	1c1e      	adds	r6, r3, #0
    8008:	40c6      	lsrs	r6, r0
    800a:	1c30      	adds	r0, r6, #0
    800c:	2f20      	cmp	r7, #32
    800e:	d060      	beq.n	80d2 <__aeabi_dsub+0x422>
    8010:	2240      	movs	r2, #64	; 0x40
    8012:	1bd7      	subs	r7, r2, r7
    8014:	40bb      	lsls	r3, r7
    8016:	465a      	mov	r2, fp
    8018:	431a      	orrs	r2, r3
    801a:	1e53      	subs	r3, r2, #1
    801c:	419a      	sbcs	r2, r3
    801e:	4302      	orrs	r2, r0
    8020:	2700      	movs	r7, #0
    8022:	e6cd      	b.n	7dc0 <__aeabi_dsub+0x110>
    8024:	000007ff 	.word	0x000007ff
    8028:	ff7fffff 	.word	0xff7fffff
    802c:	800fffff 	.word	0x800fffff
    8030:	2d00      	cmp	r5, #0
    8032:	d037      	beq.n	80a4 <__aeabi_dsub+0x3f4>
    8034:	4db6      	ldr	r5, [pc, #728]	; (8310 <__aeabi_dsub+0x660>)
    8036:	42a8      	cmp	r0, r5
    8038:	d100      	bne.n	803c <__aeabi_dsub+0x38c>
    803a:	e08f      	b.n	815c <__aeabi_dsub+0x4ac>
    803c:	2580      	movs	r5, #128	; 0x80
    803e:	042d      	lsls	r5, r5, #16
    8040:	427f      	negs	r7, r7
    8042:	4329      	orrs	r1, r5
    8044:	2f38      	cmp	r7, #56	; 0x38
    8046:	dd00      	ble.n	804a <__aeabi_dsub+0x39a>
    8048:	e0a8      	b.n	819c <__aeabi_dsub+0x4ec>
    804a:	2f1f      	cmp	r7, #31
    804c:	dd00      	ble.n	8050 <__aeabi_dsub+0x3a0>
    804e:	e124      	b.n	829a <__aeabi_dsub+0x5ea>
    8050:	2520      	movs	r5, #32
    8052:	1bed      	subs	r5, r5, r7
    8054:	1c0e      	adds	r6, r1, #0
    8056:	40ae      	lsls	r6, r5
    8058:	46b0      	mov	r8, r6
    805a:	1c26      	adds	r6, r4, #0
    805c:	40fe      	lsrs	r6, r7
    805e:	4642      	mov	r2, r8
    8060:	40ac      	lsls	r4, r5
    8062:	4316      	orrs	r6, r2
    8064:	1e65      	subs	r5, r4, #1
    8066:	41ac      	sbcs	r4, r5
    8068:	4334      	orrs	r4, r6
    806a:	40f9      	lsrs	r1, r7
    806c:	465a      	mov	r2, fp
    806e:	1b14      	subs	r4, r2, r4
    8070:	45a3      	cmp	fp, r4
    8072:	4192      	sbcs	r2, r2
    8074:	1a5b      	subs	r3, r3, r1
    8076:	4252      	negs	r2, r2
    8078:	1a99      	subs	r1, r3, r2
    807a:	1c05      	adds	r5, r0, #0
    807c:	46e2      	mov	sl, ip
    807e:	e6a6      	b.n	7dce <__aeabi_dsub+0x11e>
    8080:	1c13      	adds	r3, r2, #0
    8082:	433b      	orrs	r3, r7
    8084:	1c14      	adds	r4, r2, #0
    8086:	2b00      	cmp	r3, #0
    8088:	d000      	beq.n	808c <__aeabi_dsub+0x3dc>
    808a:	e6a4      	b.n	7dd6 <__aeabi_dsub+0x126>
    808c:	2700      	movs	r7, #0
    808e:	2100      	movs	r1, #0
    8090:	2500      	movs	r5, #0
    8092:	2400      	movs	r4, #0
    8094:	e6cd      	b.n	7e32 <__aeabi_dsub+0x182>
    8096:	465a      	mov	r2, fp
    8098:	431a      	orrs	r2, r3
    809a:	1e53      	subs	r3, r2, #1
    809c:	419a      	sbcs	r2, r3
    809e:	b2d2      	uxtb	r2, r2
    80a0:	2300      	movs	r3, #0
    80a2:	e700      	b.n	7ea6 <__aeabi_dsub+0x1f6>
    80a4:	1c0d      	adds	r5, r1, #0
    80a6:	4325      	orrs	r5, r4
    80a8:	d058      	beq.n	815c <__aeabi_dsub+0x4ac>
    80aa:	43ff      	mvns	r7, r7
    80ac:	2f00      	cmp	r7, #0
    80ae:	d151      	bne.n	8154 <__aeabi_dsub+0x4a4>
    80b0:	465a      	mov	r2, fp
    80b2:	1b14      	subs	r4, r2, r4
    80b4:	45a3      	cmp	fp, r4
    80b6:	4192      	sbcs	r2, r2
    80b8:	1a59      	subs	r1, r3, r1
    80ba:	4252      	negs	r2, r2
    80bc:	1a89      	subs	r1, r1, r2
    80be:	1c05      	adds	r5, r0, #0
    80c0:	46e2      	mov	sl, ip
    80c2:	e684      	b.n	7dce <__aeabi_dsub+0x11e>
    80c4:	4892      	ldr	r0, [pc, #584]	; (8310 <__aeabi_dsub+0x660>)
    80c6:	4285      	cmp	r5, r0
    80c8:	d000      	beq.n	80cc <__aeabi_dsub+0x41c>
    80ca:	e6d1      	b.n	7e70 <__aeabi_dsub+0x1c0>
    80cc:	e620      	b.n	7d10 <__aeabi_dsub+0x60>
    80ce:	2700      	movs	r7, #0
    80d0:	e790      	b.n	7ff4 <__aeabi_dsub+0x344>
    80d2:	2300      	movs	r3, #0
    80d4:	e79f      	b.n	8016 <__aeabi_dsub+0x366>
    80d6:	1c08      	adds	r0, r1, #0
    80d8:	4320      	orrs	r0, r4
    80da:	2d00      	cmp	r5, #0
    80dc:	d000      	beq.n	80e0 <__aeabi_dsub+0x430>
    80de:	e0c2      	b.n	8266 <__aeabi_dsub+0x5b6>
    80e0:	2800      	cmp	r0, #0
    80e2:	d100      	bne.n	80e6 <__aeabi_dsub+0x436>
    80e4:	e0ef      	b.n	82c6 <__aeabi_dsub+0x616>
    80e6:	4658      	mov	r0, fp
    80e8:	4318      	orrs	r0, r3
    80ea:	d100      	bne.n	80ee <__aeabi_dsub+0x43e>
    80ec:	e610      	b.n	7d10 <__aeabi_dsub+0x60>
    80ee:	4658      	mov	r0, fp
    80f0:	1902      	adds	r2, r0, r4
    80f2:	42a2      	cmp	r2, r4
    80f4:	41a4      	sbcs	r4, r4
    80f6:	4264      	negs	r4, r4
    80f8:	1859      	adds	r1, r3, r1
    80fa:	1909      	adds	r1, r1, r4
    80fc:	1c14      	adds	r4, r2, #0
    80fe:	020a      	lsls	r2, r1, #8
    8100:	d400      	bmi.n	8104 <__aeabi_dsub+0x454>
    8102:	e605      	b.n	7d10 <__aeabi_dsub+0x60>
    8104:	4b83      	ldr	r3, [pc, #524]	; (8314 <__aeabi_dsub+0x664>)
    8106:	2501      	movs	r5, #1
    8108:	4019      	ands	r1, r3
    810a:	e601      	b.n	7d10 <__aeabi_dsub+0x60>
    810c:	1c08      	adds	r0, r1, #0
    810e:	4320      	orrs	r0, r4
    8110:	2d00      	cmp	r5, #0
    8112:	d138      	bne.n	8186 <__aeabi_dsub+0x4d6>
    8114:	2800      	cmp	r0, #0
    8116:	d16f      	bne.n	81f8 <__aeabi_dsub+0x548>
    8118:	4659      	mov	r1, fp
    811a:	4319      	orrs	r1, r3
    811c:	d003      	beq.n	8126 <__aeabi_dsub+0x476>
    811e:	1c19      	adds	r1, r3, #0
    8120:	465c      	mov	r4, fp
    8122:	46e2      	mov	sl, ip
    8124:	e5f4      	b.n	7d10 <__aeabi_dsub+0x60>
    8126:	2700      	movs	r7, #0
    8128:	2100      	movs	r1, #0
    812a:	2400      	movs	r4, #0
    812c:	e681      	b.n	7e32 <__aeabi_dsub+0x182>
    812e:	4660      	mov	r0, ip
    8130:	3820      	subs	r0, #32
    8132:	1c1a      	adds	r2, r3, #0
    8134:	40c2      	lsrs	r2, r0
    8136:	4666      	mov	r6, ip
    8138:	1c10      	adds	r0, r2, #0
    813a:	2e20      	cmp	r6, #32
    813c:	d100      	bne.n	8140 <__aeabi_dsub+0x490>
    813e:	e0aa      	b.n	8296 <__aeabi_dsub+0x5e6>
    8140:	2240      	movs	r2, #64	; 0x40
    8142:	1b92      	subs	r2, r2, r6
    8144:	4093      	lsls	r3, r2
    8146:	465a      	mov	r2, fp
    8148:	431a      	orrs	r2, r3
    814a:	1e53      	subs	r3, r2, #1
    814c:	419a      	sbcs	r2, r3
    814e:	4302      	orrs	r2, r0
    8150:	2300      	movs	r3, #0
    8152:	e6a8      	b.n	7ea6 <__aeabi_dsub+0x1f6>
    8154:	4d6e      	ldr	r5, [pc, #440]	; (8310 <__aeabi_dsub+0x660>)
    8156:	42a8      	cmp	r0, r5
    8158:	d000      	beq.n	815c <__aeabi_dsub+0x4ac>
    815a:	e773      	b.n	8044 <__aeabi_dsub+0x394>
    815c:	1c19      	adds	r1, r3, #0
    815e:	465c      	mov	r4, fp
    8160:	1c05      	adds	r5, r0, #0
    8162:	46e2      	mov	sl, ip
    8164:	e5d4      	b.n	7d10 <__aeabi_dsub+0x60>
    8166:	2d00      	cmp	r5, #0
    8168:	d122      	bne.n	81b0 <__aeabi_dsub+0x500>
    816a:	1c0d      	adds	r5, r1, #0
    816c:	4325      	orrs	r5, r4
    816e:	d076      	beq.n	825e <__aeabi_dsub+0x5ae>
    8170:	43d5      	mvns	r5, r2
    8172:	2d00      	cmp	r5, #0
    8174:	d170      	bne.n	8258 <__aeabi_dsub+0x5a8>
    8176:	445c      	add	r4, fp
    8178:	455c      	cmp	r4, fp
    817a:	4192      	sbcs	r2, r2
    817c:	1859      	adds	r1, r3, r1
    817e:	4252      	negs	r2, r2
    8180:	1889      	adds	r1, r1, r2
    8182:	1c05      	adds	r5, r0, #0
    8184:	e696      	b.n	7eb4 <__aeabi_dsub+0x204>
    8186:	2800      	cmp	r0, #0
    8188:	d14c      	bne.n	8224 <__aeabi_dsub+0x574>
    818a:	4659      	mov	r1, fp
    818c:	4319      	orrs	r1, r3
    818e:	d100      	bne.n	8192 <__aeabi_dsub+0x4e2>
    8190:	e64a      	b.n	7e28 <__aeabi_dsub+0x178>
    8192:	1c19      	adds	r1, r3, #0
    8194:	465c      	mov	r4, fp
    8196:	46e2      	mov	sl, ip
    8198:	4d5d      	ldr	r5, [pc, #372]	; (8310 <__aeabi_dsub+0x660>)
    819a:	e5b9      	b.n	7d10 <__aeabi_dsub+0x60>
    819c:	430c      	orrs	r4, r1
    819e:	1e61      	subs	r1, r4, #1
    81a0:	418c      	sbcs	r4, r1
    81a2:	b2e4      	uxtb	r4, r4
    81a4:	2100      	movs	r1, #0
    81a6:	e761      	b.n	806c <__aeabi_dsub+0x3bc>
    81a8:	1c05      	adds	r5, r0, #0
    81aa:	2100      	movs	r1, #0
    81ac:	2400      	movs	r4, #0
    81ae:	e640      	b.n	7e32 <__aeabi_dsub+0x182>
    81b0:	4d57      	ldr	r5, [pc, #348]	; (8310 <__aeabi_dsub+0x660>)
    81b2:	42a8      	cmp	r0, r5
    81b4:	d053      	beq.n	825e <__aeabi_dsub+0x5ae>
    81b6:	4255      	negs	r5, r2
    81b8:	2280      	movs	r2, #128	; 0x80
    81ba:	0416      	lsls	r6, r2, #16
    81bc:	4331      	orrs	r1, r6
    81be:	2d38      	cmp	r5, #56	; 0x38
    81c0:	dc7b      	bgt.n	82ba <__aeabi_dsub+0x60a>
    81c2:	2d1f      	cmp	r5, #31
    81c4:	dd00      	ble.n	81c8 <__aeabi_dsub+0x518>
    81c6:	e08c      	b.n	82e2 <__aeabi_dsub+0x632>
    81c8:	2220      	movs	r2, #32
    81ca:	1b56      	subs	r6, r2, r5
    81cc:	1c0a      	adds	r2, r1, #0
    81ce:	46b4      	mov	ip, r6
    81d0:	40b2      	lsls	r2, r6
    81d2:	1c26      	adds	r6, r4, #0
    81d4:	40ee      	lsrs	r6, r5
    81d6:	4332      	orrs	r2, r6
    81d8:	4690      	mov	r8, r2
    81da:	4662      	mov	r2, ip
    81dc:	4094      	lsls	r4, r2
    81de:	1e66      	subs	r6, r4, #1
    81e0:	41b4      	sbcs	r4, r6
    81e2:	4642      	mov	r2, r8
    81e4:	4314      	orrs	r4, r2
    81e6:	40e9      	lsrs	r1, r5
    81e8:	445c      	add	r4, fp
    81ea:	455c      	cmp	r4, fp
    81ec:	4192      	sbcs	r2, r2
    81ee:	18cb      	adds	r3, r1, r3
    81f0:	4252      	negs	r2, r2
    81f2:	1899      	adds	r1, r3, r2
    81f4:	1c05      	adds	r5, r0, #0
    81f6:	e65d      	b.n	7eb4 <__aeabi_dsub+0x204>
    81f8:	4658      	mov	r0, fp
    81fa:	4318      	orrs	r0, r3
    81fc:	d100      	bne.n	8200 <__aeabi_dsub+0x550>
    81fe:	e587      	b.n	7d10 <__aeabi_dsub+0x60>
    8200:	465e      	mov	r6, fp
    8202:	1ba7      	subs	r7, r4, r6
    8204:	42bc      	cmp	r4, r7
    8206:	4192      	sbcs	r2, r2
    8208:	1ac8      	subs	r0, r1, r3
    820a:	4252      	negs	r2, r2
    820c:	1a80      	subs	r0, r0, r2
    820e:	0206      	lsls	r6, r0, #8
    8210:	d560      	bpl.n	82d4 <__aeabi_dsub+0x624>
    8212:	4658      	mov	r0, fp
    8214:	1b04      	subs	r4, r0, r4
    8216:	45a3      	cmp	fp, r4
    8218:	4192      	sbcs	r2, r2
    821a:	1a59      	subs	r1, r3, r1
    821c:	4252      	negs	r2, r2
    821e:	1a89      	subs	r1, r1, r2
    8220:	46e2      	mov	sl, ip
    8222:	e575      	b.n	7d10 <__aeabi_dsub+0x60>
    8224:	4658      	mov	r0, fp
    8226:	4318      	orrs	r0, r3
    8228:	d033      	beq.n	8292 <__aeabi_dsub+0x5e2>
    822a:	0748      	lsls	r0, r1, #29
    822c:	08e4      	lsrs	r4, r4, #3
    822e:	4304      	orrs	r4, r0
    8230:	2080      	movs	r0, #128	; 0x80
    8232:	08c9      	lsrs	r1, r1, #3
    8234:	0300      	lsls	r0, r0, #12
    8236:	4201      	tst	r1, r0
    8238:	d008      	beq.n	824c <__aeabi_dsub+0x59c>
    823a:	08dd      	lsrs	r5, r3, #3
    823c:	4205      	tst	r5, r0
    823e:	d105      	bne.n	824c <__aeabi_dsub+0x59c>
    8240:	4659      	mov	r1, fp
    8242:	08ca      	lsrs	r2, r1, #3
    8244:	075c      	lsls	r4, r3, #29
    8246:	4314      	orrs	r4, r2
    8248:	1c29      	adds	r1, r5, #0
    824a:	46e2      	mov	sl, ip
    824c:	0f63      	lsrs	r3, r4, #29
    824e:	00c9      	lsls	r1, r1, #3
    8250:	4319      	orrs	r1, r3
    8252:	00e4      	lsls	r4, r4, #3
    8254:	4d2e      	ldr	r5, [pc, #184]	; (8310 <__aeabi_dsub+0x660>)
    8256:	e55b      	b.n	7d10 <__aeabi_dsub+0x60>
    8258:	4a2d      	ldr	r2, [pc, #180]	; (8310 <__aeabi_dsub+0x660>)
    825a:	4290      	cmp	r0, r2
    825c:	d1af      	bne.n	81be <__aeabi_dsub+0x50e>
    825e:	1c19      	adds	r1, r3, #0
    8260:	465c      	mov	r4, fp
    8262:	1c05      	adds	r5, r0, #0
    8264:	e554      	b.n	7d10 <__aeabi_dsub+0x60>
    8266:	2800      	cmp	r0, #0
    8268:	d030      	beq.n	82cc <__aeabi_dsub+0x61c>
    826a:	4658      	mov	r0, fp
    826c:	4318      	orrs	r0, r3
    826e:	d010      	beq.n	8292 <__aeabi_dsub+0x5e2>
    8270:	2580      	movs	r5, #128	; 0x80
    8272:	0748      	lsls	r0, r1, #29
    8274:	08e4      	lsrs	r4, r4, #3
    8276:	08c9      	lsrs	r1, r1, #3
    8278:	032d      	lsls	r5, r5, #12
    827a:	4304      	orrs	r4, r0
    827c:	4229      	tst	r1, r5
    827e:	d0e5      	beq.n	824c <__aeabi_dsub+0x59c>
    8280:	08d8      	lsrs	r0, r3, #3
    8282:	4228      	tst	r0, r5
    8284:	d1e2      	bne.n	824c <__aeabi_dsub+0x59c>
    8286:	465d      	mov	r5, fp
    8288:	08ea      	lsrs	r2, r5, #3
    828a:	075c      	lsls	r4, r3, #29
    828c:	4314      	orrs	r4, r2
    828e:	1c01      	adds	r1, r0, #0
    8290:	e7dc      	b.n	824c <__aeabi_dsub+0x59c>
    8292:	4d1f      	ldr	r5, [pc, #124]	; (8310 <__aeabi_dsub+0x660>)
    8294:	e53c      	b.n	7d10 <__aeabi_dsub+0x60>
    8296:	2300      	movs	r3, #0
    8298:	e755      	b.n	8146 <__aeabi_dsub+0x496>
    829a:	1c3d      	adds	r5, r7, #0
    829c:	3d20      	subs	r5, #32
    829e:	1c0e      	adds	r6, r1, #0
    82a0:	40ee      	lsrs	r6, r5
    82a2:	1c35      	adds	r5, r6, #0
    82a4:	2f20      	cmp	r7, #32
    82a6:	d02e      	beq.n	8306 <__aeabi_dsub+0x656>
    82a8:	2640      	movs	r6, #64	; 0x40
    82aa:	1bf7      	subs	r7, r6, r7
    82ac:	40b9      	lsls	r1, r7
    82ae:	430c      	orrs	r4, r1
    82b0:	1e61      	subs	r1, r4, #1
    82b2:	418c      	sbcs	r4, r1
    82b4:	432c      	orrs	r4, r5
    82b6:	2100      	movs	r1, #0
    82b8:	e6d8      	b.n	806c <__aeabi_dsub+0x3bc>
    82ba:	430c      	orrs	r4, r1
    82bc:	1e61      	subs	r1, r4, #1
    82be:	418c      	sbcs	r4, r1
    82c0:	b2e4      	uxtb	r4, r4
    82c2:	2100      	movs	r1, #0
    82c4:	e790      	b.n	81e8 <__aeabi_dsub+0x538>
    82c6:	1c19      	adds	r1, r3, #0
    82c8:	465c      	mov	r4, fp
    82ca:	e521      	b.n	7d10 <__aeabi_dsub+0x60>
    82cc:	1c19      	adds	r1, r3, #0
    82ce:	465c      	mov	r4, fp
    82d0:	4d0f      	ldr	r5, [pc, #60]	; (8310 <__aeabi_dsub+0x660>)
    82d2:	e51d      	b.n	7d10 <__aeabi_dsub+0x60>
    82d4:	1c03      	adds	r3, r0, #0
    82d6:	433b      	orrs	r3, r7
    82d8:	d100      	bne.n	82dc <__aeabi_dsub+0x62c>
    82da:	e724      	b.n	8126 <__aeabi_dsub+0x476>
    82dc:	1c01      	adds	r1, r0, #0
    82de:	1c3c      	adds	r4, r7, #0
    82e0:	e516      	b.n	7d10 <__aeabi_dsub+0x60>
    82e2:	2620      	movs	r6, #32
    82e4:	4276      	negs	r6, r6
    82e6:	1976      	adds	r6, r6, r5
    82e8:	1c0a      	adds	r2, r1, #0
    82ea:	40f2      	lsrs	r2, r6
    82ec:	4690      	mov	r8, r2
    82ee:	2d20      	cmp	r5, #32
    82f0:	d00b      	beq.n	830a <__aeabi_dsub+0x65a>
    82f2:	2640      	movs	r6, #64	; 0x40
    82f4:	1b75      	subs	r5, r6, r5
    82f6:	40a9      	lsls	r1, r5
    82f8:	430c      	orrs	r4, r1
    82fa:	1e61      	subs	r1, r4, #1
    82fc:	418c      	sbcs	r4, r1
    82fe:	4645      	mov	r5, r8
    8300:	432c      	orrs	r4, r5
    8302:	2100      	movs	r1, #0
    8304:	e770      	b.n	81e8 <__aeabi_dsub+0x538>
    8306:	2100      	movs	r1, #0
    8308:	e7d1      	b.n	82ae <__aeabi_dsub+0x5fe>
    830a:	2100      	movs	r1, #0
    830c:	e7f4      	b.n	82f8 <__aeabi_dsub+0x648>
    830e:	46c0      	nop			; (mov r8, r8)
    8310:	000007ff 	.word	0x000007ff
    8314:	ff7fffff 	.word	0xff7fffff

00008318 <__aeabi_d2iz>:
    8318:	b570      	push	{r4, r5, r6, lr}
    831a:	1c0b      	adds	r3, r1, #0
    831c:	4c12      	ldr	r4, [pc, #72]	; (8368 <__aeabi_d2iz+0x50>)
    831e:	0309      	lsls	r1, r1, #12
    8320:	0b0e      	lsrs	r6, r1, #12
    8322:	0059      	lsls	r1, r3, #1
    8324:	1c02      	adds	r2, r0, #0
    8326:	0d49      	lsrs	r1, r1, #21
    8328:	0fdd      	lsrs	r5, r3, #31
    832a:	2000      	movs	r0, #0
    832c:	42a1      	cmp	r1, r4
    832e:	dd11      	ble.n	8354 <__aeabi_d2iz+0x3c>
    8330:	480e      	ldr	r0, [pc, #56]	; (836c <__aeabi_d2iz+0x54>)
    8332:	4281      	cmp	r1, r0
    8334:	dc0f      	bgt.n	8356 <__aeabi_d2iz+0x3e>
    8336:	2080      	movs	r0, #128	; 0x80
    8338:	0340      	lsls	r0, r0, #13
    833a:	4306      	orrs	r6, r0
    833c:	480c      	ldr	r0, [pc, #48]	; (8370 <__aeabi_d2iz+0x58>)
    833e:	1a40      	subs	r0, r0, r1
    8340:	281f      	cmp	r0, #31
    8342:	dd0b      	ble.n	835c <__aeabi_d2iz+0x44>
    8344:	4a0b      	ldr	r2, [pc, #44]	; (8374 <__aeabi_d2iz+0x5c>)
    8346:	1a52      	subs	r2, r2, r1
    8348:	40d6      	lsrs	r6, r2
    834a:	1c32      	adds	r2, r6, #0
    834c:	4250      	negs	r0, r2
    834e:	2d00      	cmp	r5, #0
    8350:	d100      	bne.n	8354 <__aeabi_d2iz+0x3c>
    8352:	1c10      	adds	r0, r2, #0
    8354:	bd70      	pop	{r4, r5, r6, pc}
    8356:	4b08      	ldr	r3, [pc, #32]	; (8378 <__aeabi_d2iz+0x60>)
    8358:	18e8      	adds	r0, r5, r3
    835a:	e7fb      	b.n	8354 <__aeabi_d2iz+0x3c>
    835c:	4b07      	ldr	r3, [pc, #28]	; (837c <__aeabi_d2iz+0x64>)
    835e:	40c2      	lsrs	r2, r0
    8360:	18c9      	adds	r1, r1, r3
    8362:	408e      	lsls	r6, r1
    8364:	4332      	orrs	r2, r6
    8366:	e7f1      	b.n	834c <__aeabi_d2iz+0x34>
    8368:	000003fe 	.word	0x000003fe
    836c:	0000041d 	.word	0x0000041d
    8370:	00000433 	.word	0x00000433
    8374:	00000413 	.word	0x00000413
    8378:	7fffffff 	.word	0x7fffffff
    837c:	fffffbed 	.word	0xfffffbed

00008380 <__aeabi_i2d>:
    8380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8382:	1e04      	subs	r4, r0, #0
    8384:	d031      	beq.n	83ea <__aeabi_i2d+0x6a>
    8386:	0fc7      	lsrs	r7, r0, #31
    8388:	d000      	beq.n	838c <__aeabi_i2d+0xc>
    838a:	4244      	negs	r4, r0
    838c:	1c20      	adds	r0, r4, #0
    838e:	f000 f8bb 	bl	8508 <__clzsi2>
    8392:	4d18      	ldr	r5, [pc, #96]	; (83f4 <__aeabi_i2d+0x74>)
    8394:	1a2d      	subs	r5, r5, r0
    8396:	280a      	cmp	r0, #10
    8398:	dd19      	ble.n	83ce <__aeabi_i2d+0x4e>
    839a:	380b      	subs	r0, #11
    839c:	4084      	lsls	r4, r0
    839e:	0324      	lsls	r4, r4, #12
    83a0:	056d      	lsls	r5, r5, #21
    83a2:	0b24      	lsrs	r4, r4, #12
    83a4:	0d6d      	lsrs	r5, r5, #21
    83a6:	1c3a      	adds	r2, r7, #0
    83a8:	2600      	movs	r6, #0
    83aa:	2000      	movs	r0, #0
    83ac:	2100      	movs	r1, #0
    83ae:	0d0b      	lsrs	r3, r1, #20
    83b0:	0324      	lsls	r4, r4, #12
    83b2:	0b24      	lsrs	r4, r4, #12
    83b4:	051b      	lsls	r3, r3, #20
    83b6:	4323      	orrs	r3, r4
    83b8:	4c0f      	ldr	r4, [pc, #60]	; (83f8 <__aeabi_i2d+0x78>)
    83ba:	052d      	lsls	r5, r5, #20
    83bc:	401c      	ands	r4, r3
    83be:	432c      	orrs	r4, r5
    83c0:	0064      	lsls	r4, r4, #1
    83c2:	0864      	lsrs	r4, r4, #1
    83c4:	07d3      	lsls	r3, r2, #31
    83c6:	1c21      	adds	r1, r4, #0
    83c8:	1c30      	adds	r0, r6, #0
    83ca:	4319      	orrs	r1, r3
    83cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    83ce:	1c06      	adds	r6, r0, #0
    83d0:	3615      	adds	r6, #21
    83d2:	1c23      	adds	r3, r4, #0
    83d4:	40b3      	lsls	r3, r6
    83d6:	1c1e      	adds	r6, r3, #0
    83d8:	230b      	movs	r3, #11
    83da:	1a18      	subs	r0, r3, r0
    83dc:	40c4      	lsrs	r4, r0
    83de:	0324      	lsls	r4, r4, #12
    83e0:	056d      	lsls	r5, r5, #21
    83e2:	0b24      	lsrs	r4, r4, #12
    83e4:	0d6d      	lsrs	r5, r5, #21
    83e6:	1c3a      	adds	r2, r7, #0
    83e8:	e7df      	b.n	83aa <__aeabi_i2d+0x2a>
    83ea:	2200      	movs	r2, #0
    83ec:	2500      	movs	r5, #0
    83ee:	2400      	movs	r4, #0
    83f0:	2600      	movs	r6, #0
    83f2:	e7da      	b.n	83aa <__aeabi_i2d+0x2a>
    83f4:	0000041e 	.word	0x0000041e
    83f8:	800fffff 	.word	0x800fffff

000083fc <__aeabi_ui2d>:
    83fc:	b510      	push	{r4, lr}
    83fe:	1e04      	subs	r4, r0, #0
    8400:	d028      	beq.n	8454 <__aeabi_ui2d+0x58>
    8402:	f000 f881 	bl	8508 <__clzsi2>
    8406:	4a15      	ldr	r2, [pc, #84]	; (845c <__aeabi_ui2d+0x60>)
    8408:	1a12      	subs	r2, r2, r0
    840a:	280a      	cmp	r0, #10
    840c:	dd15      	ble.n	843a <__aeabi_ui2d+0x3e>
    840e:	380b      	subs	r0, #11
    8410:	4084      	lsls	r4, r0
    8412:	0324      	lsls	r4, r4, #12
    8414:	0552      	lsls	r2, r2, #21
    8416:	0b24      	lsrs	r4, r4, #12
    8418:	0d52      	lsrs	r2, r2, #21
    841a:	2300      	movs	r3, #0
    841c:	2000      	movs	r0, #0
    841e:	2100      	movs	r1, #0
    8420:	0324      	lsls	r4, r4, #12
    8422:	1c18      	adds	r0, r3, #0
    8424:	0d0b      	lsrs	r3, r1, #20
    8426:	0b24      	lsrs	r4, r4, #12
    8428:	051b      	lsls	r3, r3, #20
    842a:	4323      	orrs	r3, r4
    842c:	4c0c      	ldr	r4, [pc, #48]	; (8460 <__aeabi_ui2d+0x64>)
    842e:	0512      	lsls	r2, r2, #20
    8430:	401c      	ands	r4, r3
    8432:	4314      	orrs	r4, r2
    8434:	0064      	lsls	r4, r4, #1
    8436:	0861      	lsrs	r1, r4, #1
    8438:	bd10      	pop	{r4, pc}
    843a:	1c03      	adds	r3, r0, #0
    843c:	3315      	adds	r3, #21
    843e:	1c21      	adds	r1, r4, #0
    8440:	4099      	lsls	r1, r3
    8442:	1c0b      	adds	r3, r1, #0
    8444:	210b      	movs	r1, #11
    8446:	1a08      	subs	r0, r1, r0
    8448:	40c4      	lsrs	r4, r0
    844a:	0324      	lsls	r4, r4, #12
    844c:	0552      	lsls	r2, r2, #21
    844e:	0b24      	lsrs	r4, r4, #12
    8450:	0d52      	lsrs	r2, r2, #21
    8452:	e7e3      	b.n	841c <__aeabi_ui2d+0x20>
    8454:	2200      	movs	r2, #0
    8456:	2400      	movs	r4, #0
    8458:	2300      	movs	r3, #0
    845a:	e7df      	b.n	841c <__aeabi_ui2d+0x20>
    845c:	0000041e 	.word	0x0000041e
    8460:	800fffff 	.word	0x800fffff

00008464 <__aeabi_f2d>:
    8464:	0043      	lsls	r3, r0, #1
    8466:	0e1b      	lsrs	r3, r3, #24
    8468:	1c5a      	adds	r2, r3, #1
    846a:	0241      	lsls	r1, r0, #9
    846c:	b2d2      	uxtb	r2, r2
    846e:	b570      	push	{r4, r5, r6, lr}
    8470:	0a4c      	lsrs	r4, r1, #9
    8472:	0fc5      	lsrs	r5, r0, #31
    8474:	2a01      	cmp	r2, #1
    8476:	dd17      	ble.n	84a8 <__aeabi_f2d+0x44>
    8478:	22e0      	movs	r2, #224	; 0xe0
    847a:	0092      	lsls	r2, r2, #2
    847c:	0764      	lsls	r4, r4, #29
    847e:	0b09      	lsrs	r1, r1, #12
    8480:	1898      	adds	r0, r3, r2
    8482:	2200      	movs	r2, #0
    8484:	2300      	movs	r3, #0
    8486:	0d1e      	lsrs	r6, r3, #20
    8488:	1c22      	adds	r2, r4, #0
    848a:	0534      	lsls	r4, r6, #20
    848c:	430c      	orrs	r4, r1
    848e:	491b      	ldr	r1, [pc, #108]	; (84fc <__aeabi_f2d+0x98>)
    8490:	0540      	lsls	r0, r0, #21
    8492:	0840      	lsrs	r0, r0, #1
    8494:	4021      	ands	r1, r4
    8496:	4301      	orrs	r1, r0
    8498:	0049      	lsls	r1, r1, #1
    849a:	0849      	lsrs	r1, r1, #1
    849c:	07ed      	lsls	r5, r5, #31
    849e:	1c0b      	adds	r3, r1, #0
    84a0:	432b      	orrs	r3, r5
    84a2:	1c10      	adds	r0, r2, #0
    84a4:	1c19      	adds	r1, r3, #0
    84a6:	bd70      	pop	{r4, r5, r6, pc}
    84a8:	2b00      	cmp	r3, #0
    84aa:	d115      	bne.n	84d8 <__aeabi_f2d+0x74>
    84ac:	2c00      	cmp	r4, #0
    84ae:	d01c      	beq.n	84ea <__aeabi_f2d+0x86>
    84b0:	1c20      	adds	r0, r4, #0
    84b2:	f000 f829 	bl	8508 <__clzsi2>
    84b6:	280a      	cmp	r0, #10
    84b8:	dc1a      	bgt.n	84f0 <__aeabi_f2d+0x8c>
    84ba:	210b      	movs	r1, #11
    84bc:	1a09      	subs	r1, r1, r0
    84be:	1c23      	adds	r3, r4, #0
    84c0:	40cb      	lsrs	r3, r1
    84c2:	1c19      	adds	r1, r3, #0
    84c4:	1c03      	adds	r3, r0, #0
    84c6:	3315      	adds	r3, #21
    84c8:	409c      	lsls	r4, r3
    84ca:	4b0d      	ldr	r3, [pc, #52]	; (8500 <__aeabi_f2d+0x9c>)
    84cc:	0309      	lsls	r1, r1, #12
    84ce:	1a18      	subs	r0, r3, r0
    84d0:	0540      	lsls	r0, r0, #21
    84d2:	0b09      	lsrs	r1, r1, #12
    84d4:	0d40      	lsrs	r0, r0, #21
    84d6:	e7d4      	b.n	8482 <__aeabi_f2d+0x1e>
    84d8:	2c00      	cmp	r4, #0
    84da:	d003      	beq.n	84e4 <__aeabi_f2d+0x80>
    84dc:	0764      	lsls	r4, r4, #29
    84de:	0b09      	lsrs	r1, r1, #12
    84e0:	4808      	ldr	r0, [pc, #32]	; (8504 <__aeabi_f2d+0xa0>)
    84e2:	e7ce      	b.n	8482 <__aeabi_f2d+0x1e>
    84e4:	4807      	ldr	r0, [pc, #28]	; (8504 <__aeabi_f2d+0xa0>)
    84e6:	2100      	movs	r1, #0
    84e8:	e7cb      	b.n	8482 <__aeabi_f2d+0x1e>
    84ea:	2000      	movs	r0, #0
    84ec:	2100      	movs	r1, #0
    84ee:	e7c8      	b.n	8482 <__aeabi_f2d+0x1e>
    84f0:	1c01      	adds	r1, r0, #0
    84f2:	390b      	subs	r1, #11
    84f4:	408c      	lsls	r4, r1
    84f6:	1c21      	adds	r1, r4, #0
    84f8:	2400      	movs	r4, #0
    84fa:	e7e6      	b.n	84ca <__aeabi_f2d+0x66>
    84fc:	800fffff 	.word	0x800fffff
    8500:	00000389 	.word	0x00000389
    8504:	000007ff 	.word	0x000007ff

00008508 <__clzsi2>:
    8508:	211c      	movs	r1, #28
    850a:	2301      	movs	r3, #1
    850c:	041b      	lsls	r3, r3, #16
    850e:	4298      	cmp	r0, r3
    8510:	d301      	bcc.n	8516 <__clzsi2+0xe>
    8512:	0c00      	lsrs	r0, r0, #16
    8514:	3910      	subs	r1, #16
    8516:	0a1b      	lsrs	r3, r3, #8
    8518:	4298      	cmp	r0, r3
    851a:	d301      	bcc.n	8520 <__clzsi2+0x18>
    851c:	0a00      	lsrs	r0, r0, #8
    851e:	3908      	subs	r1, #8
    8520:	091b      	lsrs	r3, r3, #4
    8522:	4298      	cmp	r0, r3
    8524:	d301      	bcc.n	852a <__clzsi2+0x22>
    8526:	0900      	lsrs	r0, r0, #4
    8528:	3904      	subs	r1, #4
    852a:	a202      	add	r2, pc, #8	; (adr r2, 8534 <__clzsi2+0x2c>)
    852c:	5c10      	ldrb	r0, [r2, r0]
    852e:	1840      	adds	r0, r0, r1
    8530:	4770      	bx	lr
    8532:	46c0      	nop			; (mov r8, r8)
    8534:	02020304 	.word	0x02020304
    8538:	01010101 	.word	0x01010101
	...

00008544 <inputs.13950>:
    8544:	06050400 0000002c 22732522 0000003a     ....,..."%s":...
    8554:	00006425 69766544 00006563 72746e45     %d..Device..Entr
    8564:	00736569 0000005b 0000007b 00000074     ies.[...{...t...
    8574:	66352e25 00000000 0000616c 00006e6c     %.5f....la..ln..
    8584:	66312e25 00000000 00000073 00000063     %.1f....s...c...
    8594:	00000069 00000067 00000066 0000007d     i...g...f...}...
    85a4:	0000005d 482b5441 44505454 3d415441     ]...AT+HTTPDATA=
    85b4:	332c6425 30303030 00000000 4e574f44     %d,30000....DOWN
    85c4:	44414f4c 00000000 00004b4f 5454482b     LOAD....OK..+HTT
    85d4:	54434150 004e4f49 0a0d7325 00000000     PACTION.%s......
    85e4:	532b5441 52425041 312c333d 4f43222c     AT+SAPBR=3,1,"CO
    85f4:	5059544e 222c2245 53525047 00000022     NTYPE","GPRS"...
    8604:	532b5441 52425041 312c333d 5041222c     AT+SAPBR=3,1,"AP
    8614:	222c224e 696c6e6f 742e656e 61696c65     N","online.telia
    8624:	2265732e 00000000 482b5441 49505454     .se"....AT+HTTPI
    8634:	0054494e 482b5441 50505454 3d415241     NIT.AT+HTTPPARA=
    8644:	44494322 00312c22 482b5441 50505454     "CID",1.AT+HTTPP
    8654:	3d415241 22415522 4f46222c 0022414e     ARA="UA","FONA".
    8664:	482b5441 50505454 3d415241 4e4f4322     AT+HTTPPARA="CON
    8674:	544e4554 61222c22 696c7070 69746163     TENT","applicati
    8684:	6a2f6e6f 226e6f73 00000000 482b5441     on/json"....AT+H
    8694:	50505454 3d415241 4c525522 68222c22     TTPPARA="URL","h
    86a4:	3a707474 72742f2f 6f637069 7475706d     ttp://tripcomput
    86b4:	612e7265 6572757a 73626577 73657469     er.azurewebsites
    86c4:	74656e2e 6970612f 7461642f 676f6c61     .net/api/datalog
    86d4:	00000022 482b5441 50505454 3d415241     "...AT+HTTPPARA=
    86e4:	4d495422 54554f45 30332c22 00000000     "TIMEOUT",30....
    86f4:	532b5441 52425041 312c303d 00000000     AT+SAPBR=0,1....
    8704:	532b5441 52425041 312c313d 00000000     AT+SAPBR=1,1....
    8714:	305a5441 00000000 30455441 00000000     ATZ0....ATE0....
    8724:	432b5441 50535047 313d5257 00000000     AT+CGPSPWR=1....
    8734:	432b5441 50535047 303d5257 00000000     AT+CGPSPWR=0....
    8744:	432b5441 49535047 333d464e 00000032     AT+CGPSINF=32...
    8754:	5047432b 464e4953 00000000 432b5441     +CGPSINF....AT+C
    8764:	53535047 55544154 00003f53 61636f4c     GPSSTATUS?..Loca
    8774:	6e6f6974 00443320 482b5441 41505454     tion 3D.AT+HTTPA
    8784:	4f495443 00303d4e 482b5441 41505454     CTION=0.AT+HTTPA
    8794:	4f495443 00313d4e 00005441              CTION=1.AT..

000087a0 <DISPLAY1.16836>:
    87a0:	4f5b063f 077d6d66 0000677f              ?.[Ofm}..g..

000087ac <tc_interrupt_vectors.13900>:
    87ac:	00141312 000019a6 00001bf0 00001bf0     ................
    87bc:	00001bf0 00001bf0 00001bf0 00001bf0     ................
    87cc:	00001bf0 00001bf0 00001bf0 00001bf0     ................
    87dc:	00001bf0 00001bf0 00001bf0 00001bf0     ................
    87ec:	00001bf0 0000198e 00001bf0 00001bf0     ................
    87fc:	00001bf0 00001bf0 00001bf0 00001bf0     ................
    880c:	00001bf0 00001bf0 00001bf0 00001bf0     ................
    881c:	00001bf0 00001bf0 00001bf0 00001bf0     ................
    882c:	00001bf0 0000199e 00001bf0 00001bf0     ................
    883c:	00001bf0 00001bf0 00001bf0 00001bf0     ................
    884c:	00001bf0 00001bf0 00001bf0 00001bf0     ................
    885c:	00001bf0 00001bf0 00001bf0 00001bf0     ................
    886c:	00001bf0 00001996 00001976 000019ae     ........v.......
    887c:	00001986 0000197e 00000002 00000003     ....~...........
    888c:	0000ffff 0000ffff 00000004 00000005     ................
    889c:	00000006 00000007 0000ffff 0000ffff     ................
    88ac:	0000ffff 0000ffff 0000ffff 0000ffff     ................
    88bc:	0000ffff 0000ffff 00000008 00000009     ................
    88cc:	0000000a 0000000b 42000800 42000c00     ...........B...B
    88dc:	42001000 42001400 0c0b0a09 000025cc     ...B...B.....%..
    88ec:	00002628 00002628 000025c6 000025c6     (&..(&...%...%..
    88fc:	000025e2 000025d2 000025e8 00002616     .%...%...%...&..
    890c:	000027ac 00002818 00002818 0000278c     .'...(...(...'..
    891c:	0000279e 000027ba 00002790 000027c8     .'...'...'...'..
    892c:	00002808 42002c00 42003000 42003400     .(...,.B.0.B.4.B
    893c:	001c1c1b 10000800 00002000 00000043     ......... ..C...

0000894c <_global_impure_ptr>:
    894c:	20000010 2b302d23 6c680020 6665004c     ... #-0+ .hlL.ef
    895c:	47464567 464e4900 666e6900 4e414e00     gEFG.INF.inf.NAN
    896c:	6e616e00 30003000 34333231 38373635     .nan.0.012345678
    897c:	43424139 00464544 33323130 37363534     9ABCDEF.01234567
    898c:	62613938 66656463 666e4900 74696e69     89abcdef.Infinit
    899c:	614e0079 0000004e                       y.NaN...

000089a4 <__sf_fake_stdin>:
	...

000089c4 <__sf_fake_stdout>:
	...

000089e4 <__sf_fake_stderr>:
	...
    8a04:	49534f50 002e0058 00000000              POSIX.......

00008a10 <__mprec_tens>:
    8a10:	00000000 3ff00000 00000000 40240000     .......?......$@
    8a20:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    8a30:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    8a40:	00000000 412e8480 00000000 416312d0     .......A......cA
    8a50:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    8a60:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    8a70:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    8a80:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    8a90:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    8aa0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    8ab0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    8ac0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    8ad0:	79d99db4 44ea7843                       ...yCx.D

00008ad8 <__mprec_bigtens>:
    8ad8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    8ae8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    8af8:	7f73bf3c 75154fdd                       <.s..O.u

00008b00 <p05.5281>:
    8b00:	00000005 00000019 0000007d 00006368     ........}...hc..
    8b10:	00006362 00006362 00006358 000062b8     bc..bc..Xc...b..
    8b20:	000062b8 0000634e 00006358 000062b8     .b..Nc..Xc...b..
    8b30:	0000634e 000062b8 00006358 000062b6     Nc...b..Xc...b..
    8b40:	000062b6 000062b6 000063f0 000070a4     .b...b...c...p..
    8b50:	00007040 00007088 00006f6e 00007088     @p...p..no...p..
    8b60:	0000707c 00007088 00006f6e 00007040     |p...p..no..@p..
    8b70:	00007040 0000707c 00006f6e 00006f64     @p..|p..no..do..
    8b80:	00006f64 00006f64 000072c8 00007974     do..do...r..ty..
    8b90:	00007b62 00007b62 00007954 0000783e     b{..b{..Ty..>x..
    8ba0:	0000783e 00007946 00007954 0000783e     >x..Fy..Ty..>x..
    8bb0:	00007946 0000783e 00007954 0000783c     Fy..>x..Ty..<x..
    8bc0:	0000783c 0000783c 00007b6a              <x..<x..j{..

00008bcc <_init>:
    8bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8bce:	46c0      	nop			; (mov r8, r8)
    8bd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8bd2:	bc08      	pop	{r3}
    8bd4:	469e      	mov	lr, r3
    8bd6:	4770      	bx	lr

00008bd8 <__init_array_start>:
    8bd8:	000000d9 	.word	0x000000d9

00008bdc <_fini>:
    8bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8bde:	46c0      	nop			; (mov r8, r8)
    8be0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8be2:	bc08      	pop	{r3}
    8be4:	469e      	mov	lr, r3
    8be6:	4770      	bx	lr

00008be8 <__fini_array_start>:
    8be8:	000000b1 	.word	0x000000b1
