#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May  4 11:01:47 2022
# Process ID: 24100
# Current directory: C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29144 C:\Users\david\OneDrive\Dokumenty\GitHub\digital-electronics-1\project\20220503\Simulation\Simulation.xpr
# Log file: C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/vivado.log
# Journal file: C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 999.633 ; gain = 0.000
update_compile_order -fileset sources_1
set_property file_type VHDL [get_files  C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhd]
set_property file_type VHDL [get_files  C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sources_1/imports/sources_1/new/bus_multiplexer_pkg.vhd]
update_compile_order -fileset sources_1
set_property file_type VHDL [get_files  C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sources_1/imports/sources_1/imports/new/alphabet_to_code.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alphabet_to_code' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alphabet_to_code_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sources_1/imports/sources_1/new/bus_multiplexer_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sources_1/imports/sources_1/imports/new/alphabet_to_code.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alphabet_to_code'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_alphabet_to_code'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
"xelab -wto 469fe8d5eb27476b84add1619632a975 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alphabet_to_code_behav xil_defaultlib.tb_alphabet_to_code -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 469fe8d5eb27476b84add1619632a975 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alphabet_to_code_behav xil_defaultlib.tb_alphabet_to_code -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.bus_multiplexer_pkg
Compiling architecture behavioral of entity xil_defaultlib.char_to_code [char_to_code_default]
Compiling architecture behavioral of entity xil_defaultlib.alphabet_to_code [\alphabet_to_code(base_text_leng...]
Compiling architecture testbench of entity xil_defaultlib.tb_alphabet_to_code
Built simulation snapshot tb_alphabet_to_code_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alphabet_to_code_behav -key {Behavioral:sim_1:Functional:tb_alphabet_to_code} -tclbatch {tb_alphabet_to_code.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 126 in file 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhd' not restored because it is no longer a breakable line.
ERROR: [Simulator 45-7] No such file 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhdC:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.633 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alphabet_to_code' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alphabet_to_code_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
"xelab -wto 469fe8d5eb27476b84add1619632a975 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alphabet_to_code_behav xil_defaultlib.tb_alphabet_to_code -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 469fe8d5eb27476b84add1619632a975 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alphabet_to_code_behav xil_defaultlib.tb_alphabet_to_code -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alphabet_to_code_behav -key {Behavioral:sim_1:Functional:tb_alphabet_to_code} -tclbatch {tb_alphabet_to_code.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 126 in file 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhd' not restored because it is no longer a breakable line.
ERROR: [Simulator 45-7] No such file 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhdC:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 999.633 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhd
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_alphabet_to_code' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_alphabet_to_code_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/imports/new/tb_alphabet_to_code.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_alphabet_to_code'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
"xelab -wto 469fe8d5eb27476b84add1619632a975 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alphabet_to_code_behav xil_defaultlib.tb_alphabet_to_code -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 469fe8d5eb27476b84add1619632a975 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_alphabet_to_code_behav xil_defaultlib.tb_alphabet_to_code -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.bus_multiplexer_pkg
Compiling architecture behavioral of entity xil_defaultlib.char_to_code [char_to_code_default]
Compiling architecture behavioral of entity xil_defaultlib.alphabet_to_code [\alphabet_to_code(base_text_leng...]
Compiling architecture testbench of entity xil_defaultlib.tb_alphabet_to_code
Built simulation snapshot tb_alphabet_to_code_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_alphabet_to_code_behav -key {Behavioral:sim_1:Functional:tb_alphabet_to_code} -tclbatch {tb_alphabet_to_code.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/new/tb_alphabet_to_code.vhd' in the design.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 999.633 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/imports/new/tb_alphabet_to_code.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/imports/new/tb_alphabet_to_code.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sources_1/imports/sources_1/imports/new/alphabet_to_code.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sources_1/imports/sources_1/imports/new/alphabet_to_code.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sources_1/imports/sources_1/imports/new/alphabet_to_code.vhd
update_compile_order -fileset sources_1
set_property top alphabet_to_code [current_fileset]
update_compile_order -fileset sources_1
WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/imports/new/tb_alphabet_to_code.vhd' on top of itself. Importing a file from the imported source directory can cause this problem.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/imports/new/tb_alphabet_to_code.vhd
CRITICAL WARNING: [filemgmt 20-1445] Cannot import file 'C:/Users/david/OneDrive/Dokumenty/GitHub/digital-electronics-1/project/20220503/Simulation/Simulation.srcs/sim_1/imports/new/tb_alphabet_to_code.vhd' on top of itself. Importing a file from the imported source directory can cause this problem.
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed May  4 11:08:49 2022...
