# NMOS 6510 - Opcode matrix row for 40..5F. Shows JAM and LSR variants (accumulator, zp, abs, zp,x, abs,x), NOP, and undocumented combined/illegal instructions SRE and ALR with addressing modes (zp,x), zp, #imm, abs, (zp),y, zp,x, abs,y, abs,x.

40

JAM

LSR
zp

LSR

LSR
abs

JAM

LSR
zp,x

NOP

LSR
abs,x

SRE
(zp,x)

SRE
zp

ALR
#imm

SRE
abs

SRE
(zp),y

SRE
zp,x

SRE
abs,y

SRE
abs,x


---
Additional information can be found by searching:
- "opcode_matrix_row_20" which expands on previous opcode row (20..3F) with ROL/RLA
- "opcode_matrix_row_60" which expands on next opcode row (60..7F) with ROR/RRA/ARR
- "opcode_matrix_notes_and_labels" which expands on block labels and concluding note about variant grouping
