
light_data_logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097ac  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c8  08009970  08009970  0000a970  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009e38  08009e38  0000b1d4  2**0
                  CONTENTS
  4 .ARM          00000008  08009e38  08009e38  0000ae38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009e40  08009e40  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009e40  08009e40  0000ae40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009e44  08009e44  0000ae44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08009e48  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000065c  200001d4  0800a01c  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000830  0800a01c  0000b830  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000102b2  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021e0  00000000  00000000  0001b4b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dc8  00000000  00000000  0001d698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aac  00000000  00000000  0001e460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b04a  00000000  00000000  0001ef0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011cc5  00000000  00000000  00049f56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010417f  00000000  00000000  0005bc1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015fd9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f34  00000000  00000000  0015fde0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00164d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009954 	.word	0x08009954

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001d8 	.word	0x200001d8
 80001fc:	08009954 	.word	0x08009954

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b9a0 	b.w	8001010 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f83c 	bl	8000d54 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_d2lz>:
 8000ce8:	b538      	push	{r3, r4, r5, lr}
 8000cea:	2200      	movs	r2, #0
 8000cec:	2300      	movs	r3, #0
 8000cee:	4604      	mov	r4, r0
 8000cf0:	460d      	mov	r5, r1
 8000cf2:	f7ff ff0b 	bl	8000b0c <__aeabi_dcmplt>
 8000cf6:	b928      	cbnz	r0, 8000d04 <__aeabi_d2lz+0x1c>
 8000cf8:	4620      	mov	r0, r4
 8000cfa:	4629      	mov	r1, r5
 8000cfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d00:	f000 b80a 	b.w	8000d18 <__aeabi_d2ulz>
 8000d04:	4620      	mov	r0, r4
 8000d06:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d0a:	f000 f805 	bl	8000d18 <__aeabi_d2ulz>
 8000d0e:	4240      	negs	r0, r0
 8000d10:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d14:	bd38      	pop	{r3, r4, r5, pc}
 8000d16:	bf00      	nop

08000d18 <__aeabi_d2ulz>:
 8000d18:	b5d0      	push	{r4, r6, r7, lr}
 8000d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d4c <__aeabi_d2ulz+0x34>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	4606      	mov	r6, r0
 8000d20:	460f      	mov	r7, r1
 8000d22:	f7ff fc81 	bl	8000628 <__aeabi_dmul>
 8000d26:	f7ff ff57 	bl	8000bd8 <__aeabi_d2uiz>
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	f7ff fc02 	bl	8000534 <__aeabi_ui2d>
 8000d30:	4b07      	ldr	r3, [pc, #28]	@ (8000d50 <__aeabi_d2ulz+0x38>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	f7ff fc78 	bl	8000628 <__aeabi_dmul>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	460b      	mov	r3, r1
 8000d3c:	4630      	mov	r0, r6
 8000d3e:	4639      	mov	r1, r7
 8000d40:	f7ff faba 	bl	80002b8 <__aeabi_dsub>
 8000d44:	f7ff ff48 	bl	8000bd8 <__aeabi_d2uiz>
 8000d48:	4621      	mov	r1, r4
 8000d4a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d4c:	3df00000 	.word	0x3df00000
 8000d50:	41f00000 	.word	0x41f00000

08000d54 <__udivmoddi4>:
 8000d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d58:	9d08      	ldr	r5, [sp, #32]
 8000d5a:	460c      	mov	r4, r1
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d14e      	bne.n	8000dfe <__udivmoddi4+0xaa>
 8000d60:	4694      	mov	ip, r2
 8000d62:	458c      	cmp	ip, r1
 8000d64:	4686      	mov	lr, r0
 8000d66:	fab2 f282 	clz	r2, r2
 8000d6a:	d962      	bls.n	8000e32 <__udivmoddi4+0xde>
 8000d6c:	b14a      	cbz	r2, 8000d82 <__udivmoddi4+0x2e>
 8000d6e:	f1c2 0320 	rsb	r3, r2, #32
 8000d72:	4091      	lsls	r1, r2
 8000d74:	fa20 f303 	lsr.w	r3, r0, r3
 8000d78:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d7c:	4319      	orrs	r1, r3
 8000d7e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f f68c 	uxth.w	r6, ip
 8000d8a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d8e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d92:	fb07 1114 	mls	r1, r7, r4, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb04 f106 	mul.w	r1, r4, r6
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x64>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000daa:	f080 8112 	bcs.w	8000fd2 <__udivmoddi4+0x27e>
 8000dae:	4299      	cmp	r1, r3
 8000db0:	f240 810f 	bls.w	8000fd2 <__udivmoddi4+0x27e>
 8000db4:	3c02      	subs	r4, #2
 8000db6:	4463      	add	r3, ip
 8000db8:	1a59      	subs	r1, r3, r1
 8000dba:	fa1f f38e 	uxth.w	r3, lr
 8000dbe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dc2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dca:	fb00 f606 	mul.w	r6, r0, r6
 8000dce:	429e      	cmp	r6, r3
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x94>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dda:	f080 80fc 	bcs.w	8000fd6 <__udivmoddi4+0x282>
 8000dde:	429e      	cmp	r6, r3
 8000de0:	f240 80f9 	bls.w	8000fd6 <__udivmoddi4+0x282>
 8000de4:	4463      	add	r3, ip
 8000de6:	3802      	subs	r0, #2
 8000de8:	1b9b      	subs	r3, r3, r6
 8000dea:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dee:	2100      	movs	r1, #0
 8000df0:	b11d      	cbz	r5, 8000dfa <__udivmoddi4+0xa6>
 8000df2:	40d3      	lsrs	r3, r2
 8000df4:	2200      	movs	r2, #0
 8000df6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d905      	bls.n	8000e0e <__udivmoddi4+0xba>
 8000e02:	b10d      	cbz	r5, 8000e08 <__udivmoddi4+0xb4>
 8000e04:	e9c5 0100 	strd	r0, r1, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e7f5      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e0e:	fab3 f183 	clz	r1, r3
 8000e12:	2900      	cmp	r1, #0
 8000e14:	d146      	bne.n	8000ea4 <__udivmoddi4+0x150>
 8000e16:	42a3      	cmp	r3, r4
 8000e18:	d302      	bcc.n	8000e20 <__udivmoddi4+0xcc>
 8000e1a:	4290      	cmp	r0, r2
 8000e1c:	f0c0 80f0 	bcc.w	8001000 <__udivmoddi4+0x2ac>
 8000e20:	1a86      	subs	r6, r0, r2
 8000e22:	eb64 0303 	sbc.w	r3, r4, r3
 8000e26:	2001      	movs	r0, #1
 8000e28:	2d00      	cmp	r5, #0
 8000e2a:	d0e6      	beq.n	8000dfa <__udivmoddi4+0xa6>
 8000e2c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e30:	e7e3      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000e32:	2a00      	cmp	r2, #0
 8000e34:	f040 8090 	bne.w	8000f58 <__udivmoddi4+0x204>
 8000e38:	eba1 040c 	sub.w	r4, r1, ip
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	fa1f f78c 	uxth.w	r7, ip
 8000e44:	2101      	movs	r1, #1
 8000e46:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e4a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e4e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e52:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e56:	fb07 f006 	mul.w	r0, r7, r6
 8000e5a:	4298      	cmp	r0, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x11c>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x11a>
 8000e68:	4298      	cmp	r0, r3
 8000e6a:	f200 80cd 	bhi.w	8001008 <__udivmoddi4+0x2b4>
 8000e6e:	4626      	mov	r6, r4
 8000e70:	1a1c      	subs	r4, r3, r0
 8000e72:	fa1f f38e 	uxth.w	r3, lr
 8000e76:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e7a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e7e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e82:	fb00 f707 	mul.w	r7, r0, r7
 8000e86:	429f      	cmp	r7, r3
 8000e88:	d908      	bls.n	8000e9c <__udivmoddi4+0x148>
 8000e8a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e92:	d202      	bcs.n	8000e9a <__udivmoddi4+0x146>
 8000e94:	429f      	cmp	r7, r3
 8000e96:	f200 80b0 	bhi.w	8000ffa <__udivmoddi4+0x2a6>
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	1bdb      	subs	r3, r3, r7
 8000e9e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ea2:	e7a5      	b.n	8000df0 <__udivmoddi4+0x9c>
 8000ea4:	f1c1 0620 	rsb	r6, r1, #32
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	fa22 f706 	lsr.w	r7, r2, r6
 8000eae:	431f      	orrs	r7, r3
 8000eb0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000eb4:	fa04 f301 	lsl.w	r3, r4, r1
 8000eb8:	ea43 030c 	orr.w	r3, r3, ip
 8000ebc:	40f4      	lsrs	r4, r6
 8000ebe:	fa00 f801 	lsl.w	r8, r0, r1
 8000ec2:	0c38      	lsrs	r0, r7, #16
 8000ec4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ec8:	fbb4 fef0 	udiv	lr, r4, r0
 8000ecc:	fa1f fc87 	uxth.w	ip, r7
 8000ed0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ed4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ed8:	fb0e f90c 	mul.w	r9, lr, ip
 8000edc:	45a1      	cmp	r9, r4
 8000ede:	fa02 f201 	lsl.w	r2, r2, r1
 8000ee2:	d90a      	bls.n	8000efa <__udivmoddi4+0x1a6>
 8000ee4:	193c      	adds	r4, r7, r4
 8000ee6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eea:	f080 8084 	bcs.w	8000ff6 <__udivmoddi4+0x2a2>
 8000eee:	45a1      	cmp	r9, r4
 8000ef0:	f240 8081 	bls.w	8000ff6 <__udivmoddi4+0x2a2>
 8000ef4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ef8:	443c      	add	r4, r7
 8000efa:	eba4 0409 	sub.w	r4, r4, r9
 8000efe:	fa1f f983 	uxth.w	r9, r3
 8000f02:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f06:	fb00 4413 	mls	r4, r0, r3, r4
 8000f0a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f0e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f12:	45a4      	cmp	ip, r4
 8000f14:	d907      	bls.n	8000f26 <__udivmoddi4+0x1d2>
 8000f16:	193c      	adds	r4, r7, r4
 8000f18:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f1c:	d267      	bcs.n	8000fee <__udivmoddi4+0x29a>
 8000f1e:	45a4      	cmp	ip, r4
 8000f20:	d965      	bls.n	8000fee <__udivmoddi4+0x29a>
 8000f22:	3b02      	subs	r3, #2
 8000f24:	443c      	add	r4, r7
 8000f26:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f2a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f2e:	eba4 040c 	sub.w	r4, r4, ip
 8000f32:	429c      	cmp	r4, r3
 8000f34:	46ce      	mov	lr, r9
 8000f36:	469c      	mov	ip, r3
 8000f38:	d351      	bcc.n	8000fde <__udivmoddi4+0x28a>
 8000f3a:	d04e      	beq.n	8000fda <__udivmoddi4+0x286>
 8000f3c:	b155      	cbz	r5, 8000f54 <__udivmoddi4+0x200>
 8000f3e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f42:	eb64 040c 	sbc.w	r4, r4, ip
 8000f46:	fa04 f606 	lsl.w	r6, r4, r6
 8000f4a:	40cb      	lsrs	r3, r1
 8000f4c:	431e      	orrs	r6, r3
 8000f4e:	40cc      	lsrs	r4, r1
 8000f50:	e9c5 6400 	strd	r6, r4, [r5]
 8000f54:	2100      	movs	r1, #0
 8000f56:	e750      	b.n	8000dfa <__udivmoddi4+0xa6>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f60:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f64:	fa24 f303 	lsr.w	r3, r4, r3
 8000f68:	4094      	lsls	r4, r2
 8000f6a:	430c      	orrs	r4, r1
 8000f6c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f70:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f74:	fa1f f78c 	uxth.w	r7, ip
 8000f78:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f7c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f80:	0c23      	lsrs	r3, r4, #16
 8000f82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f86:	fb00 f107 	mul.w	r1, r0, r7
 8000f8a:	4299      	cmp	r1, r3
 8000f8c:	d908      	bls.n	8000fa0 <__udivmoddi4+0x24c>
 8000f8e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f92:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f96:	d22c      	bcs.n	8000ff2 <__udivmoddi4+0x29e>
 8000f98:	4299      	cmp	r1, r3
 8000f9a:	d92a      	bls.n	8000ff2 <__udivmoddi4+0x29e>
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	4463      	add	r3, ip
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b2a4      	uxth	r4, r4
 8000fa4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fa8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fb0:	fb01 f307 	mul.w	r3, r1, r7
 8000fb4:	42a3      	cmp	r3, r4
 8000fb6:	d908      	bls.n	8000fca <__udivmoddi4+0x276>
 8000fb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fbc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fc0:	d213      	bcs.n	8000fea <__udivmoddi4+0x296>
 8000fc2:	42a3      	cmp	r3, r4
 8000fc4:	d911      	bls.n	8000fea <__udivmoddi4+0x296>
 8000fc6:	3902      	subs	r1, #2
 8000fc8:	4464      	add	r4, ip
 8000fca:	1ae4      	subs	r4, r4, r3
 8000fcc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fd0:	e739      	b.n	8000e46 <__udivmoddi4+0xf2>
 8000fd2:	4604      	mov	r4, r0
 8000fd4:	e6f0      	b.n	8000db8 <__udivmoddi4+0x64>
 8000fd6:	4608      	mov	r0, r1
 8000fd8:	e706      	b.n	8000de8 <__udivmoddi4+0x94>
 8000fda:	45c8      	cmp	r8, r9
 8000fdc:	d2ae      	bcs.n	8000f3c <__udivmoddi4+0x1e8>
 8000fde:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fe2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e7a8      	b.n	8000f3c <__udivmoddi4+0x1e8>
 8000fea:	4631      	mov	r1, r6
 8000fec:	e7ed      	b.n	8000fca <__udivmoddi4+0x276>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	e799      	b.n	8000f26 <__udivmoddi4+0x1d2>
 8000ff2:	4630      	mov	r0, r6
 8000ff4:	e7d4      	b.n	8000fa0 <__udivmoddi4+0x24c>
 8000ff6:	46d6      	mov	lr, sl
 8000ff8:	e77f      	b.n	8000efa <__udivmoddi4+0x1a6>
 8000ffa:	4463      	add	r3, ip
 8000ffc:	3802      	subs	r0, #2
 8000ffe:	e74d      	b.n	8000e9c <__udivmoddi4+0x148>
 8001000:	4606      	mov	r6, r0
 8001002:	4623      	mov	r3, r4
 8001004:	4608      	mov	r0, r1
 8001006:	e70f      	b.n	8000e28 <__udivmoddi4+0xd4>
 8001008:	3e02      	subs	r6, #2
 800100a:	4463      	add	r3, ip
 800100c:	e730      	b.n	8000e70 <__udivmoddi4+0x11c>
 800100e:	bf00      	nop

08001010 <__aeabi_idiv0>:
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop

08001014 <BH1750_Init>:
// Error Status
HAL_StatusTypeDef Transmit_Err, Receive_Err;


// BH1750 initialization
void BH1750_Init(I2C_HandleTypeDef *hi2c) {
 8001014:	b580      	push	{r7, lr}
 8001016:	b086      	sub	sp, #24
 8001018:	af02      	add	r7, sp, #8
 800101a:	6078      	str	r0, [r7, #4]
    uint8_t cmd[] = {0x10}; // Power on
 800101c:	2310      	movs	r3, #16
 800101e:	733b      	strb	r3, [r7, #12]
    Transmit_Err = HAL_I2C_Master_Transmit(hi2c, BH1750_ADDR << 1, cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001020:	f107 020c 	add.w	r2, r7, #12
 8001024:	f04f 33ff 	mov.w	r3, #4294967295
 8001028:	9300      	str	r3, [sp, #0]
 800102a:	2301      	movs	r3, #1
 800102c:	2146      	movs	r1, #70	@ 0x46
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f000 ff7e 	bl	8001f30 <HAL_I2C_Master_Transmit>
 8001034:	4603      	mov	r3, r0
 8001036:	461a      	mov	r2, r3
 8001038:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <BH1750_Init+0x4c>)
 800103a:	701a      	strb	r2, [r3, #0]
    if(Transmit_Err != HAL_ERROR){
 800103c:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <BH1750_Init+0x4c>)
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b01      	cmp	r3, #1
 8001042:	d008      	beq.n	8001056 <BH1750_Init+0x42>
    	  printf("\r\n");
 8001044:	4807      	ldr	r0, [pc, #28]	@ (8001064 <BH1750_Init+0x50>)
 8001046:	f005 f80d 	bl	8006064 <puts>
    	  printf("BH1750 has been initialized");
 800104a:	4807      	ldr	r0, [pc, #28]	@ (8001068 <BH1750_Init+0x54>)
 800104c:	f004 ff9a 	bl	8005f84 <iprintf>
    	  printf("\r\n");
 8001050:	4804      	ldr	r0, [pc, #16]	@ (8001064 <BH1750_Init+0x50>)
 8001052:	f005 f807 	bl	8006064 <puts>
    }
}
 8001056:	bf00      	nop
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	200001f0 	.word	0x200001f0
 8001064:	08009970 	.word	0x08009970
 8001068:	08009974 	.word	0x08009974

0800106c <BH1750_ReadLux>:

// Reading Light Intensity from BH1750 sensor
float BH1750_ReadLux(I2C_HandleTypeDef *hi2c) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b086      	sub	sp, #24
 8001070:	af02      	add	r7, sp, #8
 8001072:	6078      	str	r0, [r7, #4]
    uint8_t data[2];
    HAL_I2C_Master_Receive(hi2c, BH1750_ADDR << 1, data, sizeof(data), HAL_MAX_DELAY);
 8001074:	f107 020c 	add.w	r2, r7, #12
 8001078:	f04f 33ff 	mov.w	r3, #4294967295
 800107c:	9300      	str	r3, [sp, #0]
 800107e:	2302      	movs	r3, #2
 8001080:	2146      	movs	r1, #70	@ 0x46
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f001 f86c 	bl	8002160 <HAL_I2C_Master_Receive>

    uint16_t lux = (data[0] << 8) | data[1];
 8001088:	7b3b      	ldrb	r3, [r7, #12]
 800108a:	021b      	lsls	r3, r3, #8
 800108c:	b21a      	sxth	r2, r3
 800108e:	7b7b      	ldrb	r3, [r7, #13]
 8001090:	b21b      	sxth	r3, r3
 8001092:	4313      	orrs	r3, r2
 8001094:	b21b      	sxth	r3, r3
 8001096:	81fb      	strh	r3, [r7, #14]
    return (float)lux / 1.2;
 8001098:	89fb      	ldrh	r3, [r7, #14]
 800109a:	ee07 3a90 	vmov	s15, r3
 800109e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010a2:	ee17 0a90 	vmov	r0, s15
 80010a6:	f7ff fa67 	bl	8000578 <__aeabi_f2d>
 80010aa:	f04f 3233 	mov.w	r2, #858993459	@ 0x33333333
 80010ae:	4b08      	ldr	r3, [pc, #32]	@ (80010d0 <BH1750_ReadLux+0x64>)
 80010b0:	f7ff fbe4 	bl	800087c <__aeabi_ddiv>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f7ff fdac 	bl	8000c18 <__aeabi_d2f>
 80010c0:	4603      	mov	r3, r0
 80010c2:	ee07 3a90 	vmov	s15, r3
}
 80010c6:	eeb0 0a67 	vmov.f32	s0, s15
 80010ca:	3710      	adds	r7, #16
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	3ff33333 	.word	0x3ff33333

080010d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010d8:	f000 fb7d 	bl	80017d6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010dc:	f000 f80e 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010e0:	f000 f8ea 	bl	80012b8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80010e4:	f000 f85c 	bl	80011a0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80010e8:	f000 f89a 	bl	8001220 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  BH1750_Init(&hi2c1);
 80010ec:	4802      	ldr	r0, [pc, #8]	@ (80010f8 <main+0x24>)
 80010ee:	f7ff ff91 	bl	8001014 <BH1750_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Log();
 80010f2:	f000 f92b 	bl	800134c <Log>
 80010f6:	e7fc      	b.n	80010f2 <main+0x1e>
 80010f8:	200001f4 	.word	0x200001f4

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b096      	sub	sp, #88	@ 0x58
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	2244      	movs	r2, #68	@ 0x44
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f005 f8aa 	bl	8006264 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	463b      	mov	r3, r7
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800111e:	2000      	movs	r0, #0
 8001120:	f001 fc72 	bl	8002a08 <HAL_PWREx_ControlVoltageScaling>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800112a:	f000 f93d 	bl	80013a8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800112e:	2310      	movs	r3, #16
 8001130:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001132:	2301      	movs	r3, #1
 8001134:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800113a:	2360      	movs	r3, #96	@ 0x60
 800113c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800113e:	2302      	movs	r3, #2
 8001140:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001142:	2301      	movs	r3, #1
 8001144:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001146:	2301      	movs	r3, #1
 8001148:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800114a:	233c      	movs	r3, #60	@ 0x3c
 800114c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800114e:	2302      	movs	r3, #2
 8001150:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001152:	2302      	movs	r3, #2
 8001154:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001156:	2302      	movs	r3, #2
 8001158:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800115a:	f107 0314 	add.w	r3, r7, #20
 800115e:	4618      	mov	r0, r3
 8001160:	f001 fcf6 	bl	8002b50 <HAL_RCC_OscConfig>
 8001164:	4603      	mov	r3, r0
 8001166:	2b00      	cmp	r3, #0
 8001168:	d001      	beq.n	800116e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800116a:	f000 f91d 	bl	80013a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800116e:	230f      	movs	r3, #15
 8001170:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001172:	2303      	movs	r3, #3
 8001174:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001176:	2300      	movs	r3, #0
 8001178:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800117a:	2300      	movs	r3, #0
 800117c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800117e:	2300      	movs	r3, #0
 8001180:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001182:	463b      	mov	r3, r7
 8001184:	2105      	movs	r1, #5
 8001186:	4618      	mov	r0, r3
 8001188:	f002 f8fc 	bl	8003384 <HAL_RCC_ClockConfig>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001192:	f000 f909 	bl	80013a8 <Error_Handler>
  }
}
 8001196:	bf00      	nop
 8001198:	3758      	adds	r7, #88	@ 0x58
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
	...

080011a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011a6:	4a1c      	ldr	r2, [pc, #112]	@ (8001218 <MX_I2C1_Init+0x78>)
 80011a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A175AB;
 80011aa:	4b1a      	ldr	r3, [pc, #104]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011ac:	4a1b      	ldr	r2, [pc, #108]	@ (800121c <MX_I2C1_Init+0x7c>)
 80011ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011b0:	4b18      	ldr	r3, [pc, #96]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011b6:	4b17      	ldr	r3, [pc, #92]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011bc:	4b15      	ldr	r3, [pc, #84]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011be:	2200      	movs	r2, #0
 80011c0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80011c2:	4b14      	ldr	r3, [pc, #80]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011c8:	4b12      	ldr	r3, [pc, #72]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011ce:	4b11      	ldr	r3, [pc, #68]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011da:	480e      	ldr	r0, [pc, #56]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011dc:	f000 fe0c 	bl	8001df8 <HAL_I2C_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80011e6:	f000 f8df 	bl	80013a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80011ea:	2100      	movs	r1, #0
 80011ec:	4809      	ldr	r0, [pc, #36]	@ (8001214 <MX_I2C1_Init+0x74>)
 80011ee:	f001 fb53 	bl	8002898 <HAL_I2CEx_ConfigAnalogFilter>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011f8:	f000 f8d6 	bl	80013a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011fc:	2100      	movs	r1, #0
 80011fe:	4805      	ldr	r0, [pc, #20]	@ (8001214 <MX_I2C1_Init+0x74>)
 8001200:	f001 fb95 	bl	800292e <HAL_I2CEx_ConfigDigitalFilter>
 8001204:	4603      	mov	r3, r0
 8001206:	2b00      	cmp	r3, #0
 8001208:	d001      	beq.n	800120e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800120a:	f000 f8cd 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800120e:	bf00      	nop
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	200001f4 	.word	0x200001f4
 8001218:	40005400 	.word	0x40005400
 800121c:	30a175ab 	.word	0x30a175ab

08001220 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001224:	4b22      	ldr	r3, [pc, #136]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 8001226:	4a23      	ldr	r2, [pc, #140]	@ (80012b4 <MX_USART1_UART_Init+0x94>)
 8001228:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800122a:	4b21      	ldr	r3, [pc, #132]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 800122c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001230:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001232:	4b1f      	ldr	r3, [pc, #124]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 8001234:	2200      	movs	r2, #0
 8001236:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001238:	4b1d      	ldr	r3, [pc, #116]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 800123a:	2200      	movs	r2, #0
 800123c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800123e:	4b1c      	ldr	r3, [pc, #112]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 8001240:	2200      	movs	r2, #0
 8001242:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001244:	4b1a      	ldr	r3, [pc, #104]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 8001246:	220c      	movs	r2, #12
 8001248:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800124a:	4b19      	ldr	r3, [pc, #100]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 800124c:	2200      	movs	r2, #0
 800124e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001250:	4b17      	ldr	r3, [pc, #92]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 8001252:	2200      	movs	r2, #0
 8001254:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001256:	4b16      	ldr	r3, [pc, #88]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 8001258:	2200      	movs	r2, #0
 800125a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800125c:	4b14      	ldr	r3, [pc, #80]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 800125e:	2200      	movs	r2, #0
 8001260:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001262:	4b13      	ldr	r3, [pc, #76]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 8001264:	2200      	movs	r2, #0
 8001266:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001268:	4811      	ldr	r0, [pc, #68]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 800126a:	f003 f861 	bl	8004330 <HAL_UART_Init>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001274:	f000 f898 	bl	80013a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001278:	2100      	movs	r1, #0
 800127a:	480d      	ldr	r0, [pc, #52]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 800127c:	f003 fe8a 	bl	8004f94 <HAL_UARTEx_SetTxFifoThreshold>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001286:	f000 f88f 	bl	80013a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800128a:	2100      	movs	r1, #0
 800128c:	4808      	ldr	r0, [pc, #32]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 800128e:	f003 febf 	bl	8005010 <HAL_UARTEx_SetRxFifoThreshold>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001298:	f000 f886 	bl	80013a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800129c:	4804      	ldr	r0, [pc, #16]	@ (80012b0 <MX_USART1_UART_Init+0x90>)
 800129e:	f003 fe40 	bl	8004f22 <HAL_UARTEx_DisableFifoMode>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80012a8:	f000 f87e 	bl	80013a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012ac:	bf00      	nop
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000248 	.word	0x20000248
 80012b4:	40013800 	.word	0x40013800

080012b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012be:	4b09      	ldr	r3, [pc, #36]	@ (80012e4 <MX_GPIO_Init+0x2c>)
 80012c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c2:	4a08      	ldr	r2, [pc, #32]	@ (80012e4 <MX_GPIO_Init+0x2c>)
 80012c4:	f043 0302 	orr.w	r3, r3, #2
 80012c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ca:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <MX_GPIO_Init+0x2c>)
 80012cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	40021000 	.word	0x40021000

080012e8 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80012f0:	1d39      	adds	r1, r7, #4
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295
 80012f6:	2201      	movs	r2, #1
 80012f8:	4803      	ldr	r0, [pc, #12]	@ (8001308 <__io_putchar+0x20>)
 80012fa:	f003 f869 	bl	80043d0 <HAL_UART_Transmit>
  return ch;
 80012fe:	687b      	ldr	r3, [r7, #4]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	20000248 	.word	0x20000248

0800130c <fill_light_buffer>:

void fill_light_buffer() {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
    for (int i = 0; i < DATA_INPUT_USER; i++) {
 8001312:	2300      	movs	r3, #0
 8001314:	607b      	str	r3, [r7, #4]
 8001316:	e00d      	b.n	8001334 <fill_light_buffer+0x28>
      light_buffer[AXIS_NUMBER * i] = BH1750_ReadLux(&hi2c1);
 8001318:	480a      	ldr	r0, [pc, #40]	@ (8001344 <fill_light_buffer+0x38>)
 800131a:	f7ff fea7 	bl	800106c <BH1750_ReadLux>
 800131e:	eef0 7a40 	vmov.f32	s15, s0
 8001322:	4a09      	ldr	r2, [pc, #36]	@ (8001348 <fill_light_buffer+0x3c>)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	009b      	lsls	r3, r3, #2
 8001328:	4413      	add	r3, r2
 800132a:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < DATA_INPUT_USER; i++) {
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	3301      	adds	r3, #1
 8001332:	607b      	str	r3, [r7, #4]
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2bff      	cmp	r3, #255	@ 0xff
 8001338:	ddee      	ble.n	8001318 <fill_light_buffer+0xc>
  }
}
 800133a:	bf00      	nop
 800133c:	bf00      	nop
 800133e:	3708      	adds	r7, #8
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	200001f4 	.word	0x200001f4
 8001348:	200002dc 	.word	0x200002dc

0800134c <Log>:

void Log() {
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
	fill_light_buffer();
 8001352:	f7ff ffdb 	bl	800130c <fill_light_buffer>
	for (int i = 0; i < DATA_INPUT_USER; i++) {
 8001356:	2300      	movs	r3, #0
 8001358:	607b      	str	r3, [r7, #4]
 800135a:	e012      	b.n	8001382 <Log+0x36>
	    	      printf("%.2f",light_buffer[AXIS_NUMBER * i]);
 800135c:	4a0f      	ldr	r2, [pc, #60]	@ (800139c <Log+0x50>)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4413      	add	r3, r2
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff f906 	bl	8000578 <__aeabi_f2d>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
 8001370:	480b      	ldr	r0, [pc, #44]	@ (80013a0 <Log+0x54>)
 8001372:	f004 fe07 	bl	8005f84 <iprintf>
	    	      printf(" ");
 8001376:	2020      	movs	r0, #32
 8001378:	f004 fe16 	bl	8005fa8 <putchar>
	for (int i = 0; i < DATA_INPUT_USER; i++) {
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	3301      	adds	r3, #1
 8001380:	607b      	str	r3, [r7, #4]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2bff      	cmp	r3, #255	@ 0xff
 8001386:	dde9      	ble.n	800135c <Log+0x10>

	    	    }
	    	  printf("\r\n");
 8001388:	4806      	ldr	r0, [pc, #24]	@ (80013a4 <Log+0x58>)
 800138a:	f004 fe6b 	bl	8006064 <puts>
	    	  HAL_Delay(100);
 800138e:	2064      	movs	r0, #100	@ 0x64
 8001390:	f000 fa96 	bl	80018c0 <HAL_Delay>

}
 8001394:	bf00      	nop
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}
 800139c:	200002dc 	.word	0x200002dc
 80013a0:	08009990 	.word	0x08009990
 80013a4:	08009970 	.word	0x08009970

080013a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013ac:	b672      	cpsid	i
}
 80013ae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <Error_Handler+0x8>

080013b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013ba:	4b0f      	ldr	r3, [pc, #60]	@ (80013f8 <HAL_MspInit+0x44>)
 80013bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013be:	4a0e      	ldr	r2, [pc, #56]	@ (80013f8 <HAL_MspInit+0x44>)
 80013c0:	f043 0301 	orr.w	r3, r3, #1
 80013c4:	6613      	str	r3, [r2, #96]	@ 0x60
 80013c6:	4b0c      	ldr	r3, [pc, #48]	@ (80013f8 <HAL_MspInit+0x44>)
 80013c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013ca:	f003 0301 	and.w	r3, r3, #1
 80013ce:	607b      	str	r3, [r7, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013d2:	4b09      	ldr	r3, [pc, #36]	@ (80013f8 <HAL_MspInit+0x44>)
 80013d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d6:	4a08      	ldr	r2, [pc, #32]	@ (80013f8 <HAL_MspInit+0x44>)
 80013d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80013de:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <HAL_MspInit+0x44>)
 80013e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013e6:	603b      	str	r3, [r7, #0]
 80013e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	40021000 	.word	0x40021000

080013fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b0ae      	sub	sp, #184	@ 0xb8
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001404:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001414:	f107 0310 	add.w	r3, r7, #16
 8001418:	2294      	movs	r2, #148	@ 0x94
 800141a:	2100      	movs	r1, #0
 800141c:	4618      	mov	r0, r3
 800141e:	f004 ff21 	bl	8006264 <memset>
  if(hi2c->Instance==I2C1)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a21      	ldr	r2, [pc, #132]	@ (80014ac <HAL_I2C_MspInit+0xb0>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d13b      	bne.n	80014a4 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800142c:	2340      	movs	r3, #64	@ 0x40
 800142e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001430:	2300      	movs	r3, #0
 8001432:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001434:	f107 0310 	add.w	r3, r7, #16
 8001438:	4618      	mov	r0, r3
 800143a:	f002 fa61 	bl	8003900 <HAL_RCCEx_PeriphCLKConfig>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001444:	f7ff ffb0 	bl	80013a8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001448:	4b19      	ldr	r3, [pc, #100]	@ (80014b0 <HAL_I2C_MspInit+0xb4>)
 800144a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144c:	4a18      	ldr	r2, [pc, #96]	@ (80014b0 <HAL_I2C_MspInit+0xb4>)
 800144e:	f043 0302 	orr.w	r3, r3, #2
 8001452:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001454:	4b16      	ldr	r3, [pc, #88]	@ (80014b0 <HAL_I2C_MspInit+0xb4>)
 8001456:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001458:	f003 0302 	and.w	r3, r3, #2
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001460:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001464:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001468:	2312      	movs	r3, #18
 800146a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146e:	2300      	movs	r3, #0
 8001470:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001474:	2303      	movs	r3, #3
 8001476:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800147a:	2304      	movs	r3, #4
 800147c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001480:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001484:	4619      	mov	r1, r3
 8001486:	480b      	ldr	r0, [pc, #44]	@ (80014b4 <HAL_I2C_MspInit+0xb8>)
 8001488:	f000 fb24 	bl	8001ad4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800148c:	4b08      	ldr	r3, [pc, #32]	@ (80014b0 <HAL_I2C_MspInit+0xb4>)
 800148e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001490:	4a07      	ldr	r2, [pc, #28]	@ (80014b0 <HAL_I2C_MspInit+0xb4>)
 8001492:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001496:	6593      	str	r3, [r2, #88]	@ 0x58
 8001498:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <HAL_I2C_MspInit+0xb4>)
 800149a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800149c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014a0:	60bb      	str	r3, [r7, #8]
 80014a2:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80014a4:	bf00      	nop
 80014a6:	37b8      	adds	r7, #184	@ 0xb8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40005400 	.word	0x40005400
 80014b0:	40021000 	.word	0x40021000
 80014b4:	48000400 	.word	0x48000400

080014b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b0ae      	sub	sp, #184	@ 0xb8
 80014bc:	af00      	add	r7, sp, #0
 80014be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
 80014ca:	609a      	str	r2, [r3, #8]
 80014cc:	60da      	str	r2, [r3, #12]
 80014ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014d0:	f107 0310 	add.w	r3, r7, #16
 80014d4:	2294      	movs	r2, #148	@ 0x94
 80014d6:	2100      	movs	r1, #0
 80014d8:	4618      	mov	r0, r3
 80014da:	f004 fec3 	bl	8006264 <memset>
  if(huart->Instance==USART1)
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4a22      	ldr	r2, [pc, #136]	@ (800156c <HAL_UART_MspInit+0xb4>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d13c      	bne.n	8001562 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80014e8:	2301      	movs	r3, #1
 80014ea:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80014ec:	2300      	movs	r3, #0
 80014ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014f0:	f107 0310 	add.w	r3, r7, #16
 80014f4:	4618      	mov	r0, r3
 80014f6:	f002 fa03 	bl	8003900 <HAL_RCCEx_PeriphCLKConfig>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001500:	f7ff ff52 	bl	80013a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001504:	4b1a      	ldr	r3, [pc, #104]	@ (8001570 <HAL_UART_MspInit+0xb8>)
 8001506:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001508:	4a19      	ldr	r2, [pc, #100]	@ (8001570 <HAL_UART_MspInit+0xb8>)
 800150a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800150e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001510:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <HAL_UART_MspInit+0xb8>)
 8001512:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001514:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151c:	4b14      	ldr	r3, [pc, #80]	@ (8001570 <HAL_UART_MspInit+0xb8>)
 800151e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001520:	4a13      	ldr	r2, [pc, #76]	@ (8001570 <HAL_UART_MspInit+0xb8>)
 8001522:	f043 0301 	orr.w	r3, r3, #1
 8001526:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001528:	4b11      	ldr	r3, [pc, #68]	@ (8001570 <HAL_UART_MspInit+0xb8>)
 800152a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152c:	f003 0301 	and.w	r3, r3, #1
 8001530:	60bb      	str	r3, [r7, #8]
 8001532:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001534:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001538:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153c:	2302      	movs	r3, #2
 800153e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001542:	2300      	movs	r3, #0
 8001544:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001548:	2303      	movs	r3, #3
 800154a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800154e:	2307      	movs	r3, #7
 8001550:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001554:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001558:	4619      	mov	r1, r3
 800155a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800155e:	f000 fab9 	bl	8001ad4 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001562:	bf00      	nop
 8001564:	37b8      	adds	r7, #184	@ 0xb8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
 800156a:	bf00      	nop
 800156c:	40013800 	.word	0x40013800
 8001570:	40021000 	.word	0x40021000

08001574 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <NMI_Handler+0x4>

0800157c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001580:	bf00      	nop
 8001582:	e7fd      	b.n	8001580 <HardFault_Handler+0x4>

08001584 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001588:	bf00      	nop
 800158a:	e7fd      	b.n	8001588 <MemManage_Handler+0x4>

0800158c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <BusFault_Handler+0x4>

08001594 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001598:	bf00      	nop
 800159a:	e7fd      	b.n	8001598 <UsageFault_Handler+0x4>

0800159c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800159c:	b480      	push	{r7}
 800159e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr

080015aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015aa:	b480      	push	{r7}
 80015ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015ae:	bf00      	nop
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr

080015b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015b8:	b480      	push	{r7}
 80015ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015bc:	bf00      	nop
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015ca:	f000 f959 	bl	8001880 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015ce:	bf00      	nop
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80015d2:	b480      	push	{r7}
 80015d4:	af00      	add	r7, sp, #0
  return 1;
 80015d6:	2301      	movs	r3, #1
}
 80015d8:	4618      	mov	r0, r3
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <_kill>:

int _kill(int pid, int sig)
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b082      	sub	sp, #8
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80015ec:	f004 fe8c 	bl	8006308 <__errno>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2216      	movs	r2, #22
 80015f4:	601a      	str	r2, [r3, #0]
  return -1;
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <_exit>:

void _exit (int status)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800160a:	f04f 31ff 	mov.w	r1, #4294967295
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff ffe7 	bl	80015e2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001614:	bf00      	nop
 8001616:	e7fd      	b.n	8001614 <_exit+0x12>

08001618 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b086      	sub	sp, #24
 800161c:	af00      	add	r7, sp, #0
 800161e:	60f8      	str	r0, [r7, #12]
 8001620:	60b9      	str	r1, [r7, #8]
 8001622:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001624:	2300      	movs	r3, #0
 8001626:	617b      	str	r3, [r7, #20]
 8001628:	e00a      	b.n	8001640 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800162a:	f3af 8000 	nop.w
 800162e:	4601      	mov	r1, r0
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	1c5a      	adds	r2, r3, #1
 8001634:	60ba      	str	r2, [r7, #8]
 8001636:	b2ca      	uxtb	r2, r1
 8001638:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	3301      	adds	r3, #1
 800163e:	617b      	str	r3, [r7, #20]
 8001640:	697a      	ldr	r2, [r7, #20]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	429a      	cmp	r2, r3
 8001646:	dbf0      	blt.n	800162a <_read+0x12>
  }

  return len;
 8001648:	687b      	ldr	r3, [r7, #4]
}
 800164a:	4618      	mov	r0, r3
 800164c:	3718      	adds	r7, #24
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}

08001652 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001652:	b580      	push	{r7, lr}
 8001654:	b086      	sub	sp, #24
 8001656:	af00      	add	r7, sp, #0
 8001658:	60f8      	str	r0, [r7, #12]
 800165a:	60b9      	str	r1, [r7, #8]
 800165c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800165e:	2300      	movs	r3, #0
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	e009      	b.n	8001678 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	1c5a      	adds	r2, r3, #1
 8001668:	60ba      	str	r2, [r7, #8]
 800166a:	781b      	ldrb	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f7ff fe3b 	bl	80012e8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	3301      	adds	r3, #1
 8001676:	617b      	str	r3, [r7, #20]
 8001678:	697a      	ldr	r2, [r7, #20]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	429a      	cmp	r2, r3
 800167e:	dbf1      	blt.n	8001664 <_write+0x12>
  }
  return len;
 8001680:	687b      	ldr	r3, [r7, #4]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3718      	adds	r7, #24
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}

0800168a <_close>:

int _close(int file)
{
 800168a:	b480      	push	{r7}
 800168c:	b083      	sub	sp, #12
 800168e:	af00      	add	r7, sp, #0
 8001690:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001692:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001696:	4618      	mov	r0, r3
 8001698:	370c      	adds	r7, #12
 800169a:	46bd      	mov	sp, r7
 800169c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a0:	4770      	bx	lr

080016a2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016a2:	b480      	push	{r7}
 80016a4:	b083      	sub	sp, #12
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	6078      	str	r0, [r7, #4]
 80016aa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016b2:	605a      	str	r2, [r3, #4]
  return 0;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	370c      	adds	r7, #12
 80016ba:	46bd      	mov	sp, r7
 80016bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c0:	4770      	bx	lr

080016c2 <_isatty>:

int _isatty(int file)
{
 80016c2:	b480      	push	{r7}
 80016c4:	b083      	sub	sp, #12
 80016c6:	af00      	add	r7, sp, #0
 80016c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80016ca:	2301      	movs	r3, #1
}
 80016cc:	4618      	mov	r0, r3
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	60f8      	str	r0, [r7, #12]
 80016e0:	60b9      	str	r1, [r7, #8]
 80016e2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
	...

080016f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80016fc:	4a14      	ldr	r2, [pc, #80]	@ (8001750 <_sbrk+0x5c>)
 80016fe:	4b15      	ldr	r3, [pc, #84]	@ (8001754 <_sbrk+0x60>)
 8001700:	1ad3      	subs	r3, r2, r3
 8001702:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001704:	697b      	ldr	r3, [r7, #20]
 8001706:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001708:	4b13      	ldr	r3, [pc, #76]	@ (8001758 <_sbrk+0x64>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d102      	bne.n	8001716 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001710:	4b11      	ldr	r3, [pc, #68]	@ (8001758 <_sbrk+0x64>)
 8001712:	4a12      	ldr	r2, [pc, #72]	@ (800175c <_sbrk+0x68>)
 8001714:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001716:	4b10      	ldr	r3, [pc, #64]	@ (8001758 <_sbrk+0x64>)
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	4413      	add	r3, r2
 800171e:	693a      	ldr	r2, [r7, #16]
 8001720:	429a      	cmp	r2, r3
 8001722:	d207      	bcs.n	8001734 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001724:	f004 fdf0 	bl	8006308 <__errno>
 8001728:	4603      	mov	r3, r0
 800172a:	220c      	movs	r2, #12
 800172c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800172e:	f04f 33ff 	mov.w	r3, #4294967295
 8001732:	e009      	b.n	8001748 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001734:	4b08      	ldr	r3, [pc, #32]	@ (8001758 <_sbrk+0x64>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800173a:	4b07      	ldr	r3, [pc, #28]	@ (8001758 <_sbrk+0x64>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4413      	add	r3, r2
 8001742:	4a05      	ldr	r2, [pc, #20]	@ (8001758 <_sbrk+0x64>)
 8001744:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001746:	68fb      	ldr	r3, [r7, #12]
}
 8001748:	4618      	mov	r0, r3
 800174a:	3718      	adds	r7, #24
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	200a0000 	.word	0x200a0000
 8001754:	00000400 	.word	0x00000400
 8001758:	200006dc 	.word	0x200006dc
 800175c:	20000830 	.word	0x20000830

08001760 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001764:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <SystemInit+0x20>)
 8001766:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800176a:	4a05      	ldr	r2, [pc, #20]	@ (8001780 <SystemInit+0x20>)
 800176c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001770:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000ed00 	.word	0xe000ed00

08001784 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001784:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80017bc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001788:	f7ff ffea 	bl	8001760 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800178c:	480c      	ldr	r0, [pc, #48]	@ (80017c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800178e:	490d      	ldr	r1, [pc, #52]	@ (80017c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001790:	4a0d      	ldr	r2, [pc, #52]	@ (80017c8 <LoopForever+0xe>)
  movs r3, #0
 8001792:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001794:	e002      	b.n	800179c <LoopCopyDataInit>

08001796 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001796:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001798:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800179a:	3304      	adds	r3, #4

0800179c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800179c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800179e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017a0:	d3f9      	bcc.n	8001796 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017a2:	4a0a      	ldr	r2, [pc, #40]	@ (80017cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80017a4:	4c0a      	ldr	r4, [pc, #40]	@ (80017d0 <LoopForever+0x16>)
  movs r3, #0
 80017a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017a8:	e001      	b.n	80017ae <LoopFillZerobss>

080017aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017ac:	3204      	adds	r2, #4

080017ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017b0:	d3fb      	bcc.n	80017aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017b2:	f004 fdaf 	bl	8006314 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80017b6:	f7ff fc8d 	bl	80010d4 <main>

080017ba <LoopForever>:

LoopForever:
    b LoopForever
 80017ba:	e7fe      	b.n	80017ba <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80017bc:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80017c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017c4:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80017c8:	08009e48 	.word	0x08009e48
  ldr r2, =_sbss
 80017cc:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80017d0:	20000830 	.word	0x20000830

080017d4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80017d4:	e7fe      	b.n	80017d4 <ADC1_IRQHandler>

080017d6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017d6:	b580      	push	{r7, lr}
 80017d8:	b082      	sub	sp, #8
 80017da:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80017dc:	2300      	movs	r3, #0
 80017de:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017e0:	2003      	movs	r0, #3
 80017e2:	f000 f943 	bl	8001a6c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80017e6:	2000      	movs	r0, #0
 80017e8:	f000 f80e 	bl	8001808 <HAL_InitTick>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d002      	beq.n	80017f8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	71fb      	strb	r3, [r7, #7]
 80017f6:	e001      	b.n	80017fc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017f8:	f7ff fddc 	bl	80013b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017fc:	79fb      	ldrb	r3, [r7, #7]
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
	...

08001808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001810:	2300      	movs	r3, #0
 8001812:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001814:	4b17      	ldr	r3, [pc, #92]	@ (8001874 <HAL_InitTick+0x6c>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b00      	cmp	r3, #0
 800181a:	d023      	beq.n	8001864 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800181c:	4b16      	ldr	r3, [pc, #88]	@ (8001878 <HAL_InitTick+0x70>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	4b14      	ldr	r3, [pc, #80]	@ (8001874 <HAL_InitTick+0x6c>)
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	4619      	mov	r1, r3
 8001826:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800182a:	fbb3 f3f1 	udiv	r3, r3, r1
 800182e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001832:	4618      	mov	r0, r3
 8001834:	f000 f941 	bl	8001aba <HAL_SYSTICK_Config>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d10f      	bne.n	800185e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	2b0f      	cmp	r3, #15
 8001842:	d809      	bhi.n	8001858 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001844:	2200      	movs	r2, #0
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	f04f 30ff 	mov.w	r0, #4294967295
 800184c:	f000 f919 	bl	8001a82 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001850:	4a0a      	ldr	r2, [pc, #40]	@ (800187c <HAL_InitTick+0x74>)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	e007      	b.n	8001868 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	73fb      	strb	r3, [r7, #15]
 800185c:	e004      	b.n	8001868 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800185e:	2301      	movs	r3, #1
 8001860:	73fb      	strb	r3, [r7, #15]
 8001862:	e001      	b.n	8001868 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001868:	7bfb      	ldrb	r3, [r7, #15]
}
 800186a:	4618      	mov	r0, r3
 800186c:	3710      	adds	r7, #16
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000008 	.word	0x20000008
 8001878:	20000000 	.word	0x20000000
 800187c:	20000004 	.word	0x20000004

08001880 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001884:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <HAL_IncTick+0x20>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	461a      	mov	r2, r3
 800188a:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <HAL_IncTick+0x24>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4413      	add	r3, r2
 8001890:	4a04      	ldr	r2, [pc, #16]	@ (80018a4 <HAL_IncTick+0x24>)
 8001892:	6013      	str	r3, [r2, #0]
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	20000008 	.word	0x20000008
 80018a4:	200006e0 	.word	0x200006e0

080018a8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a8:	b480      	push	{r7}
 80018aa:	af00      	add	r7, sp, #0
  return uwTick;
 80018ac:	4b03      	ldr	r3, [pc, #12]	@ (80018bc <HAL_GetTick+0x14>)
 80018ae:	681b      	ldr	r3, [r3, #0]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	46bd      	mov	sp, r7
 80018b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	200006e0 	.word	0x200006e0

080018c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b084      	sub	sp, #16
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018c8:	f7ff ffee 	bl	80018a8 <HAL_GetTick>
 80018cc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018d8:	d005      	beq.n	80018e6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80018da:	4b0a      	ldr	r3, [pc, #40]	@ (8001904 <HAL_Delay+0x44>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	461a      	mov	r2, r3
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4413      	add	r3, r2
 80018e4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018e6:	bf00      	nop
 80018e8:	f7ff ffde 	bl	80018a8 <HAL_GetTick>
 80018ec:	4602      	mov	r2, r0
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	1ad3      	subs	r3, r2, r3
 80018f2:	68fa      	ldr	r2, [r7, #12]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d8f7      	bhi.n	80018e8 <HAL_Delay+0x28>
  {
  }
}
 80018f8:	bf00      	nop
 80018fa:	bf00      	nop
 80018fc:	3710      	adds	r7, #16
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	20000008 	.word	0x20000008

08001908 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f003 0307 	and.w	r3, r3, #7
 8001916:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001918:	4b0c      	ldr	r3, [pc, #48]	@ (800194c <__NVIC_SetPriorityGrouping+0x44>)
 800191a:	68db      	ldr	r3, [r3, #12]
 800191c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800191e:	68ba      	ldr	r2, [r7, #8]
 8001920:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001924:	4013      	ands	r3, r2
 8001926:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001930:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001934:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001938:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800193a:	4a04      	ldr	r2, [pc, #16]	@ (800194c <__NVIC_SetPriorityGrouping+0x44>)
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	60d3      	str	r3, [r2, #12]
}
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	e000ed00 	.word	0xe000ed00

08001950 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001950:	b480      	push	{r7}
 8001952:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001954:	4b04      	ldr	r3, [pc, #16]	@ (8001968 <__NVIC_GetPriorityGrouping+0x18>)
 8001956:	68db      	ldr	r3, [r3, #12]
 8001958:	0a1b      	lsrs	r3, r3, #8
 800195a:	f003 0307 	and.w	r3, r3, #7
}
 800195e:	4618      	mov	r0, r3
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr
 8001968:	e000ed00 	.word	0xe000ed00

0800196c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800196c:	b480      	push	{r7}
 800196e:	b083      	sub	sp, #12
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	6039      	str	r1, [r7, #0]
 8001976:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001978:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197c:	2b00      	cmp	r3, #0
 800197e:	db0a      	blt.n	8001996 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	b2da      	uxtb	r2, r3
 8001984:	490c      	ldr	r1, [pc, #48]	@ (80019b8 <__NVIC_SetPriority+0x4c>)
 8001986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198a:	0112      	lsls	r2, r2, #4
 800198c:	b2d2      	uxtb	r2, r2
 800198e:	440b      	add	r3, r1
 8001990:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001994:	e00a      	b.n	80019ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	b2da      	uxtb	r2, r3
 800199a:	4908      	ldr	r1, [pc, #32]	@ (80019bc <__NVIC_SetPriority+0x50>)
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	3b04      	subs	r3, #4
 80019a4:	0112      	lsls	r2, r2, #4
 80019a6:	b2d2      	uxtb	r2, r2
 80019a8:	440b      	add	r3, r1
 80019aa:	761a      	strb	r2, [r3, #24]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	e000e100 	.word	0xe000e100
 80019bc:	e000ed00 	.word	0xe000ed00

080019c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b089      	sub	sp, #36	@ 0x24
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019d4:	69fb      	ldr	r3, [r7, #28]
 80019d6:	f1c3 0307 	rsb	r3, r3, #7
 80019da:	2b04      	cmp	r3, #4
 80019dc:	bf28      	it	cs
 80019de:	2304      	movcs	r3, #4
 80019e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	3304      	adds	r3, #4
 80019e6:	2b06      	cmp	r3, #6
 80019e8:	d902      	bls.n	80019f0 <NVIC_EncodePriority+0x30>
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	3b03      	subs	r3, #3
 80019ee:	e000      	b.n	80019f2 <NVIC_EncodePriority+0x32>
 80019f0:	2300      	movs	r3, #0
 80019f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f4:	f04f 32ff 	mov.w	r2, #4294967295
 80019f8:	69bb      	ldr	r3, [r7, #24]
 80019fa:	fa02 f303 	lsl.w	r3, r2, r3
 80019fe:	43da      	mvns	r2, r3
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	401a      	ands	r2, r3
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a08:	f04f 31ff 	mov.w	r1, #4294967295
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a12:	43d9      	mvns	r1, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a18:	4313      	orrs	r3, r2
         );
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	3724      	adds	r7, #36	@ 0x24
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
	...

08001a28 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a38:	d301      	bcc.n	8001a3e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e00f      	b.n	8001a5e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a68 <SysTick_Config+0x40>)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a46:	210f      	movs	r1, #15
 8001a48:	f04f 30ff 	mov.w	r0, #4294967295
 8001a4c:	f7ff ff8e 	bl	800196c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a50:	4b05      	ldr	r3, [pc, #20]	@ (8001a68 <SysTick_Config+0x40>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a56:	4b04      	ldr	r3, [pc, #16]	@ (8001a68 <SysTick_Config+0x40>)
 8001a58:	2207      	movs	r2, #7
 8001a5a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a5c:	2300      	movs	r3, #0
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	3708      	adds	r7, #8
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	e000e010 	.word	0xe000e010

08001a6c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f7ff ff47 	bl	8001908 <__NVIC_SetPriorityGrouping>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b086      	sub	sp, #24
 8001a86:	af00      	add	r7, sp, #0
 8001a88:	4603      	mov	r3, r0
 8001a8a:	60b9      	str	r1, [r7, #8]
 8001a8c:	607a      	str	r2, [r7, #4]
 8001a8e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a94:	f7ff ff5c 	bl	8001950 <__NVIC_GetPriorityGrouping>
 8001a98:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	68b9      	ldr	r1, [r7, #8]
 8001a9e:	6978      	ldr	r0, [r7, #20]
 8001aa0:	f7ff ff8e 	bl	80019c0 <NVIC_EncodePriority>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001aaa:	4611      	mov	r1, r2
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff ff5d 	bl	800196c <__NVIC_SetPriority>
}
 8001ab2:	bf00      	nop
 8001ab4:	3718      	adds	r7, #24
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b082      	sub	sp, #8
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ac2:	6878      	ldr	r0, [r7, #4]
 8001ac4:	f7ff ffb0 	bl	8001a28 <SysTick_Config>
 8001ac8:	4603      	mov	r3, r0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
	...

08001ad4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b087      	sub	sp, #28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ae2:	e166      	b.n	8001db2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	2101      	movs	r1, #1
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	fa01 f303 	lsl.w	r3, r1, r3
 8001af0:	4013      	ands	r3, r2
 8001af2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f000 8158 	beq.w	8001dac <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f003 0303 	and.w	r3, r3, #3
 8001b04:	2b01      	cmp	r3, #1
 8001b06:	d005      	beq.n	8001b14 <HAL_GPIO_Init+0x40>
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	f003 0303 	and.w	r3, r3, #3
 8001b10:	2b02      	cmp	r3, #2
 8001b12:	d130      	bne.n	8001b76 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001b1a:	697b      	ldr	r3, [r7, #20]
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	2203      	movs	r2, #3
 8001b20:	fa02 f303 	lsl.w	r3, r2, r3
 8001b24:	43db      	mvns	r3, r3
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	4013      	ands	r3, r2
 8001b2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	68da      	ldr	r2, [r3, #12]
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	fa02 f303 	lsl.w	r3, r2, r3
 8001b38:	693a      	ldr	r2, [r7, #16]
 8001b3a:	4313      	orrs	r3, r2
 8001b3c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	685b      	ldr	r3, [r3, #4]
 8001b48:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b52:	43db      	mvns	r3, r3
 8001b54:	693a      	ldr	r2, [r7, #16]
 8001b56:	4013      	ands	r3, r2
 8001b58:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	091b      	lsrs	r3, r3, #4
 8001b60:	f003 0201 	and.w	r2, r3, #1
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	fa02 f303 	lsl.w	r3, r2, r3
 8001b6a:	693a      	ldr	r2, [r7, #16]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	693a      	ldr	r2, [r7, #16]
 8001b74:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f003 0303 	and.w	r3, r3, #3
 8001b7e:	2b03      	cmp	r3, #3
 8001b80:	d017      	beq.n	8001bb2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b88:	697b      	ldr	r3, [r7, #20]
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	2203      	movs	r2, #3
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	43db      	mvns	r3, r3
 8001b94:	693a      	ldr	r2, [r7, #16]
 8001b96:	4013      	ands	r3, r2
 8001b98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	689a      	ldr	r2, [r3, #8]
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	005b      	lsls	r3, r3, #1
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	693a      	ldr	r2, [r7, #16]
 8001ba8:	4313      	orrs	r3, r2
 8001baa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	693a      	ldr	r2, [r7, #16]
 8001bb0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	f003 0303 	and.w	r3, r3, #3
 8001bba:	2b02      	cmp	r3, #2
 8001bbc:	d123      	bne.n	8001c06 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	08da      	lsrs	r2, r3, #3
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	3208      	adds	r2, #8
 8001bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	009b      	lsls	r3, r3, #2
 8001bd4:	220f      	movs	r2, #15
 8001bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bda:	43db      	mvns	r3, r3
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	4013      	ands	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001be2:	683b      	ldr	r3, [r7, #0]
 8001be4:	691a      	ldr	r2, [r3, #16]
 8001be6:	697b      	ldr	r3, [r7, #20]
 8001be8:	f003 0307 	and.w	r3, r3, #7
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	693a      	ldr	r2, [r7, #16]
 8001bf4:	4313      	orrs	r3, r2
 8001bf6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	08da      	lsrs	r2, r3, #3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3208      	adds	r2, #8
 8001c00:	6939      	ldr	r1, [r7, #16]
 8001c02:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	005b      	lsls	r3, r3, #1
 8001c10:	2203      	movs	r2, #3
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	43db      	mvns	r3, r3
 8001c18:	693a      	ldr	r2, [r7, #16]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 0203 	and.w	r2, r3, #3
 8001c26:	697b      	ldr	r3, [r7, #20]
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	693a      	ldr	r2, [r7, #16]
 8001c38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	f000 80b2 	beq.w	8001dac <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c48:	4b61      	ldr	r3, [pc, #388]	@ (8001dd0 <HAL_GPIO_Init+0x2fc>)
 8001c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c4c:	4a60      	ldr	r2, [pc, #384]	@ (8001dd0 <HAL_GPIO_Init+0x2fc>)
 8001c4e:	f043 0301 	orr.w	r3, r3, #1
 8001c52:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c54:	4b5e      	ldr	r3, [pc, #376]	@ (8001dd0 <HAL_GPIO_Init+0x2fc>)
 8001c56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c58:	f003 0301 	and.w	r3, r3, #1
 8001c5c:	60bb      	str	r3, [r7, #8]
 8001c5e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001c60:	4a5c      	ldr	r2, [pc, #368]	@ (8001dd4 <HAL_GPIO_Init+0x300>)
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	089b      	lsrs	r3, r3, #2
 8001c66:	3302      	adds	r3, #2
 8001c68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	f003 0303 	and.w	r3, r3, #3
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	220f      	movs	r2, #15
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	43db      	mvns	r3, r3
 8001c7e:	693a      	ldr	r2, [r7, #16]
 8001c80:	4013      	ands	r3, r2
 8001c82:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001c8a:	d02b      	beq.n	8001ce4 <HAL_GPIO_Init+0x210>
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	4a52      	ldr	r2, [pc, #328]	@ (8001dd8 <HAL_GPIO_Init+0x304>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d025      	beq.n	8001ce0 <HAL_GPIO_Init+0x20c>
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a51      	ldr	r2, [pc, #324]	@ (8001ddc <HAL_GPIO_Init+0x308>)
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d01f      	beq.n	8001cdc <HAL_GPIO_Init+0x208>
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	4a50      	ldr	r2, [pc, #320]	@ (8001de0 <HAL_GPIO_Init+0x30c>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d019      	beq.n	8001cd8 <HAL_GPIO_Init+0x204>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	4a4f      	ldr	r2, [pc, #316]	@ (8001de4 <HAL_GPIO_Init+0x310>)
 8001ca8:	4293      	cmp	r3, r2
 8001caa:	d013      	beq.n	8001cd4 <HAL_GPIO_Init+0x200>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	4a4e      	ldr	r2, [pc, #312]	@ (8001de8 <HAL_GPIO_Init+0x314>)
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d00d      	beq.n	8001cd0 <HAL_GPIO_Init+0x1fc>
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	4a4d      	ldr	r2, [pc, #308]	@ (8001dec <HAL_GPIO_Init+0x318>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	d007      	beq.n	8001ccc <HAL_GPIO_Init+0x1f8>
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	4a4c      	ldr	r2, [pc, #304]	@ (8001df0 <HAL_GPIO_Init+0x31c>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d101      	bne.n	8001cc8 <HAL_GPIO_Init+0x1f4>
 8001cc4:	2307      	movs	r3, #7
 8001cc6:	e00e      	b.n	8001ce6 <HAL_GPIO_Init+0x212>
 8001cc8:	2308      	movs	r3, #8
 8001cca:	e00c      	b.n	8001ce6 <HAL_GPIO_Init+0x212>
 8001ccc:	2306      	movs	r3, #6
 8001cce:	e00a      	b.n	8001ce6 <HAL_GPIO_Init+0x212>
 8001cd0:	2305      	movs	r3, #5
 8001cd2:	e008      	b.n	8001ce6 <HAL_GPIO_Init+0x212>
 8001cd4:	2304      	movs	r3, #4
 8001cd6:	e006      	b.n	8001ce6 <HAL_GPIO_Init+0x212>
 8001cd8:	2303      	movs	r3, #3
 8001cda:	e004      	b.n	8001ce6 <HAL_GPIO_Init+0x212>
 8001cdc:	2302      	movs	r3, #2
 8001cde:	e002      	b.n	8001ce6 <HAL_GPIO_Init+0x212>
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	e000      	b.n	8001ce6 <HAL_GPIO_Init+0x212>
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	697a      	ldr	r2, [r7, #20]
 8001ce8:	f002 0203 	and.w	r2, r2, #3
 8001cec:	0092      	lsls	r2, r2, #2
 8001cee:	4093      	lsls	r3, r2
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001cf6:	4937      	ldr	r1, [pc, #220]	@ (8001dd4 <HAL_GPIO_Init+0x300>)
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	089b      	lsrs	r3, r3, #2
 8001cfc:	3302      	adds	r3, #2
 8001cfe:	693a      	ldr	r2, [r7, #16]
 8001d00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001d04:	4b3b      	ldr	r3, [pc, #236]	@ (8001df4 <HAL_GPIO_Init+0x320>)
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	43db      	mvns	r3, r3
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	4013      	ands	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	685b      	ldr	r3, [r3, #4]
 8001d18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d003      	beq.n	8001d28 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001d20:	693a      	ldr	r2, [r7, #16]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001d28:	4a32      	ldr	r2, [pc, #200]	@ (8001df4 <HAL_GPIO_Init+0x320>)
 8001d2a:	693b      	ldr	r3, [r7, #16]
 8001d2c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001d2e:	4b31      	ldr	r3, [pc, #196]	@ (8001df4 <HAL_GPIO_Init+0x320>)
 8001d30:	68db      	ldr	r3, [r3, #12]
 8001d32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	43db      	mvns	r3, r3
 8001d38:	693a      	ldr	r2, [r7, #16]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d003      	beq.n	8001d52 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	4313      	orrs	r3, r2
 8001d50:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001d52:	4a28      	ldr	r2, [pc, #160]	@ (8001df4 <HAL_GPIO_Init+0x320>)
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001d58:	4b26      	ldr	r3, [pc, #152]	@ (8001df4 <HAL_GPIO_Init+0x320>)
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	43db      	mvns	r3, r3
 8001d62:	693a      	ldr	r2, [r7, #16]
 8001d64:	4013      	ands	r3, r2
 8001d66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d003      	beq.n	8001d7c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001df4 <HAL_GPIO_Init+0x320>)
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001d82:	4b1c      	ldr	r3, [pc, #112]	@ (8001df4 <HAL_GPIO_Init+0x320>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	43db      	mvns	r3, r3
 8001d8c:	693a      	ldr	r2, [r7, #16]
 8001d8e:	4013      	ands	r3, r2
 8001d90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d003      	beq.n	8001da6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001d9e:	693a      	ldr	r2, [r7, #16]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001da6:	4a13      	ldr	r2, [pc, #76]	@ (8001df4 <HAL_GPIO_Init+0x320>)
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	3301      	adds	r3, #1
 8001db0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	fa22 f303 	lsr.w	r3, r2, r3
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	f47f ae91 	bne.w	8001ae4 <HAL_GPIO_Init+0x10>
  }
}
 8001dc2:	bf00      	nop
 8001dc4:	bf00      	nop
 8001dc6:	371c      	adds	r7, #28
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	40010000 	.word	0x40010000
 8001dd8:	48000400 	.word	0x48000400
 8001ddc:	48000800 	.word	0x48000800
 8001de0:	48000c00 	.word	0x48000c00
 8001de4:	48001000 	.word	0x48001000
 8001de8:	48001400 	.word	0x48001400
 8001dec:	48001800 	.word	0x48001800
 8001df0:	48001c00 	.word	0x48001c00
 8001df4:	40010400 	.word	0x40010400

08001df8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d101      	bne.n	8001e0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	e08d      	b.n	8001f26 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e10:	b2db      	uxtb	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d106      	bne.n	8001e24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2200      	movs	r2, #0
 8001e1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7ff faec 	bl	80013fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2224      	movs	r2, #36	@ 0x24
 8001e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	681a      	ldr	r2, [r3, #0]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	f022 0201 	bic.w	r2, r2, #1
 8001e3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685a      	ldr	r2, [r3, #4]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e48:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	689a      	ldr	r2, [r3, #8]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e58:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68db      	ldr	r3, [r3, #12]
 8001e5e:	2b01      	cmp	r3, #1
 8001e60:	d107      	bne.n	8001e72 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	689a      	ldr	r2, [r3, #8]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	e006      	b.n	8001e80 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	689a      	ldr	r2, [r3, #8]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001e7e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d108      	bne.n	8001e9a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	685a      	ldr	r2, [r3, #4]
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	e007      	b.n	8001eaa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ea8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	687a      	ldr	r2, [r7, #4]
 8001eb2:	6812      	ldr	r2, [r2, #0]
 8001eb4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001eb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ebc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	68da      	ldr	r2, [r3, #12]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001ecc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	695b      	ldr	r3, [r3, #20]
 8001ed6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	699b      	ldr	r3, [r3, #24]
 8001ede:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	69d9      	ldr	r1, [r3, #28]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a1a      	ldr	r2, [r3, #32]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f042 0201 	orr.w	r2, r2, #1
 8001f06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2220      	movs	r2, #32
 8001f12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
	...

08001f30 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b088      	sub	sp, #32
 8001f34:	af02      	add	r7, sp, #8
 8001f36:	60f8      	str	r0, [r7, #12]
 8001f38:	607a      	str	r2, [r7, #4]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	460b      	mov	r3, r1
 8001f3e:	817b      	strh	r3, [r7, #10]
 8001f40:	4613      	mov	r3, r2
 8001f42:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	2b20      	cmp	r3, #32
 8001f4e:	f040 80fd 	bne.w	800214c <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d101      	bne.n	8001f60 <HAL_I2C_Master_Transmit+0x30>
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	e0f6      	b.n	800214e <HAL_I2C_Master_Transmit+0x21e>
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2201      	movs	r2, #1
 8001f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001f68:	f7ff fc9e 	bl	80018a8 <HAL_GetTick>
 8001f6c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	2319      	movs	r3, #25
 8001f74:	2201      	movs	r2, #1
 8001f76:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001f7a:	68f8      	ldr	r0, [r7, #12]
 8001f7c:	f000 fa0a 	bl	8002394 <I2C_WaitOnFlagUntilTimeout>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d001      	beq.n	8001f8a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e0e1      	b.n	800214e <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2221      	movs	r2, #33	@ 0x21
 8001f8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	2210      	movs	r2, #16
 8001f96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	687a      	ldr	r2, [r7, #4]
 8001fa4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	893a      	ldrh	r2, [r7, #8]
 8001faa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2200      	movs	r2, #0
 8001fb0:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	2bff      	cmp	r3, #255	@ 0xff
 8001fba:	d906      	bls.n	8001fca <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	22ff      	movs	r2, #255	@ 0xff
 8001fc0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001fc2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	e007      	b.n	8001fda <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001fd4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001fd8:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d024      	beq.n	800202c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe6:	781a      	ldrb	r2, [r3, #0]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ff2:	1c5a      	adds	r2, r3, #1
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	3b01      	subs	r3, #1
 8002000:	b29a      	uxth	r2, r3
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800200a:	3b01      	subs	r3, #1
 800200c:	b29a      	uxth	r2, r3
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002016:	b2db      	uxtb	r3, r3
 8002018:	3301      	adds	r3, #1
 800201a:	b2da      	uxtb	r2, r3
 800201c:	8979      	ldrh	r1, [r7, #10]
 800201e:	4b4e      	ldr	r3, [pc, #312]	@ (8002158 <HAL_I2C_Master_Transmit+0x228>)
 8002020:	9300      	str	r3, [sp, #0]
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	68f8      	ldr	r0, [r7, #12]
 8002026:	f000 fc05 	bl	8002834 <I2C_TransferConfig>
 800202a:	e066      	b.n	80020fa <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002030:	b2da      	uxtb	r2, r3
 8002032:	8979      	ldrh	r1, [r7, #10]
 8002034:	4b48      	ldr	r3, [pc, #288]	@ (8002158 <HAL_I2C_Master_Transmit+0x228>)
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	68f8      	ldr	r0, [r7, #12]
 800203c:	f000 fbfa 	bl	8002834 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002040:	e05b      	b.n	80020fa <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002042:	693a      	ldr	r2, [r7, #16]
 8002044:	6a39      	ldr	r1, [r7, #32]
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f000 f9fd 	bl	8002446 <I2C_WaitOnTXISFlagUntilTimeout>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e07b      	b.n	800214e <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800205a:	781a      	ldrb	r2, [r3, #0]
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002066:	1c5a      	adds	r2, r3, #1
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002070:	b29b      	uxth	r3, r3
 8002072:	3b01      	subs	r3, #1
 8002074:	b29a      	uxth	r2, r3
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800207e:	3b01      	subs	r3, #1
 8002080:	b29a      	uxth	r2, r3
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800208a:	b29b      	uxth	r3, r3
 800208c:	2b00      	cmp	r3, #0
 800208e:	d034      	beq.n	80020fa <HAL_I2C_Master_Transmit+0x1ca>
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002094:	2b00      	cmp	r3, #0
 8002096:	d130      	bne.n	80020fa <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	6a3b      	ldr	r3, [r7, #32]
 800209e:	2200      	movs	r2, #0
 80020a0:	2180      	movs	r1, #128	@ 0x80
 80020a2:	68f8      	ldr	r0, [r7, #12]
 80020a4:	f000 f976 	bl	8002394 <I2C_WaitOnFlagUntilTimeout>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e04d      	b.n	800214e <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	2bff      	cmp	r3, #255	@ 0xff
 80020ba:	d90e      	bls.n	80020da <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	22ff      	movs	r2, #255	@ 0xff
 80020c0:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	8979      	ldrh	r1, [r7, #10]
 80020ca:	2300      	movs	r3, #0
 80020cc:	9300      	str	r3, [sp, #0]
 80020ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020d2:	68f8      	ldr	r0, [r7, #12]
 80020d4:	f000 fbae 	bl	8002834 <I2C_TransferConfig>
 80020d8:	e00f      	b.n	80020fa <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020de:	b29a      	uxth	r2, r3
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020e8:	b2da      	uxtb	r2, r3
 80020ea:	8979      	ldrh	r1, [r7, #10]
 80020ec:	2300      	movs	r3, #0
 80020ee:	9300      	str	r3, [sp, #0]
 80020f0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f000 fb9d 	bl	8002834 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020fe:	b29b      	uxth	r3, r3
 8002100:	2b00      	cmp	r3, #0
 8002102:	d19e      	bne.n	8002042 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002104:	693a      	ldr	r2, [r7, #16]
 8002106:	6a39      	ldr	r1, [r7, #32]
 8002108:	68f8      	ldr	r0, [r7, #12]
 800210a:	f000 f9e3 	bl	80024d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800210e:	4603      	mov	r3, r0
 8002110:	2b00      	cmp	r3, #0
 8002112:	d001      	beq.n	8002118 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	e01a      	b.n	800214e <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2220      	movs	r2, #32
 800211e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6859      	ldr	r1, [r3, #4]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	4b0c      	ldr	r3, [pc, #48]	@ (800215c <HAL_I2C_Master_Transmit+0x22c>)
 800212c:	400b      	ands	r3, r1
 800212e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2220      	movs	r2, #32
 8002134:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	2200      	movs	r2, #0
 8002144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002148:	2300      	movs	r3, #0
 800214a:	e000      	b.n	800214e <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 800214c:	2302      	movs	r3, #2
  }
}
 800214e:	4618      	mov	r0, r3
 8002150:	3718      	adds	r7, #24
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	80002000 	.word	0x80002000
 800215c:	fe00e800 	.word	0xfe00e800

08002160 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b088      	sub	sp, #32
 8002164:	af02      	add	r7, sp, #8
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	607a      	str	r2, [r7, #4]
 800216a:	461a      	mov	r2, r3
 800216c:	460b      	mov	r3, r1
 800216e:	817b      	strh	r3, [r7, #10]
 8002170:	4613      	mov	r3, r2
 8002172:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800217a:	b2db      	uxtb	r3, r3
 800217c:	2b20      	cmp	r3, #32
 800217e:	f040 80db 	bne.w	8002338 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002188:	2b01      	cmp	r3, #1
 800218a:	d101      	bne.n	8002190 <HAL_I2C_Master_Receive+0x30>
 800218c:	2302      	movs	r3, #2
 800218e:	e0d4      	b.n	800233a <HAL_I2C_Master_Receive+0x1da>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	2201      	movs	r2, #1
 8002194:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002198:	f7ff fb86 	bl	80018a8 <HAL_GetTick>
 800219c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	9300      	str	r3, [sp, #0]
 80021a2:	2319      	movs	r3, #25
 80021a4:	2201      	movs	r2, #1
 80021a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021aa:	68f8      	ldr	r0, [r7, #12]
 80021ac:	f000 f8f2 	bl	8002394 <I2C_WaitOnFlagUntilTimeout>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e0bf      	b.n	800233a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	2222      	movs	r2, #34	@ 0x22
 80021be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2210      	movs	r2, #16
 80021c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2200      	movs	r2, #0
 80021ce:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	893a      	ldrh	r2, [r7, #8]
 80021da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	2200      	movs	r2, #0
 80021e0:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	2bff      	cmp	r3, #255	@ 0xff
 80021ea:	d90e      	bls.n	800220a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	2201      	movs	r2, #1
 80021f0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021f6:	b2da      	uxtb	r2, r3
 80021f8:	8979      	ldrh	r1, [r7, #10]
 80021fa:	4b52      	ldr	r3, [pc, #328]	@ (8002344 <HAL_I2C_Master_Receive+0x1e4>)
 80021fc:	9300      	str	r3, [sp, #0]
 80021fe:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f000 fb16 	bl	8002834 <I2C_TransferConfig>
 8002208:	e06d      	b.n	80022e6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800220e:	b29a      	uxth	r2, r3
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002218:	b2da      	uxtb	r2, r3
 800221a:	8979      	ldrh	r1, [r7, #10]
 800221c:	4b49      	ldr	r3, [pc, #292]	@ (8002344 <HAL_I2C_Master_Receive+0x1e4>)
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 fb05 	bl	8002834 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800222a:	e05c      	b.n	80022e6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800222c:	697a      	ldr	r2, [r7, #20]
 800222e:	6a39      	ldr	r1, [r7, #32]
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	f000 f993 	bl	800255c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e07c      	b.n	800233a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800224a:	b2d2      	uxtb	r2, r2
 800224c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002252:	1c5a      	adds	r2, r3, #1
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800225c:	3b01      	subs	r3, #1
 800225e:	b29a      	uxth	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002268:	b29b      	uxth	r3, r3
 800226a:	3b01      	subs	r3, #1
 800226c:	b29a      	uxth	r2, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002276:	b29b      	uxth	r3, r3
 8002278:	2b00      	cmp	r3, #0
 800227a:	d034      	beq.n	80022e6 <HAL_I2C_Master_Receive+0x186>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002280:	2b00      	cmp	r3, #0
 8002282:	d130      	bne.n	80022e6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	9300      	str	r3, [sp, #0]
 8002288:	6a3b      	ldr	r3, [r7, #32]
 800228a:	2200      	movs	r2, #0
 800228c:	2180      	movs	r1, #128	@ 0x80
 800228e:	68f8      	ldr	r0, [r7, #12]
 8002290:	f000 f880 	bl	8002394 <I2C_WaitOnFlagUntilTimeout>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e04d      	b.n	800233a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	2bff      	cmp	r3, #255	@ 0xff
 80022a6:	d90e      	bls.n	80022c6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	22ff      	movs	r2, #255	@ 0xff
 80022ac:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	8979      	ldrh	r1, [r7, #10]
 80022b6:	2300      	movs	r3, #0
 80022b8:	9300      	str	r3, [sp, #0]
 80022ba:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f000 fab8 	bl	8002834 <I2C_TransferConfig>
 80022c4:	e00f      	b.n	80022e6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022d4:	b2da      	uxtb	r2, r3
 80022d6:	8979      	ldrh	r1, [r7, #10]
 80022d8:	2300      	movs	r3, #0
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80022e0:	68f8      	ldr	r0, [r7, #12]
 80022e2:	f000 faa7 	bl	8002834 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022ea:	b29b      	uxth	r3, r3
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d19d      	bne.n	800222c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022f0:	697a      	ldr	r2, [r7, #20]
 80022f2:	6a39      	ldr	r1, [r7, #32]
 80022f4:	68f8      	ldr	r0, [r7, #12]
 80022f6:	f000 f8ed 	bl	80024d4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d001      	beq.n	8002304 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	e01a      	b.n	800233a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	2220      	movs	r2, #32
 800230a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6859      	ldr	r1, [r3, #4]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	4b0c      	ldr	r3, [pc, #48]	@ (8002348 <HAL_I2C_Master_Receive+0x1e8>)
 8002318:	400b      	ands	r3, r1
 800231a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2220      	movs	r2, #32
 8002320:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002334:	2300      	movs	r3, #0
 8002336:	e000      	b.n	800233a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002338:	2302      	movs	r3, #2
  }
}
 800233a:	4618      	mov	r0, r3
 800233c:	3718      	adds	r7, #24
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	80002400 	.word	0x80002400
 8002348:	fe00e800 	.word	0xfe00e800

0800234c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	2b02      	cmp	r3, #2
 8002360:	d103      	bne.n	800236a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2200      	movs	r2, #0
 8002368:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	699b      	ldr	r3, [r3, #24]
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	2b01      	cmp	r3, #1
 8002376:	d007      	beq.n	8002388 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	699a      	ldr	r2, [r3, #24]
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f042 0201 	orr.w	r2, r2, #1
 8002386:	619a      	str	r2, [r3, #24]
  }
}
 8002388:	bf00      	nop
 800238a:	370c      	adds	r7, #12
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	60f8      	str	r0, [r7, #12]
 800239c:	60b9      	str	r1, [r7, #8]
 800239e:	603b      	str	r3, [r7, #0]
 80023a0:	4613      	mov	r3, r2
 80023a2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023a4:	e03b      	b.n	800241e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023a6:	69ba      	ldr	r2, [r7, #24]
 80023a8:	6839      	ldr	r1, [r7, #0]
 80023aa:	68f8      	ldr	r0, [r7, #12]
 80023ac:	f000 f962 	bl	8002674 <I2C_IsErrorOccurred>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80023b6:	2301      	movs	r3, #1
 80023b8:	e041      	b.n	800243e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c0:	d02d      	beq.n	800241e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023c2:	f7ff fa71 	bl	80018a8 <HAL_GetTick>
 80023c6:	4602      	mov	r2, r0
 80023c8:	69bb      	ldr	r3, [r7, #24]
 80023ca:	1ad3      	subs	r3, r2, r3
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d302      	bcc.n	80023d8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d122      	bne.n	800241e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	699a      	ldr	r2, [r3, #24]
 80023de:	68bb      	ldr	r3, [r7, #8]
 80023e0:	4013      	ands	r3, r2
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	bf0c      	ite	eq
 80023e8:	2301      	moveq	r3, #1
 80023ea:	2300      	movne	r3, #0
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	461a      	mov	r2, r3
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	429a      	cmp	r2, r3
 80023f4:	d113      	bne.n	800241e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fa:	f043 0220 	orr.w	r2, r3, #32
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	2220      	movs	r2, #32
 8002406:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2200      	movs	r2, #0
 800240e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e00f      	b.n	800243e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	699a      	ldr	r2, [r3, #24]
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	4013      	ands	r3, r2
 8002428:	68ba      	ldr	r2, [r7, #8]
 800242a:	429a      	cmp	r2, r3
 800242c:	bf0c      	ite	eq
 800242e:	2301      	moveq	r3, #1
 8002430:	2300      	movne	r3, #0
 8002432:	b2db      	uxtb	r3, r3
 8002434:	461a      	mov	r2, r3
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	429a      	cmp	r2, r3
 800243a:	d0b4      	beq.n	80023a6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800243c:	2300      	movs	r3, #0
}
 800243e:	4618      	mov	r0, r3
 8002440:	3710      	adds	r7, #16
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}

08002446 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002446:	b580      	push	{r7, lr}
 8002448:	b084      	sub	sp, #16
 800244a:	af00      	add	r7, sp, #0
 800244c:	60f8      	str	r0, [r7, #12]
 800244e:	60b9      	str	r1, [r7, #8]
 8002450:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002452:	e033      	b.n	80024bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002454:	687a      	ldr	r2, [r7, #4]
 8002456:	68b9      	ldr	r1, [r7, #8]
 8002458:	68f8      	ldr	r0, [r7, #12]
 800245a:	f000 f90b 	bl	8002674 <I2C_IsErrorOccurred>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d001      	beq.n	8002468 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	e031      	b.n	80024cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800246e:	d025      	beq.n	80024bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002470:	f7ff fa1a 	bl	80018a8 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	68ba      	ldr	r2, [r7, #8]
 800247c:	429a      	cmp	r2, r3
 800247e:	d302      	bcc.n	8002486 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d11a      	bne.n	80024bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	f003 0302 	and.w	r3, r3, #2
 8002490:	2b02      	cmp	r3, #2
 8002492:	d013      	beq.n	80024bc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002498:	f043 0220 	orr.w	r2, r3, #32
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2220      	movs	r2, #32
 80024a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2200      	movs	r2, #0
 80024ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	2200      	movs	r2, #0
 80024b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e007      	b.n	80024cc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d1c4      	bne.n	8002454 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b084      	sub	sp, #16
 80024d8:	af00      	add	r7, sp, #0
 80024da:	60f8      	str	r0, [r7, #12]
 80024dc:	60b9      	str	r1, [r7, #8]
 80024de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80024e0:	e02f      	b.n	8002542 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024e2:	687a      	ldr	r2, [r7, #4]
 80024e4:	68b9      	ldr	r1, [r7, #8]
 80024e6:	68f8      	ldr	r0, [r7, #12]
 80024e8:	f000 f8c4 	bl	8002674 <I2C_IsErrorOccurred>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e02d      	b.n	8002552 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024f6:	f7ff f9d7 	bl	80018a8 <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	68ba      	ldr	r2, [r7, #8]
 8002502:	429a      	cmp	r2, r3
 8002504:	d302      	bcc.n	800250c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d11a      	bne.n	8002542 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	f003 0320 	and.w	r3, r3, #32
 8002516:	2b20      	cmp	r3, #32
 8002518:	d013      	beq.n	8002542 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251e:	f043 0220 	orr.w	r2, r3, #32
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	2220      	movs	r2, #32
 800252a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2200      	movs	r2, #0
 8002532:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e007      	b.n	8002552 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	699b      	ldr	r3, [r3, #24]
 8002548:	f003 0320 	and.w	r3, r3, #32
 800254c:	2b20      	cmp	r3, #32
 800254e:	d1c8      	bne.n	80024e2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
	...

0800255c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	60b9      	str	r1, [r7, #8]
 8002566:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002568:	2300      	movs	r3, #0
 800256a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800256c:	e071      	b.n	8002652 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800256e:	687a      	ldr	r2, [r7, #4]
 8002570:	68b9      	ldr	r1, [r7, #8]
 8002572:	68f8      	ldr	r0, [r7, #12]
 8002574:	f000 f87e 	bl	8002674 <I2C_IsErrorOccurred>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800257e:	2301      	movs	r3, #1
 8002580:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	f003 0320 	and.w	r3, r3, #32
 800258c:	2b20      	cmp	r3, #32
 800258e:	d13b      	bne.n	8002608 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002590:	7dfb      	ldrb	r3, [r7, #23]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d138      	bne.n	8002608 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	699b      	ldr	r3, [r3, #24]
 800259c:	f003 0304 	and.w	r3, r3, #4
 80025a0:	2b04      	cmp	r3, #4
 80025a2:	d105      	bne.n	80025b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d001      	beq.n	80025b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80025ac:	2300      	movs	r3, #0
 80025ae:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	f003 0310 	and.w	r3, r3, #16
 80025ba:	2b10      	cmp	r3, #16
 80025bc:	d121      	bne.n	8002602 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2210      	movs	r2, #16
 80025c4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	2204      	movs	r2, #4
 80025ca:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	2220      	movs	r2, #32
 80025d2:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6859      	ldr	r1, [r3, #4]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	4b24      	ldr	r3, [pc, #144]	@ (8002670 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80025e0:	400b      	ands	r3, r1
 80025e2:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2220      	movs	r2, #32
 80025e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	2200      	movs	r2, #0
 80025f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80025fc:	2301      	movs	r3, #1
 80025fe:	75fb      	strb	r3, [r7, #23]
 8002600:	e002      	b.n	8002608 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2200      	movs	r2, #0
 8002606:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002608:	f7ff f94e 	bl	80018a8 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	68ba      	ldr	r2, [r7, #8]
 8002614:	429a      	cmp	r2, r3
 8002616:	d302      	bcc.n	800261e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	2b00      	cmp	r3, #0
 800261c:	d119      	bne.n	8002652 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800261e:	7dfb      	ldrb	r3, [r7, #23]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d116      	bne.n	8002652 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	f003 0304 	and.w	r3, r3, #4
 800262e:	2b04      	cmp	r3, #4
 8002630:	d00f      	beq.n	8002652 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002636:	f043 0220 	orr.w	r2, r3, #32
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2220      	movs	r2, #32
 8002642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800264e:	2301      	movs	r3, #1
 8002650:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	f003 0304 	and.w	r3, r3, #4
 800265c:	2b04      	cmp	r3, #4
 800265e:	d002      	beq.n	8002666 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8002660:	7dfb      	ldrb	r3, [r7, #23]
 8002662:	2b00      	cmp	r3, #0
 8002664:	d083      	beq.n	800256e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8002666:	7dfb      	ldrb	r3, [r7, #23]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	fe00e800 	.word	0xfe00e800

08002674 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08a      	sub	sp, #40	@ 0x28
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800268e:	2300      	movs	r3, #0
 8002690:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	f003 0310 	and.w	r3, r3, #16
 800269c:	2b00      	cmp	r3, #0
 800269e:	d068      	beq.n	8002772 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2210      	movs	r2, #16
 80026a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80026a8:	e049      	b.n	800273e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b0:	d045      	beq.n	800273e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80026b2:	f7ff f8f9 	bl	80018a8 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	68ba      	ldr	r2, [r7, #8]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d302      	bcc.n	80026c8 <I2C_IsErrorOccurred+0x54>
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d13a      	bne.n	800273e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026ea:	d121      	bne.n	8002730 <I2C_IsErrorOccurred+0xbc>
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026f2:	d01d      	beq.n	8002730 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80026f4:	7cfb      	ldrb	r3, [r7, #19]
 80026f6:	2b20      	cmp	r3, #32
 80026f8:	d01a      	beq.n	8002730 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002708:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800270a:	f7ff f8cd 	bl	80018a8 <HAL_GetTick>
 800270e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002710:	e00e      	b.n	8002730 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002712:	f7ff f8c9 	bl	80018a8 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b19      	cmp	r3, #25
 800271e:	d907      	bls.n	8002730 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002720:	6a3b      	ldr	r3, [r7, #32]
 8002722:	f043 0320 	orr.w	r3, r3, #32
 8002726:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800272e:	e006      	b.n	800273e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	f003 0320 	and.w	r3, r3, #32
 800273a:	2b20      	cmp	r3, #32
 800273c:	d1e9      	bne.n	8002712 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	f003 0320 	and.w	r3, r3, #32
 8002748:	2b20      	cmp	r3, #32
 800274a:	d003      	beq.n	8002754 <I2C_IsErrorOccurred+0xe0>
 800274c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002750:	2b00      	cmp	r3, #0
 8002752:	d0aa      	beq.n	80026aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002754:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002758:	2b00      	cmp	r3, #0
 800275a:	d103      	bne.n	8002764 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2220      	movs	r2, #32
 8002762:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002764:	6a3b      	ldr	r3, [r7, #32]
 8002766:	f043 0304 	orr.w	r3, r3, #4
 800276a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00b      	beq.n	800279c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002784:	6a3b      	ldr	r3, [r7, #32]
 8002786:	f043 0301 	orr.w	r3, r3, #1
 800278a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002794:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00b      	beq.n	80027be <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80027a6:	6a3b      	ldr	r3, [r7, #32]
 80027a8:	f043 0308 	orr.w	r3, r3, #8
 80027ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d00b      	beq.n	80027e0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80027c8:	6a3b      	ldr	r3, [r7, #32]
 80027ca:	f043 0302 	orr.w	r3, r3, #2
 80027ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80027e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d01c      	beq.n	8002822 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f7ff fdaf 	bl	800234c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6859      	ldr	r1, [r3, #4]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002830 <I2C_IsErrorOccurred+0x1bc>)
 80027fa:	400b      	ands	r3, r1
 80027fc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002802:	6a3b      	ldr	r3, [r7, #32]
 8002804:	431a      	orrs	r2, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2220      	movs	r2, #32
 800280e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002822:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002826:	4618      	mov	r0, r3
 8002828:	3728      	adds	r7, #40	@ 0x28
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	fe00e800 	.word	0xfe00e800

08002834 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	607b      	str	r3, [r7, #4]
 800283e:	460b      	mov	r3, r1
 8002840:	817b      	strh	r3, [r7, #10]
 8002842:	4613      	mov	r3, r2
 8002844:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002846:	897b      	ldrh	r3, [r7, #10]
 8002848:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800284c:	7a7b      	ldrb	r3, [r7, #9]
 800284e:	041b      	lsls	r3, r3, #16
 8002850:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002854:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800285a:	6a3b      	ldr	r3, [r7, #32]
 800285c:	4313      	orrs	r3, r2
 800285e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002862:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	6a3b      	ldr	r3, [r7, #32]
 800286c:	0d5b      	lsrs	r3, r3, #21
 800286e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002872:	4b08      	ldr	r3, [pc, #32]	@ (8002894 <I2C_TransferConfig+0x60>)
 8002874:	430b      	orrs	r3, r1
 8002876:	43db      	mvns	r3, r3
 8002878:	ea02 0103 	and.w	r1, r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	430a      	orrs	r2, r1
 8002884:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002886:	bf00      	nop
 8002888:	371c      	adds	r7, #28
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	03ff63ff 	.word	0x03ff63ff

08002898 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b20      	cmp	r3, #32
 80028ac:	d138      	bne.n	8002920 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d101      	bne.n	80028bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80028b8:	2302      	movs	r3, #2
 80028ba:	e032      	b.n	8002922 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2224      	movs	r2, #36	@ 0x24
 80028c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f022 0201 	bic.w	r2, r2, #1
 80028da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80028ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6819      	ldr	r1, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f042 0201 	orr.w	r2, r2, #1
 800290a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2220      	movs	r2, #32
 8002910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	e000      	b.n	8002922 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002920:	2302      	movs	r3, #2
  }
}
 8002922:	4618      	mov	r0, r3
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800292e:	b480      	push	{r7}
 8002930:	b085      	sub	sp, #20
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
 8002936:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b20      	cmp	r3, #32
 8002942:	d139      	bne.n	80029b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800294a:	2b01      	cmp	r3, #1
 800294c:	d101      	bne.n	8002952 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800294e:	2302      	movs	r3, #2
 8002950:	e033      	b.n	80029ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2224      	movs	r2, #36	@ 0x24
 800295e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002980:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	021b      	lsls	r3, r3, #8
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	4313      	orrs	r3, r2
 800298a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f042 0201 	orr.w	r2, r2, #1
 80029a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2220      	movs	r2, #32
 80029a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029b4:	2300      	movs	r3, #0
 80029b6:	e000      	b.n	80029ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80029b8:	2302      	movs	r3, #2
  }
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
	...

080029c8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80029cc:	4b0d      	ldr	r3, [pc, #52]	@ (8002a04 <HAL_PWREx_GetVoltageRange+0x3c>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029d8:	d102      	bne.n	80029e0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80029da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029de:	e00b      	b.n	80029f8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80029e0:	4b08      	ldr	r3, [pc, #32]	@ (8002a04 <HAL_PWREx_GetVoltageRange+0x3c>)
 80029e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029ee:	d102      	bne.n	80029f6 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80029f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80029f4:	e000      	b.n	80029f8 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80029f6:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80029f8:	4618      	mov	r0, r3
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	40007000 	.word	0x40007000

08002a08 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d141      	bne.n	8002a9a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a16:	4b4b      	ldr	r3, [pc, #300]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a22:	d131      	bne.n	8002a88 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a24:	4b47      	ldr	r3, [pc, #284]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a2a:	4a46      	ldr	r2, [pc, #280]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a30:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a34:	4b43      	ldr	r3, [pc, #268]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a3c:	4a41      	ldr	r2, [pc, #260]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a3e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a42:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002a44:	4b40      	ldr	r3, [pc, #256]	@ (8002b48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	2232      	movs	r2, #50	@ 0x32
 8002a4a:	fb02 f303 	mul.w	r3, r2, r3
 8002a4e:	4a3f      	ldr	r2, [pc, #252]	@ (8002b4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002a50:	fba2 2303 	umull	r2, r3, r2, r3
 8002a54:	0c9b      	lsrs	r3, r3, #18
 8002a56:	3301      	adds	r3, #1
 8002a58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a5a:	e002      	b.n	8002a62 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a62:	4b38      	ldr	r3, [pc, #224]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a6e:	d102      	bne.n	8002a76 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d1f2      	bne.n	8002a5c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a76:	4b33      	ldr	r3, [pc, #204]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a78:	695b      	ldr	r3, [r3, #20]
 8002a7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a82:	d158      	bne.n	8002b36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e057      	b.n	8002b38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a88:	4b2e      	ldr	r3, [pc, #184]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a8e:	4a2d      	ldr	r2, [pc, #180]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a90:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a94:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002a98:	e04d      	b.n	8002b36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002aa0:	d141      	bne.n	8002b26 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002aa2:	4b28      	ldr	r3, [pc, #160]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002aaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002aae:	d131      	bne.n	8002b14 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ab0:	4b24      	ldr	r3, [pc, #144]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ab2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ab6:	4a23      	ldr	r2, [pc, #140]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ab8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002abc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ac0:	4b20      	ldr	r3, [pc, #128]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ac8:	4a1e      	ldr	r2, [pc, #120]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ace:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2232      	movs	r2, #50	@ 0x32
 8002ad6:	fb02 f303 	mul.w	r3, r2, r3
 8002ada:	4a1c      	ldr	r2, [pc, #112]	@ (8002b4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002adc:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae0:	0c9b      	lsrs	r3, r3, #18
 8002ae2:	3301      	adds	r3, #1
 8002ae4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ae6:	e002      	b.n	8002aee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	3b01      	subs	r3, #1
 8002aec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002aee:	4b15      	ldr	r3, [pc, #84]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002af0:	695b      	ldr	r3, [r3, #20]
 8002af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002af6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002afa:	d102      	bne.n	8002b02 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d1f2      	bne.n	8002ae8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b02:	4b10      	ldr	r3, [pc, #64]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b04:	695b      	ldr	r3, [r3, #20]
 8002b06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b0e:	d112      	bne.n	8002b36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e011      	b.n	8002b38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b14:	4b0b      	ldr	r3, [pc, #44]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b1a:	4a0a      	ldr	r2, [pc, #40]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002b24:	e007      	b.n	8002b36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b26:	4b07      	ldr	r3, [pc, #28]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b2e:	4a05      	ldr	r2, [pc, #20]	@ (8002b44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b30:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002b34:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b36:	2300      	movs	r3, #0
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr
 8002b44:	40007000 	.word	0x40007000
 8002b48:	20000000 	.word	0x20000000
 8002b4c:	431bde83 	.word	0x431bde83

08002b50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b088      	sub	sp, #32
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d102      	bne.n	8002b64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	f000 bc08 	b.w	8003374 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b64:	4b96      	ldr	r3, [pc, #600]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f003 030c 	and.w	r3, r3, #12
 8002b6c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b6e:	4b94      	ldr	r3, [pc, #592]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002b70:	68db      	ldr	r3, [r3, #12]
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f003 0310 	and.w	r3, r3, #16
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	f000 80e4 	beq.w	8002d4e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d007      	beq.n	8002b9c <HAL_RCC_OscConfig+0x4c>
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	2b0c      	cmp	r3, #12
 8002b90:	f040 808b 	bne.w	8002caa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	2b01      	cmp	r3, #1
 8002b98:	f040 8087 	bne.w	8002caa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b9c:	4b88      	ldr	r3, [pc, #544]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d005      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x64>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	699b      	ldr	r3, [r3, #24]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e3df      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a1a      	ldr	r2, [r3, #32]
 8002bb8:	4b81      	ldr	r3, [pc, #516]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f003 0308 	and.w	r3, r3, #8
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d004      	beq.n	8002bce <HAL_RCC_OscConfig+0x7e>
 8002bc4:	4b7e      	ldr	r3, [pc, #504]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bcc:	e005      	b.n	8002bda <HAL_RCC_OscConfig+0x8a>
 8002bce:	4b7c      	ldr	r3, [pc, #496]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002bd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bd4:	091b      	lsrs	r3, r3, #4
 8002bd6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d223      	bcs.n	8002c26 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a1b      	ldr	r3, [r3, #32]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f000 fdcc 	bl	8003780 <RCC_SetFlashLatencyFromMSIRange>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d001      	beq.n	8002bf2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e3c0      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002bf2:	4b73      	ldr	r3, [pc, #460]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a72      	ldr	r2, [pc, #456]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002bf8:	f043 0308 	orr.w	r3, r3, #8
 8002bfc:	6013      	str	r3, [r2, #0]
 8002bfe:	4b70      	ldr	r3, [pc, #448]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a1b      	ldr	r3, [r3, #32]
 8002c0a:	496d      	ldr	r1, [pc, #436]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c10:	4b6b      	ldr	r3, [pc, #428]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	69db      	ldr	r3, [r3, #28]
 8002c1c:	021b      	lsls	r3, r3, #8
 8002c1e:	4968      	ldr	r1, [pc, #416]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c20:	4313      	orrs	r3, r2
 8002c22:	604b      	str	r3, [r1, #4]
 8002c24:	e025      	b.n	8002c72 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c26:	4b66      	ldr	r3, [pc, #408]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a65      	ldr	r2, [pc, #404]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c2c:	f043 0308 	orr.w	r3, r3, #8
 8002c30:	6013      	str	r3, [r2, #0]
 8002c32:	4b63      	ldr	r3, [pc, #396]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6a1b      	ldr	r3, [r3, #32]
 8002c3e:	4960      	ldr	r1, [pc, #384]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c40:	4313      	orrs	r3, r2
 8002c42:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c44:	4b5e      	ldr	r3, [pc, #376]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	69db      	ldr	r3, [r3, #28]
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	495b      	ldr	r1, [pc, #364]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002c58:	69bb      	ldr	r3, [r7, #24]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d109      	bne.n	8002c72 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f000 fd8c 	bl	8003780 <RCC_SetFlashLatencyFromMSIRange>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e380      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002c72:	f000 fcc1 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 8002c76:	4602      	mov	r2, r0
 8002c78:	4b51      	ldr	r3, [pc, #324]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	091b      	lsrs	r3, r3, #4
 8002c7e:	f003 030f 	and.w	r3, r3, #15
 8002c82:	4950      	ldr	r1, [pc, #320]	@ (8002dc4 <HAL_RCC_OscConfig+0x274>)
 8002c84:	5ccb      	ldrb	r3, [r1, r3]
 8002c86:	f003 031f 	and.w	r3, r3, #31
 8002c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8e:	4a4e      	ldr	r2, [pc, #312]	@ (8002dc8 <HAL_RCC_OscConfig+0x278>)
 8002c90:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c92:	4b4e      	ldr	r3, [pc, #312]	@ (8002dcc <HAL_RCC_OscConfig+0x27c>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fe fdb6 	bl	8001808 <HAL_InitTick>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002ca0:	7bfb      	ldrb	r3, [r7, #15]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d052      	beq.n	8002d4c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002ca6:	7bfb      	ldrb	r3, [r7, #15]
 8002ca8:	e364      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	699b      	ldr	r3, [r3, #24]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d032      	beq.n	8002d18 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002cb2:	4b43      	ldr	r3, [pc, #268]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a42      	ldr	r2, [pc, #264]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002cb8:	f043 0301 	orr.w	r3, r3, #1
 8002cbc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002cbe:	f7fe fdf3 	bl	80018a8 <HAL_GetTick>
 8002cc2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cc4:	e008      	b.n	8002cd8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002cc6:	f7fe fdef 	bl	80018a8 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e34d      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002cd8:	4b39      	ldr	r3, [pc, #228]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0302 	and.w	r3, r3, #2
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d0f0      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ce4:	4b36      	ldr	r3, [pc, #216]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	4a35      	ldr	r2, [pc, #212]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002cea:	f043 0308 	orr.w	r3, r3, #8
 8002cee:	6013      	str	r3, [r2, #0]
 8002cf0:	4b33      	ldr	r3, [pc, #204]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	4930      	ldr	r1, [pc, #192]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d02:	4b2f      	ldr	r3, [pc, #188]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	69db      	ldr	r3, [r3, #28]
 8002d0e:	021b      	lsls	r3, r3, #8
 8002d10:	492b      	ldr	r1, [pc, #172]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002d12:	4313      	orrs	r3, r2
 8002d14:	604b      	str	r3, [r1, #4]
 8002d16:	e01a      	b.n	8002d4e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d18:	4b29      	ldr	r3, [pc, #164]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a28      	ldr	r2, [pc, #160]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002d1e:	f023 0301 	bic.w	r3, r3, #1
 8002d22:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d24:	f7fe fdc0 	bl	80018a8 <HAL_GetTick>
 8002d28:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d2a:	e008      	b.n	8002d3e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d2c:	f7fe fdbc 	bl	80018a8 <HAL_GetTick>
 8002d30:	4602      	mov	r2, r0
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	1ad3      	subs	r3, r2, r3
 8002d36:	2b02      	cmp	r3, #2
 8002d38:	d901      	bls.n	8002d3e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002d3a:	2303      	movs	r3, #3
 8002d3c:	e31a      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d3e:	4b20      	ldr	r3, [pc, #128]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d1f0      	bne.n	8002d2c <HAL_RCC_OscConfig+0x1dc>
 8002d4a:	e000      	b.n	8002d4e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d4c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d073      	beq.n	8002e42 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	2b08      	cmp	r3, #8
 8002d5e:	d005      	beq.n	8002d6c <HAL_RCC_OscConfig+0x21c>
 8002d60:	69bb      	ldr	r3, [r7, #24]
 8002d62:	2b0c      	cmp	r3, #12
 8002d64:	d10e      	bne.n	8002d84 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	2b03      	cmp	r3, #3
 8002d6a:	d10b      	bne.n	8002d84 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d6c:	4b14      	ldr	r3, [pc, #80]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d063      	beq.n	8002e40 <HAL_RCC_OscConfig+0x2f0>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d15f      	bne.n	8002e40 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e2f7      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d8c:	d106      	bne.n	8002d9c <HAL_RCC_OscConfig+0x24c>
 8002d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a0b      	ldr	r2, [pc, #44]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002d94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d98:	6013      	str	r3, [r2, #0]
 8002d9a:	e025      	b.n	8002de8 <HAL_RCC_OscConfig+0x298>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002da4:	d114      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x280>
 8002da6:	4b06      	ldr	r3, [pc, #24]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	4a05      	ldr	r2, [pc, #20]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002dac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002db0:	6013      	str	r3, [r2, #0]
 8002db2:	4b03      	ldr	r3, [pc, #12]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4a02      	ldr	r2, [pc, #8]	@ (8002dc0 <HAL_RCC_OscConfig+0x270>)
 8002db8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dbc:	6013      	str	r3, [r2, #0]
 8002dbe:	e013      	b.n	8002de8 <HAL_RCC_OscConfig+0x298>
 8002dc0:	40021000 	.word	0x40021000
 8002dc4:	08009998 	.word	0x08009998
 8002dc8:	20000000 	.word	0x20000000
 8002dcc:	20000004 	.word	0x20000004
 8002dd0:	4ba0      	ldr	r3, [pc, #640]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	4a9f      	ldr	r2, [pc, #636]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002dd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dda:	6013      	str	r3, [r2, #0]
 8002ddc:	4b9d      	ldr	r3, [pc, #628]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a9c      	ldr	r2, [pc, #624]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002de2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002de6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d013      	beq.n	8002e18 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df0:	f7fe fd5a 	bl	80018a8 <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002df8:	f7fe fd56 	bl	80018a8 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b64      	cmp	r3, #100	@ 0x64
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e2b4      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e0a:	4b92      	ldr	r3, [pc, #584]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d0f0      	beq.n	8002df8 <HAL_RCC_OscConfig+0x2a8>
 8002e16:	e014      	b.n	8002e42 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e18:	f7fe fd46 	bl	80018a8 <HAL_GetTick>
 8002e1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e1e:	e008      	b.n	8002e32 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e20:	f7fe fd42 	bl	80018a8 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b64      	cmp	r3, #100	@ 0x64
 8002e2c:	d901      	bls.n	8002e32 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e2a0      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e32:	4b88      	ldr	r3, [pc, #544]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d1f0      	bne.n	8002e20 <HAL_RCC_OscConfig+0x2d0>
 8002e3e:	e000      	b.n	8002e42 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d060      	beq.n	8002f10 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002e4e:	69bb      	ldr	r3, [r7, #24]
 8002e50:	2b04      	cmp	r3, #4
 8002e52:	d005      	beq.n	8002e60 <HAL_RCC_OscConfig+0x310>
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	2b0c      	cmp	r3, #12
 8002e58:	d119      	bne.n	8002e8e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	2b02      	cmp	r3, #2
 8002e5e:	d116      	bne.n	8002e8e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e60:	4b7c      	ldr	r3, [pc, #496]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d005      	beq.n	8002e78 <HAL_RCC_OscConfig+0x328>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e27d      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e78:	4b76      	ldr	r3, [pc, #472]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002e7a:	685b      	ldr	r3, [r3, #4]
 8002e7c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	691b      	ldr	r3, [r3, #16]
 8002e84:	061b      	lsls	r3, r3, #24
 8002e86:	4973      	ldr	r1, [pc, #460]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e8c:	e040      	b.n	8002f10 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d023      	beq.n	8002ede <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e96:	4b6f      	ldr	r3, [pc, #444]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a6e      	ldr	r2, [pc, #440]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002e9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ea0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea2:	f7fe fd01 	bl	80018a8 <HAL_GetTick>
 8002ea6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ea8:	e008      	b.n	8002ebc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002eaa:	f7fe fcfd 	bl	80018a8 <HAL_GetTick>
 8002eae:	4602      	mov	r2, r0
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	1ad3      	subs	r3, r2, r3
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d901      	bls.n	8002ebc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002eb8:	2303      	movs	r3, #3
 8002eba:	e25b      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ebc:	4b65      	ldr	r3, [pc, #404]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d0f0      	beq.n	8002eaa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ec8:	4b62      	ldr	r3, [pc, #392]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	691b      	ldr	r3, [r3, #16]
 8002ed4:	061b      	lsls	r3, r3, #24
 8002ed6:	495f      	ldr	r1, [pc, #380]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	604b      	str	r3, [r1, #4]
 8002edc:	e018      	b.n	8002f10 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ede:	4b5d      	ldr	r3, [pc, #372]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a5c      	ldr	r2, [pc, #368]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002ee4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ee8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eea:	f7fe fcdd 	bl	80018a8 <HAL_GetTick>
 8002eee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ef0:	e008      	b.n	8002f04 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ef2:	f7fe fcd9 	bl	80018a8 <HAL_GetTick>
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	693b      	ldr	r3, [r7, #16]
 8002efa:	1ad3      	subs	r3, r2, r3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d901      	bls.n	8002f04 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f00:	2303      	movs	r3, #3
 8002f02:	e237      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f04:	4b53      	ldr	r3, [pc, #332]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d1f0      	bne.n	8002ef2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d03c      	beq.n	8002f96 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	695b      	ldr	r3, [r3, #20]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d01c      	beq.n	8002f5e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f24:	4b4b      	ldr	r3, [pc, #300]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002f26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f2a:	4a4a      	ldr	r2, [pc, #296]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002f2c:	f043 0301 	orr.w	r3, r3, #1
 8002f30:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f34:	f7fe fcb8 	bl	80018a8 <HAL_GetTick>
 8002f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f3a:	e008      	b.n	8002f4e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f3c:	f7fe fcb4 	bl	80018a8 <HAL_GetTick>
 8002f40:	4602      	mov	r2, r0
 8002f42:	693b      	ldr	r3, [r7, #16]
 8002f44:	1ad3      	subs	r3, r2, r3
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e212      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002f4e:	4b41      	ldr	r3, [pc, #260]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002f50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f54:	f003 0302 	and.w	r3, r3, #2
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d0ef      	beq.n	8002f3c <HAL_RCC_OscConfig+0x3ec>
 8002f5c:	e01b      	b.n	8002f96 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f5e:	4b3d      	ldr	r3, [pc, #244]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002f60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f64:	4a3b      	ldr	r2, [pc, #236]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002f66:	f023 0301 	bic.w	r3, r3, #1
 8002f6a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f6e:	f7fe fc9b 	bl	80018a8 <HAL_GetTick>
 8002f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f74:	e008      	b.n	8002f88 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f76:	f7fe fc97 	bl	80018a8 <HAL_GetTick>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	d901      	bls.n	8002f88 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e1f5      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f88:	4b32      	ldr	r3, [pc, #200]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002f8a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f8e:	f003 0302 	and.w	r3, r3, #2
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1ef      	bne.n	8002f76 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0304 	and.w	r3, r3, #4
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f000 80a6 	beq.w	80030f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002fa8:	4b2a      	ldr	r3, [pc, #168]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002faa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d10d      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fb4:	4b27      	ldr	r3, [pc, #156]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002fb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fb8:	4a26      	ldr	r2, [pc, #152]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002fba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002fbe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fc0:	4b24      	ldr	r3, [pc, #144]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8002fc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002fc8:	60bb      	str	r3, [r7, #8]
 8002fca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fd0:	4b21      	ldr	r3, [pc, #132]	@ (8003058 <HAL_RCC_OscConfig+0x508>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d118      	bne.n	800300e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fdc:	4b1e      	ldr	r3, [pc, #120]	@ (8003058 <HAL_RCC_OscConfig+0x508>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a1d      	ldr	r2, [pc, #116]	@ (8003058 <HAL_RCC_OscConfig+0x508>)
 8002fe2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fe6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fe8:	f7fe fc5e 	bl	80018a8 <HAL_GetTick>
 8002fec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fee:	e008      	b.n	8003002 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ff0:	f7fe fc5a 	bl	80018a8 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d901      	bls.n	8003002 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002ffe:	2303      	movs	r3, #3
 8003000:	e1b8      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003002:	4b15      	ldr	r3, [pc, #84]	@ (8003058 <HAL_RCC_OscConfig+0x508>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800300a:	2b00      	cmp	r3, #0
 800300c:	d0f0      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	689b      	ldr	r3, [r3, #8]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d108      	bne.n	8003028 <HAL_RCC_OscConfig+0x4d8>
 8003016:	4b0f      	ldr	r3, [pc, #60]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8003018:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301c:	4a0d      	ldr	r2, [pc, #52]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 800301e:	f043 0301 	orr.w	r3, r3, #1
 8003022:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003026:	e029      	b.n	800307c <HAL_RCC_OscConfig+0x52c>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	2b05      	cmp	r3, #5
 800302e:	d115      	bne.n	800305c <HAL_RCC_OscConfig+0x50c>
 8003030:	4b08      	ldr	r3, [pc, #32]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8003032:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003036:	4a07      	ldr	r2, [pc, #28]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8003038:	f043 0304 	orr.w	r3, r3, #4
 800303c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003040:	4b04      	ldr	r3, [pc, #16]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8003042:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003046:	4a03      	ldr	r2, [pc, #12]	@ (8003054 <HAL_RCC_OscConfig+0x504>)
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003050:	e014      	b.n	800307c <HAL_RCC_OscConfig+0x52c>
 8003052:	bf00      	nop
 8003054:	40021000 	.word	0x40021000
 8003058:	40007000 	.word	0x40007000
 800305c:	4b9d      	ldr	r3, [pc, #628]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 800305e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003062:	4a9c      	ldr	r2, [pc, #624]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003064:	f023 0301 	bic.w	r3, r3, #1
 8003068:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800306c:	4b99      	ldr	r3, [pc, #612]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 800306e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003072:	4a98      	ldr	r2, [pc, #608]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003074:	f023 0304 	bic.w	r3, r3, #4
 8003078:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d016      	beq.n	80030b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003084:	f7fe fc10 	bl	80018a8 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800308a:	e00a      	b.n	80030a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308c:	f7fe fc0c 	bl	80018a8 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	f241 3288 	movw	r2, #5000	@ 0x1388
 800309a:	4293      	cmp	r3, r2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e168      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030a2:	4b8c      	ldr	r3, [pc, #560]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 80030a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030a8:	f003 0302 	and.w	r3, r3, #2
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d0ed      	beq.n	800308c <HAL_RCC_OscConfig+0x53c>
 80030b0:	e015      	b.n	80030de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030b2:	f7fe fbf9 	bl	80018a8 <HAL_GetTick>
 80030b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030b8:	e00a      	b.n	80030d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030ba:	f7fe fbf5 	bl	80018a8 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d901      	bls.n	80030d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80030cc:	2303      	movs	r3, #3
 80030ce:	e151      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030d0:	4b80      	ldr	r3, [pc, #512]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 80030d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1ed      	bne.n	80030ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030de:	7ffb      	ldrb	r3, [r7, #31]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d105      	bne.n	80030f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030e4:	4b7b      	ldr	r3, [pc, #492]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 80030e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e8:	4a7a      	ldr	r2, [pc, #488]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 80030ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80030ee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0320 	and.w	r3, r3, #32
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d03c      	beq.n	8003176 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003100:	2b00      	cmp	r3, #0
 8003102:	d01c      	beq.n	800313e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003104:	4b73      	ldr	r3, [pc, #460]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003106:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800310a:	4a72      	ldr	r2, [pc, #456]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 800310c:	f043 0301 	orr.w	r3, r3, #1
 8003110:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003114:	f7fe fbc8 	bl	80018a8 <HAL_GetTick>
 8003118:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800311a:	e008      	b.n	800312e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800311c:	f7fe fbc4 	bl	80018a8 <HAL_GetTick>
 8003120:	4602      	mov	r2, r0
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	1ad3      	subs	r3, r2, r3
 8003126:	2b02      	cmp	r3, #2
 8003128:	d901      	bls.n	800312e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e122      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800312e:	4b69      	ldr	r3, [pc, #420]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003130:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0ef      	beq.n	800311c <HAL_RCC_OscConfig+0x5cc>
 800313c:	e01b      	b.n	8003176 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800313e:	4b65      	ldr	r3, [pc, #404]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003140:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003144:	4a63      	ldr	r2, [pc, #396]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003146:	f023 0301 	bic.w	r3, r3, #1
 800314a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800314e:	f7fe fbab 	bl	80018a8 <HAL_GetTick>
 8003152:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003154:	e008      	b.n	8003168 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003156:	f7fe fba7 	bl	80018a8 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d901      	bls.n	8003168 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e105      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003168:	4b5a      	ldr	r3, [pc, #360]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 800316a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	2b00      	cmp	r3, #0
 8003174:	d1ef      	bne.n	8003156 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800317a:	2b00      	cmp	r3, #0
 800317c:	f000 80f9 	beq.w	8003372 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003184:	2b02      	cmp	r3, #2
 8003186:	f040 80cf 	bne.w	8003328 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800318a:	4b52      	ldr	r3, [pc, #328]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 800318c:	68db      	ldr	r3, [r3, #12]
 800318e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003190:	697b      	ldr	r3, [r7, #20]
 8003192:	f003 0203 	and.w	r2, r3, #3
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800319a:	429a      	cmp	r2, r3
 800319c:	d12c      	bne.n	80031f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031a8:	3b01      	subs	r3, #1
 80031aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d123      	bne.n	80031f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031bc:	429a      	cmp	r2, r3
 80031be:	d11b      	bne.n	80031f8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031ca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d113      	bne.n	80031f8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031da:	085b      	lsrs	r3, r3, #1
 80031dc:	3b01      	subs	r3, #1
 80031de:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d109      	bne.n	80031f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031e4:	697b      	ldr	r3, [r7, #20]
 80031e6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ee:	085b      	lsrs	r3, r3, #1
 80031f0:	3b01      	subs	r3, #1
 80031f2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d071      	beq.n	80032dc <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	2b0c      	cmp	r3, #12
 80031fc:	d068      	beq.n	80032d0 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80031fe:	4b35      	ldr	r3, [pc, #212]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003206:	2b00      	cmp	r3, #0
 8003208:	d105      	bne.n	8003216 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800320a:	4b32      	ldr	r3, [pc, #200]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e0ac      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800321a:	4b2e      	ldr	r3, [pc, #184]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a2d      	ldr	r2, [pc, #180]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003220:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003224:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003226:	f7fe fb3f 	bl	80018a8 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800322e:	f7fe fb3b 	bl	80018a8 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e099      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003240:	4b24      	ldr	r3, [pc, #144]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1f0      	bne.n	800322e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800324c:	4b21      	ldr	r3, [pc, #132]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	4b21      	ldr	r3, [pc, #132]	@ (80032d8 <HAL_RCC_OscConfig+0x788>)
 8003252:	4013      	ands	r3, r2
 8003254:	687a      	ldr	r2, [r7, #4]
 8003256:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800325c:	3a01      	subs	r2, #1
 800325e:	0112      	lsls	r2, r2, #4
 8003260:	4311      	orrs	r1, r2
 8003262:	687a      	ldr	r2, [r7, #4]
 8003264:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003266:	0212      	lsls	r2, r2, #8
 8003268:	4311      	orrs	r1, r2
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800326e:	0852      	lsrs	r2, r2, #1
 8003270:	3a01      	subs	r2, #1
 8003272:	0552      	lsls	r2, r2, #21
 8003274:	4311      	orrs	r1, r2
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800327a:	0852      	lsrs	r2, r2, #1
 800327c:	3a01      	subs	r2, #1
 800327e:	0652      	lsls	r2, r2, #25
 8003280:	4311      	orrs	r1, r2
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003286:	06d2      	lsls	r2, r2, #27
 8003288:	430a      	orrs	r2, r1
 800328a:	4912      	ldr	r1, [pc, #72]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 800328c:	4313      	orrs	r3, r2
 800328e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003290:	4b10      	ldr	r3, [pc, #64]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a0f      	ldr	r2, [pc, #60]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 8003296:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800329a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800329c:	4b0d      	ldr	r3, [pc, #52]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	4a0c      	ldr	r2, [pc, #48]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 80032a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032a6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032a8:	f7fe fafe 	bl	80018a8 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b0:	f7fe fafa 	bl	80018a8 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e058      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032c2:	4b04      	ldr	r3, [pc, #16]	@ (80032d4 <HAL_RCC_OscConfig+0x784>)
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d0f0      	beq.n	80032b0 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032ce:	e050      	b.n	8003372 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e04f      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
 80032d4:	40021000 	.word	0x40021000
 80032d8:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032dc:	4b27      	ldr	r3, [pc, #156]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d144      	bne.n	8003372 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80032e8:	4b24      	ldr	r3, [pc, #144]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a23      	ldr	r2, [pc, #140]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 80032ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032f2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032f4:	4b21      	ldr	r3, [pc, #132]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	4a20      	ldr	r2, [pc, #128]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 80032fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80032fe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003300:	f7fe fad2 	bl	80018a8 <HAL_GetTick>
 8003304:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003306:	e008      	b.n	800331a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003308:	f7fe face 	bl	80018a8 <HAL_GetTick>
 800330c:	4602      	mov	r2, r0
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d901      	bls.n	800331a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	e02c      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800331a:	4b18      	ldr	r3, [pc, #96]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d0f0      	beq.n	8003308 <HAL_RCC_OscConfig+0x7b8>
 8003326:	e024      	b.n	8003372 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	2b0c      	cmp	r3, #12
 800332c:	d01f      	beq.n	800336e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800332e:	4b13      	ldr	r3, [pc, #76]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a12      	ldr	r2, [pc, #72]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 8003334:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003338:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800333a:	f7fe fab5 	bl	80018a8 <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003340:	e008      	b.n	8003354 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003342:	f7fe fab1 	bl	80018a8 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d901      	bls.n	8003354 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e00f      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003354:	4b09      	ldr	r3, [pc, #36]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800335c:	2b00      	cmp	r3, #0
 800335e:	d1f0      	bne.n	8003342 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003360:	4b06      	ldr	r3, [pc, #24]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 8003362:	68da      	ldr	r2, [r3, #12]
 8003364:	4905      	ldr	r1, [pc, #20]	@ (800337c <HAL_RCC_OscConfig+0x82c>)
 8003366:	4b06      	ldr	r3, [pc, #24]	@ (8003380 <HAL_RCC_OscConfig+0x830>)
 8003368:	4013      	ands	r3, r2
 800336a:	60cb      	str	r3, [r1, #12]
 800336c:	e001      	b.n	8003372 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e000      	b.n	8003374 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	3720      	adds	r7, #32
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	40021000 	.word	0x40021000
 8003380:	feeefffc 	.word	0xfeeefffc

08003384 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800338e:	2300      	movs	r3, #0
 8003390:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d101      	bne.n	800339c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e11d      	b.n	80035d8 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800339c:	4b90      	ldr	r3, [pc, #576]	@ (80035e0 <HAL_RCC_ClockConfig+0x25c>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 030f 	and.w	r3, r3, #15
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d910      	bls.n	80033cc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033aa:	4b8d      	ldr	r3, [pc, #564]	@ (80035e0 <HAL_RCC_ClockConfig+0x25c>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f023 020f 	bic.w	r2, r3, #15
 80033b2:	498b      	ldr	r1, [pc, #556]	@ (80035e0 <HAL_RCC_ClockConfig+0x25c>)
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ba:	4b89      	ldr	r3, [pc, #548]	@ (80035e0 <HAL_RCC_ClockConfig+0x25c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f003 030f 	and.w	r3, r3, #15
 80033c2:	683a      	ldr	r2, [r7, #0]
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d001      	beq.n	80033cc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e105      	b.n	80035d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0302 	and.w	r3, r3, #2
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d010      	beq.n	80033fa <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	4b81      	ldr	r3, [pc, #516]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d908      	bls.n	80033fa <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033e8:	4b7e      	ldr	r3, [pc, #504]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	689b      	ldr	r3, [r3, #8]
 80033f4:	497b      	ldr	r1, [pc, #492]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 80033f6:	4313      	orrs	r3, r2
 80033f8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f003 0301 	and.w	r3, r3, #1
 8003402:	2b00      	cmp	r3, #0
 8003404:	d079      	beq.n	80034fa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b03      	cmp	r3, #3
 800340c:	d11e      	bne.n	800344c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800340e:	4b75      	ldr	r3, [pc, #468]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e0dc      	b.n	80035d8 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800341e:	f000 fa09 	bl	8003834 <RCC_GetSysClockFreqFromPLLSource>
 8003422:	4603      	mov	r3, r0
 8003424:	4a70      	ldr	r2, [pc, #448]	@ (80035e8 <HAL_RCC_ClockConfig+0x264>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d946      	bls.n	80034b8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800342a:	4b6e      	ldr	r3, [pc, #440]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d140      	bne.n	80034b8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003436:	4b6b      	ldr	r3, [pc, #428]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800343e:	4a69      	ldr	r2, [pc, #420]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 8003440:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003444:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003446:	2380      	movs	r3, #128	@ 0x80
 8003448:	617b      	str	r3, [r7, #20]
 800344a:	e035      	b.n	80034b8 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	2b02      	cmp	r3, #2
 8003452:	d107      	bne.n	8003464 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003454:	4b63      	ldr	r3, [pc, #396]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d115      	bne.n	800348c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e0b9      	b.n	80035d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	2b00      	cmp	r3, #0
 800346a:	d107      	bne.n	800347c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800346c:	4b5d      	ldr	r3, [pc, #372]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0302 	and.w	r3, r3, #2
 8003474:	2b00      	cmp	r3, #0
 8003476:	d109      	bne.n	800348c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e0ad      	b.n	80035d8 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800347c:	4b59      	ldr	r3, [pc, #356]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003484:	2b00      	cmp	r3, #0
 8003486:	d101      	bne.n	800348c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e0a5      	b.n	80035d8 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800348c:	f000 f8b4 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 8003490:	4603      	mov	r3, r0
 8003492:	4a55      	ldr	r2, [pc, #340]	@ (80035e8 <HAL_RCC_ClockConfig+0x264>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d90f      	bls.n	80034b8 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003498:	4b52      	ldr	r3, [pc, #328]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d109      	bne.n	80034b8 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80034a4:	4b4f      	ldr	r3, [pc, #316]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034ac:	4a4d      	ldr	r2, [pc, #308]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 80034ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034b2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80034b4:	2380      	movs	r3, #128	@ 0x80
 80034b6:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80034b8:	4b4a      	ldr	r3, [pc, #296]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	f023 0203 	bic.w	r2, r3, #3
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	4947      	ldr	r1, [pc, #284]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034ca:	f7fe f9ed 	bl	80018a8 <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034d0:	e00a      	b.n	80034e8 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034d2:	f7fe f9e9 	bl	80018a8 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e077      	b.n	80035d8 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e8:	4b3e      	ldr	r3, [pc, #248]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f003 020c 	and.w	r2, r3, #12
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d1eb      	bne.n	80034d2 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	2b80      	cmp	r3, #128	@ 0x80
 80034fe:	d105      	bne.n	800350c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003500:	4b38      	ldr	r3, [pc, #224]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	4a37      	ldr	r2, [pc, #220]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 8003506:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800350a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0302 	and.w	r3, r3, #2
 8003514:	2b00      	cmp	r3, #0
 8003516:	d010      	beq.n	800353a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689a      	ldr	r2, [r3, #8]
 800351c:	4b31      	ldr	r3, [pc, #196]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003524:	429a      	cmp	r2, r3
 8003526:	d208      	bcs.n	800353a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003528:	4b2e      	ldr	r3, [pc, #184]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	492b      	ldr	r1, [pc, #172]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 8003536:	4313      	orrs	r3, r2
 8003538:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800353a:	4b29      	ldr	r3, [pc, #164]	@ (80035e0 <HAL_RCC_ClockConfig+0x25c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 030f 	and.w	r3, r3, #15
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	429a      	cmp	r2, r3
 8003546:	d210      	bcs.n	800356a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003548:	4b25      	ldr	r3, [pc, #148]	@ (80035e0 <HAL_RCC_ClockConfig+0x25c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f023 020f 	bic.w	r2, r3, #15
 8003550:	4923      	ldr	r1, [pc, #140]	@ (80035e0 <HAL_RCC_ClockConfig+0x25c>)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	4313      	orrs	r3, r2
 8003556:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003558:	4b21      	ldr	r3, [pc, #132]	@ (80035e0 <HAL_RCC_ClockConfig+0x25c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 030f 	and.w	r3, r3, #15
 8003560:	683a      	ldr	r2, [r7, #0]
 8003562:	429a      	cmp	r2, r3
 8003564:	d001      	beq.n	800356a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e036      	b.n	80035d8 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0304 	and.w	r3, r3, #4
 8003572:	2b00      	cmp	r3, #0
 8003574:	d008      	beq.n	8003588 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003576:	4b1b      	ldr	r3, [pc, #108]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 8003578:	689b      	ldr	r3, [r3, #8]
 800357a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	4918      	ldr	r1, [pc, #96]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 8003584:	4313      	orrs	r3, r2
 8003586:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f003 0308 	and.w	r3, r3, #8
 8003590:	2b00      	cmp	r3, #0
 8003592:	d009      	beq.n	80035a8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003594:	4b13      	ldr	r3, [pc, #76]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	00db      	lsls	r3, r3, #3
 80035a2:	4910      	ldr	r1, [pc, #64]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80035a8:	f000 f826 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 80035ac:	4602      	mov	r2, r0
 80035ae:	4b0d      	ldr	r3, [pc, #52]	@ (80035e4 <HAL_RCC_ClockConfig+0x260>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	091b      	lsrs	r3, r3, #4
 80035b4:	f003 030f 	and.w	r3, r3, #15
 80035b8:	490c      	ldr	r1, [pc, #48]	@ (80035ec <HAL_RCC_ClockConfig+0x268>)
 80035ba:	5ccb      	ldrb	r3, [r1, r3]
 80035bc:	f003 031f 	and.w	r3, r3, #31
 80035c0:	fa22 f303 	lsr.w	r3, r2, r3
 80035c4:	4a0a      	ldr	r2, [pc, #40]	@ (80035f0 <HAL_RCC_ClockConfig+0x26c>)
 80035c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80035c8:	4b0a      	ldr	r3, [pc, #40]	@ (80035f4 <HAL_RCC_ClockConfig+0x270>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f7fe f91b 	bl	8001808 <HAL_InitTick>
 80035d2:	4603      	mov	r3, r0
 80035d4:	73fb      	strb	r3, [r7, #15]

  return status;
 80035d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40022000 	.word	0x40022000
 80035e4:	40021000 	.word	0x40021000
 80035e8:	04c4b400 	.word	0x04c4b400
 80035ec:	08009998 	.word	0x08009998
 80035f0:	20000000 	.word	0x20000000
 80035f4:	20000004 	.word	0x20000004

080035f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b089      	sub	sp, #36	@ 0x24
 80035fc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80035fe:	2300      	movs	r3, #0
 8003600:	61fb      	str	r3, [r7, #28]
 8003602:	2300      	movs	r3, #0
 8003604:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003606:	4b3e      	ldr	r3, [pc, #248]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003610:	4b3b      	ldr	r3, [pc, #236]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d005      	beq.n	800362c <HAL_RCC_GetSysClockFreq+0x34>
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	2b0c      	cmp	r3, #12
 8003624:	d121      	bne.n	800366a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d11e      	bne.n	800366a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800362c:	4b34      	ldr	r3, [pc, #208]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0308 	and.w	r3, r3, #8
 8003634:	2b00      	cmp	r3, #0
 8003636:	d107      	bne.n	8003648 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003638:	4b31      	ldr	r3, [pc, #196]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 800363a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800363e:	0a1b      	lsrs	r3, r3, #8
 8003640:	f003 030f 	and.w	r3, r3, #15
 8003644:	61fb      	str	r3, [r7, #28]
 8003646:	e005      	b.n	8003654 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003648:	4b2d      	ldr	r3, [pc, #180]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	091b      	lsrs	r3, r3, #4
 800364e:	f003 030f 	and.w	r3, r3, #15
 8003652:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003654:	4a2b      	ldr	r2, [pc, #172]	@ (8003704 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800365c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10d      	bne.n	8003680 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003664:	69fb      	ldr	r3, [r7, #28]
 8003666:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003668:	e00a      	b.n	8003680 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	2b04      	cmp	r3, #4
 800366e:	d102      	bne.n	8003676 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003670:	4b25      	ldr	r3, [pc, #148]	@ (8003708 <HAL_RCC_GetSysClockFreq+0x110>)
 8003672:	61bb      	str	r3, [r7, #24]
 8003674:	e004      	b.n	8003680 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	2b08      	cmp	r3, #8
 800367a:	d101      	bne.n	8003680 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800367c:	4b23      	ldr	r3, [pc, #140]	@ (800370c <HAL_RCC_GetSysClockFreq+0x114>)
 800367e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003680:	693b      	ldr	r3, [r7, #16]
 8003682:	2b0c      	cmp	r3, #12
 8003684:	d134      	bne.n	80036f0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003686:	4b1e      	ldr	r3, [pc, #120]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	f003 0303 	and.w	r3, r3, #3
 800368e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	2b02      	cmp	r3, #2
 8003694:	d003      	beq.n	800369e <HAL_RCC_GetSysClockFreq+0xa6>
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	2b03      	cmp	r3, #3
 800369a:	d003      	beq.n	80036a4 <HAL_RCC_GetSysClockFreq+0xac>
 800369c:	e005      	b.n	80036aa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800369e:	4b1a      	ldr	r3, [pc, #104]	@ (8003708 <HAL_RCC_GetSysClockFreq+0x110>)
 80036a0:	617b      	str	r3, [r7, #20]
      break;
 80036a2:	e005      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80036a4:	4b19      	ldr	r3, [pc, #100]	@ (800370c <HAL_RCC_GetSysClockFreq+0x114>)
 80036a6:	617b      	str	r3, [r7, #20]
      break;
 80036a8:	e002      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	617b      	str	r3, [r7, #20]
      break;
 80036ae:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80036b0:	4b13      	ldr	r3, [pc, #76]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	091b      	lsrs	r3, r3, #4
 80036b6:	f003 030f 	and.w	r3, r3, #15
 80036ba:	3301      	adds	r3, #1
 80036bc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80036be:	4b10      	ldr	r3, [pc, #64]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	0a1b      	lsrs	r3, r3, #8
 80036c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	fb03 f202 	mul.w	r2, r3, r2
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80036d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x108>)
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	0e5b      	lsrs	r3, r3, #25
 80036dc:	f003 0303 	and.w	r3, r3, #3
 80036e0:	3301      	adds	r3, #1
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80036e6:	697a      	ldr	r2, [r7, #20]
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ee:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80036f0:	69bb      	ldr	r3, [r7, #24]
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3724      	adds	r7, #36	@ 0x24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	40021000 	.word	0x40021000
 8003704:	080099b0 	.word	0x080099b0
 8003708:	00f42400 	.word	0x00f42400
 800370c:	007a1200 	.word	0x007a1200

08003710 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003714:	4b03      	ldr	r3, [pc, #12]	@ (8003724 <HAL_RCC_GetHCLKFreq+0x14>)
 8003716:	681b      	ldr	r3, [r3, #0]
}
 8003718:	4618      	mov	r0, r3
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	20000000 	.word	0x20000000

08003728 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800372c:	f7ff fff0 	bl	8003710 <HAL_RCC_GetHCLKFreq>
 8003730:	4602      	mov	r2, r0
 8003732:	4b06      	ldr	r3, [pc, #24]	@ (800374c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	0a1b      	lsrs	r3, r3, #8
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	4904      	ldr	r1, [pc, #16]	@ (8003750 <HAL_RCC_GetPCLK1Freq+0x28>)
 800373e:	5ccb      	ldrb	r3, [r1, r3]
 8003740:	f003 031f 	and.w	r3, r3, #31
 8003744:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003748:	4618      	mov	r0, r3
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40021000 	.word	0x40021000
 8003750:	080099a8 	.word	0x080099a8

08003754 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003758:	f7ff ffda 	bl	8003710 <HAL_RCC_GetHCLKFreq>
 800375c:	4602      	mov	r2, r0
 800375e:	4b06      	ldr	r3, [pc, #24]	@ (8003778 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	0adb      	lsrs	r3, r3, #11
 8003764:	f003 0307 	and.w	r3, r3, #7
 8003768:	4904      	ldr	r1, [pc, #16]	@ (800377c <HAL_RCC_GetPCLK2Freq+0x28>)
 800376a:	5ccb      	ldrb	r3, [r1, r3]
 800376c:	f003 031f 	and.w	r3, r3, #31
 8003770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003774:	4618      	mov	r0, r3
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40021000 	.word	0x40021000
 800377c:	080099a8 	.word	0x080099a8

08003780 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003788:	2300      	movs	r3, #0
 800378a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800378c:	4b27      	ldr	r3, [pc, #156]	@ (800382c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800378e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003790:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003798:	f7ff f916 	bl	80029c8 <HAL_PWREx_GetVoltageRange>
 800379c:	6178      	str	r0, [r7, #20]
 800379e:	e014      	b.n	80037ca <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80037a0:	4b22      	ldr	r3, [pc, #136]	@ (800382c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037a4:	4a21      	ldr	r2, [pc, #132]	@ (800382c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80037ac:	4b1f      	ldr	r3, [pc, #124]	@ (800382c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037b4:	60fb      	str	r3, [r7, #12]
 80037b6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80037b8:	f7ff f906 	bl	80029c8 <HAL_PWREx_GetVoltageRange>
 80037bc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80037be:	4b1b      	ldr	r3, [pc, #108]	@ (800382c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c2:	4a1a      	ldr	r2, [pc, #104]	@ (800382c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037c8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037d0:	d10b      	bne.n	80037ea <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2b80      	cmp	r3, #128	@ 0x80
 80037d6:	d913      	bls.n	8003800 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2ba0      	cmp	r3, #160	@ 0xa0
 80037dc:	d902      	bls.n	80037e4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80037de:	2302      	movs	r3, #2
 80037e0:	613b      	str	r3, [r7, #16]
 80037e2:	e00d      	b.n	8003800 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037e4:	2301      	movs	r3, #1
 80037e6:	613b      	str	r3, [r7, #16]
 80037e8:	e00a      	b.n	8003800 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80037ee:	d902      	bls.n	80037f6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80037f0:	2302      	movs	r3, #2
 80037f2:	613b      	str	r3, [r7, #16]
 80037f4:	e004      	b.n	8003800 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b70      	cmp	r3, #112	@ 0x70
 80037fa:	d101      	bne.n	8003800 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80037fc:	2301      	movs	r3, #1
 80037fe:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003800:	4b0b      	ldr	r3, [pc, #44]	@ (8003830 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f023 020f 	bic.w	r2, r3, #15
 8003808:	4909      	ldr	r1, [pc, #36]	@ (8003830 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	4313      	orrs	r3, r2
 800380e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003810:	4b07      	ldr	r3, [pc, #28]	@ (8003830 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 030f 	and.w	r3, r3, #15
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	429a      	cmp	r2, r3
 800381c:	d001      	beq.n	8003822 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	e000      	b.n	8003824 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003822:	2300      	movs	r3, #0
}
 8003824:	4618      	mov	r0, r3
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	40021000 	.word	0x40021000
 8003830:	40022000 	.word	0x40022000

08003834 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003834:	b480      	push	{r7}
 8003836:	b087      	sub	sp, #28
 8003838:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800383a:	4b2d      	ldr	r3, [pc, #180]	@ (80038f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2b03      	cmp	r3, #3
 8003848:	d00b      	beq.n	8003862 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2b03      	cmp	r3, #3
 800384e:	d825      	bhi.n	800389c <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2b01      	cmp	r3, #1
 8003854:	d008      	beq.n	8003868 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2b02      	cmp	r3, #2
 800385a:	d11f      	bne.n	800389c <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800385c:	4b25      	ldr	r3, [pc, #148]	@ (80038f4 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800385e:	613b      	str	r3, [r7, #16]
    break;
 8003860:	e01f      	b.n	80038a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003862:	4b25      	ldr	r3, [pc, #148]	@ (80038f8 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003864:	613b      	str	r3, [r7, #16]
    break;
 8003866:	e01c      	b.n	80038a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003868:	4b21      	ldr	r3, [pc, #132]	@ (80038f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f003 0308 	and.w	r3, r3, #8
 8003870:	2b00      	cmp	r3, #0
 8003872:	d107      	bne.n	8003884 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003874:	4b1e      	ldr	r3, [pc, #120]	@ (80038f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003876:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800387a:	0a1b      	lsrs	r3, r3, #8
 800387c:	f003 030f 	and.w	r3, r3, #15
 8003880:	617b      	str	r3, [r7, #20]
 8003882:	e005      	b.n	8003890 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003884:	4b1a      	ldr	r3, [pc, #104]	@ (80038f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	091b      	lsrs	r3, r3, #4
 800388a:	f003 030f 	and.w	r3, r3, #15
 800388e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8003890:	4a1a      	ldr	r2, [pc, #104]	@ (80038fc <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003898:	613b      	str	r3, [r7, #16]
    break;
 800389a:	e002      	b.n	80038a2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800389c:	2300      	movs	r3, #0
 800389e:	613b      	str	r3, [r7, #16]
    break;
 80038a0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038a2:	4b13      	ldr	r3, [pc, #76]	@ (80038f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80038a4:	68db      	ldr	r3, [r3, #12]
 80038a6:	091b      	lsrs	r3, r3, #4
 80038a8:	f003 030f 	and.w	r3, r3, #15
 80038ac:	3301      	adds	r3, #1
 80038ae:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80038b0:	4b0f      	ldr	r3, [pc, #60]	@ (80038f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	0a1b      	lsrs	r3, r3, #8
 80038b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038ba:	693a      	ldr	r2, [r7, #16]
 80038bc:	fb03 f202 	mul.w	r2, r3, r2
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038c8:	4b09      	ldr	r3, [pc, #36]	@ (80038f0 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80038ca:	68db      	ldr	r3, [r3, #12]
 80038cc:	0e5b      	lsrs	r3, r3, #25
 80038ce:	f003 0303 	and.w	r3, r3, #3
 80038d2:	3301      	adds	r3, #1
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80038d8:	693a      	ldr	r2, [r7, #16]
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80038e2:	683b      	ldr	r3, [r7, #0]
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	371c      	adds	r7, #28
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr
 80038f0:	40021000 	.word	0x40021000
 80038f4:	00f42400 	.word	0x00f42400
 80038f8:	007a1200 	.word	0x007a1200
 80038fc:	080099b0 	.word	0x080099b0

08003900 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003908:	2300      	movs	r3, #0
 800390a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800390c:	2300      	movs	r3, #0
 800390e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003918:	2b00      	cmp	r3, #0
 800391a:	d040      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003920:	2b80      	cmp	r3, #128	@ 0x80
 8003922:	d02a      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003924:	2b80      	cmp	r3, #128	@ 0x80
 8003926:	d825      	bhi.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003928:	2b60      	cmp	r3, #96	@ 0x60
 800392a:	d026      	beq.n	800397a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800392c:	2b60      	cmp	r3, #96	@ 0x60
 800392e:	d821      	bhi.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003930:	2b40      	cmp	r3, #64	@ 0x40
 8003932:	d006      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003934:	2b40      	cmp	r3, #64	@ 0x40
 8003936:	d81d      	bhi.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003938:	2b00      	cmp	r3, #0
 800393a:	d009      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800393c:	2b20      	cmp	r3, #32
 800393e:	d010      	beq.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003940:	e018      	b.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003942:	4b89      	ldr	r3, [pc, #548]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	4a88      	ldr	r2, [pc, #544]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800394c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800394e:	e015      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	3304      	adds	r3, #4
 8003954:	2100      	movs	r1, #0
 8003956:	4618      	mov	r0, r3
 8003958:	f000 fb02 	bl	8003f60 <RCCEx_PLLSAI1_Config>
 800395c:	4603      	mov	r3, r0
 800395e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003960:	e00c      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	3320      	adds	r3, #32
 8003966:	2100      	movs	r1, #0
 8003968:	4618      	mov	r0, r3
 800396a:	f000 fbed 	bl	8004148 <RCCEx_PLLSAI2_Config>
 800396e:	4603      	mov	r3, r0
 8003970:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003972:	e003      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	74fb      	strb	r3, [r7, #19]
      break;
 8003978:	e000      	b.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800397a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800397c:	7cfb      	ldrb	r3, [r7, #19]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10b      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003982:	4b79      	ldr	r3, [pc, #484]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003984:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003988:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003990:	4975      	ldr	r1, [pc, #468]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003992:	4313      	orrs	r3, r2
 8003994:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003998:	e001      	b.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800399a:	7cfb      	ldrb	r3, [r7, #19]
 800399c:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d047      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b2:	d030      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80039b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b8:	d82a      	bhi.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80039ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039be:	d02a      	beq.n	8003a16 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80039c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039c4:	d824      	bhi.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80039c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039ca:	d008      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0xde>
 80039cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039d0:	d81e      	bhi.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00a      	beq.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0xec>
 80039d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039da:	d010      	beq.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80039dc:	e018      	b.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80039de:	4b62      	ldr	r3, [pc, #392]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	4a61      	ldr	r2, [pc, #388]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039e8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80039ea:	e015      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	3304      	adds	r3, #4
 80039f0:	2100      	movs	r1, #0
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 fab4 	bl	8003f60 <RCCEx_PLLSAI1_Config>
 80039f8:	4603      	mov	r3, r0
 80039fa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80039fc:	e00c      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	3320      	adds	r3, #32
 8003a02:	2100      	movs	r1, #0
 8003a04:	4618      	mov	r0, r3
 8003a06:	f000 fb9f 	bl	8004148 <RCCEx_PLLSAI2_Config>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a0e:	e003      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	74fb      	strb	r3, [r7, #19]
      break;
 8003a14:	e000      	b.n	8003a18 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003a16:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a18:	7cfb      	ldrb	r3, [r7, #19]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d10b      	bne.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a1e:	4b52      	ldr	r3, [pc, #328]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a24:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a2c:	494e      	ldr	r1, [pc, #312]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a2e:	4313      	orrs	r3, r2
 8003a30:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003a34:	e001      	b.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a36:	7cfb      	ldrb	r3, [r7, #19]
 8003a38:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f000 809f 	beq.w	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a48:	2300      	movs	r3, #0
 8003a4a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a4c:	4b46      	ldr	r3, [pc, #280]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d101      	bne.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e000      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00d      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a62:	4b41      	ldr	r3, [pc, #260]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a66:	4a40      	ldr	r2, [pc, #256]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a6e:	4b3e      	ldr	r3, [pc, #248]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a76:	60bb      	str	r3, [r7, #8]
 8003a78:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a7e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a3a      	ldr	r2, [pc, #232]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003a84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a88:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a8a:	f7fd ff0d 	bl	80018a8 <HAL_GetTick>
 8003a8e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a90:	e009      	b.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a92:	f7fd ff09 	bl	80018a8 <HAL_GetTick>
 8003a96:	4602      	mov	r2, r0
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	2b02      	cmp	r3, #2
 8003a9e:	d902      	bls.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003aa0:	2303      	movs	r3, #3
 8003aa2:	74fb      	strb	r3, [r7, #19]
        break;
 8003aa4:	e005      	b.n	8003ab2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003aa6:	4b31      	ldr	r3, [pc, #196]	@ (8003b6c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d0ef      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003ab2:	7cfb      	ldrb	r3, [r7, #19]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d15b      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ab8:	4b2b      	ldr	r3, [pc, #172]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003abe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ac2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d01f      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d019      	beq.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003ad6:	4b24      	ldr	r3, [pc, #144]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003adc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ae0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ae2:	4b21      	ldr	r3, [pc, #132]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae8:	4a1f      	ldr	r2, [pc, #124]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003aea:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003af2:	4b1d      	ldr	r3, [pc, #116]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003af4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af8:	4a1b      	ldr	r2, [pc, #108]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003afa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003afe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b02:	4a19      	ldr	r2, [pc, #100]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	f003 0301 	and.w	r3, r3, #1
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d016      	beq.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b14:	f7fd fec8 	bl	80018a8 <HAL_GetTick>
 8003b18:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b1a:	e00b      	b.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b1c:	f7fd fec4 	bl	80018a8 <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d902      	bls.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	74fb      	strb	r3, [r7, #19]
            break;
 8003b32:	e006      	b.n	8003b42 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b34:	4b0c      	ldr	r3, [pc, #48]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b3a:	f003 0302 	and.w	r3, r3, #2
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d0ec      	beq.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003b42:	7cfb      	ldrb	r3, [r7, #19]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d10c      	bne.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b48:	4b07      	ldr	r3, [pc, #28]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b4e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b58:	4903      	ldr	r1, [pc, #12]	@ (8003b68 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003b60:	e008      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b62:	7cfb      	ldrb	r3, [r7, #19]
 8003b64:	74bb      	strb	r3, [r7, #18]
 8003b66:	e005      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003b68:	40021000 	.word	0x40021000
 8003b6c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b70:	7cfb      	ldrb	r3, [r7, #19]
 8003b72:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b74:	7c7b      	ldrb	r3, [r7, #17]
 8003b76:	2b01      	cmp	r3, #1
 8003b78:	d105      	bne.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b7a:	4ba0      	ldr	r3, [pc, #640]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b7e:	4a9f      	ldr	r2, [pc, #636]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b84:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d00a      	beq.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b92:	4b9a      	ldr	r3, [pc, #616]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b98:	f023 0203 	bic.w	r2, r3, #3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba0:	4996      	ldr	r1, [pc, #600]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00a      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003bb4:	4b91      	ldr	r3, [pc, #580]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bba:	f023 020c 	bic.w	r2, r3, #12
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bc2:	498e      	ldr	r1, [pc, #568]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bc4:	4313      	orrs	r3, r2
 8003bc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f003 0304 	and.w	r3, r3, #4
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d00a      	beq.n	8003bec <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003bd6:	4b89      	ldr	r3, [pc, #548]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bdc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003be4:	4985      	ldr	r1, [pc, #532]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003be6:	4313      	orrs	r3, r2
 8003be8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0308 	and.w	r3, r3, #8
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d00a      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003bf8:	4b80      	ldr	r3, [pc, #512]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bfe:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c06:	497d      	ldr	r1, [pc, #500]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0310 	and.w	r3, r3, #16
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d00a      	beq.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c1a:	4b78      	ldr	r3, [pc, #480]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c28:	4974      	ldr	r1, [pc, #464]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f003 0320 	and.w	r3, r3, #32
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d00a      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c3c:	4b6f      	ldr	r3, [pc, #444]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c42:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c4a:	496c      	ldr	r1, [pc, #432]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00a      	beq.n	8003c74 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c5e:	4b67      	ldr	r3, [pc, #412]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c64:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c6c:	4963      	ldr	r1, [pc, #396]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d00a      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c80:	4b5e      	ldr	r3, [pc, #376]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c86:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c8e:	495b      	ldr	r1, [pc, #364]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00a      	beq.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ca2:	4b56      	ldr	r3, [pc, #344]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ca4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cb0:	4952      	ldr	r1, [pc, #328]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00a      	beq.n	8003cda <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003cc4:	4b4d      	ldr	r3, [pc, #308]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cca:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cd2:	494a      	ldr	r1, [pc, #296]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cd4:	4313      	orrs	r3, r2
 8003cd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d00a      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003ce6:	4b45      	ldr	r3, [pc, #276]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cec:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf4:	4941      	ldr	r1, [pc, #260]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cf6:	4313      	orrs	r3, r2
 8003cf8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00a      	beq.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d08:	4b3c      	ldr	r3, [pc, #240]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d0e:	f023 0203 	bic.w	r2, r3, #3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d16:	4939      	ldr	r1, [pc, #228]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d028      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d2a:	4b34      	ldr	r3, [pc, #208]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d30:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d38:	4930      	ldr	r1, [pc, #192]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d48:	d106      	bne.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d4a:	4b2c      	ldr	r3, [pc, #176]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	4a2b      	ldr	r2, [pc, #172]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d50:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d54:	60d3      	str	r3, [r2, #12]
 8003d56:	e011      	b.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d5c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d60:	d10c      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	3304      	adds	r3, #4
 8003d66:	2101      	movs	r1, #1
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f000 f8f9 	bl	8003f60 <RCCEx_PLLSAI1_Config>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003d72:	7cfb      	ldrb	r3, [r7, #19]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d001      	beq.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003d78:	7cfb      	ldrb	r3, [r7, #19]
 8003d7a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d04d      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003d8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d90:	d108      	bne.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003d92:	4b1a      	ldr	r3, [pc, #104]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d94:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d98:	4a18      	ldr	r2, [pc, #96]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d9e:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003da2:	e012      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003da4:	4b15      	ldr	r3, [pc, #84]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003da6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003daa:	4a14      	ldr	r2, [pc, #80]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003db0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003db4:	4b11      	ldr	r3, [pc, #68]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003dc2:	490e      	ldr	r1, [pc, #56]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003dce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003dd2:	d106      	bne.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003dd4:	4b09      	ldr	r3, [pc, #36]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	4a08      	ldr	r2, [pc, #32]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003dde:	60d3      	str	r3, [r2, #12]
 8003de0:	e020      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003de6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003dea:	d109      	bne.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003dec:	4b03      	ldr	r3, [pc, #12]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dee:	68db      	ldr	r3, [r3, #12]
 8003df0:	4a02      	ldr	r2, [pc, #8]	@ (8003dfc <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003df2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003df6:	60d3      	str	r3, [r2, #12]
 8003df8:	e014      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003dfa:	bf00      	nop
 8003dfc:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e04:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e08:	d10c      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	3304      	adds	r3, #4
 8003e0e:	2101      	movs	r1, #1
 8003e10:	4618      	mov	r0, r3
 8003e12:	f000 f8a5 	bl	8003f60 <RCCEx_PLLSAI1_Config>
 8003e16:	4603      	mov	r3, r0
 8003e18:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e1a:	7cfb      	ldrb	r3, [r7, #19]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d001      	beq.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003e20:	7cfb      	ldrb	r3, [r7, #19]
 8003e22:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d028      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e30:	4b4a      	ldr	r3, [pc, #296]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e36:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e3e:	4947      	ldr	r1, [pc, #284]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e4a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e4e:	d106      	bne.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e50:	4b42      	ldr	r3, [pc, #264]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	4a41      	ldr	r2, [pc, #260]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e5a:	60d3      	str	r3, [r2, #12]
 8003e5c:	e011      	b.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e62:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e66:	d10c      	bne.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	3304      	adds	r3, #4
 8003e6c:	2101      	movs	r1, #1
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f000 f876 	bl	8003f60 <RCCEx_PLLSAI1_Config>
 8003e74:	4603      	mov	r3, r0
 8003e76:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e78:	7cfb      	ldrb	r3, [r7, #19]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d001      	beq.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003e7e:	7cfb      	ldrb	r3, [r7, #19]
 8003e80:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d01e      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e8e:	4b33      	ldr	r3, [pc, #204]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e94:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e9e:	492f      	ldr	r1, [pc, #188]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003eac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003eb0:	d10c      	bne.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	3304      	adds	r3, #4
 8003eb6:	2102      	movs	r1, #2
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f000 f851 	bl	8003f60 <RCCEx_PLLSAI1_Config>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ec2:	7cfb      	ldrb	r3, [r7, #19]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d001      	beq.n	8003ecc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003ec8:	7cfb      	ldrb	r3, [r7, #19]
 8003eca:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00b      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003ed8:	4b20      	ldr	r3, [pc, #128]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ede:	f023 0204 	bic.w	r2, r3, #4
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003ee8:	491c      	ldr	r1, [pc, #112]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00b      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003efc:	4b17      	ldr	r3, [pc, #92]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003efe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f02:	f023 0218 	bic.w	r2, r3, #24
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f0c:	4913      	ldr	r1, [pc, #76]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d017      	beq.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003f20:	4b0e      	ldr	r3, [pc, #56]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f26:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f30:	490a      	ldr	r1, [pc, #40]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f42:	d105      	bne.n	8003f50 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f44:	4b05      	ldr	r3, [pc, #20]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f46:	68db      	ldr	r3, [r3, #12]
 8003f48:	4a04      	ldr	r2, [pc, #16]	@ (8003f5c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f4e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003f50:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3718      	adds	r7, #24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	40021000 	.word	0x40021000

08003f60 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f6e:	4b72      	ldr	r3, [pc, #456]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	f003 0303 	and.w	r3, r3, #3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d00e      	beq.n	8003f98 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003f7a:	4b6f      	ldr	r3, [pc, #444]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f7c:	68db      	ldr	r3, [r3, #12]
 8003f7e:	f003 0203 	and.w	r2, r3, #3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d103      	bne.n	8003f92 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
       ||
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d142      	bne.n	8004018 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	73fb      	strb	r3, [r7, #15]
 8003f96:	e03f      	b.n	8004018 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	2b03      	cmp	r3, #3
 8003f9e:	d018      	beq.n	8003fd2 <RCCEx_PLLSAI1_Config+0x72>
 8003fa0:	2b03      	cmp	r3, #3
 8003fa2:	d825      	bhi.n	8003ff0 <RCCEx_PLLSAI1_Config+0x90>
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d002      	beq.n	8003fae <RCCEx_PLLSAI1_Config+0x4e>
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	d009      	beq.n	8003fc0 <RCCEx_PLLSAI1_Config+0x60>
 8003fac:	e020      	b.n	8003ff0 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fae:	4b62      	ldr	r3, [pc, #392]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d11d      	bne.n	8003ff6 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fbe:	e01a      	b.n	8003ff6 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003fc0:	4b5d      	ldr	r3, [pc, #372]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d116      	bne.n	8003ffa <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fd0:	e013      	b.n	8003ffa <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003fd2:	4b59      	ldr	r3, [pc, #356]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10f      	bne.n	8003ffe <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003fde:	4b56      	ldr	r3, [pc, #344]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d109      	bne.n	8003ffe <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003fee:	e006      	b.n	8003ffe <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ff4:	e004      	b.n	8004000 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003ff6:	bf00      	nop
 8003ff8:	e002      	b.n	8004000 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003ffa:	bf00      	nop
 8003ffc:	e000      	b.n	8004000 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8003ffe:	bf00      	nop
    }

    if(status == HAL_OK)
 8004000:	7bfb      	ldrb	r3, [r7, #15]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d108      	bne.n	8004018 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004006:	4b4c      	ldr	r3, [pc, #304]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004008:	68db      	ldr	r3, [r3, #12]
 800400a:	f023 0203 	bic.w	r2, r3, #3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4949      	ldr	r1, [pc, #292]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004014:	4313      	orrs	r3, r2
 8004016:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004018:	7bfb      	ldrb	r3, [r7, #15]
 800401a:	2b00      	cmp	r3, #0
 800401c:	f040 8086 	bne.w	800412c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004020:	4b45      	ldr	r3, [pc, #276]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	4a44      	ldr	r2, [pc, #272]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004026:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800402a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800402c:	f7fd fc3c 	bl	80018a8 <HAL_GetTick>
 8004030:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004032:	e009      	b.n	8004048 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004034:	f7fd fc38 	bl	80018a8 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	2b02      	cmp	r3, #2
 8004040:	d902      	bls.n	8004048 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004042:	2303      	movs	r3, #3
 8004044:	73fb      	strb	r3, [r7, #15]
        break;
 8004046:	e005      	b.n	8004054 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004048:	4b3b      	ldr	r3, [pc, #236]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d1ef      	bne.n	8004034 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004054:	7bfb      	ldrb	r3, [r7, #15]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d168      	bne.n	800412c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d113      	bne.n	8004088 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004060:	4b35      	ldr	r3, [pc, #212]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004062:	691a      	ldr	r2, [r3, #16]
 8004064:	4b35      	ldr	r3, [pc, #212]	@ (800413c <RCCEx_PLLSAI1_Config+0x1dc>)
 8004066:	4013      	ands	r3, r2
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	6892      	ldr	r2, [r2, #8]
 800406c:	0211      	lsls	r1, r2, #8
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	68d2      	ldr	r2, [r2, #12]
 8004072:	06d2      	lsls	r2, r2, #27
 8004074:	4311      	orrs	r1, r2
 8004076:	687a      	ldr	r2, [r7, #4]
 8004078:	6852      	ldr	r2, [r2, #4]
 800407a:	3a01      	subs	r2, #1
 800407c:	0112      	lsls	r2, r2, #4
 800407e:	430a      	orrs	r2, r1
 8004080:	492d      	ldr	r1, [pc, #180]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004082:	4313      	orrs	r3, r2
 8004084:	610b      	str	r3, [r1, #16]
 8004086:	e02d      	b.n	80040e4 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	2b01      	cmp	r3, #1
 800408c:	d115      	bne.n	80040ba <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800408e:	4b2a      	ldr	r3, [pc, #168]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004090:	691a      	ldr	r2, [r3, #16]
 8004092:	4b2b      	ldr	r3, [pc, #172]	@ (8004140 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004094:	4013      	ands	r3, r2
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6892      	ldr	r2, [r2, #8]
 800409a:	0211      	lsls	r1, r2, #8
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6912      	ldr	r2, [r2, #16]
 80040a0:	0852      	lsrs	r2, r2, #1
 80040a2:	3a01      	subs	r2, #1
 80040a4:	0552      	lsls	r2, r2, #21
 80040a6:	4311      	orrs	r1, r2
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	6852      	ldr	r2, [r2, #4]
 80040ac:	3a01      	subs	r2, #1
 80040ae:	0112      	lsls	r2, r2, #4
 80040b0:	430a      	orrs	r2, r1
 80040b2:	4921      	ldr	r1, [pc, #132]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040b4:	4313      	orrs	r3, r2
 80040b6:	610b      	str	r3, [r1, #16]
 80040b8:	e014      	b.n	80040e4 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040ba:	4b1f      	ldr	r3, [pc, #124]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040bc:	691a      	ldr	r2, [r3, #16]
 80040be:	4b21      	ldr	r3, [pc, #132]	@ (8004144 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040c0:	4013      	ands	r3, r2
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	6892      	ldr	r2, [r2, #8]
 80040c6:	0211      	lsls	r1, r2, #8
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	6952      	ldr	r2, [r2, #20]
 80040cc:	0852      	lsrs	r2, r2, #1
 80040ce:	3a01      	subs	r2, #1
 80040d0:	0652      	lsls	r2, r2, #25
 80040d2:	4311      	orrs	r1, r2
 80040d4:	687a      	ldr	r2, [r7, #4]
 80040d6:	6852      	ldr	r2, [r2, #4]
 80040d8:	3a01      	subs	r2, #1
 80040da:	0112      	lsls	r2, r2, #4
 80040dc:	430a      	orrs	r2, r1
 80040de:	4916      	ldr	r1, [pc, #88]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040e0:	4313      	orrs	r3, r2
 80040e2:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80040e4:	4b14      	ldr	r3, [pc, #80]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a13      	ldr	r2, [pc, #76]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 80040ea:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80040ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040f0:	f7fd fbda 	bl	80018a8 <HAL_GetTick>
 80040f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040f6:	e009      	b.n	800410c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040f8:	f7fd fbd6 	bl	80018a8 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d902      	bls.n	800410c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	73fb      	strb	r3, [r7, #15]
          break;
 800410a:	e005      	b.n	8004118 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800410c:	4b0a      	ldr	r3, [pc, #40]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0ef      	beq.n	80040f8 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004118:	7bfb      	ldrb	r3, [r7, #15]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d106      	bne.n	800412c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800411e:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004120:	691a      	ldr	r2, [r3, #16]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	4904      	ldr	r1, [pc, #16]	@ (8004138 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004128:	4313      	orrs	r3, r2
 800412a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800412c:	7bfb      	ldrb	r3, [r7, #15]
}
 800412e:	4618      	mov	r0, r3
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}
 8004136:	bf00      	nop
 8004138:	40021000 	.word	0x40021000
 800413c:	07ff800f 	.word	0x07ff800f
 8004140:	ff9f800f 	.word	0xff9f800f
 8004144:	f9ff800f 	.word	0xf9ff800f

08004148 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004152:	2300      	movs	r3, #0
 8004154:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004156:	4b72      	ldr	r3, [pc, #456]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	f003 0303 	and.w	r3, r3, #3
 800415e:	2b00      	cmp	r3, #0
 8004160:	d00e      	beq.n	8004180 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004162:	4b6f      	ldr	r3, [pc, #444]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	f003 0203 	and.w	r2, r3, #3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	429a      	cmp	r2, r3
 8004170:	d103      	bne.n	800417a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
       ||
 8004176:	2b00      	cmp	r3, #0
 8004178:	d142      	bne.n	8004200 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800417a:	2301      	movs	r3, #1
 800417c:	73fb      	strb	r3, [r7, #15]
 800417e:	e03f      	b.n	8004200 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2b03      	cmp	r3, #3
 8004186:	d018      	beq.n	80041ba <RCCEx_PLLSAI2_Config+0x72>
 8004188:	2b03      	cmp	r3, #3
 800418a:	d825      	bhi.n	80041d8 <RCCEx_PLLSAI2_Config+0x90>
 800418c:	2b01      	cmp	r3, #1
 800418e:	d002      	beq.n	8004196 <RCCEx_PLLSAI2_Config+0x4e>
 8004190:	2b02      	cmp	r3, #2
 8004192:	d009      	beq.n	80041a8 <RCCEx_PLLSAI2_Config+0x60>
 8004194:	e020      	b.n	80041d8 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004196:	4b62      	ldr	r3, [pc, #392]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d11d      	bne.n	80041de <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041a6:	e01a      	b.n	80041de <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80041a8:	4b5d      	ldr	r3, [pc, #372]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d116      	bne.n	80041e2 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041b8:	e013      	b.n	80041e2 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80041ba:	4b59      	ldr	r3, [pc, #356]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10f      	bne.n	80041e6 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80041c6:	4b56      	ldr	r3, [pc, #344]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d109      	bne.n	80041e6 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80041d6:	e006      	b.n	80041e6 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	73fb      	strb	r3, [r7, #15]
      break;
 80041dc:	e004      	b.n	80041e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80041de:	bf00      	nop
 80041e0:	e002      	b.n	80041e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80041e2:	bf00      	nop
 80041e4:	e000      	b.n	80041e8 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80041e6:	bf00      	nop
    }

    if(status == HAL_OK)
 80041e8:	7bfb      	ldrb	r3, [r7, #15]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d108      	bne.n	8004200 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80041ee:	4b4c      	ldr	r3, [pc, #304]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	f023 0203 	bic.w	r2, r3, #3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4949      	ldr	r1, [pc, #292]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004200:	7bfb      	ldrb	r3, [r7, #15]
 8004202:	2b00      	cmp	r3, #0
 8004204:	f040 8086 	bne.w	8004314 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004208:	4b45      	ldr	r3, [pc, #276]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	4a44      	ldr	r2, [pc, #272]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 800420e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004212:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004214:	f7fd fb48 	bl	80018a8 <HAL_GetTick>
 8004218:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800421a:	e009      	b.n	8004230 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800421c:	f7fd fb44 	bl	80018a8 <HAL_GetTick>
 8004220:	4602      	mov	r2, r0
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	1ad3      	subs	r3, r2, r3
 8004226:	2b02      	cmp	r3, #2
 8004228:	d902      	bls.n	8004230 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	73fb      	strb	r3, [r7, #15]
        break;
 800422e:	e005      	b.n	800423c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004230:	4b3b      	ldr	r3, [pc, #236]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1ef      	bne.n	800421c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800423c:	7bfb      	ldrb	r3, [r7, #15]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d168      	bne.n	8004314 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d113      	bne.n	8004270 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004248:	4b35      	ldr	r3, [pc, #212]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 800424a:	695a      	ldr	r2, [r3, #20]
 800424c:	4b35      	ldr	r3, [pc, #212]	@ (8004324 <RCCEx_PLLSAI2_Config+0x1dc>)
 800424e:	4013      	ands	r3, r2
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6892      	ldr	r2, [r2, #8]
 8004254:	0211      	lsls	r1, r2, #8
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	68d2      	ldr	r2, [r2, #12]
 800425a:	06d2      	lsls	r2, r2, #27
 800425c:	4311      	orrs	r1, r2
 800425e:	687a      	ldr	r2, [r7, #4]
 8004260:	6852      	ldr	r2, [r2, #4]
 8004262:	3a01      	subs	r2, #1
 8004264:	0112      	lsls	r2, r2, #4
 8004266:	430a      	orrs	r2, r1
 8004268:	492d      	ldr	r1, [pc, #180]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 800426a:	4313      	orrs	r3, r2
 800426c:	614b      	str	r3, [r1, #20]
 800426e:	e02d      	b.n	80042cc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	2b01      	cmp	r3, #1
 8004274:	d115      	bne.n	80042a2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004276:	4b2a      	ldr	r3, [pc, #168]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004278:	695a      	ldr	r2, [r3, #20]
 800427a:	4b2b      	ldr	r3, [pc, #172]	@ (8004328 <RCCEx_PLLSAI2_Config+0x1e0>)
 800427c:	4013      	ands	r3, r2
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	6892      	ldr	r2, [r2, #8]
 8004282:	0211      	lsls	r1, r2, #8
 8004284:	687a      	ldr	r2, [r7, #4]
 8004286:	6912      	ldr	r2, [r2, #16]
 8004288:	0852      	lsrs	r2, r2, #1
 800428a:	3a01      	subs	r2, #1
 800428c:	0552      	lsls	r2, r2, #21
 800428e:	4311      	orrs	r1, r2
 8004290:	687a      	ldr	r2, [r7, #4]
 8004292:	6852      	ldr	r2, [r2, #4]
 8004294:	3a01      	subs	r2, #1
 8004296:	0112      	lsls	r2, r2, #4
 8004298:	430a      	orrs	r2, r1
 800429a:	4921      	ldr	r1, [pc, #132]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 800429c:	4313      	orrs	r3, r2
 800429e:	614b      	str	r3, [r1, #20]
 80042a0:	e014      	b.n	80042cc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80042a2:	4b1f      	ldr	r3, [pc, #124]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042a4:	695a      	ldr	r2, [r3, #20]
 80042a6:	4b21      	ldr	r3, [pc, #132]	@ (800432c <RCCEx_PLLSAI2_Config+0x1e4>)
 80042a8:	4013      	ands	r3, r2
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	6892      	ldr	r2, [r2, #8]
 80042ae:	0211      	lsls	r1, r2, #8
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	6952      	ldr	r2, [r2, #20]
 80042b4:	0852      	lsrs	r2, r2, #1
 80042b6:	3a01      	subs	r2, #1
 80042b8:	0652      	lsls	r2, r2, #25
 80042ba:	4311      	orrs	r1, r2
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	6852      	ldr	r2, [r2, #4]
 80042c0:	3a01      	subs	r2, #1
 80042c2:	0112      	lsls	r2, r2, #4
 80042c4:	430a      	orrs	r2, r1
 80042c6:	4916      	ldr	r1, [pc, #88]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042c8:	4313      	orrs	r3, r2
 80042ca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80042cc:	4b14      	ldr	r3, [pc, #80]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a13      	ldr	r2, [pc, #76]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d8:	f7fd fae6 	bl	80018a8 <HAL_GetTick>
 80042dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80042de:	e009      	b.n	80042f4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042e0:	f7fd fae2 	bl	80018a8 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d902      	bls.n	80042f4 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	73fb      	strb	r3, [r7, #15]
          break;
 80042f2:	e005      	b.n	8004300 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80042f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d0ef      	beq.n	80042e0 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004300:	7bfb      	ldrb	r3, [r7, #15]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d106      	bne.n	8004314 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004306:	4b06      	ldr	r3, [pc, #24]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004308:	695a      	ldr	r2, [r3, #20]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	699b      	ldr	r3, [r3, #24]
 800430e:	4904      	ldr	r1, [pc, #16]	@ (8004320 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004310:	4313      	orrs	r3, r2
 8004312:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004314:	7bfb      	ldrb	r3, [r7, #15]
}
 8004316:	4618      	mov	r0, r3
 8004318:	3710      	adds	r7, #16
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}
 800431e:	bf00      	nop
 8004320:	40021000 	.word	0x40021000
 8004324:	07ff800f 	.word	0x07ff800f
 8004328:	ff9f800f 	.word	0xff9f800f
 800432c:	f9ff800f 	.word	0xf9ff800f

08004330 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d101      	bne.n	8004342 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e042      	b.n	80043c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004348:	2b00      	cmp	r3, #0
 800434a:	d106      	bne.n	800435a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f7fd f8af 	bl	80014b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2224      	movs	r2, #36	@ 0x24
 800435e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f022 0201 	bic.w	r2, r2, #1
 8004370:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004376:	2b00      	cmp	r3, #0
 8004378:	d002      	beq.n	8004380 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800437a:	6878      	ldr	r0, [r7, #4]
 800437c:	f000 fbb2 	bl	8004ae4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 f8b3 	bl	80044ec <UART_SetConfig>
 8004386:	4603      	mov	r3, r0
 8004388:	2b01      	cmp	r3, #1
 800438a:	d101      	bne.n	8004390 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e01b      	b.n	80043c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800439e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689a      	ldr	r2, [r3, #8]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80043ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681a      	ldr	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0201 	orr.w	r2, r2, #1
 80043be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80043c0:	6878      	ldr	r0, [r7, #4]
 80043c2:	f000 fc31 	bl	8004c28 <UART_CheckIdleState>
 80043c6:	4603      	mov	r3, r0
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3708      	adds	r7, #8
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b08a      	sub	sp, #40	@ 0x28
 80043d4:	af02      	add	r7, sp, #8
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	603b      	str	r3, [r7, #0]
 80043dc:	4613      	mov	r3, r2
 80043de:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e6:	2b20      	cmp	r3, #32
 80043e8:	d17b      	bne.n	80044e2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d002      	beq.n	80043f6 <HAL_UART_Transmit+0x26>
 80043f0:	88fb      	ldrh	r3, [r7, #6]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d101      	bne.n	80043fa <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e074      	b.n	80044e4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2221      	movs	r2, #33	@ 0x21
 8004406:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800440a:	f7fd fa4d 	bl	80018a8 <HAL_GetTick>
 800440e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	88fa      	ldrh	r2, [r7, #6]
 8004414:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	88fa      	ldrh	r2, [r7, #6]
 800441c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004428:	d108      	bne.n	800443c <HAL_UART_Transmit+0x6c>
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	691b      	ldr	r3, [r3, #16]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d104      	bne.n	800443c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004432:	2300      	movs	r3, #0
 8004434:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004436:	68bb      	ldr	r3, [r7, #8]
 8004438:	61bb      	str	r3, [r7, #24]
 800443a:	e003      	b.n	8004444 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004440:	2300      	movs	r3, #0
 8004442:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004444:	e030      	b.n	80044a8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	9300      	str	r3, [sp, #0]
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	2200      	movs	r2, #0
 800444e:	2180      	movs	r1, #128	@ 0x80
 8004450:	68f8      	ldr	r0, [r7, #12]
 8004452:	f000 fc93 	bl	8004d7c <UART_WaitOnFlagUntilTimeout>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d005      	beq.n	8004468 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2220      	movs	r2, #32
 8004460:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004464:	2303      	movs	r3, #3
 8004466:	e03d      	b.n	80044e4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10b      	bne.n	8004486 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800446e:	69bb      	ldr	r3, [r7, #24]
 8004470:	881a      	ldrh	r2, [r3, #0]
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800447a:	b292      	uxth	r2, r2
 800447c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	3302      	adds	r3, #2
 8004482:	61bb      	str	r3, [r7, #24]
 8004484:	e007      	b.n	8004496 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004486:	69fb      	ldr	r3, [r7, #28]
 8004488:	781a      	ldrb	r2, [r3, #0]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	3301      	adds	r3, #1
 8004494:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800449c:	b29b      	uxth	r3, r3
 800449e:	3b01      	subs	r3, #1
 80044a0:	b29a      	uxth	r2, r3
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1c8      	bne.n	8004446 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	9300      	str	r3, [sp, #0]
 80044b8:	697b      	ldr	r3, [r7, #20]
 80044ba:	2200      	movs	r2, #0
 80044bc:	2140      	movs	r1, #64	@ 0x40
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f000 fc5c 	bl	8004d7c <UART_WaitOnFlagUntilTimeout>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d005      	beq.n	80044d6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2220      	movs	r2, #32
 80044ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80044d2:	2303      	movs	r3, #3
 80044d4:	e006      	b.n	80044e4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2220      	movs	r2, #32
 80044da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80044de:	2300      	movs	r3, #0
 80044e0:	e000      	b.n	80044e4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80044e2:	2302      	movs	r3, #2
  }
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3720      	adds	r7, #32
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80044ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80044f0:	b08c      	sub	sp, #48	@ 0x30
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80044f6:	2300      	movs	r3, #0
 80044f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	689a      	ldr	r2, [r3, #8]
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	431a      	orrs	r2, r3
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	431a      	orrs	r2, r3
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	69db      	ldr	r3, [r3, #28]
 8004510:	4313      	orrs	r3, r2
 8004512:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	4baa      	ldr	r3, [pc, #680]	@ (80047c4 <UART_SetConfig+0x2d8>)
 800451c:	4013      	ands	r3, r2
 800451e:	697a      	ldr	r2, [r7, #20]
 8004520:	6812      	ldr	r2, [r2, #0]
 8004522:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004524:	430b      	orrs	r3, r1
 8004526:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004528:	697b      	ldr	r3, [r7, #20]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004532:	697b      	ldr	r3, [r7, #20]
 8004534:	68da      	ldr	r2, [r3, #12]
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	430a      	orrs	r2, r1
 800453c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	699b      	ldr	r3, [r3, #24]
 8004542:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	4a9f      	ldr	r2, [pc, #636]	@ (80047c8 <UART_SetConfig+0x2dc>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d004      	beq.n	8004558 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004554:	4313      	orrs	r3, r2
 8004556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8004562:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004566:	697a      	ldr	r2, [r7, #20]
 8004568:	6812      	ldr	r2, [r2, #0]
 800456a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800456c:	430b      	orrs	r3, r1
 800456e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004576:	f023 010f 	bic.w	r1, r3, #15
 800457a:	697b      	ldr	r3, [r7, #20]
 800457c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	430a      	orrs	r2, r1
 8004584:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4a90      	ldr	r2, [pc, #576]	@ (80047cc <UART_SetConfig+0x2e0>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d125      	bne.n	80045dc <UART_SetConfig+0xf0>
 8004590:	4b8f      	ldr	r3, [pc, #572]	@ (80047d0 <UART_SetConfig+0x2e4>)
 8004592:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004596:	f003 0303 	and.w	r3, r3, #3
 800459a:	2b03      	cmp	r3, #3
 800459c:	d81a      	bhi.n	80045d4 <UART_SetConfig+0xe8>
 800459e:	a201      	add	r2, pc, #4	@ (adr r2, 80045a4 <UART_SetConfig+0xb8>)
 80045a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045a4:	080045b5 	.word	0x080045b5
 80045a8:	080045c5 	.word	0x080045c5
 80045ac:	080045bd 	.word	0x080045bd
 80045b0:	080045cd 	.word	0x080045cd
 80045b4:	2301      	movs	r3, #1
 80045b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045ba:	e116      	b.n	80047ea <UART_SetConfig+0x2fe>
 80045bc:	2302      	movs	r3, #2
 80045be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045c2:	e112      	b.n	80047ea <UART_SetConfig+0x2fe>
 80045c4:	2304      	movs	r3, #4
 80045c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045ca:	e10e      	b.n	80047ea <UART_SetConfig+0x2fe>
 80045cc:	2308      	movs	r3, #8
 80045ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045d2:	e10a      	b.n	80047ea <UART_SetConfig+0x2fe>
 80045d4:	2310      	movs	r3, #16
 80045d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80045da:	e106      	b.n	80047ea <UART_SetConfig+0x2fe>
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a7c      	ldr	r2, [pc, #496]	@ (80047d4 <UART_SetConfig+0x2e8>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d138      	bne.n	8004658 <UART_SetConfig+0x16c>
 80045e6:	4b7a      	ldr	r3, [pc, #488]	@ (80047d0 <UART_SetConfig+0x2e4>)
 80045e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ec:	f003 030c 	and.w	r3, r3, #12
 80045f0:	2b0c      	cmp	r3, #12
 80045f2:	d82d      	bhi.n	8004650 <UART_SetConfig+0x164>
 80045f4:	a201      	add	r2, pc, #4	@ (adr r2, 80045fc <UART_SetConfig+0x110>)
 80045f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045fa:	bf00      	nop
 80045fc:	08004631 	.word	0x08004631
 8004600:	08004651 	.word	0x08004651
 8004604:	08004651 	.word	0x08004651
 8004608:	08004651 	.word	0x08004651
 800460c:	08004641 	.word	0x08004641
 8004610:	08004651 	.word	0x08004651
 8004614:	08004651 	.word	0x08004651
 8004618:	08004651 	.word	0x08004651
 800461c:	08004639 	.word	0x08004639
 8004620:	08004651 	.word	0x08004651
 8004624:	08004651 	.word	0x08004651
 8004628:	08004651 	.word	0x08004651
 800462c:	08004649 	.word	0x08004649
 8004630:	2300      	movs	r3, #0
 8004632:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004636:	e0d8      	b.n	80047ea <UART_SetConfig+0x2fe>
 8004638:	2302      	movs	r3, #2
 800463a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800463e:	e0d4      	b.n	80047ea <UART_SetConfig+0x2fe>
 8004640:	2304      	movs	r3, #4
 8004642:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004646:	e0d0      	b.n	80047ea <UART_SetConfig+0x2fe>
 8004648:	2308      	movs	r3, #8
 800464a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800464e:	e0cc      	b.n	80047ea <UART_SetConfig+0x2fe>
 8004650:	2310      	movs	r3, #16
 8004652:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004656:	e0c8      	b.n	80047ea <UART_SetConfig+0x2fe>
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	4a5e      	ldr	r2, [pc, #376]	@ (80047d8 <UART_SetConfig+0x2ec>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d125      	bne.n	80046ae <UART_SetConfig+0x1c2>
 8004662:	4b5b      	ldr	r3, [pc, #364]	@ (80047d0 <UART_SetConfig+0x2e4>)
 8004664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004668:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800466c:	2b30      	cmp	r3, #48	@ 0x30
 800466e:	d016      	beq.n	800469e <UART_SetConfig+0x1b2>
 8004670:	2b30      	cmp	r3, #48	@ 0x30
 8004672:	d818      	bhi.n	80046a6 <UART_SetConfig+0x1ba>
 8004674:	2b20      	cmp	r3, #32
 8004676:	d00a      	beq.n	800468e <UART_SetConfig+0x1a2>
 8004678:	2b20      	cmp	r3, #32
 800467a:	d814      	bhi.n	80046a6 <UART_SetConfig+0x1ba>
 800467c:	2b00      	cmp	r3, #0
 800467e:	d002      	beq.n	8004686 <UART_SetConfig+0x19a>
 8004680:	2b10      	cmp	r3, #16
 8004682:	d008      	beq.n	8004696 <UART_SetConfig+0x1aa>
 8004684:	e00f      	b.n	80046a6 <UART_SetConfig+0x1ba>
 8004686:	2300      	movs	r3, #0
 8004688:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800468c:	e0ad      	b.n	80047ea <UART_SetConfig+0x2fe>
 800468e:	2302      	movs	r3, #2
 8004690:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004694:	e0a9      	b.n	80047ea <UART_SetConfig+0x2fe>
 8004696:	2304      	movs	r3, #4
 8004698:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800469c:	e0a5      	b.n	80047ea <UART_SetConfig+0x2fe>
 800469e:	2308      	movs	r3, #8
 80046a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046a4:	e0a1      	b.n	80047ea <UART_SetConfig+0x2fe>
 80046a6:	2310      	movs	r3, #16
 80046a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046ac:	e09d      	b.n	80047ea <UART_SetConfig+0x2fe>
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a4a      	ldr	r2, [pc, #296]	@ (80047dc <UART_SetConfig+0x2f0>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d125      	bne.n	8004704 <UART_SetConfig+0x218>
 80046b8:	4b45      	ldr	r3, [pc, #276]	@ (80047d0 <UART_SetConfig+0x2e4>)
 80046ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046be:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80046c2:	2bc0      	cmp	r3, #192	@ 0xc0
 80046c4:	d016      	beq.n	80046f4 <UART_SetConfig+0x208>
 80046c6:	2bc0      	cmp	r3, #192	@ 0xc0
 80046c8:	d818      	bhi.n	80046fc <UART_SetConfig+0x210>
 80046ca:	2b80      	cmp	r3, #128	@ 0x80
 80046cc:	d00a      	beq.n	80046e4 <UART_SetConfig+0x1f8>
 80046ce:	2b80      	cmp	r3, #128	@ 0x80
 80046d0:	d814      	bhi.n	80046fc <UART_SetConfig+0x210>
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d002      	beq.n	80046dc <UART_SetConfig+0x1f0>
 80046d6:	2b40      	cmp	r3, #64	@ 0x40
 80046d8:	d008      	beq.n	80046ec <UART_SetConfig+0x200>
 80046da:	e00f      	b.n	80046fc <UART_SetConfig+0x210>
 80046dc:	2300      	movs	r3, #0
 80046de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046e2:	e082      	b.n	80047ea <UART_SetConfig+0x2fe>
 80046e4:	2302      	movs	r3, #2
 80046e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046ea:	e07e      	b.n	80047ea <UART_SetConfig+0x2fe>
 80046ec:	2304      	movs	r3, #4
 80046ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046f2:	e07a      	b.n	80047ea <UART_SetConfig+0x2fe>
 80046f4:	2308      	movs	r3, #8
 80046f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80046fa:	e076      	b.n	80047ea <UART_SetConfig+0x2fe>
 80046fc:	2310      	movs	r3, #16
 80046fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004702:	e072      	b.n	80047ea <UART_SetConfig+0x2fe>
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a35      	ldr	r2, [pc, #212]	@ (80047e0 <UART_SetConfig+0x2f4>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d12a      	bne.n	8004764 <UART_SetConfig+0x278>
 800470e:	4b30      	ldr	r3, [pc, #192]	@ (80047d0 <UART_SetConfig+0x2e4>)
 8004710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004714:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004718:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800471c:	d01a      	beq.n	8004754 <UART_SetConfig+0x268>
 800471e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004722:	d81b      	bhi.n	800475c <UART_SetConfig+0x270>
 8004724:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004728:	d00c      	beq.n	8004744 <UART_SetConfig+0x258>
 800472a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800472e:	d815      	bhi.n	800475c <UART_SetConfig+0x270>
 8004730:	2b00      	cmp	r3, #0
 8004732:	d003      	beq.n	800473c <UART_SetConfig+0x250>
 8004734:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004738:	d008      	beq.n	800474c <UART_SetConfig+0x260>
 800473a:	e00f      	b.n	800475c <UART_SetConfig+0x270>
 800473c:	2300      	movs	r3, #0
 800473e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004742:	e052      	b.n	80047ea <UART_SetConfig+0x2fe>
 8004744:	2302      	movs	r3, #2
 8004746:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800474a:	e04e      	b.n	80047ea <UART_SetConfig+0x2fe>
 800474c:	2304      	movs	r3, #4
 800474e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004752:	e04a      	b.n	80047ea <UART_SetConfig+0x2fe>
 8004754:	2308      	movs	r3, #8
 8004756:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800475a:	e046      	b.n	80047ea <UART_SetConfig+0x2fe>
 800475c:	2310      	movs	r3, #16
 800475e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004762:	e042      	b.n	80047ea <UART_SetConfig+0x2fe>
 8004764:	697b      	ldr	r3, [r7, #20]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4a17      	ldr	r2, [pc, #92]	@ (80047c8 <UART_SetConfig+0x2dc>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d13a      	bne.n	80047e4 <UART_SetConfig+0x2f8>
 800476e:	4b18      	ldr	r3, [pc, #96]	@ (80047d0 <UART_SetConfig+0x2e4>)
 8004770:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004774:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004778:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800477c:	d01a      	beq.n	80047b4 <UART_SetConfig+0x2c8>
 800477e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004782:	d81b      	bhi.n	80047bc <UART_SetConfig+0x2d0>
 8004784:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004788:	d00c      	beq.n	80047a4 <UART_SetConfig+0x2b8>
 800478a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800478e:	d815      	bhi.n	80047bc <UART_SetConfig+0x2d0>
 8004790:	2b00      	cmp	r3, #0
 8004792:	d003      	beq.n	800479c <UART_SetConfig+0x2b0>
 8004794:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004798:	d008      	beq.n	80047ac <UART_SetConfig+0x2c0>
 800479a:	e00f      	b.n	80047bc <UART_SetConfig+0x2d0>
 800479c:	2300      	movs	r3, #0
 800479e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047a2:	e022      	b.n	80047ea <UART_SetConfig+0x2fe>
 80047a4:	2302      	movs	r3, #2
 80047a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047aa:	e01e      	b.n	80047ea <UART_SetConfig+0x2fe>
 80047ac:	2304      	movs	r3, #4
 80047ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047b2:	e01a      	b.n	80047ea <UART_SetConfig+0x2fe>
 80047b4:	2308      	movs	r3, #8
 80047b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047ba:	e016      	b.n	80047ea <UART_SetConfig+0x2fe>
 80047bc:	2310      	movs	r3, #16
 80047be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80047c2:	e012      	b.n	80047ea <UART_SetConfig+0x2fe>
 80047c4:	cfff69f3 	.word	0xcfff69f3
 80047c8:	40008000 	.word	0x40008000
 80047cc:	40013800 	.word	0x40013800
 80047d0:	40021000 	.word	0x40021000
 80047d4:	40004400 	.word	0x40004400
 80047d8:	40004800 	.word	0x40004800
 80047dc:	40004c00 	.word	0x40004c00
 80047e0:	40005000 	.word	0x40005000
 80047e4:	2310      	movs	r3, #16
 80047e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	4aae      	ldr	r2, [pc, #696]	@ (8004aa8 <UART_SetConfig+0x5bc>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	f040 8097 	bne.w	8004924 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80047f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80047fa:	2b08      	cmp	r3, #8
 80047fc:	d823      	bhi.n	8004846 <UART_SetConfig+0x35a>
 80047fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004804 <UART_SetConfig+0x318>)
 8004800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004804:	08004829 	.word	0x08004829
 8004808:	08004847 	.word	0x08004847
 800480c:	08004831 	.word	0x08004831
 8004810:	08004847 	.word	0x08004847
 8004814:	08004837 	.word	0x08004837
 8004818:	08004847 	.word	0x08004847
 800481c:	08004847 	.word	0x08004847
 8004820:	08004847 	.word	0x08004847
 8004824:	0800483f 	.word	0x0800483f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004828:	f7fe ff7e 	bl	8003728 <HAL_RCC_GetPCLK1Freq>
 800482c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800482e:	e010      	b.n	8004852 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004830:	4b9e      	ldr	r3, [pc, #632]	@ (8004aac <UART_SetConfig+0x5c0>)
 8004832:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004834:	e00d      	b.n	8004852 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004836:	f7fe fedf 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 800483a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800483c:	e009      	b.n	8004852 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800483e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004842:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004844:	e005      	b.n	8004852 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004846:	2300      	movs	r3, #0
 8004848:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004850:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004854:	2b00      	cmp	r3, #0
 8004856:	f000 8130 	beq.w	8004aba <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800485e:	4a94      	ldr	r2, [pc, #592]	@ (8004ab0 <UART_SetConfig+0x5c4>)
 8004860:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004864:	461a      	mov	r2, r3
 8004866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004868:	fbb3 f3f2 	udiv	r3, r3, r2
 800486c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	685a      	ldr	r2, [r3, #4]
 8004872:	4613      	mov	r3, r2
 8004874:	005b      	lsls	r3, r3, #1
 8004876:	4413      	add	r3, r2
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	429a      	cmp	r2, r3
 800487c:	d305      	bcc.n	800488a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	685b      	ldr	r3, [r3, #4]
 8004882:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	429a      	cmp	r2, r3
 8004888:	d903      	bls.n	8004892 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800488a:	2301      	movs	r3, #1
 800488c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004890:	e113      	b.n	8004aba <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004892:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004894:	2200      	movs	r2, #0
 8004896:	60bb      	str	r3, [r7, #8]
 8004898:	60fa      	str	r2, [r7, #12]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489e:	4a84      	ldr	r2, [pc, #528]	@ (8004ab0 <UART_SetConfig+0x5c4>)
 80048a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	2200      	movs	r2, #0
 80048a8:	603b      	str	r3, [r7, #0]
 80048aa:	607a      	str	r2, [r7, #4]
 80048ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048b0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80048b4:	f7fc fa00 	bl	8000cb8 <__aeabi_uldivmod>
 80048b8:	4602      	mov	r2, r0
 80048ba:	460b      	mov	r3, r1
 80048bc:	4610      	mov	r0, r2
 80048be:	4619      	mov	r1, r3
 80048c0:	f04f 0200 	mov.w	r2, #0
 80048c4:	f04f 0300 	mov.w	r3, #0
 80048c8:	020b      	lsls	r3, r1, #8
 80048ca:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80048ce:	0202      	lsls	r2, r0, #8
 80048d0:	6979      	ldr	r1, [r7, #20]
 80048d2:	6849      	ldr	r1, [r1, #4]
 80048d4:	0849      	lsrs	r1, r1, #1
 80048d6:	2000      	movs	r0, #0
 80048d8:	460c      	mov	r4, r1
 80048da:	4605      	mov	r5, r0
 80048dc:	eb12 0804 	adds.w	r8, r2, r4
 80048e0:	eb43 0905 	adc.w	r9, r3, r5
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	2200      	movs	r2, #0
 80048ea:	469a      	mov	sl, r3
 80048ec:	4693      	mov	fp, r2
 80048ee:	4652      	mov	r2, sl
 80048f0:	465b      	mov	r3, fp
 80048f2:	4640      	mov	r0, r8
 80048f4:	4649      	mov	r1, r9
 80048f6:	f7fc f9df 	bl	8000cb8 <__aeabi_uldivmod>
 80048fa:	4602      	mov	r2, r0
 80048fc:	460b      	mov	r3, r1
 80048fe:	4613      	mov	r3, r2
 8004900:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004908:	d308      	bcc.n	800491c <UART_SetConfig+0x430>
 800490a:	6a3b      	ldr	r3, [r7, #32]
 800490c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004910:	d204      	bcs.n	800491c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004912:	697b      	ldr	r3, [r7, #20]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	6a3a      	ldr	r2, [r7, #32]
 8004918:	60da      	str	r2, [r3, #12]
 800491a:	e0ce      	b.n	8004aba <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004922:	e0ca      	b.n	8004aba <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	69db      	ldr	r3, [r3, #28]
 8004928:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800492c:	d166      	bne.n	80049fc <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800492e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004932:	2b08      	cmp	r3, #8
 8004934:	d827      	bhi.n	8004986 <UART_SetConfig+0x49a>
 8004936:	a201      	add	r2, pc, #4	@ (adr r2, 800493c <UART_SetConfig+0x450>)
 8004938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800493c:	08004961 	.word	0x08004961
 8004940:	08004969 	.word	0x08004969
 8004944:	08004971 	.word	0x08004971
 8004948:	08004987 	.word	0x08004987
 800494c:	08004977 	.word	0x08004977
 8004950:	08004987 	.word	0x08004987
 8004954:	08004987 	.word	0x08004987
 8004958:	08004987 	.word	0x08004987
 800495c:	0800497f 	.word	0x0800497f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004960:	f7fe fee2 	bl	8003728 <HAL_RCC_GetPCLK1Freq>
 8004964:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004966:	e014      	b.n	8004992 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004968:	f7fe fef4 	bl	8003754 <HAL_RCC_GetPCLK2Freq>
 800496c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800496e:	e010      	b.n	8004992 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004970:	4b4e      	ldr	r3, [pc, #312]	@ (8004aac <UART_SetConfig+0x5c0>)
 8004972:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004974:	e00d      	b.n	8004992 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004976:	f7fe fe3f 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 800497a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800497c:	e009      	b.n	8004992 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800497e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004982:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004984:	e005      	b.n	8004992 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004986:	2300      	movs	r3, #0
 8004988:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004990:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004994:	2b00      	cmp	r3, #0
 8004996:	f000 8090 	beq.w	8004aba <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499e:	4a44      	ldr	r2, [pc, #272]	@ (8004ab0 <UART_SetConfig+0x5c4>)
 80049a0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80049a4:	461a      	mov	r2, r3
 80049a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80049ac:	005a      	lsls	r2, r3, #1
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	685b      	ldr	r3, [r3, #4]
 80049b2:	085b      	lsrs	r3, r3, #1
 80049b4:	441a      	add	r2, r3
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	685b      	ldr	r3, [r3, #4]
 80049ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80049be:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049c0:	6a3b      	ldr	r3, [r7, #32]
 80049c2:	2b0f      	cmp	r3, #15
 80049c4:	d916      	bls.n	80049f4 <UART_SetConfig+0x508>
 80049c6:	6a3b      	ldr	r3, [r7, #32]
 80049c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049cc:	d212      	bcs.n	80049f4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049ce:	6a3b      	ldr	r3, [r7, #32]
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	f023 030f 	bic.w	r3, r3, #15
 80049d6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049d8:	6a3b      	ldr	r3, [r7, #32]
 80049da:	085b      	lsrs	r3, r3, #1
 80049dc:	b29b      	uxth	r3, r3
 80049de:	f003 0307 	and.w	r3, r3, #7
 80049e2:	b29a      	uxth	r2, r3
 80049e4:	8bfb      	ldrh	r3, [r7, #30]
 80049e6:	4313      	orrs	r3, r2
 80049e8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	8bfa      	ldrh	r2, [r7, #30]
 80049f0:	60da      	str	r2, [r3, #12]
 80049f2:	e062      	b.n	8004aba <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80049fa:	e05e      	b.n	8004aba <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049fc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004a00:	2b08      	cmp	r3, #8
 8004a02:	d828      	bhi.n	8004a56 <UART_SetConfig+0x56a>
 8004a04:	a201      	add	r2, pc, #4	@ (adr r2, 8004a0c <UART_SetConfig+0x520>)
 8004a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a0a:	bf00      	nop
 8004a0c:	08004a31 	.word	0x08004a31
 8004a10:	08004a39 	.word	0x08004a39
 8004a14:	08004a41 	.word	0x08004a41
 8004a18:	08004a57 	.word	0x08004a57
 8004a1c:	08004a47 	.word	0x08004a47
 8004a20:	08004a57 	.word	0x08004a57
 8004a24:	08004a57 	.word	0x08004a57
 8004a28:	08004a57 	.word	0x08004a57
 8004a2c:	08004a4f 	.word	0x08004a4f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a30:	f7fe fe7a 	bl	8003728 <HAL_RCC_GetPCLK1Freq>
 8004a34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a36:	e014      	b.n	8004a62 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a38:	f7fe fe8c 	bl	8003754 <HAL_RCC_GetPCLK2Freq>
 8004a3c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a3e:	e010      	b.n	8004a62 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a40:	4b1a      	ldr	r3, [pc, #104]	@ (8004aac <UART_SetConfig+0x5c0>)
 8004a42:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004a44:	e00d      	b.n	8004a62 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a46:	f7fe fdd7 	bl	80035f8 <HAL_RCC_GetSysClockFreq>
 8004a4a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004a4c:	e009      	b.n	8004a62 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a52:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004a54:	e005      	b.n	8004a62 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004a56:	2300      	movs	r3, #0
 8004a58:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004a60:	bf00      	nop
    }

    if (pclk != 0U)
 8004a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d028      	beq.n	8004aba <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a68:	697b      	ldr	r3, [r7, #20]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a6c:	4a10      	ldr	r2, [pc, #64]	@ (8004ab0 <UART_SetConfig+0x5c4>)
 8004a6e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004a72:	461a      	mov	r2, r3
 8004a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a76:	fbb3 f2f2 	udiv	r2, r3, r2
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	085b      	lsrs	r3, r3, #1
 8004a80:	441a      	add	r2, r3
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	685b      	ldr	r3, [r3, #4]
 8004a86:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a8a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a8c:	6a3b      	ldr	r3, [r7, #32]
 8004a8e:	2b0f      	cmp	r3, #15
 8004a90:	d910      	bls.n	8004ab4 <UART_SetConfig+0x5c8>
 8004a92:	6a3b      	ldr	r3, [r7, #32]
 8004a94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a98:	d20c      	bcs.n	8004ab4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a9a:	6a3b      	ldr	r3, [r7, #32]
 8004a9c:	b29a      	uxth	r2, r3
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	60da      	str	r2, [r3, #12]
 8004aa4:	e009      	b.n	8004aba <UART_SetConfig+0x5ce>
 8004aa6:	bf00      	nop
 8004aa8:	40008000 	.word	0x40008000
 8004aac:	00f42400 	.word	0x00f42400
 8004ab0:	080099e0 	.word	0x080099e0
      }
      else
      {
        ret = HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	2200      	movs	r2, #0
 8004ace:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004ad6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3730      	adds	r7, #48	@ 0x30
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004ae4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af0:	f003 0308 	and.w	r3, r3, #8
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d00a      	beq.n	8004b0e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b12:	f003 0301 	and.w	r3, r3, #1
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00a      	beq.n	8004b30 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00a      	beq.n	8004b52 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	430a      	orrs	r2, r1
 8004b50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b56:	f003 0304 	and.w	r3, r3, #4
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d00a      	beq.n	8004b74 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	430a      	orrs	r2, r1
 8004b72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b78:	f003 0310 	and.w	r3, r3, #16
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00a      	beq.n	8004b96 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	430a      	orrs	r2, r1
 8004b94:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b9a:	f003 0320 	and.w	r3, r3, #32
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00a      	beq.n	8004bb8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	430a      	orrs	r2, r1
 8004bb6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d01a      	beq.n	8004bfa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bde:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004be2:	d10a      	bne.n	8004bfa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	430a      	orrs	r2, r1
 8004bf8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00a      	beq.n	8004c1c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	430a      	orrs	r2, r1
 8004c1a:	605a      	str	r2, [r3, #4]
  }
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr

08004c28 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b098      	sub	sp, #96	@ 0x60
 8004c2c:	af02      	add	r7, sp, #8
 8004c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004c38:	f7fc fe36 	bl	80018a8 <HAL_GetTick>
 8004c3c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0308 	and.w	r3, r3, #8
 8004c48:	2b08      	cmp	r3, #8
 8004c4a:	d12f      	bne.n	8004cac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c50:	9300      	str	r3, [sp, #0]
 8004c52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c54:	2200      	movs	r2, #0
 8004c56:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f88e 	bl	8004d7c <UART_WaitOnFlagUntilTimeout>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d022      	beq.n	8004cac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c6e:	e853 3f00 	ldrex	r3, [r3]
 8004c72:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c76:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	461a      	mov	r2, r3
 8004c82:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c84:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c86:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c88:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c8a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c8c:	e841 2300 	strex	r3, r2, [r1]
 8004c90:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d1e6      	bne.n	8004c66 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2220      	movs	r2, #32
 8004c9c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ca8:	2303      	movs	r3, #3
 8004caa:	e063      	b.n	8004d74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0304 	and.w	r3, r3, #4
 8004cb6:	2b04      	cmp	r3, #4
 8004cb8:	d149      	bne.n	8004d4e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004cba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004cc8:	6878      	ldr	r0, [r7, #4]
 8004cca:	f000 f857 	bl	8004d7c <UART_WaitOnFlagUntilTimeout>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d03c      	beq.n	8004d4e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cdc:	e853 3f00 	ldrex	r3, [r3]
 8004ce0:	623b      	str	r3, [r7, #32]
   return(result);
 8004ce2:	6a3b      	ldr	r3, [r7, #32]
 8004ce4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	461a      	mov	r2, r3
 8004cf0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cf2:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cf8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cfa:	e841 2300 	strex	r3, r2, [r1]
 8004cfe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1e6      	bne.n	8004cd4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	3308      	adds	r3, #8
 8004d0c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	e853 3f00 	ldrex	r3, [r3]
 8004d14:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f023 0301 	bic.w	r3, r3, #1
 8004d1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	3308      	adds	r3, #8
 8004d24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d26:	61fa      	str	r2, [r7, #28]
 8004d28:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d2a:	69b9      	ldr	r1, [r7, #24]
 8004d2c:	69fa      	ldr	r2, [r7, #28]
 8004d2e:	e841 2300 	strex	r3, r2, [r1]
 8004d32:	617b      	str	r3, [r7, #20]
   return(result);
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d1e5      	bne.n	8004d06 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2220      	movs	r2, #32
 8004d3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2200      	movs	r2, #0
 8004d46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e012      	b.n	8004d74 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2220      	movs	r2, #32
 8004d52:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2220      	movs	r2, #32
 8004d5a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2200      	movs	r2, #0
 8004d62:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3758      	adds	r7, #88	@ 0x58
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	603b      	str	r3, [r7, #0]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d8c:	e04f      	b.n	8004e2e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d94:	d04b      	beq.n	8004e2e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d96:	f7fc fd87 	bl	80018a8 <HAL_GetTick>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	1ad3      	subs	r3, r2, r3
 8004da0:	69ba      	ldr	r2, [r7, #24]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d302      	bcc.n	8004dac <UART_WaitOnFlagUntilTimeout+0x30>
 8004da6:	69bb      	ldr	r3, [r7, #24]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d101      	bne.n	8004db0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004dac:	2303      	movs	r3, #3
 8004dae:	e04e      	b.n	8004e4e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0304 	and.w	r3, r3, #4
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d037      	beq.n	8004e2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004dbe:	68bb      	ldr	r3, [r7, #8]
 8004dc0:	2b80      	cmp	r3, #128	@ 0x80
 8004dc2:	d034      	beq.n	8004e2e <UART_WaitOnFlagUntilTimeout+0xb2>
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	2b40      	cmp	r3, #64	@ 0x40
 8004dc8:	d031      	beq.n	8004e2e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	69db      	ldr	r3, [r3, #28]
 8004dd0:	f003 0308 	and.w	r3, r3, #8
 8004dd4:	2b08      	cmp	r3, #8
 8004dd6:	d110      	bne.n	8004dfa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2208      	movs	r2, #8
 8004dde:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004de0:	68f8      	ldr	r0, [r7, #12]
 8004de2:	f000 f838 	bl	8004e56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2208      	movs	r2, #8
 8004dea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e029      	b.n	8004e4e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	69db      	ldr	r3, [r3, #28]
 8004e00:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e04:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004e08:	d111      	bne.n	8004e2e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004e12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 f81e 	bl	8004e56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2220      	movs	r2, #32
 8004e1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2200      	movs	r2, #0
 8004e26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e00f      	b.n	8004e4e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	69da      	ldr	r2, [r3, #28]
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	4013      	ands	r3, r2
 8004e38:	68ba      	ldr	r2, [r7, #8]
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	bf0c      	ite	eq
 8004e3e:	2301      	moveq	r3, #1
 8004e40:	2300      	movne	r3, #0
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	461a      	mov	r2, r3
 8004e46:	79fb      	ldrb	r3, [r7, #7]
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d0a0      	beq.n	8004d8e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3710      	adds	r7, #16
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b095      	sub	sp, #84	@ 0x54
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e66:	e853 3f00 	ldrex	r3, [r3]
 8004e6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	461a      	mov	r2, r3
 8004e7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e7e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e80:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e82:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e84:	e841 2300 	strex	r3, r2, [r1]
 8004e88:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d1e6      	bne.n	8004e5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	3308      	adds	r3, #8
 8004e96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e98:	6a3b      	ldr	r3, [r7, #32]
 8004e9a:	e853 3f00 	ldrex	r3, [r3]
 8004e9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ea0:	69fb      	ldr	r3, [r7, #28]
 8004ea2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ea6:	f023 0301 	bic.w	r3, r3, #1
 8004eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	3308      	adds	r3, #8
 8004eb2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004eb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004eb6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004eba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ebc:	e841 2300 	strex	r3, r2, [r1]
 8004ec0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d1e3      	bne.n	8004e90 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d118      	bne.n	8004f02 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	e853 3f00 	ldrex	r3, [r3]
 8004edc:	60bb      	str	r3, [r7, #8]
   return(result);
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	f023 0310 	bic.w	r3, r3, #16
 8004ee4:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	461a      	mov	r2, r3
 8004eec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004eee:	61bb      	str	r3, [r7, #24]
 8004ef0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ef2:	6979      	ldr	r1, [r7, #20]
 8004ef4:	69ba      	ldr	r2, [r7, #24]
 8004ef6:	e841 2300 	strex	r3, r2, [r1]
 8004efa:	613b      	str	r3, [r7, #16]
   return(result);
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d1e6      	bne.n	8004ed0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2220      	movs	r2, #32
 8004f06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004f16:	bf00      	nop
 8004f18:	3754      	adds	r7, #84	@ 0x54
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f20:	4770      	bx	lr

08004f22 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004f22:	b480      	push	{r7}
 8004f24:	b085      	sub	sp, #20
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d101      	bne.n	8004f38 <HAL_UARTEx_DisableFifoMode+0x16>
 8004f34:	2302      	movs	r3, #2
 8004f36:	e027      	b.n	8004f88 <HAL_UARTEx_DisableFifoMode+0x66>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2224      	movs	r2, #36	@ 0x24
 8004f44:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 0201 	bic.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004f66:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	68fa      	ldr	r2, [r7, #12]
 8004f74:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2220      	movs	r2, #32
 8004f7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3714      	adds	r7, #20
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f92:	4770      	bx	lr

08004f94 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b084      	sub	sp, #16
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
 8004f9c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d101      	bne.n	8004fac <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004fa8:	2302      	movs	r3, #2
 8004faa:	e02d      	b.n	8005008 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2201      	movs	r2, #1
 8004fb0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2224      	movs	r2, #36	@ 0x24
 8004fb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f022 0201 	bic.w	r2, r2, #1
 8004fd2:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	683a      	ldr	r2, [r7, #0]
 8004fe4:	430a      	orrs	r2, r1
 8004fe6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f000 f84f 	bl	800508c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	68fa      	ldr	r2, [r7, #12]
 8004ff4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2220      	movs	r2, #32
 8004ffa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005006:	2300      	movs	r3, #0
}
 8005008:	4618      	mov	r0, r3
 800500a:	3710      	adds	r7, #16
 800500c:	46bd      	mov	sp, r7
 800500e:	bd80      	pop	{r7, pc}

08005010 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	b084      	sub	sp, #16
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005020:	2b01      	cmp	r3, #1
 8005022:	d101      	bne.n	8005028 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005024:	2302      	movs	r3, #2
 8005026:	e02d      	b.n	8005084 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2201      	movs	r2, #1
 800502c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2224      	movs	r2, #36	@ 0x24
 8005034:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f022 0201 	bic.w	r2, r2, #1
 800504e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	683a      	ldr	r2, [r7, #0]
 8005060:	430a      	orrs	r2, r1
 8005062:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005064:	6878      	ldr	r0, [r7, #4]
 8005066:	f000 f811 	bl	800508c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2220      	movs	r2, #32
 8005076:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2200      	movs	r2, #0
 800507e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3710      	adds	r7, #16
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800508c:	b480      	push	{r7}
 800508e:	b085      	sub	sp, #20
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005098:	2b00      	cmp	r3, #0
 800509a:	d108      	bne.n	80050ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2201      	movs	r2, #1
 80050a0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80050ac:	e031      	b.n	8005112 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80050ae:	2308      	movs	r3, #8
 80050b0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80050b2:	2308      	movs	r3, #8
 80050b4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	689b      	ldr	r3, [r3, #8]
 80050bc:	0e5b      	lsrs	r3, r3, #25
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	f003 0307 	and.w	r3, r3, #7
 80050c4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	689b      	ldr	r3, [r3, #8]
 80050cc:	0f5b      	lsrs	r3, r3, #29
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	f003 0307 	and.w	r3, r3, #7
 80050d4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80050d6:	7bbb      	ldrb	r3, [r7, #14]
 80050d8:	7b3a      	ldrb	r2, [r7, #12]
 80050da:	4911      	ldr	r1, [pc, #68]	@ (8005120 <UARTEx_SetNbDataToProcess+0x94>)
 80050dc:	5c8a      	ldrb	r2, [r1, r2]
 80050de:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80050e2:	7b3a      	ldrb	r2, [r7, #12]
 80050e4:	490f      	ldr	r1, [pc, #60]	@ (8005124 <UARTEx_SetNbDataToProcess+0x98>)
 80050e6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80050e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80050ec:	b29a      	uxth	r2, r3
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80050f4:	7bfb      	ldrb	r3, [r7, #15]
 80050f6:	7b7a      	ldrb	r2, [r7, #13]
 80050f8:	4909      	ldr	r1, [pc, #36]	@ (8005120 <UARTEx_SetNbDataToProcess+0x94>)
 80050fa:	5c8a      	ldrb	r2, [r1, r2]
 80050fc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005100:	7b7a      	ldrb	r2, [r7, #13]
 8005102:	4908      	ldr	r1, [pc, #32]	@ (8005124 <UARTEx_SetNbDataToProcess+0x98>)
 8005104:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005106:	fb93 f3f2 	sdiv	r3, r3, r2
 800510a:	b29a      	uxth	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005112:	bf00      	nop
 8005114:	3714      	adds	r7, #20
 8005116:	46bd      	mov	sp, r7
 8005118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511c:	4770      	bx	lr
 800511e:	bf00      	nop
 8005120:	080099f8 	.word	0x080099f8
 8005124:	08009a00 	.word	0x08009a00

08005128 <__cvt>:
 8005128:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800512c:	ec57 6b10 	vmov	r6, r7, d0
 8005130:	2f00      	cmp	r7, #0
 8005132:	460c      	mov	r4, r1
 8005134:	4619      	mov	r1, r3
 8005136:	463b      	mov	r3, r7
 8005138:	bfbb      	ittet	lt
 800513a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800513e:	461f      	movlt	r7, r3
 8005140:	2300      	movge	r3, #0
 8005142:	232d      	movlt	r3, #45	@ 0x2d
 8005144:	700b      	strb	r3, [r1, #0]
 8005146:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005148:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800514c:	4691      	mov	r9, r2
 800514e:	f023 0820 	bic.w	r8, r3, #32
 8005152:	bfbc      	itt	lt
 8005154:	4632      	movlt	r2, r6
 8005156:	4616      	movlt	r6, r2
 8005158:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800515c:	d005      	beq.n	800516a <__cvt+0x42>
 800515e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005162:	d100      	bne.n	8005166 <__cvt+0x3e>
 8005164:	3401      	adds	r4, #1
 8005166:	2102      	movs	r1, #2
 8005168:	e000      	b.n	800516c <__cvt+0x44>
 800516a:	2103      	movs	r1, #3
 800516c:	ab03      	add	r3, sp, #12
 800516e:	9301      	str	r3, [sp, #4]
 8005170:	ab02      	add	r3, sp, #8
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	ec47 6b10 	vmov	d0, r6, r7
 8005178:	4653      	mov	r3, sl
 800517a:	4622      	mov	r2, r4
 800517c:	f001 f980 	bl	8006480 <_dtoa_r>
 8005180:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005184:	4605      	mov	r5, r0
 8005186:	d119      	bne.n	80051bc <__cvt+0x94>
 8005188:	f019 0f01 	tst.w	r9, #1
 800518c:	d00e      	beq.n	80051ac <__cvt+0x84>
 800518e:	eb00 0904 	add.w	r9, r0, r4
 8005192:	2200      	movs	r2, #0
 8005194:	2300      	movs	r3, #0
 8005196:	4630      	mov	r0, r6
 8005198:	4639      	mov	r1, r7
 800519a:	f7fb fcad 	bl	8000af8 <__aeabi_dcmpeq>
 800519e:	b108      	cbz	r0, 80051a4 <__cvt+0x7c>
 80051a0:	f8cd 900c 	str.w	r9, [sp, #12]
 80051a4:	2230      	movs	r2, #48	@ 0x30
 80051a6:	9b03      	ldr	r3, [sp, #12]
 80051a8:	454b      	cmp	r3, r9
 80051aa:	d31e      	bcc.n	80051ea <__cvt+0xc2>
 80051ac:	9b03      	ldr	r3, [sp, #12]
 80051ae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80051b0:	1b5b      	subs	r3, r3, r5
 80051b2:	4628      	mov	r0, r5
 80051b4:	6013      	str	r3, [r2, #0]
 80051b6:	b004      	add	sp, #16
 80051b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051bc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051c0:	eb00 0904 	add.w	r9, r0, r4
 80051c4:	d1e5      	bne.n	8005192 <__cvt+0x6a>
 80051c6:	7803      	ldrb	r3, [r0, #0]
 80051c8:	2b30      	cmp	r3, #48	@ 0x30
 80051ca:	d10a      	bne.n	80051e2 <__cvt+0xba>
 80051cc:	2200      	movs	r2, #0
 80051ce:	2300      	movs	r3, #0
 80051d0:	4630      	mov	r0, r6
 80051d2:	4639      	mov	r1, r7
 80051d4:	f7fb fc90 	bl	8000af8 <__aeabi_dcmpeq>
 80051d8:	b918      	cbnz	r0, 80051e2 <__cvt+0xba>
 80051da:	f1c4 0401 	rsb	r4, r4, #1
 80051de:	f8ca 4000 	str.w	r4, [sl]
 80051e2:	f8da 3000 	ldr.w	r3, [sl]
 80051e6:	4499      	add	r9, r3
 80051e8:	e7d3      	b.n	8005192 <__cvt+0x6a>
 80051ea:	1c59      	adds	r1, r3, #1
 80051ec:	9103      	str	r1, [sp, #12]
 80051ee:	701a      	strb	r2, [r3, #0]
 80051f0:	e7d9      	b.n	80051a6 <__cvt+0x7e>

080051f2 <__exponent>:
 80051f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051f4:	2900      	cmp	r1, #0
 80051f6:	bfba      	itte	lt
 80051f8:	4249      	neglt	r1, r1
 80051fa:	232d      	movlt	r3, #45	@ 0x2d
 80051fc:	232b      	movge	r3, #43	@ 0x2b
 80051fe:	2909      	cmp	r1, #9
 8005200:	7002      	strb	r2, [r0, #0]
 8005202:	7043      	strb	r3, [r0, #1]
 8005204:	dd29      	ble.n	800525a <__exponent+0x68>
 8005206:	f10d 0307 	add.w	r3, sp, #7
 800520a:	461d      	mov	r5, r3
 800520c:	270a      	movs	r7, #10
 800520e:	461a      	mov	r2, r3
 8005210:	fbb1 f6f7 	udiv	r6, r1, r7
 8005214:	fb07 1416 	mls	r4, r7, r6, r1
 8005218:	3430      	adds	r4, #48	@ 0x30
 800521a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800521e:	460c      	mov	r4, r1
 8005220:	2c63      	cmp	r4, #99	@ 0x63
 8005222:	f103 33ff 	add.w	r3, r3, #4294967295
 8005226:	4631      	mov	r1, r6
 8005228:	dcf1      	bgt.n	800520e <__exponent+0x1c>
 800522a:	3130      	adds	r1, #48	@ 0x30
 800522c:	1e94      	subs	r4, r2, #2
 800522e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005232:	1c41      	adds	r1, r0, #1
 8005234:	4623      	mov	r3, r4
 8005236:	42ab      	cmp	r3, r5
 8005238:	d30a      	bcc.n	8005250 <__exponent+0x5e>
 800523a:	f10d 0309 	add.w	r3, sp, #9
 800523e:	1a9b      	subs	r3, r3, r2
 8005240:	42ac      	cmp	r4, r5
 8005242:	bf88      	it	hi
 8005244:	2300      	movhi	r3, #0
 8005246:	3302      	adds	r3, #2
 8005248:	4403      	add	r3, r0
 800524a:	1a18      	subs	r0, r3, r0
 800524c:	b003      	add	sp, #12
 800524e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005250:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005254:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005258:	e7ed      	b.n	8005236 <__exponent+0x44>
 800525a:	2330      	movs	r3, #48	@ 0x30
 800525c:	3130      	adds	r1, #48	@ 0x30
 800525e:	7083      	strb	r3, [r0, #2]
 8005260:	70c1      	strb	r1, [r0, #3]
 8005262:	1d03      	adds	r3, r0, #4
 8005264:	e7f1      	b.n	800524a <__exponent+0x58>
	...

08005268 <_printf_float>:
 8005268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800526c:	b08d      	sub	sp, #52	@ 0x34
 800526e:	460c      	mov	r4, r1
 8005270:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005274:	4616      	mov	r6, r2
 8005276:	461f      	mov	r7, r3
 8005278:	4605      	mov	r5, r0
 800527a:	f000 fffb 	bl	8006274 <_localeconv_r>
 800527e:	6803      	ldr	r3, [r0, #0]
 8005280:	9304      	str	r3, [sp, #16]
 8005282:	4618      	mov	r0, r3
 8005284:	f7fb f80c 	bl	80002a0 <strlen>
 8005288:	2300      	movs	r3, #0
 800528a:	930a      	str	r3, [sp, #40]	@ 0x28
 800528c:	f8d8 3000 	ldr.w	r3, [r8]
 8005290:	9005      	str	r0, [sp, #20]
 8005292:	3307      	adds	r3, #7
 8005294:	f023 0307 	bic.w	r3, r3, #7
 8005298:	f103 0208 	add.w	r2, r3, #8
 800529c:	f894 a018 	ldrb.w	sl, [r4, #24]
 80052a0:	f8d4 b000 	ldr.w	fp, [r4]
 80052a4:	f8c8 2000 	str.w	r2, [r8]
 80052a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80052ac:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80052b0:	9307      	str	r3, [sp, #28]
 80052b2:	f8cd 8018 	str.w	r8, [sp, #24]
 80052b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80052ba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052be:	4b9c      	ldr	r3, [pc, #624]	@ (8005530 <_printf_float+0x2c8>)
 80052c0:	f04f 32ff 	mov.w	r2, #4294967295
 80052c4:	f7fb fc4a 	bl	8000b5c <__aeabi_dcmpun>
 80052c8:	bb70      	cbnz	r0, 8005328 <_printf_float+0xc0>
 80052ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80052ce:	4b98      	ldr	r3, [pc, #608]	@ (8005530 <_printf_float+0x2c8>)
 80052d0:	f04f 32ff 	mov.w	r2, #4294967295
 80052d4:	f7fb fc24 	bl	8000b20 <__aeabi_dcmple>
 80052d8:	bb30      	cbnz	r0, 8005328 <_printf_float+0xc0>
 80052da:	2200      	movs	r2, #0
 80052dc:	2300      	movs	r3, #0
 80052de:	4640      	mov	r0, r8
 80052e0:	4649      	mov	r1, r9
 80052e2:	f7fb fc13 	bl	8000b0c <__aeabi_dcmplt>
 80052e6:	b110      	cbz	r0, 80052ee <_printf_float+0x86>
 80052e8:	232d      	movs	r3, #45	@ 0x2d
 80052ea:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052ee:	4a91      	ldr	r2, [pc, #580]	@ (8005534 <_printf_float+0x2cc>)
 80052f0:	4b91      	ldr	r3, [pc, #580]	@ (8005538 <_printf_float+0x2d0>)
 80052f2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80052f6:	bf94      	ite	ls
 80052f8:	4690      	movls	r8, r2
 80052fa:	4698      	movhi	r8, r3
 80052fc:	2303      	movs	r3, #3
 80052fe:	6123      	str	r3, [r4, #16]
 8005300:	f02b 0304 	bic.w	r3, fp, #4
 8005304:	6023      	str	r3, [r4, #0]
 8005306:	f04f 0900 	mov.w	r9, #0
 800530a:	9700      	str	r7, [sp, #0]
 800530c:	4633      	mov	r3, r6
 800530e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005310:	4621      	mov	r1, r4
 8005312:	4628      	mov	r0, r5
 8005314:	f000 f9d2 	bl	80056bc <_printf_common>
 8005318:	3001      	adds	r0, #1
 800531a:	f040 808d 	bne.w	8005438 <_printf_float+0x1d0>
 800531e:	f04f 30ff 	mov.w	r0, #4294967295
 8005322:	b00d      	add	sp, #52	@ 0x34
 8005324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005328:	4642      	mov	r2, r8
 800532a:	464b      	mov	r3, r9
 800532c:	4640      	mov	r0, r8
 800532e:	4649      	mov	r1, r9
 8005330:	f7fb fc14 	bl	8000b5c <__aeabi_dcmpun>
 8005334:	b140      	cbz	r0, 8005348 <_printf_float+0xe0>
 8005336:	464b      	mov	r3, r9
 8005338:	2b00      	cmp	r3, #0
 800533a:	bfbc      	itt	lt
 800533c:	232d      	movlt	r3, #45	@ 0x2d
 800533e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005342:	4a7e      	ldr	r2, [pc, #504]	@ (800553c <_printf_float+0x2d4>)
 8005344:	4b7e      	ldr	r3, [pc, #504]	@ (8005540 <_printf_float+0x2d8>)
 8005346:	e7d4      	b.n	80052f2 <_printf_float+0x8a>
 8005348:	6863      	ldr	r3, [r4, #4]
 800534a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800534e:	9206      	str	r2, [sp, #24]
 8005350:	1c5a      	adds	r2, r3, #1
 8005352:	d13b      	bne.n	80053cc <_printf_float+0x164>
 8005354:	2306      	movs	r3, #6
 8005356:	6063      	str	r3, [r4, #4]
 8005358:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800535c:	2300      	movs	r3, #0
 800535e:	6022      	str	r2, [r4, #0]
 8005360:	9303      	str	r3, [sp, #12]
 8005362:	ab0a      	add	r3, sp, #40	@ 0x28
 8005364:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005368:	ab09      	add	r3, sp, #36	@ 0x24
 800536a:	9300      	str	r3, [sp, #0]
 800536c:	6861      	ldr	r1, [r4, #4]
 800536e:	ec49 8b10 	vmov	d0, r8, r9
 8005372:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005376:	4628      	mov	r0, r5
 8005378:	f7ff fed6 	bl	8005128 <__cvt>
 800537c:	9b06      	ldr	r3, [sp, #24]
 800537e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005380:	2b47      	cmp	r3, #71	@ 0x47
 8005382:	4680      	mov	r8, r0
 8005384:	d129      	bne.n	80053da <_printf_float+0x172>
 8005386:	1cc8      	adds	r0, r1, #3
 8005388:	db02      	blt.n	8005390 <_printf_float+0x128>
 800538a:	6863      	ldr	r3, [r4, #4]
 800538c:	4299      	cmp	r1, r3
 800538e:	dd41      	ble.n	8005414 <_printf_float+0x1ac>
 8005390:	f1aa 0a02 	sub.w	sl, sl, #2
 8005394:	fa5f fa8a 	uxtb.w	sl, sl
 8005398:	3901      	subs	r1, #1
 800539a:	4652      	mov	r2, sl
 800539c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80053a0:	9109      	str	r1, [sp, #36]	@ 0x24
 80053a2:	f7ff ff26 	bl	80051f2 <__exponent>
 80053a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80053a8:	1813      	adds	r3, r2, r0
 80053aa:	2a01      	cmp	r2, #1
 80053ac:	4681      	mov	r9, r0
 80053ae:	6123      	str	r3, [r4, #16]
 80053b0:	dc02      	bgt.n	80053b8 <_printf_float+0x150>
 80053b2:	6822      	ldr	r2, [r4, #0]
 80053b4:	07d2      	lsls	r2, r2, #31
 80053b6:	d501      	bpl.n	80053bc <_printf_float+0x154>
 80053b8:	3301      	adds	r3, #1
 80053ba:	6123      	str	r3, [r4, #16]
 80053bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d0a2      	beq.n	800530a <_printf_float+0xa2>
 80053c4:	232d      	movs	r3, #45	@ 0x2d
 80053c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053ca:	e79e      	b.n	800530a <_printf_float+0xa2>
 80053cc:	9a06      	ldr	r2, [sp, #24]
 80053ce:	2a47      	cmp	r2, #71	@ 0x47
 80053d0:	d1c2      	bne.n	8005358 <_printf_float+0xf0>
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d1c0      	bne.n	8005358 <_printf_float+0xf0>
 80053d6:	2301      	movs	r3, #1
 80053d8:	e7bd      	b.n	8005356 <_printf_float+0xee>
 80053da:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80053de:	d9db      	bls.n	8005398 <_printf_float+0x130>
 80053e0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80053e4:	d118      	bne.n	8005418 <_printf_float+0x1b0>
 80053e6:	2900      	cmp	r1, #0
 80053e8:	6863      	ldr	r3, [r4, #4]
 80053ea:	dd0b      	ble.n	8005404 <_printf_float+0x19c>
 80053ec:	6121      	str	r1, [r4, #16]
 80053ee:	b913      	cbnz	r3, 80053f6 <_printf_float+0x18e>
 80053f0:	6822      	ldr	r2, [r4, #0]
 80053f2:	07d0      	lsls	r0, r2, #31
 80053f4:	d502      	bpl.n	80053fc <_printf_float+0x194>
 80053f6:	3301      	adds	r3, #1
 80053f8:	440b      	add	r3, r1
 80053fa:	6123      	str	r3, [r4, #16]
 80053fc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80053fe:	f04f 0900 	mov.w	r9, #0
 8005402:	e7db      	b.n	80053bc <_printf_float+0x154>
 8005404:	b913      	cbnz	r3, 800540c <_printf_float+0x1a4>
 8005406:	6822      	ldr	r2, [r4, #0]
 8005408:	07d2      	lsls	r2, r2, #31
 800540a:	d501      	bpl.n	8005410 <_printf_float+0x1a8>
 800540c:	3302      	adds	r3, #2
 800540e:	e7f4      	b.n	80053fa <_printf_float+0x192>
 8005410:	2301      	movs	r3, #1
 8005412:	e7f2      	b.n	80053fa <_printf_float+0x192>
 8005414:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005418:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800541a:	4299      	cmp	r1, r3
 800541c:	db05      	blt.n	800542a <_printf_float+0x1c2>
 800541e:	6823      	ldr	r3, [r4, #0]
 8005420:	6121      	str	r1, [r4, #16]
 8005422:	07d8      	lsls	r0, r3, #31
 8005424:	d5ea      	bpl.n	80053fc <_printf_float+0x194>
 8005426:	1c4b      	adds	r3, r1, #1
 8005428:	e7e7      	b.n	80053fa <_printf_float+0x192>
 800542a:	2900      	cmp	r1, #0
 800542c:	bfd4      	ite	le
 800542e:	f1c1 0202 	rsble	r2, r1, #2
 8005432:	2201      	movgt	r2, #1
 8005434:	4413      	add	r3, r2
 8005436:	e7e0      	b.n	80053fa <_printf_float+0x192>
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	055a      	lsls	r2, r3, #21
 800543c:	d407      	bmi.n	800544e <_printf_float+0x1e6>
 800543e:	6923      	ldr	r3, [r4, #16]
 8005440:	4642      	mov	r2, r8
 8005442:	4631      	mov	r1, r6
 8005444:	4628      	mov	r0, r5
 8005446:	47b8      	blx	r7
 8005448:	3001      	adds	r0, #1
 800544a:	d12b      	bne.n	80054a4 <_printf_float+0x23c>
 800544c:	e767      	b.n	800531e <_printf_float+0xb6>
 800544e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005452:	f240 80dd 	bls.w	8005610 <_printf_float+0x3a8>
 8005456:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800545a:	2200      	movs	r2, #0
 800545c:	2300      	movs	r3, #0
 800545e:	f7fb fb4b 	bl	8000af8 <__aeabi_dcmpeq>
 8005462:	2800      	cmp	r0, #0
 8005464:	d033      	beq.n	80054ce <_printf_float+0x266>
 8005466:	4a37      	ldr	r2, [pc, #220]	@ (8005544 <_printf_float+0x2dc>)
 8005468:	2301      	movs	r3, #1
 800546a:	4631      	mov	r1, r6
 800546c:	4628      	mov	r0, r5
 800546e:	47b8      	blx	r7
 8005470:	3001      	adds	r0, #1
 8005472:	f43f af54 	beq.w	800531e <_printf_float+0xb6>
 8005476:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800547a:	4543      	cmp	r3, r8
 800547c:	db02      	blt.n	8005484 <_printf_float+0x21c>
 800547e:	6823      	ldr	r3, [r4, #0]
 8005480:	07d8      	lsls	r0, r3, #31
 8005482:	d50f      	bpl.n	80054a4 <_printf_float+0x23c>
 8005484:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005488:	4631      	mov	r1, r6
 800548a:	4628      	mov	r0, r5
 800548c:	47b8      	blx	r7
 800548e:	3001      	adds	r0, #1
 8005490:	f43f af45 	beq.w	800531e <_printf_float+0xb6>
 8005494:	f04f 0900 	mov.w	r9, #0
 8005498:	f108 38ff 	add.w	r8, r8, #4294967295
 800549c:	f104 0a1a 	add.w	sl, r4, #26
 80054a0:	45c8      	cmp	r8, r9
 80054a2:	dc09      	bgt.n	80054b8 <_printf_float+0x250>
 80054a4:	6823      	ldr	r3, [r4, #0]
 80054a6:	079b      	lsls	r3, r3, #30
 80054a8:	f100 8103 	bmi.w	80056b2 <_printf_float+0x44a>
 80054ac:	68e0      	ldr	r0, [r4, #12]
 80054ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80054b0:	4298      	cmp	r0, r3
 80054b2:	bfb8      	it	lt
 80054b4:	4618      	movlt	r0, r3
 80054b6:	e734      	b.n	8005322 <_printf_float+0xba>
 80054b8:	2301      	movs	r3, #1
 80054ba:	4652      	mov	r2, sl
 80054bc:	4631      	mov	r1, r6
 80054be:	4628      	mov	r0, r5
 80054c0:	47b8      	blx	r7
 80054c2:	3001      	adds	r0, #1
 80054c4:	f43f af2b 	beq.w	800531e <_printf_float+0xb6>
 80054c8:	f109 0901 	add.w	r9, r9, #1
 80054cc:	e7e8      	b.n	80054a0 <_printf_float+0x238>
 80054ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	dc39      	bgt.n	8005548 <_printf_float+0x2e0>
 80054d4:	4a1b      	ldr	r2, [pc, #108]	@ (8005544 <_printf_float+0x2dc>)
 80054d6:	2301      	movs	r3, #1
 80054d8:	4631      	mov	r1, r6
 80054da:	4628      	mov	r0, r5
 80054dc:	47b8      	blx	r7
 80054de:	3001      	adds	r0, #1
 80054e0:	f43f af1d 	beq.w	800531e <_printf_float+0xb6>
 80054e4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80054e8:	ea59 0303 	orrs.w	r3, r9, r3
 80054ec:	d102      	bne.n	80054f4 <_printf_float+0x28c>
 80054ee:	6823      	ldr	r3, [r4, #0]
 80054f0:	07d9      	lsls	r1, r3, #31
 80054f2:	d5d7      	bpl.n	80054a4 <_printf_float+0x23c>
 80054f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054f8:	4631      	mov	r1, r6
 80054fa:	4628      	mov	r0, r5
 80054fc:	47b8      	blx	r7
 80054fe:	3001      	adds	r0, #1
 8005500:	f43f af0d 	beq.w	800531e <_printf_float+0xb6>
 8005504:	f04f 0a00 	mov.w	sl, #0
 8005508:	f104 0b1a 	add.w	fp, r4, #26
 800550c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800550e:	425b      	negs	r3, r3
 8005510:	4553      	cmp	r3, sl
 8005512:	dc01      	bgt.n	8005518 <_printf_float+0x2b0>
 8005514:	464b      	mov	r3, r9
 8005516:	e793      	b.n	8005440 <_printf_float+0x1d8>
 8005518:	2301      	movs	r3, #1
 800551a:	465a      	mov	r2, fp
 800551c:	4631      	mov	r1, r6
 800551e:	4628      	mov	r0, r5
 8005520:	47b8      	blx	r7
 8005522:	3001      	adds	r0, #1
 8005524:	f43f aefb 	beq.w	800531e <_printf_float+0xb6>
 8005528:	f10a 0a01 	add.w	sl, sl, #1
 800552c:	e7ee      	b.n	800550c <_printf_float+0x2a4>
 800552e:	bf00      	nop
 8005530:	7fefffff 	.word	0x7fefffff
 8005534:	08009a08 	.word	0x08009a08
 8005538:	08009a0c 	.word	0x08009a0c
 800553c:	08009a10 	.word	0x08009a10
 8005540:	08009a14 	.word	0x08009a14
 8005544:	08009a18 	.word	0x08009a18
 8005548:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800554a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800554e:	4553      	cmp	r3, sl
 8005550:	bfa8      	it	ge
 8005552:	4653      	movge	r3, sl
 8005554:	2b00      	cmp	r3, #0
 8005556:	4699      	mov	r9, r3
 8005558:	dc36      	bgt.n	80055c8 <_printf_float+0x360>
 800555a:	f04f 0b00 	mov.w	fp, #0
 800555e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005562:	f104 021a 	add.w	r2, r4, #26
 8005566:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005568:	9306      	str	r3, [sp, #24]
 800556a:	eba3 0309 	sub.w	r3, r3, r9
 800556e:	455b      	cmp	r3, fp
 8005570:	dc31      	bgt.n	80055d6 <_printf_float+0x36e>
 8005572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005574:	459a      	cmp	sl, r3
 8005576:	dc3a      	bgt.n	80055ee <_printf_float+0x386>
 8005578:	6823      	ldr	r3, [r4, #0]
 800557a:	07da      	lsls	r2, r3, #31
 800557c:	d437      	bmi.n	80055ee <_printf_float+0x386>
 800557e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005580:	ebaa 0903 	sub.w	r9, sl, r3
 8005584:	9b06      	ldr	r3, [sp, #24]
 8005586:	ebaa 0303 	sub.w	r3, sl, r3
 800558a:	4599      	cmp	r9, r3
 800558c:	bfa8      	it	ge
 800558e:	4699      	movge	r9, r3
 8005590:	f1b9 0f00 	cmp.w	r9, #0
 8005594:	dc33      	bgt.n	80055fe <_printf_float+0x396>
 8005596:	f04f 0800 	mov.w	r8, #0
 800559a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800559e:	f104 0b1a 	add.w	fp, r4, #26
 80055a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055a4:	ebaa 0303 	sub.w	r3, sl, r3
 80055a8:	eba3 0309 	sub.w	r3, r3, r9
 80055ac:	4543      	cmp	r3, r8
 80055ae:	f77f af79 	ble.w	80054a4 <_printf_float+0x23c>
 80055b2:	2301      	movs	r3, #1
 80055b4:	465a      	mov	r2, fp
 80055b6:	4631      	mov	r1, r6
 80055b8:	4628      	mov	r0, r5
 80055ba:	47b8      	blx	r7
 80055bc:	3001      	adds	r0, #1
 80055be:	f43f aeae 	beq.w	800531e <_printf_float+0xb6>
 80055c2:	f108 0801 	add.w	r8, r8, #1
 80055c6:	e7ec      	b.n	80055a2 <_printf_float+0x33a>
 80055c8:	4642      	mov	r2, r8
 80055ca:	4631      	mov	r1, r6
 80055cc:	4628      	mov	r0, r5
 80055ce:	47b8      	blx	r7
 80055d0:	3001      	adds	r0, #1
 80055d2:	d1c2      	bne.n	800555a <_printf_float+0x2f2>
 80055d4:	e6a3      	b.n	800531e <_printf_float+0xb6>
 80055d6:	2301      	movs	r3, #1
 80055d8:	4631      	mov	r1, r6
 80055da:	4628      	mov	r0, r5
 80055dc:	9206      	str	r2, [sp, #24]
 80055de:	47b8      	blx	r7
 80055e0:	3001      	adds	r0, #1
 80055e2:	f43f ae9c 	beq.w	800531e <_printf_float+0xb6>
 80055e6:	9a06      	ldr	r2, [sp, #24]
 80055e8:	f10b 0b01 	add.w	fp, fp, #1
 80055ec:	e7bb      	b.n	8005566 <_printf_float+0x2fe>
 80055ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055f2:	4631      	mov	r1, r6
 80055f4:	4628      	mov	r0, r5
 80055f6:	47b8      	blx	r7
 80055f8:	3001      	adds	r0, #1
 80055fa:	d1c0      	bne.n	800557e <_printf_float+0x316>
 80055fc:	e68f      	b.n	800531e <_printf_float+0xb6>
 80055fe:	9a06      	ldr	r2, [sp, #24]
 8005600:	464b      	mov	r3, r9
 8005602:	4442      	add	r2, r8
 8005604:	4631      	mov	r1, r6
 8005606:	4628      	mov	r0, r5
 8005608:	47b8      	blx	r7
 800560a:	3001      	adds	r0, #1
 800560c:	d1c3      	bne.n	8005596 <_printf_float+0x32e>
 800560e:	e686      	b.n	800531e <_printf_float+0xb6>
 8005610:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005614:	f1ba 0f01 	cmp.w	sl, #1
 8005618:	dc01      	bgt.n	800561e <_printf_float+0x3b6>
 800561a:	07db      	lsls	r3, r3, #31
 800561c:	d536      	bpl.n	800568c <_printf_float+0x424>
 800561e:	2301      	movs	r3, #1
 8005620:	4642      	mov	r2, r8
 8005622:	4631      	mov	r1, r6
 8005624:	4628      	mov	r0, r5
 8005626:	47b8      	blx	r7
 8005628:	3001      	adds	r0, #1
 800562a:	f43f ae78 	beq.w	800531e <_printf_float+0xb6>
 800562e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005632:	4631      	mov	r1, r6
 8005634:	4628      	mov	r0, r5
 8005636:	47b8      	blx	r7
 8005638:	3001      	adds	r0, #1
 800563a:	f43f ae70 	beq.w	800531e <_printf_float+0xb6>
 800563e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005642:	2200      	movs	r2, #0
 8005644:	2300      	movs	r3, #0
 8005646:	f10a 3aff 	add.w	sl, sl, #4294967295
 800564a:	f7fb fa55 	bl	8000af8 <__aeabi_dcmpeq>
 800564e:	b9c0      	cbnz	r0, 8005682 <_printf_float+0x41a>
 8005650:	4653      	mov	r3, sl
 8005652:	f108 0201 	add.w	r2, r8, #1
 8005656:	4631      	mov	r1, r6
 8005658:	4628      	mov	r0, r5
 800565a:	47b8      	blx	r7
 800565c:	3001      	adds	r0, #1
 800565e:	d10c      	bne.n	800567a <_printf_float+0x412>
 8005660:	e65d      	b.n	800531e <_printf_float+0xb6>
 8005662:	2301      	movs	r3, #1
 8005664:	465a      	mov	r2, fp
 8005666:	4631      	mov	r1, r6
 8005668:	4628      	mov	r0, r5
 800566a:	47b8      	blx	r7
 800566c:	3001      	adds	r0, #1
 800566e:	f43f ae56 	beq.w	800531e <_printf_float+0xb6>
 8005672:	f108 0801 	add.w	r8, r8, #1
 8005676:	45d0      	cmp	r8, sl
 8005678:	dbf3      	blt.n	8005662 <_printf_float+0x3fa>
 800567a:	464b      	mov	r3, r9
 800567c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005680:	e6df      	b.n	8005442 <_printf_float+0x1da>
 8005682:	f04f 0800 	mov.w	r8, #0
 8005686:	f104 0b1a 	add.w	fp, r4, #26
 800568a:	e7f4      	b.n	8005676 <_printf_float+0x40e>
 800568c:	2301      	movs	r3, #1
 800568e:	4642      	mov	r2, r8
 8005690:	e7e1      	b.n	8005656 <_printf_float+0x3ee>
 8005692:	2301      	movs	r3, #1
 8005694:	464a      	mov	r2, r9
 8005696:	4631      	mov	r1, r6
 8005698:	4628      	mov	r0, r5
 800569a:	47b8      	blx	r7
 800569c:	3001      	adds	r0, #1
 800569e:	f43f ae3e 	beq.w	800531e <_printf_float+0xb6>
 80056a2:	f108 0801 	add.w	r8, r8, #1
 80056a6:	68e3      	ldr	r3, [r4, #12]
 80056a8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80056aa:	1a5b      	subs	r3, r3, r1
 80056ac:	4543      	cmp	r3, r8
 80056ae:	dcf0      	bgt.n	8005692 <_printf_float+0x42a>
 80056b0:	e6fc      	b.n	80054ac <_printf_float+0x244>
 80056b2:	f04f 0800 	mov.w	r8, #0
 80056b6:	f104 0919 	add.w	r9, r4, #25
 80056ba:	e7f4      	b.n	80056a6 <_printf_float+0x43e>

080056bc <_printf_common>:
 80056bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056c0:	4616      	mov	r6, r2
 80056c2:	4698      	mov	r8, r3
 80056c4:	688a      	ldr	r2, [r1, #8]
 80056c6:	690b      	ldr	r3, [r1, #16]
 80056c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80056cc:	4293      	cmp	r3, r2
 80056ce:	bfb8      	it	lt
 80056d0:	4613      	movlt	r3, r2
 80056d2:	6033      	str	r3, [r6, #0]
 80056d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80056d8:	4607      	mov	r7, r0
 80056da:	460c      	mov	r4, r1
 80056dc:	b10a      	cbz	r2, 80056e2 <_printf_common+0x26>
 80056de:	3301      	adds	r3, #1
 80056e0:	6033      	str	r3, [r6, #0]
 80056e2:	6823      	ldr	r3, [r4, #0]
 80056e4:	0699      	lsls	r1, r3, #26
 80056e6:	bf42      	ittt	mi
 80056e8:	6833      	ldrmi	r3, [r6, #0]
 80056ea:	3302      	addmi	r3, #2
 80056ec:	6033      	strmi	r3, [r6, #0]
 80056ee:	6825      	ldr	r5, [r4, #0]
 80056f0:	f015 0506 	ands.w	r5, r5, #6
 80056f4:	d106      	bne.n	8005704 <_printf_common+0x48>
 80056f6:	f104 0a19 	add.w	sl, r4, #25
 80056fa:	68e3      	ldr	r3, [r4, #12]
 80056fc:	6832      	ldr	r2, [r6, #0]
 80056fe:	1a9b      	subs	r3, r3, r2
 8005700:	42ab      	cmp	r3, r5
 8005702:	dc26      	bgt.n	8005752 <_printf_common+0x96>
 8005704:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005708:	6822      	ldr	r2, [r4, #0]
 800570a:	3b00      	subs	r3, #0
 800570c:	bf18      	it	ne
 800570e:	2301      	movne	r3, #1
 8005710:	0692      	lsls	r2, r2, #26
 8005712:	d42b      	bmi.n	800576c <_printf_common+0xb0>
 8005714:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005718:	4641      	mov	r1, r8
 800571a:	4638      	mov	r0, r7
 800571c:	47c8      	blx	r9
 800571e:	3001      	adds	r0, #1
 8005720:	d01e      	beq.n	8005760 <_printf_common+0xa4>
 8005722:	6823      	ldr	r3, [r4, #0]
 8005724:	6922      	ldr	r2, [r4, #16]
 8005726:	f003 0306 	and.w	r3, r3, #6
 800572a:	2b04      	cmp	r3, #4
 800572c:	bf02      	ittt	eq
 800572e:	68e5      	ldreq	r5, [r4, #12]
 8005730:	6833      	ldreq	r3, [r6, #0]
 8005732:	1aed      	subeq	r5, r5, r3
 8005734:	68a3      	ldr	r3, [r4, #8]
 8005736:	bf0c      	ite	eq
 8005738:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800573c:	2500      	movne	r5, #0
 800573e:	4293      	cmp	r3, r2
 8005740:	bfc4      	itt	gt
 8005742:	1a9b      	subgt	r3, r3, r2
 8005744:	18ed      	addgt	r5, r5, r3
 8005746:	2600      	movs	r6, #0
 8005748:	341a      	adds	r4, #26
 800574a:	42b5      	cmp	r5, r6
 800574c:	d11a      	bne.n	8005784 <_printf_common+0xc8>
 800574e:	2000      	movs	r0, #0
 8005750:	e008      	b.n	8005764 <_printf_common+0xa8>
 8005752:	2301      	movs	r3, #1
 8005754:	4652      	mov	r2, sl
 8005756:	4641      	mov	r1, r8
 8005758:	4638      	mov	r0, r7
 800575a:	47c8      	blx	r9
 800575c:	3001      	adds	r0, #1
 800575e:	d103      	bne.n	8005768 <_printf_common+0xac>
 8005760:	f04f 30ff 	mov.w	r0, #4294967295
 8005764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005768:	3501      	adds	r5, #1
 800576a:	e7c6      	b.n	80056fa <_printf_common+0x3e>
 800576c:	18e1      	adds	r1, r4, r3
 800576e:	1c5a      	adds	r2, r3, #1
 8005770:	2030      	movs	r0, #48	@ 0x30
 8005772:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005776:	4422      	add	r2, r4
 8005778:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800577c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005780:	3302      	adds	r3, #2
 8005782:	e7c7      	b.n	8005714 <_printf_common+0x58>
 8005784:	2301      	movs	r3, #1
 8005786:	4622      	mov	r2, r4
 8005788:	4641      	mov	r1, r8
 800578a:	4638      	mov	r0, r7
 800578c:	47c8      	blx	r9
 800578e:	3001      	adds	r0, #1
 8005790:	d0e6      	beq.n	8005760 <_printf_common+0xa4>
 8005792:	3601      	adds	r6, #1
 8005794:	e7d9      	b.n	800574a <_printf_common+0x8e>
	...

08005798 <_printf_i>:
 8005798:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800579c:	7e0f      	ldrb	r7, [r1, #24]
 800579e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80057a0:	2f78      	cmp	r7, #120	@ 0x78
 80057a2:	4691      	mov	r9, r2
 80057a4:	4680      	mov	r8, r0
 80057a6:	460c      	mov	r4, r1
 80057a8:	469a      	mov	sl, r3
 80057aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80057ae:	d807      	bhi.n	80057c0 <_printf_i+0x28>
 80057b0:	2f62      	cmp	r7, #98	@ 0x62
 80057b2:	d80a      	bhi.n	80057ca <_printf_i+0x32>
 80057b4:	2f00      	cmp	r7, #0
 80057b6:	f000 80d2 	beq.w	800595e <_printf_i+0x1c6>
 80057ba:	2f58      	cmp	r7, #88	@ 0x58
 80057bc:	f000 80b9 	beq.w	8005932 <_printf_i+0x19a>
 80057c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80057c8:	e03a      	b.n	8005840 <_printf_i+0xa8>
 80057ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80057ce:	2b15      	cmp	r3, #21
 80057d0:	d8f6      	bhi.n	80057c0 <_printf_i+0x28>
 80057d2:	a101      	add	r1, pc, #4	@ (adr r1, 80057d8 <_printf_i+0x40>)
 80057d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057d8:	08005831 	.word	0x08005831
 80057dc:	08005845 	.word	0x08005845
 80057e0:	080057c1 	.word	0x080057c1
 80057e4:	080057c1 	.word	0x080057c1
 80057e8:	080057c1 	.word	0x080057c1
 80057ec:	080057c1 	.word	0x080057c1
 80057f0:	08005845 	.word	0x08005845
 80057f4:	080057c1 	.word	0x080057c1
 80057f8:	080057c1 	.word	0x080057c1
 80057fc:	080057c1 	.word	0x080057c1
 8005800:	080057c1 	.word	0x080057c1
 8005804:	08005945 	.word	0x08005945
 8005808:	0800586f 	.word	0x0800586f
 800580c:	080058ff 	.word	0x080058ff
 8005810:	080057c1 	.word	0x080057c1
 8005814:	080057c1 	.word	0x080057c1
 8005818:	08005967 	.word	0x08005967
 800581c:	080057c1 	.word	0x080057c1
 8005820:	0800586f 	.word	0x0800586f
 8005824:	080057c1 	.word	0x080057c1
 8005828:	080057c1 	.word	0x080057c1
 800582c:	08005907 	.word	0x08005907
 8005830:	6833      	ldr	r3, [r6, #0]
 8005832:	1d1a      	adds	r2, r3, #4
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	6032      	str	r2, [r6, #0]
 8005838:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800583c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005840:	2301      	movs	r3, #1
 8005842:	e09d      	b.n	8005980 <_printf_i+0x1e8>
 8005844:	6833      	ldr	r3, [r6, #0]
 8005846:	6820      	ldr	r0, [r4, #0]
 8005848:	1d19      	adds	r1, r3, #4
 800584a:	6031      	str	r1, [r6, #0]
 800584c:	0606      	lsls	r6, r0, #24
 800584e:	d501      	bpl.n	8005854 <_printf_i+0xbc>
 8005850:	681d      	ldr	r5, [r3, #0]
 8005852:	e003      	b.n	800585c <_printf_i+0xc4>
 8005854:	0645      	lsls	r5, r0, #25
 8005856:	d5fb      	bpl.n	8005850 <_printf_i+0xb8>
 8005858:	f9b3 5000 	ldrsh.w	r5, [r3]
 800585c:	2d00      	cmp	r5, #0
 800585e:	da03      	bge.n	8005868 <_printf_i+0xd0>
 8005860:	232d      	movs	r3, #45	@ 0x2d
 8005862:	426d      	negs	r5, r5
 8005864:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005868:	4859      	ldr	r0, [pc, #356]	@ (80059d0 <_printf_i+0x238>)
 800586a:	230a      	movs	r3, #10
 800586c:	e011      	b.n	8005892 <_printf_i+0xfa>
 800586e:	6821      	ldr	r1, [r4, #0]
 8005870:	6833      	ldr	r3, [r6, #0]
 8005872:	0608      	lsls	r0, r1, #24
 8005874:	f853 5b04 	ldr.w	r5, [r3], #4
 8005878:	d402      	bmi.n	8005880 <_printf_i+0xe8>
 800587a:	0649      	lsls	r1, r1, #25
 800587c:	bf48      	it	mi
 800587e:	b2ad      	uxthmi	r5, r5
 8005880:	2f6f      	cmp	r7, #111	@ 0x6f
 8005882:	4853      	ldr	r0, [pc, #332]	@ (80059d0 <_printf_i+0x238>)
 8005884:	6033      	str	r3, [r6, #0]
 8005886:	bf14      	ite	ne
 8005888:	230a      	movne	r3, #10
 800588a:	2308      	moveq	r3, #8
 800588c:	2100      	movs	r1, #0
 800588e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005892:	6866      	ldr	r6, [r4, #4]
 8005894:	60a6      	str	r6, [r4, #8]
 8005896:	2e00      	cmp	r6, #0
 8005898:	bfa2      	ittt	ge
 800589a:	6821      	ldrge	r1, [r4, #0]
 800589c:	f021 0104 	bicge.w	r1, r1, #4
 80058a0:	6021      	strge	r1, [r4, #0]
 80058a2:	b90d      	cbnz	r5, 80058a8 <_printf_i+0x110>
 80058a4:	2e00      	cmp	r6, #0
 80058a6:	d04b      	beq.n	8005940 <_printf_i+0x1a8>
 80058a8:	4616      	mov	r6, r2
 80058aa:	fbb5 f1f3 	udiv	r1, r5, r3
 80058ae:	fb03 5711 	mls	r7, r3, r1, r5
 80058b2:	5dc7      	ldrb	r7, [r0, r7]
 80058b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80058b8:	462f      	mov	r7, r5
 80058ba:	42bb      	cmp	r3, r7
 80058bc:	460d      	mov	r5, r1
 80058be:	d9f4      	bls.n	80058aa <_printf_i+0x112>
 80058c0:	2b08      	cmp	r3, #8
 80058c2:	d10b      	bne.n	80058dc <_printf_i+0x144>
 80058c4:	6823      	ldr	r3, [r4, #0]
 80058c6:	07df      	lsls	r7, r3, #31
 80058c8:	d508      	bpl.n	80058dc <_printf_i+0x144>
 80058ca:	6923      	ldr	r3, [r4, #16]
 80058cc:	6861      	ldr	r1, [r4, #4]
 80058ce:	4299      	cmp	r1, r3
 80058d0:	bfde      	ittt	le
 80058d2:	2330      	movle	r3, #48	@ 0x30
 80058d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80058d8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80058dc:	1b92      	subs	r2, r2, r6
 80058de:	6122      	str	r2, [r4, #16]
 80058e0:	f8cd a000 	str.w	sl, [sp]
 80058e4:	464b      	mov	r3, r9
 80058e6:	aa03      	add	r2, sp, #12
 80058e8:	4621      	mov	r1, r4
 80058ea:	4640      	mov	r0, r8
 80058ec:	f7ff fee6 	bl	80056bc <_printf_common>
 80058f0:	3001      	adds	r0, #1
 80058f2:	d14a      	bne.n	800598a <_printf_i+0x1f2>
 80058f4:	f04f 30ff 	mov.w	r0, #4294967295
 80058f8:	b004      	add	sp, #16
 80058fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058fe:	6823      	ldr	r3, [r4, #0]
 8005900:	f043 0320 	orr.w	r3, r3, #32
 8005904:	6023      	str	r3, [r4, #0]
 8005906:	4833      	ldr	r0, [pc, #204]	@ (80059d4 <_printf_i+0x23c>)
 8005908:	2778      	movs	r7, #120	@ 0x78
 800590a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800590e:	6823      	ldr	r3, [r4, #0]
 8005910:	6831      	ldr	r1, [r6, #0]
 8005912:	061f      	lsls	r7, r3, #24
 8005914:	f851 5b04 	ldr.w	r5, [r1], #4
 8005918:	d402      	bmi.n	8005920 <_printf_i+0x188>
 800591a:	065f      	lsls	r7, r3, #25
 800591c:	bf48      	it	mi
 800591e:	b2ad      	uxthmi	r5, r5
 8005920:	6031      	str	r1, [r6, #0]
 8005922:	07d9      	lsls	r1, r3, #31
 8005924:	bf44      	itt	mi
 8005926:	f043 0320 	orrmi.w	r3, r3, #32
 800592a:	6023      	strmi	r3, [r4, #0]
 800592c:	b11d      	cbz	r5, 8005936 <_printf_i+0x19e>
 800592e:	2310      	movs	r3, #16
 8005930:	e7ac      	b.n	800588c <_printf_i+0xf4>
 8005932:	4827      	ldr	r0, [pc, #156]	@ (80059d0 <_printf_i+0x238>)
 8005934:	e7e9      	b.n	800590a <_printf_i+0x172>
 8005936:	6823      	ldr	r3, [r4, #0]
 8005938:	f023 0320 	bic.w	r3, r3, #32
 800593c:	6023      	str	r3, [r4, #0]
 800593e:	e7f6      	b.n	800592e <_printf_i+0x196>
 8005940:	4616      	mov	r6, r2
 8005942:	e7bd      	b.n	80058c0 <_printf_i+0x128>
 8005944:	6833      	ldr	r3, [r6, #0]
 8005946:	6825      	ldr	r5, [r4, #0]
 8005948:	6961      	ldr	r1, [r4, #20]
 800594a:	1d18      	adds	r0, r3, #4
 800594c:	6030      	str	r0, [r6, #0]
 800594e:	062e      	lsls	r6, r5, #24
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	d501      	bpl.n	8005958 <_printf_i+0x1c0>
 8005954:	6019      	str	r1, [r3, #0]
 8005956:	e002      	b.n	800595e <_printf_i+0x1c6>
 8005958:	0668      	lsls	r0, r5, #25
 800595a:	d5fb      	bpl.n	8005954 <_printf_i+0x1bc>
 800595c:	8019      	strh	r1, [r3, #0]
 800595e:	2300      	movs	r3, #0
 8005960:	6123      	str	r3, [r4, #16]
 8005962:	4616      	mov	r6, r2
 8005964:	e7bc      	b.n	80058e0 <_printf_i+0x148>
 8005966:	6833      	ldr	r3, [r6, #0]
 8005968:	1d1a      	adds	r2, r3, #4
 800596a:	6032      	str	r2, [r6, #0]
 800596c:	681e      	ldr	r6, [r3, #0]
 800596e:	6862      	ldr	r2, [r4, #4]
 8005970:	2100      	movs	r1, #0
 8005972:	4630      	mov	r0, r6
 8005974:	f7fa fc44 	bl	8000200 <memchr>
 8005978:	b108      	cbz	r0, 800597e <_printf_i+0x1e6>
 800597a:	1b80      	subs	r0, r0, r6
 800597c:	6060      	str	r0, [r4, #4]
 800597e:	6863      	ldr	r3, [r4, #4]
 8005980:	6123      	str	r3, [r4, #16]
 8005982:	2300      	movs	r3, #0
 8005984:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005988:	e7aa      	b.n	80058e0 <_printf_i+0x148>
 800598a:	6923      	ldr	r3, [r4, #16]
 800598c:	4632      	mov	r2, r6
 800598e:	4649      	mov	r1, r9
 8005990:	4640      	mov	r0, r8
 8005992:	47d0      	blx	sl
 8005994:	3001      	adds	r0, #1
 8005996:	d0ad      	beq.n	80058f4 <_printf_i+0x15c>
 8005998:	6823      	ldr	r3, [r4, #0]
 800599a:	079b      	lsls	r3, r3, #30
 800599c:	d413      	bmi.n	80059c6 <_printf_i+0x22e>
 800599e:	68e0      	ldr	r0, [r4, #12]
 80059a0:	9b03      	ldr	r3, [sp, #12]
 80059a2:	4298      	cmp	r0, r3
 80059a4:	bfb8      	it	lt
 80059a6:	4618      	movlt	r0, r3
 80059a8:	e7a6      	b.n	80058f8 <_printf_i+0x160>
 80059aa:	2301      	movs	r3, #1
 80059ac:	4632      	mov	r2, r6
 80059ae:	4649      	mov	r1, r9
 80059b0:	4640      	mov	r0, r8
 80059b2:	47d0      	blx	sl
 80059b4:	3001      	adds	r0, #1
 80059b6:	d09d      	beq.n	80058f4 <_printf_i+0x15c>
 80059b8:	3501      	adds	r5, #1
 80059ba:	68e3      	ldr	r3, [r4, #12]
 80059bc:	9903      	ldr	r1, [sp, #12]
 80059be:	1a5b      	subs	r3, r3, r1
 80059c0:	42ab      	cmp	r3, r5
 80059c2:	dcf2      	bgt.n	80059aa <_printf_i+0x212>
 80059c4:	e7eb      	b.n	800599e <_printf_i+0x206>
 80059c6:	2500      	movs	r5, #0
 80059c8:	f104 0619 	add.w	r6, r4, #25
 80059cc:	e7f5      	b.n	80059ba <_printf_i+0x222>
 80059ce:	bf00      	nop
 80059d0:	08009a1a 	.word	0x08009a1a
 80059d4:	08009a2b 	.word	0x08009a2b

080059d8 <_scanf_float>:
 80059d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059dc:	b087      	sub	sp, #28
 80059de:	4617      	mov	r7, r2
 80059e0:	9303      	str	r3, [sp, #12]
 80059e2:	688b      	ldr	r3, [r1, #8]
 80059e4:	1e5a      	subs	r2, r3, #1
 80059e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80059ea:	bf81      	itttt	hi
 80059ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80059f0:	eb03 0b05 	addhi.w	fp, r3, r5
 80059f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80059f8:	608b      	strhi	r3, [r1, #8]
 80059fa:	680b      	ldr	r3, [r1, #0]
 80059fc:	460a      	mov	r2, r1
 80059fe:	f04f 0500 	mov.w	r5, #0
 8005a02:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005a06:	f842 3b1c 	str.w	r3, [r2], #28
 8005a0a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005a0e:	4680      	mov	r8, r0
 8005a10:	460c      	mov	r4, r1
 8005a12:	bf98      	it	ls
 8005a14:	f04f 0b00 	movls.w	fp, #0
 8005a18:	9201      	str	r2, [sp, #4]
 8005a1a:	4616      	mov	r6, r2
 8005a1c:	46aa      	mov	sl, r5
 8005a1e:	46a9      	mov	r9, r5
 8005a20:	9502      	str	r5, [sp, #8]
 8005a22:	68a2      	ldr	r2, [r4, #8]
 8005a24:	b152      	cbz	r2, 8005a3c <_scanf_float+0x64>
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	781b      	ldrb	r3, [r3, #0]
 8005a2a:	2b4e      	cmp	r3, #78	@ 0x4e
 8005a2c:	d864      	bhi.n	8005af8 <_scanf_float+0x120>
 8005a2e:	2b40      	cmp	r3, #64	@ 0x40
 8005a30:	d83c      	bhi.n	8005aac <_scanf_float+0xd4>
 8005a32:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005a36:	b2c8      	uxtb	r0, r1
 8005a38:	280e      	cmp	r0, #14
 8005a3a:	d93a      	bls.n	8005ab2 <_scanf_float+0xda>
 8005a3c:	f1b9 0f00 	cmp.w	r9, #0
 8005a40:	d003      	beq.n	8005a4a <_scanf_float+0x72>
 8005a42:	6823      	ldr	r3, [r4, #0]
 8005a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a48:	6023      	str	r3, [r4, #0]
 8005a4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a4e:	f1ba 0f01 	cmp.w	sl, #1
 8005a52:	f200 8117 	bhi.w	8005c84 <_scanf_float+0x2ac>
 8005a56:	9b01      	ldr	r3, [sp, #4]
 8005a58:	429e      	cmp	r6, r3
 8005a5a:	f200 8108 	bhi.w	8005c6e <_scanf_float+0x296>
 8005a5e:	2001      	movs	r0, #1
 8005a60:	b007      	add	sp, #28
 8005a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a66:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005a6a:	2a0d      	cmp	r2, #13
 8005a6c:	d8e6      	bhi.n	8005a3c <_scanf_float+0x64>
 8005a6e:	a101      	add	r1, pc, #4	@ (adr r1, 8005a74 <_scanf_float+0x9c>)
 8005a70:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005a74:	08005bbb 	.word	0x08005bbb
 8005a78:	08005a3d 	.word	0x08005a3d
 8005a7c:	08005a3d 	.word	0x08005a3d
 8005a80:	08005a3d 	.word	0x08005a3d
 8005a84:	08005c1b 	.word	0x08005c1b
 8005a88:	08005bf3 	.word	0x08005bf3
 8005a8c:	08005a3d 	.word	0x08005a3d
 8005a90:	08005a3d 	.word	0x08005a3d
 8005a94:	08005bc9 	.word	0x08005bc9
 8005a98:	08005a3d 	.word	0x08005a3d
 8005a9c:	08005a3d 	.word	0x08005a3d
 8005aa0:	08005a3d 	.word	0x08005a3d
 8005aa4:	08005a3d 	.word	0x08005a3d
 8005aa8:	08005b81 	.word	0x08005b81
 8005aac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005ab0:	e7db      	b.n	8005a6a <_scanf_float+0x92>
 8005ab2:	290e      	cmp	r1, #14
 8005ab4:	d8c2      	bhi.n	8005a3c <_scanf_float+0x64>
 8005ab6:	a001      	add	r0, pc, #4	@ (adr r0, 8005abc <_scanf_float+0xe4>)
 8005ab8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005abc:	08005b71 	.word	0x08005b71
 8005ac0:	08005a3d 	.word	0x08005a3d
 8005ac4:	08005b71 	.word	0x08005b71
 8005ac8:	08005c07 	.word	0x08005c07
 8005acc:	08005a3d 	.word	0x08005a3d
 8005ad0:	08005b19 	.word	0x08005b19
 8005ad4:	08005b57 	.word	0x08005b57
 8005ad8:	08005b57 	.word	0x08005b57
 8005adc:	08005b57 	.word	0x08005b57
 8005ae0:	08005b57 	.word	0x08005b57
 8005ae4:	08005b57 	.word	0x08005b57
 8005ae8:	08005b57 	.word	0x08005b57
 8005aec:	08005b57 	.word	0x08005b57
 8005af0:	08005b57 	.word	0x08005b57
 8005af4:	08005b57 	.word	0x08005b57
 8005af8:	2b6e      	cmp	r3, #110	@ 0x6e
 8005afa:	d809      	bhi.n	8005b10 <_scanf_float+0x138>
 8005afc:	2b60      	cmp	r3, #96	@ 0x60
 8005afe:	d8b2      	bhi.n	8005a66 <_scanf_float+0x8e>
 8005b00:	2b54      	cmp	r3, #84	@ 0x54
 8005b02:	d07b      	beq.n	8005bfc <_scanf_float+0x224>
 8005b04:	2b59      	cmp	r3, #89	@ 0x59
 8005b06:	d199      	bne.n	8005a3c <_scanf_float+0x64>
 8005b08:	2d07      	cmp	r5, #7
 8005b0a:	d197      	bne.n	8005a3c <_scanf_float+0x64>
 8005b0c:	2508      	movs	r5, #8
 8005b0e:	e02c      	b.n	8005b6a <_scanf_float+0x192>
 8005b10:	2b74      	cmp	r3, #116	@ 0x74
 8005b12:	d073      	beq.n	8005bfc <_scanf_float+0x224>
 8005b14:	2b79      	cmp	r3, #121	@ 0x79
 8005b16:	e7f6      	b.n	8005b06 <_scanf_float+0x12e>
 8005b18:	6821      	ldr	r1, [r4, #0]
 8005b1a:	05c8      	lsls	r0, r1, #23
 8005b1c:	d51b      	bpl.n	8005b56 <_scanf_float+0x17e>
 8005b1e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005b22:	6021      	str	r1, [r4, #0]
 8005b24:	f109 0901 	add.w	r9, r9, #1
 8005b28:	f1bb 0f00 	cmp.w	fp, #0
 8005b2c:	d003      	beq.n	8005b36 <_scanf_float+0x15e>
 8005b2e:	3201      	adds	r2, #1
 8005b30:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b34:	60a2      	str	r2, [r4, #8]
 8005b36:	68a3      	ldr	r3, [r4, #8]
 8005b38:	3b01      	subs	r3, #1
 8005b3a:	60a3      	str	r3, [r4, #8]
 8005b3c:	6923      	ldr	r3, [r4, #16]
 8005b3e:	3301      	adds	r3, #1
 8005b40:	6123      	str	r3, [r4, #16]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	3b01      	subs	r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	607b      	str	r3, [r7, #4]
 8005b4a:	f340 8087 	ble.w	8005c5c <_scanf_float+0x284>
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	3301      	adds	r3, #1
 8005b52:	603b      	str	r3, [r7, #0]
 8005b54:	e765      	b.n	8005a22 <_scanf_float+0x4a>
 8005b56:	eb1a 0105 	adds.w	r1, sl, r5
 8005b5a:	f47f af6f 	bne.w	8005a3c <_scanf_float+0x64>
 8005b5e:	6822      	ldr	r2, [r4, #0]
 8005b60:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005b64:	6022      	str	r2, [r4, #0]
 8005b66:	460d      	mov	r5, r1
 8005b68:	468a      	mov	sl, r1
 8005b6a:	f806 3b01 	strb.w	r3, [r6], #1
 8005b6e:	e7e2      	b.n	8005b36 <_scanf_float+0x15e>
 8005b70:	6822      	ldr	r2, [r4, #0]
 8005b72:	0610      	lsls	r0, r2, #24
 8005b74:	f57f af62 	bpl.w	8005a3c <_scanf_float+0x64>
 8005b78:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b7c:	6022      	str	r2, [r4, #0]
 8005b7e:	e7f4      	b.n	8005b6a <_scanf_float+0x192>
 8005b80:	f1ba 0f00 	cmp.w	sl, #0
 8005b84:	d10e      	bne.n	8005ba4 <_scanf_float+0x1cc>
 8005b86:	f1b9 0f00 	cmp.w	r9, #0
 8005b8a:	d10e      	bne.n	8005baa <_scanf_float+0x1d2>
 8005b8c:	6822      	ldr	r2, [r4, #0]
 8005b8e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005b92:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005b96:	d108      	bne.n	8005baa <_scanf_float+0x1d2>
 8005b98:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005b9c:	6022      	str	r2, [r4, #0]
 8005b9e:	f04f 0a01 	mov.w	sl, #1
 8005ba2:	e7e2      	b.n	8005b6a <_scanf_float+0x192>
 8005ba4:	f1ba 0f02 	cmp.w	sl, #2
 8005ba8:	d055      	beq.n	8005c56 <_scanf_float+0x27e>
 8005baa:	2d01      	cmp	r5, #1
 8005bac:	d002      	beq.n	8005bb4 <_scanf_float+0x1dc>
 8005bae:	2d04      	cmp	r5, #4
 8005bb0:	f47f af44 	bne.w	8005a3c <_scanf_float+0x64>
 8005bb4:	3501      	adds	r5, #1
 8005bb6:	b2ed      	uxtb	r5, r5
 8005bb8:	e7d7      	b.n	8005b6a <_scanf_float+0x192>
 8005bba:	f1ba 0f01 	cmp.w	sl, #1
 8005bbe:	f47f af3d 	bne.w	8005a3c <_scanf_float+0x64>
 8005bc2:	f04f 0a02 	mov.w	sl, #2
 8005bc6:	e7d0      	b.n	8005b6a <_scanf_float+0x192>
 8005bc8:	b97d      	cbnz	r5, 8005bea <_scanf_float+0x212>
 8005bca:	f1b9 0f00 	cmp.w	r9, #0
 8005bce:	f47f af38 	bne.w	8005a42 <_scanf_float+0x6a>
 8005bd2:	6822      	ldr	r2, [r4, #0]
 8005bd4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005bd8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005bdc:	f040 8108 	bne.w	8005df0 <_scanf_float+0x418>
 8005be0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005be4:	6022      	str	r2, [r4, #0]
 8005be6:	2501      	movs	r5, #1
 8005be8:	e7bf      	b.n	8005b6a <_scanf_float+0x192>
 8005bea:	2d03      	cmp	r5, #3
 8005bec:	d0e2      	beq.n	8005bb4 <_scanf_float+0x1dc>
 8005bee:	2d05      	cmp	r5, #5
 8005bf0:	e7de      	b.n	8005bb0 <_scanf_float+0x1d8>
 8005bf2:	2d02      	cmp	r5, #2
 8005bf4:	f47f af22 	bne.w	8005a3c <_scanf_float+0x64>
 8005bf8:	2503      	movs	r5, #3
 8005bfa:	e7b6      	b.n	8005b6a <_scanf_float+0x192>
 8005bfc:	2d06      	cmp	r5, #6
 8005bfe:	f47f af1d 	bne.w	8005a3c <_scanf_float+0x64>
 8005c02:	2507      	movs	r5, #7
 8005c04:	e7b1      	b.n	8005b6a <_scanf_float+0x192>
 8005c06:	6822      	ldr	r2, [r4, #0]
 8005c08:	0591      	lsls	r1, r2, #22
 8005c0a:	f57f af17 	bpl.w	8005a3c <_scanf_float+0x64>
 8005c0e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005c12:	6022      	str	r2, [r4, #0]
 8005c14:	f8cd 9008 	str.w	r9, [sp, #8]
 8005c18:	e7a7      	b.n	8005b6a <_scanf_float+0x192>
 8005c1a:	6822      	ldr	r2, [r4, #0]
 8005c1c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005c20:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005c24:	d006      	beq.n	8005c34 <_scanf_float+0x25c>
 8005c26:	0550      	lsls	r0, r2, #21
 8005c28:	f57f af08 	bpl.w	8005a3c <_scanf_float+0x64>
 8005c2c:	f1b9 0f00 	cmp.w	r9, #0
 8005c30:	f000 80de 	beq.w	8005df0 <_scanf_float+0x418>
 8005c34:	0591      	lsls	r1, r2, #22
 8005c36:	bf58      	it	pl
 8005c38:	9902      	ldrpl	r1, [sp, #8]
 8005c3a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005c3e:	bf58      	it	pl
 8005c40:	eba9 0101 	subpl.w	r1, r9, r1
 8005c44:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005c48:	bf58      	it	pl
 8005c4a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005c4e:	6022      	str	r2, [r4, #0]
 8005c50:	f04f 0900 	mov.w	r9, #0
 8005c54:	e789      	b.n	8005b6a <_scanf_float+0x192>
 8005c56:	f04f 0a03 	mov.w	sl, #3
 8005c5a:	e786      	b.n	8005b6a <_scanf_float+0x192>
 8005c5c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005c60:	4639      	mov	r1, r7
 8005c62:	4640      	mov	r0, r8
 8005c64:	4798      	blx	r3
 8005c66:	2800      	cmp	r0, #0
 8005c68:	f43f aedb 	beq.w	8005a22 <_scanf_float+0x4a>
 8005c6c:	e6e6      	b.n	8005a3c <_scanf_float+0x64>
 8005c6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005c72:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c76:	463a      	mov	r2, r7
 8005c78:	4640      	mov	r0, r8
 8005c7a:	4798      	blx	r3
 8005c7c:	6923      	ldr	r3, [r4, #16]
 8005c7e:	3b01      	subs	r3, #1
 8005c80:	6123      	str	r3, [r4, #16]
 8005c82:	e6e8      	b.n	8005a56 <_scanf_float+0x7e>
 8005c84:	1e6b      	subs	r3, r5, #1
 8005c86:	2b06      	cmp	r3, #6
 8005c88:	d824      	bhi.n	8005cd4 <_scanf_float+0x2fc>
 8005c8a:	2d02      	cmp	r5, #2
 8005c8c:	d836      	bhi.n	8005cfc <_scanf_float+0x324>
 8005c8e:	9b01      	ldr	r3, [sp, #4]
 8005c90:	429e      	cmp	r6, r3
 8005c92:	f67f aee4 	bls.w	8005a5e <_scanf_float+0x86>
 8005c96:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005c9a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c9e:	463a      	mov	r2, r7
 8005ca0:	4640      	mov	r0, r8
 8005ca2:	4798      	blx	r3
 8005ca4:	6923      	ldr	r3, [r4, #16]
 8005ca6:	3b01      	subs	r3, #1
 8005ca8:	6123      	str	r3, [r4, #16]
 8005caa:	e7f0      	b.n	8005c8e <_scanf_float+0x2b6>
 8005cac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005cb0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005cb4:	463a      	mov	r2, r7
 8005cb6:	4640      	mov	r0, r8
 8005cb8:	4798      	blx	r3
 8005cba:	6923      	ldr	r3, [r4, #16]
 8005cbc:	3b01      	subs	r3, #1
 8005cbe:	6123      	str	r3, [r4, #16]
 8005cc0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cc4:	fa5f fa8a 	uxtb.w	sl, sl
 8005cc8:	f1ba 0f02 	cmp.w	sl, #2
 8005ccc:	d1ee      	bne.n	8005cac <_scanf_float+0x2d4>
 8005cce:	3d03      	subs	r5, #3
 8005cd0:	b2ed      	uxtb	r5, r5
 8005cd2:	1b76      	subs	r6, r6, r5
 8005cd4:	6823      	ldr	r3, [r4, #0]
 8005cd6:	05da      	lsls	r2, r3, #23
 8005cd8:	d530      	bpl.n	8005d3c <_scanf_float+0x364>
 8005cda:	055b      	lsls	r3, r3, #21
 8005cdc:	d511      	bpl.n	8005d02 <_scanf_float+0x32a>
 8005cde:	9b01      	ldr	r3, [sp, #4]
 8005ce0:	429e      	cmp	r6, r3
 8005ce2:	f67f aebc 	bls.w	8005a5e <_scanf_float+0x86>
 8005ce6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005cea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005cee:	463a      	mov	r2, r7
 8005cf0:	4640      	mov	r0, r8
 8005cf2:	4798      	blx	r3
 8005cf4:	6923      	ldr	r3, [r4, #16]
 8005cf6:	3b01      	subs	r3, #1
 8005cf8:	6123      	str	r3, [r4, #16]
 8005cfa:	e7f0      	b.n	8005cde <_scanf_float+0x306>
 8005cfc:	46aa      	mov	sl, r5
 8005cfe:	46b3      	mov	fp, r6
 8005d00:	e7de      	b.n	8005cc0 <_scanf_float+0x2e8>
 8005d02:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005d06:	6923      	ldr	r3, [r4, #16]
 8005d08:	2965      	cmp	r1, #101	@ 0x65
 8005d0a:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d0e:	f106 35ff 	add.w	r5, r6, #4294967295
 8005d12:	6123      	str	r3, [r4, #16]
 8005d14:	d00c      	beq.n	8005d30 <_scanf_float+0x358>
 8005d16:	2945      	cmp	r1, #69	@ 0x45
 8005d18:	d00a      	beq.n	8005d30 <_scanf_float+0x358>
 8005d1a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d1e:	463a      	mov	r2, r7
 8005d20:	4640      	mov	r0, r8
 8005d22:	4798      	blx	r3
 8005d24:	6923      	ldr	r3, [r4, #16]
 8005d26:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	1eb5      	subs	r5, r6, #2
 8005d2e:	6123      	str	r3, [r4, #16]
 8005d30:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d34:	463a      	mov	r2, r7
 8005d36:	4640      	mov	r0, r8
 8005d38:	4798      	blx	r3
 8005d3a:	462e      	mov	r6, r5
 8005d3c:	6822      	ldr	r2, [r4, #0]
 8005d3e:	f012 0210 	ands.w	r2, r2, #16
 8005d42:	d001      	beq.n	8005d48 <_scanf_float+0x370>
 8005d44:	2000      	movs	r0, #0
 8005d46:	e68b      	b.n	8005a60 <_scanf_float+0x88>
 8005d48:	7032      	strb	r2, [r6, #0]
 8005d4a:	6823      	ldr	r3, [r4, #0]
 8005d4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d54:	d11c      	bne.n	8005d90 <_scanf_float+0x3b8>
 8005d56:	9b02      	ldr	r3, [sp, #8]
 8005d58:	454b      	cmp	r3, r9
 8005d5a:	eba3 0209 	sub.w	r2, r3, r9
 8005d5e:	d123      	bne.n	8005da8 <_scanf_float+0x3d0>
 8005d60:	9901      	ldr	r1, [sp, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	4640      	mov	r0, r8
 8005d66:	f002 fd03 	bl	8008770 <_strtod_r>
 8005d6a:	9b03      	ldr	r3, [sp, #12]
 8005d6c:	6821      	ldr	r1, [r4, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f011 0f02 	tst.w	r1, #2
 8005d74:	ec57 6b10 	vmov	r6, r7, d0
 8005d78:	f103 0204 	add.w	r2, r3, #4
 8005d7c:	d01f      	beq.n	8005dbe <_scanf_float+0x3e6>
 8005d7e:	9903      	ldr	r1, [sp, #12]
 8005d80:	600a      	str	r2, [r1, #0]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	e9c3 6700 	strd	r6, r7, [r3]
 8005d88:	68e3      	ldr	r3, [r4, #12]
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	60e3      	str	r3, [r4, #12]
 8005d8e:	e7d9      	b.n	8005d44 <_scanf_float+0x36c>
 8005d90:	9b04      	ldr	r3, [sp, #16]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d0e4      	beq.n	8005d60 <_scanf_float+0x388>
 8005d96:	9905      	ldr	r1, [sp, #20]
 8005d98:	230a      	movs	r3, #10
 8005d9a:	3101      	adds	r1, #1
 8005d9c:	4640      	mov	r0, r8
 8005d9e:	f002 fd67 	bl	8008870 <_strtol_r>
 8005da2:	9b04      	ldr	r3, [sp, #16]
 8005da4:	9e05      	ldr	r6, [sp, #20]
 8005da6:	1ac2      	subs	r2, r0, r3
 8005da8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005dac:	429e      	cmp	r6, r3
 8005dae:	bf28      	it	cs
 8005db0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005db4:	4910      	ldr	r1, [pc, #64]	@ (8005df8 <_scanf_float+0x420>)
 8005db6:	4630      	mov	r0, r6
 8005db8:	f000 f95c 	bl	8006074 <siprintf>
 8005dbc:	e7d0      	b.n	8005d60 <_scanf_float+0x388>
 8005dbe:	f011 0f04 	tst.w	r1, #4
 8005dc2:	9903      	ldr	r1, [sp, #12]
 8005dc4:	600a      	str	r2, [r1, #0]
 8005dc6:	d1dc      	bne.n	8005d82 <_scanf_float+0x3aa>
 8005dc8:	681d      	ldr	r5, [r3, #0]
 8005dca:	4632      	mov	r2, r6
 8005dcc:	463b      	mov	r3, r7
 8005dce:	4630      	mov	r0, r6
 8005dd0:	4639      	mov	r1, r7
 8005dd2:	f7fa fec3 	bl	8000b5c <__aeabi_dcmpun>
 8005dd6:	b128      	cbz	r0, 8005de4 <_scanf_float+0x40c>
 8005dd8:	4808      	ldr	r0, [pc, #32]	@ (8005dfc <_scanf_float+0x424>)
 8005dda:	f000 fac3 	bl	8006364 <nanf>
 8005dde:	ed85 0a00 	vstr	s0, [r5]
 8005de2:	e7d1      	b.n	8005d88 <_scanf_float+0x3b0>
 8005de4:	4630      	mov	r0, r6
 8005de6:	4639      	mov	r1, r7
 8005de8:	f7fa ff16 	bl	8000c18 <__aeabi_d2f>
 8005dec:	6028      	str	r0, [r5, #0]
 8005dee:	e7cb      	b.n	8005d88 <_scanf_float+0x3b0>
 8005df0:	f04f 0900 	mov.w	r9, #0
 8005df4:	e629      	b.n	8005a4a <_scanf_float+0x72>
 8005df6:	bf00      	nop
 8005df8:	08009a3c 	.word	0x08009a3c
 8005dfc:	08009dd5 	.word	0x08009dd5

08005e00 <std>:
 8005e00:	2300      	movs	r3, #0
 8005e02:	b510      	push	{r4, lr}
 8005e04:	4604      	mov	r4, r0
 8005e06:	e9c0 3300 	strd	r3, r3, [r0]
 8005e0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e0e:	6083      	str	r3, [r0, #8]
 8005e10:	8181      	strh	r1, [r0, #12]
 8005e12:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e14:	81c2      	strh	r2, [r0, #14]
 8005e16:	6183      	str	r3, [r0, #24]
 8005e18:	4619      	mov	r1, r3
 8005e1a:	2208      	movs	r2, #8
 8005e1c:	305c      	adds	r0, #92	@ 0x5c
 8005e1e:	f000 fa21 	bl	8006264 <memset>
 8005e22:	4b0d      	ldr	r3, [pc, #52]	@ (8005e58 <std+0x58>)
 8005e24:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e26:	4b0d      	ldr	r3, [pc, #52]	@ (8005e5c <std+0x5c>)
 8005e28:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e60 <std+0x60>)
 8005e2c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e64 <std+0x64>)
 8005e30:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e32:	4b0d      	ldr	r3, [pc, #52]	@ (8005e68 <std+0x68>)
 8005e34:	6224      	str	r4, [r4, #32]
 8005e36:	429c      	cmp	r4, r3
 8005e38:	d006      	beq.n	8005e48 <std+0x48>
 8005e3a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e3e:	4294      	cmp	r4, r2
 8005e40:	d002      	beq.n	8005e48 <std+0x48>
 8005e42:	33d0      	adds	r3, #208	@ 0xd0
 8005e44:	429c      	cmp	r4, r3
 8005e46:	d105      	bne.n	8005e54 <std+0x54>
 8005e48:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e50:	f000 ba84 	b.w	800635c <__retarget_lock_init_recursive>
 8005e54:	bd10      	pop	{r4, pc}
 8005e56:	bf00      	nop
 8005e58:	080060b5 	.word	0x080060b5
 8005e5c:	080060d7 	.word	0x080060d7
 8005e60:	0800610f 	.word	0x0800610f
 8005e64:	08006133 	.word	0x08006133
 8005e68:	200006e4 	.word	0x200006e4

08005e6c <stdio_exit_handler>:
 8005e6c:	4a02      	ldr	r2, [pc, #8]	@ (8005e78 <stdio_exit_handler+0xc>)
 8005e6e:	4903      	ldr	r1, [pc, #12]	@ (8005e7c <stdio_exit_handler+0x10>)
 8005e70:	4803      	ldr	r0, [pc, #12]	@ (8005e80 <stdio_exit_handler+0x14>)
 8005e72:	f000 b869 	b.w	8005f48 <_fwalk_sglue>
 8005e76:	bf00      	nop
 8005e78:	2000000c 	.word	0x2000000c
 8005e7c:	08008eb1 	.word	0x08008eb1
 8005e80:	2000001c 	.word	0x2000001c

08005e84 <cleanup_stdio>:
 8005e84:	6841      	ldr	r1, [r0, #4]
 8005e86:	4b0c      	ldr	r3, [pc, #48]	@ (8005eb8 <cleanup_stdio+0x34>)
 8005e88:	4299      	cmp	r1, r3
 8005e8a:	b510      	push	{r4, lr}
 8005e8c:	4604      	mov	r4, r0
 8005e8e:	d001      	beq.n	8005e94 <cleanup_stdio+0x10>
 8005e90:	f003 f80e 	bl	8008eb0 <_fflush_r>
 8005e94:	68a1      	ldr	r1, [r4, #8]
 8005e96:	4b09      	ldr	r3, [pc, #36]	@ (8005ebc <cleanup_stdio+0x38>)
 8005e98:	4299      	cmp	r1, r3
 8005e9a:	d002      	beq.n	8005ea2 <cleanup_stdio+0x1e>
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	f003 f807 	bl	8008eb0 <_fflush_r>
 8005ea2:	68e1      	ldr	r1, [r4, #12]
 8005ea4:	4b06      	ldr	r3, [pc, #24]	@ (8005ec0 <cleanup_stdio+0x3c>)
 8005ea6:	4299      	cmp	r1, r3
 8005ea8:	d004      	beq.n	8005eb4 <cleanup_stdio+0x30>
 8005eaa:	4620      	mov	r0, r4
 8005eac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eb0:	f002 bffe 	b.w	8008eb0 <_fflush_r>
 8005eb4:	bd10      	pop	{r4, pc}
 8005eb6:	bf00      	nop
 8005eb8:	200006e4 	.word	0x200006e4
 8005ebc:	2000074c 	.word	0x2000074c
 8005ec0:	200007b4 	.word	0x200007b4

08005ec4 <global_stdio_init.part.0>:
 8005ec4:	b510      	push	{r4, lr}
 8005ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8005ef4 <global_stdio_init.part.0+0x30>)
 8005ec8:	4c0b      	ldr	r4, [pc, #44]	@ (8005ef8 <global_stdio_init.part.0+0x34>)
 8005eca:	4a0c      	ldr	r2, [pc, #48]	@ (8005efc <global_stdio_init.part.0+0x38>)
 8005ecc:	601a      	str	r2, [r3, #0]
 8005ece:	4620      	mov	r0, r4
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2104      	movs	r1, #4
 8005ed4:	f7ff ff94 	bl	8005e00 <std>
 8005ed8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005edc:	2201      	movs	r2, #1
 8005ede:	2109      	movs	r1, #9
 8005ee0:	f7ff ff8e 	bl	8005e00 <std>
 8005ee4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005ee8:	2202      	movs	r2, #2
 8005eea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eee:	2112      	movs	r1, #18
 8005ef0:	f7ff bf86 	b.w	8005e00 <std>
 8005ef4:	2000081c 	.word	0x2000081c
 8005ef8:	200006e4 	.word	0x200006e4
 8005efc:	08005e6d 	.word	0x08005e6d

08005f00 <__sfp_lock_acquire>:
 8005f00:	4801      	ldr	r0, [pc, #4]	@ (8005f08 <__sfp_lock_acquire+0x8>)
 8005f02:	f000 ba2c 	b.w	800635e <__retarget_lock_acquire_recursive>
 8005f06:	bf00      	nop
 8005f08:	20000825 	.word	0x20000825

08005f0c <__sfp_lock_release>:
 8005f0c:	4801      	ldr	r0, [pc, #4]	@ (8005f14 <__sfp_lock_release+0x8>)
 8005f0e:	f000 ba27 	b.w	8006360 <__retarget_lock_release_recursive>
 8005f12:	bf00      	nop
 8005f14:	20000825 	.word	0x20000825

08005f18 <__sinit>:
 8005f18:	b510      	push	{r4, lr}
 8005f1a:	4604      	mov	r4, r0
 8005f1c:	f7ff fff0 	bl	8005f00 <__sfp_lock_acquire>
 8005f20:	6a23      	ldr	r3, [r4, #32]
 8005f22:	b11b      	cbz	r3, 8005f2c <__sinit+0x14>
 8005f24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f28:	f7ff bff0 	b.w	8005f0c <__sfp_lock_release>
 8005f2c:	4b04      	ldr	r3, [pc, #16]	@ (8005f40 <__sinit+0x28>)
 8005f2e:	6223      	str	r3, [r4, #32]
 8005f30:	4b04      	ldr	r3, [pc, #16]	@ (8005f44 <__sinit+0x2c>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d1f5      	bne.n	8005f24 <__sinit+0xc>
 8005f38:	f7ff ffc4 	bl	8005ec4 <global_stdio_init.part.0>
 8005f3c:	e7f2      	b.n	8005f24 <__sinit+0xc>
 8005f3e:	bf00      	nop
 8005f40:	08005e85 	.word	0x08005e85
 8005f44:	2000081c 	.word	0x2000081c

08005f48 <_fwalk_sglue>:
 8005f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f4c:	4607      	mov	r7, r0
 8005f4e:	4688      	mov	r8, r1
 8005f50:	4614      	mov	r4, r2
 8005f52:	2600      	movs	r6, #0
 8005f54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f58:	f1b9 0901 	subs.w	r9, r9, #1
 8005f5c:	d505      	bpl.n	8005f6a <_fwalk_sglue+0x22>
 8005f5e:	6824      	ldr	r4, [r4, #0]
 8005f60:	2c00      	cmp	r4, #0
 8005f62:	d1f7      	bne.n	8005f54 <_fwalk_sglue+0xc>
 8005f64:	4630      	mov	r0, r6
 8005f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f6a:	89ab      	ldrh	r3, [r5, #12]
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d907      	bls.n	8005f80 <_fwalk_sglue+0x38>
 8005f70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f74:	3301      	adds	r3, #1
 8005f76:	d003      	beq.n	8005f80 <_fwalk_sglue+0x38>
 8005f78:	4629      	mov	r1, r5
 8005f7a:	4638      	mov	r0, r7
 8005f7c:	47c0      	blx	r8
 8005f7e:	4306      	orrs	r6, r0
 8005f80:	3568      	adds	r5, #104	@ 0x68
 8005f82:	e7e9      	b.n	8005f58 <_fwalk_sglue+0x10>

08005f84 <iprintf>:
 8005f84:	b40f      	push	{r0, r1, r2, r3}
 8005f86:	b507      	push	{r0, r1, r2, lr}
 8005f88:	4906      	ldr	r1, [pc, #24]	@ (8005fa4 <iprintf+0x20>)
 8005f8a:	ab04      	add	r3, sp, #16
 8005f8c:	6808      	ldr	r0, [r1, #0]
 8005f8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f92:	6881      	ldr	r1, [r0, #8]
 8005f94:	9301      	str	r3, [sp, #4]
 8005f96:	f002 fdef 	bl	8008b78 <_vfiprintf_r>
 8005f9a:	b003      	add	sp, #12
 8005f9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005fa0:	b004      	add	sp, #16
 8005fa2:	4770      	bx	lr
 8005fa4:	20000018 	.word	0x20000018

08005fa8 <putchar>:
 8005fa8:	4b02      	ldr	r3, [pc, #8]	@ (8005fb4 <putchar+0xc>)
 8005faa:	4601      	mov	r1, r0
 8005fac:	6818      	ldr	r0, [r3, #0]
 8005fae:	6882      	ldr	r2, [r0, #8]
 8005fb0:	f003 b808 	b.w	8008fc4 <_putc_r>
 8005fb4:	20000018 	.word	0x20000018

08005fb8 <_puts_r>:
 8005fb8:	6a03      	ldr	r3, [r0, #32]
 8005fba:	b570      	push	{r4, r5, r6, lr}
 8005fbc:	6884      	ldr	r4, [r0, #8]
 8005fbe:	4605      	mov	r5, r0
 8005fc0:	460e      	mov	r6, r1
 8005fc2:	b90b      	cbnz	r3, 8005fc8 <_puts_r+0x10>
 8005fc4:	f7ff ffa8 	bl	8005f18 <__sinit>
 8005fc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005fca:	07db      	lsls	r3, r3, #31
 8005fcc:	d405      	bmi.n	8005fda <_puts_r+0x22>
 8005fce:	89a3      	ldrh	r3, [r4, #12]
 8005fd0:	0598      	lsls	r0, r3, #22
 8005fd2:	d402      	bmi.n	8005fda <_puts_r+0x22>
 8005fd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005fd6:	f000 f9c2 	bl	800635e <__retarget_lock_acquire_recursive>
 8005fda:	89a3      	ldrh	r3, [r4, #12]
 8005fdc:	0719      	lsls	r1, r3, #28
 8005fde:	d502      	bpl.n	8005fe6 <_puts_r+0x2e>
 8005fe0:	6923      	ldr	r3, [r4, #16]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d135      	bne.n	8006052 <_puts_r+0x9a>
 8005fe6:	4621      	mov	r1, r4
 8005fe8:	4628      	mov	r0, r5
 8005fea:	f000 f8e5 	bl	80061b8 <__swsetup_r>
 8005fee:	b380      	cbz	r0, 8006052 <_puts_r+0x9a>
 8005ff0:	f04f 35ff 	mov.w	r5, #4294967295
 8005ff4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005ff6:	07da      	lsls	r2, r3, #31
 8005ff8:	d405      	bmi.n	8006006 <_puts_r+0x4e>
 8005ffa:	89a3      	ldrh	r3, [r4, #12]
 8005ffc:	059b      	lsls	r3, r3, #22
 8005ffe:	d402      	bmi.n	8006006 <_puts_r+0x4e>
 8006000:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006002:	f000 f9ad 	bl	8006360 <__retarget_lock_release_recursive>
 8006006:	4628      	mov	r0, r5
 8006008:	bd70      	pop	{r4, r5, r6, pc}
 800600a:	2b00      	cmp	r3, #0
 800600c:	da04      	bge.n	8006018 <_puts_r+0x60>
 800600e:	69a2      	ldr	r2, [r4, #24]
 8006010:	429a      	cmp	r2, r3
 8006012:	dc17      	bgt.n	8006044 <_puts_r+0x8c>
 8006014:	290a      	cmp	r1, #10
 8006016:	d015      	beq.n	8006044 <_puts_r+0x8c>
 8006018:	6823      	ldr	r3, [r4, #0]
 800601a:	1c5a      	adds	r2, r3, #1
 800601c:	6022      	str	r2, [r4, #0]
 800601e:	7019      	strb	r1, [r3, #0]
 8006020:	68a3      	ldr	r3, [r4, #8]
 8006022:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006026:	3b01      	subs	r3, #1
 8006028:	60a3      	str	r3, [r4, #8]
 800602a:	2900      	cmp	r1, #0
 800602c:	d1ed      	bne.n	800600a <_puts_r+0x52>
 800602e:	2b00      	cmp	r3, #0
 8006030:	da11      	bge.n	8006056 <_puts_r+0x9e>
 8006032:	4622      	mov	r2, r4
 8006034:	210a      	movs	r1, #10
 8006036:	4628      	mov	r0, r5
 8006038:	f000 f87f 	bl	800613a <__swbuf_r>
 800603c:	3001      	adds	r0, #1
 800603e:	d0d7      	beq.n	8005ff0 <_puts_r+0x38>
 8006040:	250a      	movs	r5, #10
 8006042:	e7d7      	b.n	8005ff4 <_puts_r+0x3c>
 8006044:	4622      	mov	r2, r4
 8006046:	4628      	mov	r0, r5
 8006048:	f000 f877 	bl	800613a <__swbuf_r>
 800604c:	3001      	adds	r0, #1
 800604e:	d1e7      	bne.n	8006020 <_puts_r+0x68>
 8006050:	e7ce      	b.n	8005ff0 <_puts_r+0x38>
 8006052:	3e01      	subs	r6, #1
 8006054:	e7e4      	b.n	8006020 <_puts_r+0x68>
 8006056:	6823      	ldr	r3, [r4, #0]
 8006058:	1c5a      	adds	r2, r3, #1
 800605a:	6022      	str	r2, [r4, #0]
 800605c:	220a      	movs	r2, #10
 800605e:	701a      	strb	r2, [r3, #0]
 8006060:	e7ee      	b.n	8006040 <_puts_r+0x88>
	...

08006064 <puts>:
 8006064:	4b02      	ldr	r3, [pc, #8]	@ (8006070 <puts+0xc>)
 8006066:	4601      	mov	r1, r0
 8006068:	6818      	ldr	r0, [r3, #0]
 800606a:	f7ff bfa5 	b.w	8005fb8 <_puts_r>
 800606e:	bf00      	nop
 8006070:	20000018 	.word	0x20000018

08006074 <siprintf>:
 8006074:	b40e      	push	{r1, r2, r3}
 8006076:	b500      	push	{lr}
 8006078:	b09c      	sub	sp, #112	@ 0x70
 800607a:	ab1d      	add	r3, sp, #116	@ 0x74
 800607c:	9002      	str	r0, [sp, #8]
 800607e:	9006      	str	r0, [sp, #24]
 8006080:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006084:	4809      	ldr	r0, [pc, #36]	@ (80060ac <siprintf+0x38>)
 8006086:	9107      	str	r1, [sp, #28]
 8006088:	9104      	str	r1, [sp, #16]
 800608a:	4909      	ldr	r1, [pc, #36]	@ (80060b0 <siprintf+0x3c>)
 800608c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006090:	9105      	str	r1, [sp, #20]
 8006092:	6800      	ldr	r0, [r0, #0]
 8006094:	9301      	str	r3, [sp, #4]
 8006096:	a902      	add	r1, sp, #8
 8006098:	f002 fc48 	bl	800892c <_svfiprintf_r>
 800609c:	9b02      	ldr	r3, [sp, #8]
 800609e:	2200      	movs	r2, #0
 80060a0:	701a      	strb	r2, [r3, #0]
 80060a2:	b01c      	add	sp, #112	@ 0x70
 80060a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80060a8:	b003      	add	sp, #12
 80060aa:	4770      	bx	lr
 80060ac:	20000018 	.word	0x20000018
 80060b0:	ffff0208 	.word	0xffff0208

080060b4 <__sread>:
 80060b4:	b510      	push	{r4, lr}
 80060b6:	460c      	mov	r4, r1
 80060b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060bc:	f000 f900 	bl	80062c0 <_read_r>
 80060c0:	2800      	cmp	r0, #0
 80060c2:	bfab      	itete	ge
 80060c4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80060c6:	89a3      	ldrhlt	r3, [r4, #12]
 80060c8:	181b      	addge	r3, r3, r0
 80060ca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80060ce:	bfac      	ite	ge
 80060d0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80060d2:	81a3      	strhlt	r3, [r4, #12]
 80060d4:	bd10      	pop	{r4, pc}

080060d6 <__swrite>:
 80060d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060da:	461f      	mov	r7, r3
 80060dc:	898b      	ldrh	r3, [r1, #12]
 80060de:	05db      	lsls	r3, r3, #23
 80060e0:	4605      	mov	r5, r0
 80060e2:	460c      	mov	r4, r1
 80060e4:	4616      	mov	r6, r2
 80060e6:	d505      	bpl.n	80060f4 <__swrite+0x1e>
 80060e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060ec:	2302      	movs	r3, #2
 80060ee:	2200      	movs	r2, #0
 80060f0:	f000 f8d4 	bl	800629c <_lseek_r>
 80060f4:	89a3      	ldrh	r3, [r4, #12]
 80060f6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060fe:	81a3      	strh	r3, [r4, #12]
 8006100:	4632      	mov	r2, r6
 8006102:	463b      	mov	r3, r7
 8006104:	4628      	mov	r0, r5
 8006106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800610a:	f000 b8eb 	b.w	80062e4 <_write_r>

0800610e <__sseek>:
 800610e:	b510      	push	{r4, lr}
 8006110:	460c      	mov	r4, r1
 8006112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006116:	f000 f8c1 	bl	800629c <_lseek_r>
 800611a:	1c43      	adds	r3, r0, #1
 800611c:	89a3      	ldrh	r3, [r4, #12]
 800611e:	bf15      	itete	ne
 8006120:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006122:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006126:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800612a:	81a3      	strheq	r3, [r4, #12]
 800612c:	bf18      	it	ne
 800612e:	81a3      	strhne	r3, [r4, #12]
 8006130:	bd10      	pop	{r4, pc}

08006132 <__sclose>:
 8006132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006136:	f000 b8a1 	b.w	800627c <_close_r>

0800613a <__swbuf_r>:
 800613a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800613c:	460e      	mov	r6, r1
 800613e:	4614      	mov	r4, r2
 8006140:	4605      	mov	r5, r0
 8006142:	b118      	cbz	r0, 800614c <__swbuf_r+0x12>
 8006144:	6a03      	ldr	r3, [r0, #32]
 8006146:	b90b      	cbnz	r3, 800614c <__swbuf_r+0x12>
 8006148:	f7ff fee6 	bl	8005f18 <__sinit>
 800614c:	69a3      	ldr	r3, [r4, #24]
 800614e:	60a3      	str	r3, [r4, #8]
 8006150:	89a3      	ldrh	r3, [r4, #12]
 8006152:	071a      	lsls	r2, r3, #28
 8006154:	d501      	bpl.n	800615a <__swbuf_r+0x20>
 8006156:	6923      	ldr	r3, [r4, #16]
 8006158:	b943      	cbnz	r3, 800616c <__swbuf_r+0x32>
 800615a:	4621      	mov	r1, r4
 800615c:	4628      	mov	r0, r5
 800615e:	f000 f82b 	bl	80061b8 <__swsetup_r>
 8006162:	b118      	cbz	r0, 800616c <__swbuf_r+0x32>
 8006164:	f04f 37ff 	mov.w	r7, #4294967295
 8006168:	4638      	mov	r0, r7
 800616a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800616c:	6823      	ldr	r3, [r4, #0]
 800616e:	6922      	ldr	r2, [r4, #16]
 8006170:	1a98      	subs	r0, r3, r2
 8006172:	6963      	ldr	r3, [r4, #20]
 8006174:	b2f6      	uxtb	r6, r6
 8006176:	4283      	cmp	r3, r0
 8006178:	4637      	mov	r7, r6
 800617a:	dc05      	bgt.n	8006188 <__swbuf_r+0x4e>
 800617c:	4621      	mov	r1, r4
 800617e:	4628      	mov	r0, r5
 8006180:	f002 fe96 	bl	8008eb0 <_fflush_r>
 8006184:	2800      	cmp	r0, #0
 8006186:	d1ed      	bne.n	8006164 <__swbuf_r+0x2a>
 8006188:	68a3      	ldr	r3, [r4, #8]
 800618a:	3b01      	subs	r3, #1
 800618c:	60a3      	str	r3, [r4, #8]
 800618e:	6823      	ldr	r3, [r4, #0]
 8006190:	1c5a      	adds	r2, r3, #1
 8006192:	6022      	str	r2, [r4, #0]
 8006194:	701e      	strb	r6, [r3, #0]
 8006196:	6962      	ldr	r2, [r4, #20]
 8006198:	1c43      	adds	r3, r0, #1
 800619a:	429a      	cmp	r2, r3
 800619c:	d004      	beq.n	80061a8 <__swbuf_r+0x6e>
 800619e:	89a3      	ldrh	r3, [r4, #12]
 80061a0:	07db      	lsls	r3, r3, #31
 80061a2:	d5e1      	bpl.n	8006168 <__swbuf_r+0x2e>
 80061a4:	2e0a      	cmp	r6, #10
 80061a6:	d1df      	bne.n	8006168 <__swbuf_r+0x2e>
 80061a8:	4621      	mov	r1, r4
 80061aa:	4628      	mov	r0, r5
 80061ac:	f002 fe80 	bl	8008eb0 <_fflush_r>
 80061b0:	2800      	cmp	r0, #0
 80061b2:	d0d9      	beq.n	8006168 <__swbuf_r+0x2e>
 80061b4:	e7d6      	b.n	8006164 <__swbuf_r+0x2a>
	...

080061b8 <__swsetup_r>:
 80061b8:	b538      	push	{r3, r4, r5, lr}
 80061ba:	4b29      	ldr	r3, [pc, #164]	@ (8006260 <__swsetup_r+0xa8>)
 80061bc:	4605      	mov	r5, r0
 80061be:	6818      	ldr	r0, [r3, #0]
 80061c0:	460c      	mov	r4, r1
 80061c2:	b118      	cbz	r0, 80061cc <__swsetup_r+0x14>
 80061c4:	6a03      	ldr	r3, [r0, #32]
 80061c6:	b90b      	cbnz	r3, 80061cc <__swsetup_r+0x14>
 80061c8:	f7ff fea6 	bl	8005f18 <__sinit>
 80061cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061d0:	0719      	lsls	r1, r3, #28
 80061d2:	d422      	bmi.n	800621a <__swsetup_r+0x62>
 80061d4:	06da      	lsls	r2, r3, #27
 80061d6:	d407      	bmi.n	80061e8 <__swsetup_r+0x30>
 80061d8:	2209      	movs	r2, #9
 80061da:	602a      	str	r2, [r5, #0]
 80061dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80061e0:	81a3      	strh	r3, [r4, #12]
 80061e2:	f04f 30ff 	mov.w	r0, #4294967295
 80061e6:	e033      	b.n	8006250 <__swsetup_r+0x98>
 80061e8:	0758      	lsls	r0, r3, #29
 80061ea:	d512      	bpl.n	8006212 <__swsetup_r+0x5a>
 80061ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80061ee:	b141      	cbz	r1, 8006202 <__swsetup_r+0x4a>
 80061f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80061f4:	4299      	cmp	r1, r3
 80061f6:	d002      	beq.n	80061fe <__swsetup_r+0x46>
 80061f8:	4628      	mov	r0, r5
 80061fa:	f000 ff05 	bl	8007008 <_free_r>
 80061fe:	2300      	movs	r3, #0
 8006200:	6363      	str	r3, [r4, #52]	@ 0x34
 8006202:	89a3      	ldrh	r3, [r4, #12]
 8006204:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006208:	81a3      	strh	r3, [r4, #12]
 800620a:	2300      	movs	r3, #0
 800620c:	6063      	str	r3, [r4, #4]
 800620e:	6923      	ldr	r3, [r4, #16]
 8006210:	6023      	str	r3, [r4, #0]
 8006212:	89a3      	ldrh	r3, [r4, #12]
 8006214:	f043 0308 	orr.w	r3, r3, #8
 8006218:	81a3      	strh	r3, [r4, #12]
 800621a:	6923      	ldr	r3, [r4, #16]
 800621c:	b94b      	cbnz	r3, 8006232 <__swsetup_r+0x7a>
 800621e:	89a3      	ldrh	r3, [r4, #12]
 8006220:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006224:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006228:	d003      	beq.n	8006232 <__swsetup_r+0x7a>
 800622a:	4621      	mov	r1, r4
 800622c:	4628      	mov	r0, r5
 800622e:	f002 fe8d 	bl	8008f4c <__smakebuf_r>
 8006232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006236:	f013 0201 	ands.w	r2, r3, #1
 800623a:	d00a      	beq.n	8006252 <__swsetup_r+0x9a>
 800623c:	2200      	movs	r2, #0
 800623e:	60a2      	str	r2, [r4, #8]
 8006240:	6962      	ldr	r2, [r4, #20]
 8006242:	4252      	negs	r2, r2
 8006244:	61a2      	str	r2, [r4, #24]
 8006246:	6922      	ldr	r2, [r4, #16]
 8006248:	b942      	cbnz	r2, 800625c <__swsetup_r+0xa4>
 800624a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800624e:	d1c5      	bne.n	80061dc <__swsetup_r+0x24>
 8006250:	bd38      	pop	{r3, r4, r5, pc}
 8006252:	0799      	lsls	r1, r3, #30
 8006254:	bf58      	it	pl
 8006256:	6962      	ldrpl	r2, [r4, #20]
 8006258:	60a2      	str	r2, [r4, #8]
 800625a:	e7f4      	b.n	8006246 <__swsetup_r+0x8e>
 800625c:	2000      	movs	r0, #0
 800625e:	e7f7      	b.n	8006250 <__swsetup_r+0x98>
 8006260:	20000018 	.word	0x20000018

08006264 <memset>:
 8006264:	4402      	add	r2, r0
 8006266:	4603      	mov	r3, r0
 8006268:	4293      	cmp	r3, r2
 800626a:	d100      	bne.n	800626e <memset+0xa>
 800626c:	4770      	bx	lr
 800626e:	f803 1b01 	strb.w	r1, [r3], #1
 8006272:	e7f9      	b.n	8006268 <memset+0x4>

08006274 <_localeconv_r>:
 8006274:	4800      	ldr	r0, [pc, #0]	@ (8006278 <_localeconv_r+0x4>)
 8006276:	4770      	bx	lr
 8006278:	20000158 	.word	0x20000158

0800627c <_close_r>:
 800627c:	b538      	push	{r3, r4, r5, lr}
 800627e:	4d06      	ldr	r5, [pc, #24]	@ (8006298 <_close_r+0x1c>)
 8006280:	2300      	movs	r3, #0
 8006282:	4604      	mov	r4, r0
 8006284:	4608      	mov	r0, r1
 8006286:	602b      	str	r3, [r5, #0]
 8006288:	f7fb f9ff 	bl	800168a <_close>
 800628c:	1c43      	adds	r3, r0, #1
 800628e:	d102      	bne.n	8006296 <_close_r+0x1a>
 8006290:	682b      	ldr	r3, [r5, #0]
 8006292:	b103      	cbz	r3, 8006296 <_close_r+0x1a>
 8006294:	6023      	str	r3, [r4, #0]
 8006296:	bd38      	pop	{r3, r4, r5, pc}
 8006298:	20000820 	.word	0x20000820

0800629c <_lseek_r>:
 800629c:	b538      	push	{r3, r4, r5, lr}
 800629e:	4d07      	ldr	r5, [pc, #28]	@ (80062bc <_lseek_r+0x20>)
 80062a0:	4604      	mov	r4, r0
 80062a2:	4608      	mov	r0, r1
 80062a4:	4611      	mov	r1, r2
 80062a6:	2200      	movs	r2, #0
 80062a8:	602a      	str	r2, [r5, #0]
 80062aa:	461a      	mov	r2, r3
 80062ac:	f7fb fa14 	bl	80016d8 <_lseek>
 80062b0:	1c43      	adds	r3, r0, #1
 80062b2:	d102      	bne.n	80062ba <_lseek_r+0x1e>
 80062b4:	682b      	ldr	r3, [r5, #0]
 80062b6:	b103      	cbz	r3, 80062ba <_lseek_r+0x1e>
 80062b8:	6023      	str	r3, [r4, #0]
 80062ba:	bd38      	pop	{r3, r4, r5, pc}
 80062bc:	20000820 	.word	0x20000820

080062c0 <_read_r>:
 80062c0:	b538      	push	{r3, r4, r5, lr}
 80062c2:	4d07      	ldr	r5, [pc, #28]	@ (80062e0 <_read_r+0x20>)
 80062c4:	4604      	mov	r4, r0
 80062c6:	4608      	mov	r0, r1
 80062c8:	4611      	mov	r1, r2
 80062ca:	2200      	movs	r2, #0
 80062cc:	602a      	str	r2, [r5, #0]
 80062ce:	461a      	mov	r2, r3
 80062d0:	f7fb f9a2 	bl	8001618 <_read>
 80062d4:	1c43      	adds	r3, r0, #1
 80062d6:	d102      	bne.n	80062de <_read_r+0x1e>
 80062d8:	682b      	ldr	r3, [r5, #0]
 80062da:	b103      	cbz	r3, 80062de <_read_r+0x1e>
 80062dc:	6023      	str	r3, [r4, #0]
 80062de:	bd38      	pop	{r3, r4, r5, pc}
 80062e0:	20000820 	.word	0x20000820

080062e4 <_write_r>:
 80062e4:	b538      	push	{r3, r4, r5, lr}
 80062e6:	4d07      	ldr	r5, [pc, #28]	@ (8006304 <_write_r+0x20>)
 80062e8:	4604      	mov	r4, r0
 80062ea:	4608      	mov	r0, r1
 80062ec:	4611      	mov	r1, r2
 80062ee:	2200      	movs	r2, #0
 80062f0:	602a      	str	r2, [r5, #0]
 80062f2:	461a      	mov	r2, r3
 80062f4:	f7fb f9ad 	bl	8001652 <_write>
 80062f8:	1c43      	adds	r3, r0, #1
 80062fa:	d102      	bne.n	8006302 <_write_r+0x1e>
 80062fc:	682b      	ldr	r3, [r5, #0]
 80062fe:	b103      	cbz	r3, 8006302 <_write_r+0x1e>
 8006300:	6023      	str	r3, [r4, #0]
 8006302:	bd38      	pop	{r3, r4, r5, pc}
 8006304:	20000820 	.word	0x20000820

08006308 <__errno>:
 8006308:	4b01      	ldr	r3, [pc, #4]	@ (8006310 <__errno+0x8>)
 800630a:	6818      	ldr	r0, [r3, #0]
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	20000018 	.word	0x20000018

08006314 <__libc_init_array>:
 8006314:	b570      	push	{r4, r5, r6, lr}
 8006316:	4d0d      	ldr	r5, [pc, #52]	@ (800634c <__libc_init_array+0x38>)
 8006318:	4c0d      	ldr	r4, [pc, #52]	@ (8006350 <__libc_init_array+0x3c>)
 800631a:	1b64      	subs	r4, r4, r5
 800631c:	10a4      	asrs	r4, r4, #2
 800631e:	2600      	movs	r6, #0
 8006320:	42a6      	cmp	r6, r4
 8006322:	d109      	bne.n	8006338 <__libc_init_array+0x24>
 8006324:	4d0b      	ldr	r5, [pc, #44]	@ (8006354 <__libc_init_array+0x40>)
 8006326:	4c0c      	ldr	r4, [pc, #48]	@ (8006358 <__libc_init_array+0x44>)
 8006328:	f003 fb14 	bl	8009954 <_init>
 800632c:	1b64      	subs	r4, r4, r5
 800632e:	10a4      	asrs	r4, r4, #2
 8006330:	2600      	movs	r6, #0
 8006332:	42a6      	cmp	r6, r4
 8006334:	d105      	bne.n	8006342 <__libc_init_array+0x2e>
 8006336:	bd70      	pop	{r4, r5, r6, pc}
 8006338:	f855 3b04 	ldr.w	r3, [r5], #4
 800633c:	4798      	blx	r3
 800633e:	3601      	adds	r6, #1
 8006340:	e7ee      	b.n	8006320 <__libc_init_array+0xc>
 8006342:	f855 3b04 	ldr.w	r3, [r5], #4
 8006346:	4798      	blx	r3
 8006348:	3601      	adds	r6, #1
 800634a:	e7f2      	b.n	8006332 <__libc_init_array+0x1e>
 800634c:	08009e40 	.word	0x08009e40
 8006350:	08009e40 	.word	0x08009e40
 8006354:	08009e40 	.word	0x08009e40
 8006358:	08009e44 	.word	0x08009e44

0800635c <__retarget_lock_init_recursive>:
 800635c:	4770      	bx	lr

0800635e <__retarget_lock_acquire_recursive>:
 800635e:	4770      	bx	lr

08006360 <__retarget_lock_release_recursive>:
 8006360:	4770      	bx	lr
	...

08006364 <nanf>:
 8006364:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800636c <nanf+0x8>
 8006368:	4770      	bx	lr
 800636a:	bf00      	nop
 800636c:	7fc00000 	.word	0x7fc00000

08006370 <quorem>:
 8006370:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006374:	6903      	ldr	r3, [r0, #16]
 8006376:	690c      	ldr	r4, [r1, #16]
 8006378:	42a3      	cmp	r3, r4
 800637a:	4607      	mov	r7, r0
 800637c:	db7e      	blt.n	800647c <quorem+0x10c>
 800637e:	3c01      	subs	r4, #1
 8006380:	f101 0814 	add.w	r8, r1, #20
 8006384:	00a3      	lsls	r3, r4, #2
 8006386:	f100 0514 	add.w	r5, r0, #20
 800638a:	9300      	str	r3, [sp, #0]
 800638c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006390:	9301      	str	r3, [sp, #4]
 8006392:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006396:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800639a:	3301      	adds	r3, #1
 800639c:	429a      	cmp	r2, r3
 800639e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063a2:	fbb2 f6f3 	udiv	r6, r2, r3
 80063a6:	d32e      	bcc.n	8006406 <quorem+0x96>
 80063a8:	f04f 0a00 	mov.w	sl, #0
 80063ac:	46c4      	mov	ip, r8
 80063ae:	46ae      	mov	lr, r5
 80063b0:	46d3      	mov	fp, sl
 80063b2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80063b6:	b298      	uxth	r0, r3
 80063b8:	fb06 a000 	mla	r0, r6, r0, sl
 80063bc:	0c02      	lsrs	r2, r0, #16
 80063be:	0c1b      	lsrs	r3, r3, #16
 80063c0:	fb06 2303 	mla	r3, r6, r3, r2
 80063c4:	f8de 2000 	ldr.w	r2, [lr]
 80063c8:	b280      	uxth	r0, r0
 80063ca:	b292      	uxth	r2, r2
 80063cc:	1a12      	subs	r2, r2, r0
 80063ce:	445a      	add	r2, fp
 80063d0:	f8de 0000 	ldr.w	r0, [lr]
 80063d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063d8:	b29b      	uxth	r3, r3
 80063da:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80063de:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80063e2:	b292      	uxth	r2, r2
 80063e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80063e8:	45e1      	cmp	r9, ip
 80063ea:	f84e 2b04 	str.w	r2, [lr], #4
 80063ee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80063f2:	d2de      	bcs.n	80063b2 <quorem+0x42>
 80063f4:	9b00      	ldr	r3, [sp, #0]
 80063f6:	58eb      	ldr	r3, [r5, r3]
 80063f8:	b92b      	cbnz	r3, 8006406 <quorem+0x96>
 80063fa:	9b01      	ldr	r3, [sp, #4]
 80063fc:	3b04      	subs	r3, #4
 80063fe:	429d      	cmp	r5, r3
 8006400:	461a      	mov	r2, r3
 8006402:	d32f      	bcc.n	8006464 <quorem+0xf4>
 8006404:	613c      	str	r4, [r7, #16]
 8006406:	4638      	mov	r0, r7
 8006408:	f001 f9c2 	bl	8007790 <__mcmp>
 800640c:	2800      	cmp	r0, #0
 800640e:	db25      	blt.n	800645c <quorem+0xec>
 8006410:	4629      	mov	r1, r5
 8006412:	2000      	movs	r0, #0
 8006414:	f858 2b04 	ldr.w	r2, [r8], #4
 8006418:	f8d1 c000 	ldr.w	ip, [r1]
 800641c:	fa1f fe82 	uxth.w	lr, r2
 8006420:	fa1f f38c 	uxth.w	r3, ip
 8006424:	eba3 030e 	sub.w	r3, r3, lr
 8006428:	4403      	add	r3, r0
 800642a:	0c12      	lsrs	r2, r2, #16
 800642c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006430:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006434:	b29b      	uxth	r3, r3
 8006436:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800643a:	45c1      	cmp	r9, r8
 800643c:	f841 3b04 	str.w	r3, [r1], #4
 8006440:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006444:	d2e6      	bcs.n	8006414 <quorem+0xa4>
 8006446:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800644a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800644e:	b922      	cbnz	r2, 800645a <quorem+0xea>
 8006450:	3b04      	subs	r3, #4
 8006452:	429d      	cmp	r5, r3
 8006454:	461a      	mov	r2, r3
 8006456:	d30b      	bcc.n	8006470 <quorem+0x100>
 8006458:	613c      	str	r4, [r7, #16]
 800645a:	3601      	adds	r6, #1
 800645c:	4630      	mov	r0, r6
 800645e:	b003      	add	sp, #12
 8006460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006464:	6812      	ldr	r2, [r2, #0]
 8006466:	3b04      	subs	r3, #4
 8006468:	2a00      	cmp	r2, #0
 800646a:	d1cb      	bne.n	8006404 <quorem+0x94>
 800646c:	3c01      	subs	r4, #1
 800646e:	e7c6      	b.n	80063fe <quorem+0x8e>
 8006470:	6812      	ldr	r2, [r2, #0]
 8006472:	3b04      	subs	r3, #4
 8006474:	2a00      	cmp	r2, #0
 8006476:	d1ef      	bne.n	8006458 <quorem+0xe8>
 8006478:	3c01      	subs	r4, #1
 800647a:	e7ea      	b.n	8006452 <quorem+0xe2>
 800647c:	2000      	movs	r0, #0
 800647e:	e7ee      	b.n	800645e <quorem+0xee>

08006480 <_dtoa_r>:
 8006480:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006484:	69c7      	ldr	r7, [r0, #28]
 8006486:	b099      	sub	sp, #100	@ 0x64
 8006488:	ed8d 0b02 	vstr	d0, [sp, #8]
 800648c:	ec55 4b10 	vmov	r4, r5, d0
 8006490:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006492:	9109      	str	r1, [sp, #36]	@ 0x24
 8006494:	4683      	mov	fp, r0
 8006496:	920e      	str	r2, [sp, #56]	@ 0x38
 8006498:	9313      	str	r3, [sp, #76]	@ 0x4c
 800649a:	b97f      	cbnz	r7, 80064bc <_dtoa_r+0x3c>
 800649c:	2010      	movs	r0, #16
 800649e:	f000 fdfd 	bl	800709c <malloc>
 80064a2:	4602      	mov	r2, r0
 80064a4:	f8cb 001c 	str.w	r0, [fp, #28]
 80064a8:	b920      	cbnz	r0, 80064b4 <_dtoa_r+0x34>
 80064aa:	4ba7      	ldr	r3, [pc, #668]	@ (8006748 <_dtoa_r+0x2c8>)
 80064ac:	21ef      	movs	r1, #239	@ 0xef
 80064ae:	48a7      	ldr	r0, [pc, #668]	@ (800674c <_dtoa_r+0x2cc>)
 80064b0:	f002 fe32 	bl	8009118 <__assert_func>
 80064b4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80064b8:	6007      	str	r7, [r0, #0]
 80064ba:	60c7      	str	r7, [r0, #12]
 80064bc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80064c0:	6819      	ldr	r1, [r3, #0]
 80064c2:	b159      	cbz	r1, 80064dc <_dtoa_r+0x5c>
 80064c4:	685a      	ldr	r2, [r3, #4]
 80064c6:	604a      	str	r2, [r1, #4]
 80064c8:	2301      	movs	r3, #1
 80064ca:	4093      	lsls	r3, r2
 80064cc:	608b      	str	r3, [r1, #8]
 80064ce:	4658      	mov	r0, fp
 80064d0:	f000 feda 	bl	8007288 <_Bfree>
 80064d4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80064d8:	2200      	movs	r2, #0
 80064da:	601a      	str	r2, [r3, #0]
 80064dc:	1e2b      	subs	r3, r5, #0
 80064de:	bfb9      	ittee	lt
 80064e0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80064e4:	9303      	strlt	r3, [sp, #12]
 80064e6:	2300      	movge	r3, #0
 80064e8:	6033      	strge	r3, [r6, #0]
 80064ea:	9f03      	ldr	r7, [sp, #12]
 80064ec:	4b98      	ldr	r3, [pc, #608]	@ (8006750 <_dtoa_r+0x2d0>)
 80064ee:	bfbc      	itt	lt
 80064f0:	2201      	movlt	r2, #1
 80064f2:	6032      	strlt	r2, [r6, #0]
 80064f4:	43bb      	bics	r3, r7
 80064f6:	d112      	bne.n	800651e <_dtoa_r+0x9e>
 80064f8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80064fa:	f242 730f 	movw	r3, #9999	@ 0x270f
 80064fe:	6013      	str	r3, [r2, #0]
 8006500:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006504:	4323      	orrs	r3, r4
 8006506:	f000 854d 	beq.w	8006fa4 <_dtoa_r+0xb24>
 800650a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800650c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006764 <_dtoa_r+0x2e4>
 8006510:	2b00      	cmp	r3, #0
 8006512:	f000 854f 	beq.w	8006fb4 <_dtoa_r+0xb34>
 8006516:	f10a 0303 	add.w	r3, sl, #3
 800651a:	f000 bd49 	b.w	8006fb0 <_dtoa_r+0xb30>
 800651e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006522:	2200      	movs	r2, #0
 8006524:	ec51 0b17 	vmov	r0, r1, d7
 8006528:	2300      	movs	r3, #0
 800652a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800652e:	f7fa fae3 	bl	8000af8 <__aeabi_dcmpeq>
 8006532:	4680      	mov	r8, r0
 8006534:	b158      	cbz	r0, 800654e <_dtoa_r+0xce>
 8006536:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006538:	2301      	movs	r3, #1
 800653a:	6013      	str	r3, [r2, #0]
 800653c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800653e:	b113      	cbz	r3, 8006546 <_dtoa_r+0xc6>
 8006540:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006542:	4b84      	ldr	r3, [pc, #528]	@ (8006754 <_dtoa_r+0x2d4>)
 8006544:	6013      	str	r3, [r2, #0]
 8006546:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006768 <_dtoa_r+0x2e8>
 800654a:	f000 bd33 	b.w	8006fb4 <_dtoa_r+0xb34>
 800654e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006552:	aa16      	add	r2, sp, #88	@ 0x58
 8006554:	a917      	add	r1, sp, #92	@ 0x5c
 8006556:	4658      	mov	r0, fp
 8006558:	f001 fa3a 	bl	80079d0 <__d2b>
 800655c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006560:	4681      	mov	r9, r0
 8006562:	2e00      	cmp	r6, #0
 8006564:	d077      	beq.n	8006656 <_dtoa_r+0x1d6>
 8006566:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006568:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800656c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006570:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006574:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006578:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800657c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006580:	4619      	mov	r1, r3
 8006582:	2200      	movs	r2, #0
 8006584:	4b74      	ldr	r3, [pc, #464]	@ (8006758 <_dtoa_r+0x2d8>)
 8006586:	f7f9 fe97 	bl	80002b8 <__aeabi_dsub>
 800658a:	a369      	add	r3, pc, #420	@ (adr r3, 8006730 <_dtoa_r+0x2b0>)
 800658c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006590:	f7fa f84a 	bl	8000628 <__aeabi_dmul>
 8006594:	a368      	add	r3, pc, #416	@ (adr r3, 8006738 <_dtoa_r+0x2b8>)
 8006596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800659a:	f7f9 fe8f 	bl	80002bc <__adddf3>
 800659e:	4604      	mov	r4, r0
 80065a0:	4630      	mov	r0, r6
 80065a2:	460d      	mov	r5, r1
 80065a4:	f7f9 ffd6 	bl	8000554 <__aeabi_i2d>
 80065a8:	a365      	add	r3, pc, #404	@ (adr r3, 8006740 <_dtoa_r+0x2c0>)
 80065aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ae:	f7fa f83b 	bl	8000628 <__aeabi_dmul>
 80065b2:	4602      	mov	r2, r0
 80065b4:	460b      	mov	r3, r1
 80065b6:	4620      	mov	r0, r4
 80065b8:	4629      	mov	r1, r5
 80065ba:	f7f9 fe7f 	bl	80002bc <__adddf3>
 80065be:	4604      	mov	r4, r0
 80065c0:	460d      	mov	r5, r1
 80065c2:	f7fa fae1 	bl	8000b88 <__aeabi_d2iz>
 80065c6:	2200      	movs	r2, #0
 80065c8:	4607      	mov	r7, r0
 80065ca:	2300      	movs	r3, #0
 80065cc:	4620      	mov	r0, r4
 80065ce:	4629      	mov	r1, r5
 80065d0:	f7fa fa9c 	bl	8000b0c <__aeabi_dcmplt>
 80065d4:	b140      	cbz	r0, 80065e8 <_dtoa_r+0x168>
 80065d6:	4638      	mov	r0, r7
 80065d8:	f7f9 ffbc 	bl	8000554 <__aeabi_i2d>
 80065dc:	4622      	mov	r2, r4
 80065de:	462b      	mov	r3, r5
 80065e0:	f7fa fa8a 	bl	8000af8 <__aeabi_dcmpeq>
 80065e4:	b900      	cbnz	r0, 80065e8 <_dtoa_r+0x168>
 80065e6:	3f01      	subs	r7, #1
 80065e8:	2f16      	cmp	r7, #22
 80065ea:	d851      	bhi.n	8006690 <_dtoa_r+0x210>
 80065ec:	4b5b      	ldr	r3, [pc, #364]	@ (800675c <_dtoa_r+0x2dc>)
 80065ee:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80065f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065fa:	f7fa fa87 	bl	8000b0c <__aeabi_dcmplt>
 80065fe:	2800      	cmp	r0, #0
 8006600:	d048      	beq.n	8006694 <_dtoa_r+0x214>
 8006602:	3f01      	subs	r7, #1
 8006604:	2300      	movs	r3, #0
 8006606:	9312      	str	r3, [sp, #72]	@ 0x48
 8006608:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800660a:	1b9b      	subs	r3, r3, r6
 800660c:	1e5a      	subs	r2, r3, #1
 800660e:	bf44      	itt	mi
 8006610:	f1c3 0801 	rsbmi	r8, r3, #1
 8006614:	2300      	movmi	r3, #0
 8006616:	9208      	str	r2, [sp, #32]
 8006618:	bf54      	ite	pl
 800661a:	f04f 0800 	movpl.w	r8, #0
 800661e:	9308      	strmi	r3, [sp, #32]
 8006620:	2f00      	cmp	r7, #0
 8006622:	db39      	blt.n	8006698 <_dtoa_r+0x218>
 8006624:	9b08      	ldr	r3, [sp, #32]
 8006626:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006628:	443b      	add	r3, r7
 800662a:	9308      	str	r3, [sp, #32]
 800662c:	2300      	movs	r3, #0
 800662e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006632:	2b09      	cmp	r3, #9
 8006634:	d864      	bhi.n	8006700 <_dtoa_r+0x280>
 8006636:	2b05      	cmp	r3, #5
 8006638:	bfc4      	itt	gt
 800663a:	3b04      	subgt	r3, #4
 800663c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800663e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006640:	f1a3 0302 	sub.w	r3, r3, #2
 8006644:	bfcc      	ite	gt
 8006646:	2400      	movgt	r4, #0
 8006648:	2401      	movle	r4, #1
 800664a:	2b03      	cmp	r3, #3
 800664c:	d863      	bhi.n	8006716 <_dtoa_r+0x296>
 800664e:	e8df f003 	tbb	[pc, r3]
 8006652:	372a      	.short	0x372a
 8006654:	5535      	.short	0x5535
 8006656:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800665a:	441e      	add	r6, r3
 800665c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006660:	2b20      	cmp	r3, #32
 8006662:	bfc1      	itttt	gt
 8006664:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006668:	409f      	lslgt	r7, r3
 800666a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800666e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006672:	bfd6      	itet	le
 8006674:	f1c3 0320 	rsble	r3, r3, #32
 8006678:	ea47 0003 	orrgt.w	r0, r7, r3
 800667c:	fa04 f003 	lslle.w	r0, r4, r3
 8006680:	f7f9 ff58 	bl	8000534 <__aeabi_ui2d>
 8006684:	2201      	movs	r2, #1
 8006686:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800668a:	3e01      	subs	r6, #1
 800668c:	9214      	str	r2, [sp, #80]	@ 0x50
 800668e:	e777      	b.n	8006580 <_dtoa_r+0x100>
 8006690:	2301      	movs	r3, #1
 8006692:	e7b8      	b.n	8006606 <_dtoa_r+0x186>
 8006694:	9012      	str	r0, [sp, #72]	@ 0x48
 8006696:	e7b7      	b.n	8006608 <_dtoa_r+0x188>
 8006698:	427b      	negs	r3, r7
 800669a:	930a      	str	r3, [sp, #40]	@ 0x28
 800669c:	2300      	movs	r3, #0
 800669e:	eba8 0807 	sub.w	r8, r8, r7
 80066a2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80066a4:	e7c4      	b.n	8006630 <_dtoa_r+0x1b0>
 80066a6:	2300      	movs	r3, #0
 80066a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	dc35      	bgt.n	800671c <_dtoa_r+0x29c>
 80066b0:	2301      	movs	r3, #1
 80066b2:	9300      	str	r3, [sp, #0]
 80066b4:	9307      	str	r3, [sp, #28]
 80066b6:	461a      	mov	r2, r3
 80066b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80066ba:	e00b      	b.n	80066d4 <_dtoa_r+0x254>
 80066bc:	2301      	movs	r3, #1
 80066be:	e7f3      	b.n	80066a8 <_dtoa_r+0x228>
 80066c0:	2300      	movs	r3, #0
 80066c2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066c6:	18fb      	adds	r3, r7, r3
 80066c8:	9300      	str	r3, [sp, #0]
 80066ca:	3301      	adds	r3, #1
 80066cc:	2b01      	cmp	r3, #1
 80066ce:	9307      	str	r3, [sp, #28]
 80066d0:	bfb8      	it	lt
 80066d2:	2301      	movlt	r3, #1
 80066d4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80066d8:	2100      	movs	r1, #0
 80066da:	2204      	movs	r2, #4
 80066dc:	f102 0514 	add.w	r5, r2, #20
 80066e0:	429d      	cmp	r5, r3
 80066e2:	d91f      	bls.n	8006724 <_dtoa_r+0x2a4>
 80066e4:	6041      	str	r1, [r0, #4]
 80066e6:	4658      	mov	r0, fp
 80066e8:	f000 fd8e 	bl	8007208 <_Balloc>
 80066ec:	4682      	mov	sl, r0
 80066ee:	2800      	cmp	r0, #0
 80066f0:	d13c      	bne.n	800676c <_dtoa_r+0x2ec>
 80066f2:	4b1b      	ldr	r3, [pc, #108]	@ (8006760 <_dtoa_r+0x2e0>)
 80066f4:	4602      	mov	r2, r0
 80066f6:	f240 11af 	movw	r1, #431	@ 0x1af
 80066fa:	e6d8      	b.n	80064ae <_dtoa_r+0x2e>
 80066fc:	2301      	movs	r3, #1
 80066fe:	e7e0      	b.n	80066c2 <_dtoa_r+0x242>
 8006700:	2401      	movs	r4, #1
 8006702:	2300      	movs	r3, #0
 8006704:	9309      	str	r3, [sp, #36]	@ 0x24
 8006706:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006708:	f04f 33ff 	mov.w	r3, #4294967295
 800670c:	9300      	str	r3, [sp, #0]
 800670e:	9307      	str	r3, [sp, #28]
 8006710:	2200      	movs	r2, #0
 8006712:	2312      	movs	r3, #18
 8006714:	e7d0      	b.n	80066b8 <_dtoa_r+0x238>
 8006716:	2301      	movs	r3, #1
 8006718:	930b      	str	r3, [sp, #44]	@ 0x2c
 800671a:	e7f5      	b.n	8006708 <_dtoa_r+0x288>
 800671c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	9307      	str	r3, [sp, #28]
 8006722:	e7d7      	b.n	80066d4 <_dtoa_r+0x254>
 8006724:	3101      	adds	r1, #1
 8006726:	0052      	lsls	r2, r2, #1
 8006728:	e7d8      	b.n	80066dc <_dtoa_r+0x25c>
 800672a:	bf00      	nop
 800672c:	f3af 8000 	nop.w
 8006730:	636f4361 	.word	0x636f4361
 8006734:	3fd287a7 	.word	0x3fd287a7
 8006738:	8b60c8b3 	.word	0x8b60c8b3
 800673c:	3fc68a28 	.word	0x3fc68a28
 8006740:	509f79fb 	.word	0x509f79fb
 8006744:	3fd34413 	.word	0x3fd34413
 8006748:	08009a4e 	.word	0x08009a4e
 800674c:	08009a65 	.word	0x08009a65
 8006750:	7ff00000 	.word	0x7ff00000
 8006754:	08009a19 	.word	0x08009a19
 8006758:	3ff80000 	.word	0x3ff80000
 800675c:	08009b60 	.word	0x08009b60
 8006760:	08009abd 	.word	0x08009abd
 8006764:	08009a4a 	.word	0x08009a4a
 8006768:	08009a18 	.word	0x08009a18
 800676c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006770:	6018      	str	r0, [r3, #0]
 8006772:	9b07      	ldr	r3, [sp, #28]
 8006774:	2b0e      	cmp	r3, #14
 8006776:	f200 80a4 	bhi.w	80068c2 <_dtoa_r+0x442>
 800677a:	2c00      	cmp	r4, #0
 800677c:	f000 80a1 	beq.w	80068c2 <_dtoa_r+0x442>
 8006780:	2f00      	cmp	r7, #0
 8006782:	dd33      	ble.n	80067ec <_dtoa_r+0x36c>
 8006784:	4bad      	ldr	r3, [pc, #692]	@ (8006a3c <_dtoa_r+0x5bc>)
 8006786:	f007 020f 	and.w	r2, r7, #15
 800678a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800678e:	ed93 7b00 	vldr	d7, [r3]
 8006792:	05f8      	lsls	r0, r7, #23
 8006794:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006798:	ea4f 1427 	mov.w	r4, r7, asr #4
 800679c:	d516      	bpl.n	80067cc <_dtoa_r+0x34c>
 800679e:	4ba8      	ldr	r3, [pc, #672]	@ (8006a40 <_dtoa_r+0x5c0>)
 80067a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80067a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80067a8:	f7fa f868 	bl	800087c <__aeabi_ddiv>
 80067ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067b0:	f004 040f 	and.w	r4, r4, #15
 80067b4:	2603      	movs	r6, #3
 80067b6:	4da2      	ldr	r5, [pc, #648]	@ (8006a40 <_dtoa_r+0x5c0>)
 80067b8:	b954      	cbnz	r4, 80067d0 <_dtoa_r+0x350>
 80067ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067c2:	f7fa f85b 	bl	800087c <__aeabi_ddiv>
 80067c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067ca:	e028      	b.n	800681e <_dtoa_r+0x39e>
 80067cc:	2602      	movs	r6, #2
 80067ce:	e7f2      	b.n	80067b6 <_dtoa_r+0x336>
 80067d0:	07e1      	lsls	r1, r4, #31
 80067d2:	d508      	bpl.n	80067e6 <_dtoa_r+0x366>
 80067d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067dc:	f7f9 ff24 	bl	8000628 <__aeabi_dmul>
 80067e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80067e4:	3601      	adds	r6, #1
 80067e6:	1064      	asrs	r4, r4, #1
 80067e8:	3508      	adds	r5, #8
 80067ea:	e7e5      	b.n	80067b8 <_dtoa_r+0x338>
 80067ec:	f000 80d2 	beq.w	8006994 <_dtoa_r+0x514>
 80067f0:	427c      	negs	r4, r7
 80067f2:	4b92      	ldr	r3, [pc, #584]	@ (8006a3c <_dtoa_r+0x5bc>)
 80067f4:	4d92      	ldr	r5, [pc, #584]	@ (8006a40 <_dtoa_r+0x5c0>)
 80067f6:	f004 020f 	and.w	r2, r4, #15
 80067fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006802:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006806:	f7f9 ff0f 	bl	8000628 <__aeabi_dmul>
 800680a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800680e:	1124      	asrs	r4, r4, #4
 8006810:	2300      	movs	r3, #0
 8006812:	2602      	movs	r6, #2
 8006814:	2c00      	cmp	r4, #0
 8006816:	f040 80b2 	bne.w	800697e <_dtoa_r+0x4fe>
 800681a:	2b00      	cmp	r3, #0
 800681c:	d1d3      	bne.n	80067c6 <_dtoa_r+0x346>
 800681e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006820:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006824:	2b00      	cmp	r3, #0
 8006826:	f000 80b7 	beq.w	8006998 <_dtoa_r+0x518>
 800682a:	4b86      	ldr	r3, [pc, #536]	@ (8006a44 <_dtoa_r+0x5c4>)
 800682c:	2200      	movs	r2, #0
 800682e:	4620      	mov	r0, r4
 8006830:	4629      	mov	r1, r5
 8006832:	f7fa f96b 	bl	8000b0c <__aeabi_dcmplt>
 8006836:	2800      	cmp	r0, #0
 8006838:	f000 80ae 	beq.w	8006998 <_dtoa_r+0x518>
 800683c:	9b07      	ldr	r3, [sp, #28]
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 80aa 	beq.w	8006998 <_dtoa_r+0x518>
 8006844:	9b00      	ldr	r3, [sp, #0]
 8006846:	2b00      	cmp	r3, #0
 8006848:	dd37      	ble.n	80068ba <_dtoa_r+0x43a>
 800684a:	1e7b      	subs	r3, r7, #1
 800684c:	9304      	str	r3, [sp, #16]
 800684e:	4620      	mov	r0, r4
 8006850:	4b7d      	ldr	r3, [pc, #500]	@ (8006a48 <_dtoa_r+0x5c8>)
 8006852:	2200      	movs	r2, #0
 8006854:	4629      	mov	r1, r5
 8006856:	f7f9 fee7 	bl	8000628 <__aeabi_dmul>
 800685a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800685e:	9c00      	ldr	r4, [sp, #0]
 8006860:	3601      	adds	r6, #1
 8006862:	4630      	mov	r0, r6
 8006864:	f7f9 fe76 	bl	8000554 <__aeabi_i2d>
 8006868:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800686c:	f7f9 fedc 	bl	8000628 <__aeabi_dmul>
 8006870:	4b76      	ldr	r3, [pc, #472]	@ (8006a4c <_dtoa_r+0x5cc>)
 8006872:	2200      	movs	r2, #0
 8006874:	f7f9 fd22 	bl	80002bc <__adddf3>
 8006878:	4605      	mov	r5, r0
 800687a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800687e:	2c00      	cmp	r4, #0
 8006880:	f040 808d 	bne.w	800699e <_dtoa_r+0x51e>
 8006884:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006888:	4b71      	ldr	r3, [pc, #452]	@ (8006a50 <_dtoa_r+0x5d0>)
 800688a:	2200      	movs	r2, #0
 800688c:	f7f9 fd14 	bl	80002b8 <__aeabi_dsub>
 8006890:	4602      	mov	r2, r0
 8006892:	460b      	mov	r3, r1
 8006894:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006898:	462a      	mov	r2, r5
 800689a:	4633      	mov	r3, r6
 800689c:	f7fa f954 	bl	8000b48 <__aeabi_dcmpgt>
 80068a0:	2800      	cmp	r0, #0
 80068a2:	f040 828b 	bne.w	8006dbc <_dtoa_r+0x93c>
 80068a6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80068aa:	462a      	mov	r2, r5
 80068ac:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80068b0:	f7fa f92c 	bl	8000b0c <__aeabi_dcmplt>
 80068b4:	2800      	cmp	r0, #0
 80068b6:	f040 8128 	bne.w	8006b0a <_dtoa_r+0x68a>
 80068ba:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80068be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80068c2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	f2c0 815a 	blt.w	8006b7e <_dtoa_r+0x6fe>
 80068ca:	2f0e      	cmp	r7, #14
 80068cc:	f300 8157 	bgt.w	8006b7e <_dtoa_r+0x6fe>
 80068d0:	4b5a      	ldr	r3, [pc, #360]	@ (8006a3c <_dtoa_r+0x5bc>)
 80068d2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068d6:	ed93 7b00 	vldr	d7, [r3]
 80068da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068dc:	2b00      	cmp	r3, #0
 80068de:	ed8d 7b00 	vstr	d7, [sp]
 80068e2:	da03      	bge.n	80068ec <_dtoa_r+0x46c>
 80068e4:	9b07      	ldr	r3, [sp, #28]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	f340 8101 	ble.w	8006aee <_dtoa_r+0x66e>
 80068ec:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80068f0:	4656      	mov	r6, sl
 80068f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80068f6:	4620      	mov	r0, r4
 80068f8:	4629      	mov	r1, r5
 80068fa:	f7f9 ffbf 	bl	800087c <__aeabi_ddiv>
 80068fe:	f7fa f943 	bl	8000b88 <__aeabi_d2iz>
 8006902:	4680      	mov	r8, r0
 8006904:	f7f9 fe26 	bl	8000554 <__aeabi_i2d>
 8006908:	e9dd 2300 	ldrd	r2, r3, [sp]
 800690c:	f7f9 fe8c 	bl	8000628 <__aeabi_dmul>
 8006910:	4602      	mov	r2, r0
 8006912:	460b      	mov	r3, r1
 8006914:	4620      	mov	r0, r4
 8006916:	4629      	mov	r1, r5
 8006918:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800691c:	f7f9 fccc 	bl	80002b8 <__aeabi_dsub>
 8006920:	f806 4b01 	strb.w	r4, [r6], #1
 8006924:	9d07      	ldr	r5, [sp, #28]
 8006926:	eba6 040a 	sub.w	r4, r6, sl
 800692a:	42a5      	cmp	r5, r4
 800692c:	4602      	mov	r2, r0
 800692e:	460b      	mov	r3, r1
 8006930:	f040 8117 	bne.w	8006b62 <_dtoa_r+0x6e2>
 8006934:	f7f9 fcc2 	bl	80002bc <__adddf3>
 8006938:	e9dd 2300 	ldrd	r2, r3, [sp]
 800693c:	4604      	mov	r4, r0
 800693e:	460d      	mov	r5, r1
 8006940:	f7fa f902 	bl	8000b48 <__aeabi_dcmpgt>
 8006944:	2800      	cmp	r0, #0
 8006946:	f040 80f9 	bne.w	8006b3c <_dtoa_r+0x6bc>
 800694a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800694e:	4620      	mov	r0, r4
 8006950:	4629      	mov	r1, r5
 8006952:	f7fa f8d1 	bl	8000af8 <__aeabi_dcmpeq>
 8006956:	b118      	cbz	r0, 8006960 <_dtoa_r+0x4e0>
 8006958:	f018 0f01 	tst.w	r8, #1
 800695c:	f040 80ee 	bne.w	8006b3c <_dtoa_r+0x6bc>
 8006960:	4649      	mov	r1, r9
 8006962:	4658      	mov	r0, fp
 8006964:	f000 fc90 	bl	8007288 <_Bfree>
 8006968:	2300      	movs	r3, #0
 800696a:	7033      	strb	r3, [r6, #0]
 800696c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800696e:	3701      	adds	r7, #1
 8006970:	601f      	str	r7, [r3, #0]
 8006972:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006974:	2b00      	cmp	r3, #0
 8006976:	f000 831d 	beq.w	8006fb4 <_dtoa_r+0xb34>
 800697a:	601e      	str	r6, [r3, #0]
 800697c:	e31a      	b.n	8006fb4 <_dtoa_r+0xb34>
 800697e:	07e2      	lsls	r2, r4, #31
 8006980:	d505      	bpl.n	800698e <_dtoa_r+0x50e>
 8006982:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006986:	f7f9 fe4f 	bl	8000628 <__aeabi_dmul>
 800698a:	3601      	adds	r6, #1
 800698c:	2301      	movs	r3, #1
 800698e:	1064      	asrs	r4, r4, #1
 8006990:	3508      	adds	r5, #8
 8006992:	e73f      	b.n	8006814 <_dtoa_r+0x394>
 8006994:	2602      	movs	r6, #2
 8006996:	e742      	b.n	800681e <_dtoa_r+0x39e>
 8006998:	9c07      	ldr	r4, [sp, #28]
 800699a:	9704      	str	r7, [sp, #16]
 800699c:	e761      	b.n	8006862 <_dtoa_r+0x3e2>
 800699e:	4b27      	ldr	r3, [pc, #156]	@ (8006a3c <_dtoa_r+0x5bc>)
 80069a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80069a6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069aa:	4454      	add	r4, sl
 80069ac:	2900      	cmp	r1, #0
 80069ae:	d053      	beq.n	8006a58 <_dtoa_r+0x5d8>
 80069b0:	4928      	ldr	r1, [pc, #160]	@ (8006a54 <_dtoa_r+0x5d4>)
 80069b2:	2000      	movs	r0, #0
 80069b4:	f7f9 ff62 	bl	800087c <__aeabi_ddiv>
 80069b8:	4633      	mov	r3, r6
 80069ba:	462a      	mov	r2, r5
 80069bc:	f7f9 fc7c 	bl	80002b8 <__aeabi_dsub>
 80069c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80069c4:	4656      	mov	r6, sl
 80069c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069ca:	f7fa f8dd 	bl	8000b88 <__aeabi_d2iz>
 80069ce:	4605      	mov	r5, r0
 80069d0:	f7f9 fdc0 	bl	8000554 <__aeabi_i2d>
 80069d4:	4602      	mov	r2, r0
 80069d6:	460b      	mov	r3, r1
 80069d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069dc:	f7f9 fc6c 	bl	80002b8 <__aeabi_dsub>
 80069e0:	3530      	adds	r5, #48	@ 0x30
 80069e2:	4602      	mov	r2, r0
 80069e4:	460b      	mov	r3, r1
 80069e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80069ea:	f806 5b01 	strb.w	r5, [r6], #1
 80069ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80069f2:	f7fa f88b 	bl	8000b0c <__aeabi_dcmplt>
 80069f6:	2800      	cmp	r0, #0
 80069f8:	d171      	bne.n	8006ade <_dtoa_r+0x65e>
 80069fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80069fe:	4911      	ldr	r1, [pc, #68]	@ (8006a44 <_dtoa_r+0x5c4>)
 8006a00:	2000      	movs	r0, #0
 8006a02:	f7f9 fc59 	bl	80002b8 <__aeabi_dsub>
 8006a06:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a0a:	f7fa f87f 	bl	8000b0c <__aeabi_dcmplt>
 8006a0e:	2800      	cmp	r0, #0
 8006a10:	f040 8095 	bne.w	8006b3e <_dtoa_r+0x6be>
 8006a14:	42a6      	cmp	r6, r4
 8006a16:	f43f af50 	beq.w	80068ba <_dtoa_r+0x43a>
 8006a1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8006a48 <_dtoa_r+0x5c8>)
 8006a20:	2200      	movs	r2, #0
 8006a22:	f7f9 fe01 	bl	8000628 <__aeabi_dmul>
 8006a26:	4b08      	ldr	r3, [pc, #32]	@ (8006a48 <_dtoa_r+0x5c8>)
 8006a28:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a32:	f7f9 fdf9 	bl	8000628 <__aeabi_dmul>
 8006a36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a3a:	e7c4      	b.n	80069c6 <_dtoa_r+0x546>
 8006a3c:	08009b60 	.word	0x08009b60
 8006a40:	08009b38 	.word	0x08009b38
 8006a44:	3ff00000 	.word	0x3ff00000
 8006a48:	40240000 	.word	0x40240000
 8006a4c:	401c0000 	.word	0x401c0000
 8006a50:	40140000 	.word	0x40140000
 8006a54:	3fe00000 	.word	0x3fe00000
 8006a58:	4631      	mov	r1, r6
 8006a5a:	4628      	mov	r0, r5
 8006a5c:	f7f9 fde4 	bl	8000628 <__aeabi_dmul>
 8006a60:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a64:	9415      	str	r4, [sp, #84]	@ 0x54
 8006a66:	4656      	mov	r6, sl
 8006a68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a6c:	f7fa f88c 	bl	8000b88 <__aeabi_d2iz>
 8006a70:	4605      	mov	r5, r0
 8006a72:	f7f9 fd6f 	bl	8000554 <__aeabi_i2d>
 8006a76:	4602      	mov	r2, r0
 8006a78:	460b      	mov	r3, r1
 8006a7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a7e:	f7f9 fc1b 	bl	80002b8 <__aeabi_dsub>
 8006a82:	3530      	adds	r5, #48	@ 0x30
 8006a84:	f806 5b01 	strb.w	r5, [r6], #1
 8006a88:	4602      	mov	r2, r0
 8006a8a:	460b      	mov	r3, r1
 8006a8c:	42a6      	cmp	r6, r4
 8006a8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006a92:	f04f 0200 	mov.w	r2, #0
 8006a96:	d124      	bne.n	8006ae2 <_dtoa_r+0x662>
 8006a98:	4bac      	ldr	r3, [pc, #688]	@ (8006d4c <_dtoa_r+0x8cc>)
 8006a9a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006a9e:	f7f9 fc0d 	bl	80002bc <__adddf3>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	460b      	mov	r3, r1
 8006aa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006aaa:	f7fa f84d 	bl	8000b48 <__aeabi_dcmpgt>
 8006aae:	2800      	cmp	r0, #0
 8006ab0:	d145      	bne.n	8006b3e <_dtoa_r+0x6be>
 8006ab2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006ab6:	49a5      	ldr	r1, [pc, #660]	@ (8006d4c <_dtoa_r+0x8cc>)
 8006ab8:	2000      	movs	r0, #0
 8006aba:	f7f9 fbfd 	bl	80002b8 <__aeabi_dsub>
 8006abe:	4602      	mov	r2, r0
 8006ac0:	460b      	mov	r3, r1
 8006ac2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ac6:	f7fa f821 	bl	8000b0c <__aeabi_dcmplt>
 8006aca:	2800      	cmp	r0, #0
 8006acc:	f43f aef5 	beq.w	80068ba <_dtoa_r+0x43a>
 8006ad0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006ad2:	1e73      	subs	r3, r6, #1
 8006ad4:	9315      	str	r3, [sp, #84]	@ 0x54
 8006ad6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006ada:	2b30      	cmp	r3, #48	@ 0x30
 8006adc:	d0f8      	beq.n	8006ad0 <_dtoa_r+0x650>
 8006ade:	9f04      	ldr	r7, [sp, #16]
 8006ae0:	e73e      	b.n	8006960 <_dtoa_r+0x4e0>
 8006ae2:	4b9b      	ldr	r3, [pc, #620]	@ (8006d50 <_dtoa_r+0x8d0>)
 8006ae4:	f7f9 fda0 	bl	8000628 <__aeabi_dmul>
 8006ae8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006aec:	e7bc      	b.n	8006a68 <_dtoa_r+0x5e8>
 8006aee:	d10c      	bne.n	8006b0a <_dtoa_r+0x68a>
 8006af0:	4b98      	ldr	r3, [pc, #608]	@ (8006d54 <_dtoa_r+0x8d4>)
 8006af2:	2200      	movs	r2, #0
 8006af4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006af8:	f7f9 fd96 	bl	8000628 <__aeabi_dmul>
 8006afc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b00:	f7fa f818 	bl	8000b34 <__aeabi_dcmpge>
 8006b04:	2800      	cmp	r0, #0
 8006b06:	f000 8157 	beq.w	8006db8 <_dtoa_r+0x938>
 8006b0a:	2400      	movs	r4, #0
 8006b0c:	4625      	mov	r5, r4
 8006b0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b10:	43db      	mvns	r3, r3
 8006b12:	9304      	str	r3, [sp, #16]
 8006b14:	4656      	mov	r6, sl
 8006b16:	2700      	movs	r7, #0
 8006b18:	4621      	mov	r1, r4
 8006b1a:	4658      	mov	r0, fp
 8006b1c:	f000 fbb4 	bl	8007288 <_Bfree>
 8006b20:	2d00      	cmp	r5, #0
 8006b22:	d0dc      	beq.n	8006ade <_dtoa_r+0x65e>
 8006b24:	b12f      	cbz	r7, 8006b32 <_dtoa_r+0x6b2>
 8006b26:	42af      	cmp	r7, r5
 8006b28:	d003      	beq.n	8006b32 <_dtoa_r+0x6b2>
 8006b2a:	4639      	mov	r1, r7
 8006b2c:	4658      	mov	r0, fp
 8006b2e:	f000 fbab 	bl	8007288 <_Bfree>
 8006b32:	4629      	mov	r1, r5
 8006b34:	4658      	mov	r0, fp
 8006b36:	f000 fba7 	bl	8007288 <_Bfree>
 8006b3a:	e7d0      	b.n	8006ade <_dtoa_r+0x65e>
 8006b3c:	9704      	str	r7, [sp, #16]
 8006b3e:	4633      	mov	r3, r6
 8006b40:	461e      	mov	r6, r3
 8006b42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b46:	2a39      	cmp	r2, #57	@ 0x39
 8006b48:	d107      	bne.n	8006b5a <_dtoa_r+0x6da>
 8006b4a:	459a      	cmp	sl, r3
 8006b4c:	d1f8      	bne.n	8006b40 <_dtoa_r+0x6c0>
 8006b4e:	9a04      	ldr	r2, [sp, #16]
 8006b50:	3201      	adds	r2, #1
 8006b52:	9204      	str	r2, [sp, #16]
 8006b54:	2230      	movs	r2, #48	@ 0x30
 8006b56:	f88a 2000 	strb.w	r2, [sl]
 8006b5a:	781a      	ldrb	r2, [r3, #0]
 8006b5c:	3201      	adds	r2, #1
 8006b5e:	701a      	strb	r2, [r3, #0]
 8006b60:	e7bd      	b.n	8006ade <_dtoa_r+0x65e>
 8006b62:	4b7b      	ldr	r3, [pc, #492]	@ (8006d50 <_dtoa_r+0x8d0>)
 8006b64:	2200      	movs	r2, #0
 8006b66:	f7f9 fd5f 	bl	8000628 <__aeabi_dmul>
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	4604      	mov	r4, r0
 8006b70:	460d      	mov	r5, r1
 8006b72:	f7f9 ffc1 	bl	8000af8 <__aeabi_dcmpeq>
 8006b76:	2800      	cmp	r0, #0
 8006b78:	f43f aebb 	beq.w	80068f2 <_dtoa_r+0x472>
 8006b7c:	e6f0      	b.n	8006960 <_dtoa_r+0x4e0>
 8006b7e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006b80:	2a00      	cmp	r2, #0
 8006b82:	f000 80db 	beq.w	8006d3c <_dtoa_r+0x8bc>
 8006b86:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b88:	2a01      	cmp	r2, #1
 8006b8a:	f300 80bf 	bgt.w	8006d0c <_dtoa_r+0x88c>
 8006b8e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006b90:	2a00      	cmp	r2, #0
 8006b92:	f000 80b7 	beq.w	8006d04 <_dtoa_r+0x884>
 8006b96:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006b9a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006b9c:	4646      	mov	r6, r8
 8006b9e:	9a08      	ldr	r2, [sp, #32]
 8006ba0:	2101      	movs	r1, #1
 8006ba2:	441a      	add	r2, r3
 8006ba4:	4658      	mov	r0, fp
 8006ba6:	4498      	add	r8, r3
 8006ba8:	9208      	str	r2, [sp, #32]
 8006baa:	f000 fc6b 	bl	8007484 <__i2b>
 8006bae:	4605      	mov	r5, r0
 8006bb0:	b15e      	cbz	r6, 8006bca <_dtoa_r+0x74a>
 8006bb2:	9b08      	ldr	r3, [sp, #32]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	dd08      	ble.n	8006bca <_dtoa_r+0x74a>
 8006bb8:	42b3      	cmp	r3, r6
 8006bba:	9a08      	ldr	r2, [sp, #32]
 8006bbc:	bfa8      	it	ge
 8006bbe:	4633      	movge	r3, r6
 8006bc0:	eba8 0803 	sub.w	r8, r8, r3
 8006bc4:	1af6      	subs	r6, r6, r3
 8006bc6:	1ad3      	subs	r3, r2, r3
 8006bc8:	9308      	str	r3, [sp, #32]
 8006bca:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bcc:	b1f3      	cbz	r3, 8006c0c <_dtoa_r+0x78c>
 8006bce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f000 80b7 	beq.w	8006d44 <_dtoa_r+0x8c4>
 8006bd6:	b18c      	cbz	r4, 8006bfc <_dtoa_r+0x77c>
 8006bd8:	4629      	mov	r1, r5
 8006bda:	4622      	mov	r2, r4
 8006bdc:	4658      	mov	r0, fp
 8006bde:	f000 fd11 	bl	8007604 <__pow5mult>
 8006be2:	464a      	mov	r2, r9
 8006be4:	4601      	mov	r1, r0
 8006be6:	4605      	mov	r5, r0
 8006be8:	4658      	mov	r0, fp
 8006bea:	f000 fc61 	bl	80074b0 <__multiply>
 8006bee:	4649      	mov	r1, r9
 8006bf0:	9004      	str	r0, [sp, #16]
 8006bf2:	4658      	mov	r0, fp
 8006bf4:	f000 fb48 	bl	8007288 <_Bfree>
 8006bf8:	9b04      	ldr	r3, [sp, #16]
 8006bfa:	4699      	mov	r9, r3
 8006bfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bfe:	1b1a      	subs	r2, r3, r4
 8006c00:	d004      	beq.n	8006c0c <_dtoa_r+0x78c>
 8006c02:	4649      	mov	r1, r9
 8006c04:	4658      	mov	r0, fp
 8006c06:	f000 fcfd 	bl	8007604 <__pow5mult>
 8006c0a:	4681      	mov	r9, r0
 8006c0c:	2101      	movs	r1, #1
 8006c0e:	4658      	mov	r0, fp
 8006c10:	f000 fc38 	bl	8007484 <__i2b>
 8006c14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c16:	4604      	mov	r4, r0
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	f000 81cf 	beq.w	8006fbc <_dtoa_r+0xb3c>
 8006c1e:	461a      	mov	r2, r3
 8006c20:	4601      	mov	r1, r0
 8006c22:	4658      	mov	r0, fp
 8006c24:	f000 fcee 	bl	8007604 <__pow5mult>
 8006c28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	4604      	mov	r4, r0
 8006c2e:	f300 8095 	bgt.w	8006d5c <_dtoa_r+0x8dc>
 8006c32:	9b02      	ldr	r3, [sp, #8]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f040 8087 	bne.w	8006d48 <_dtoa_r+0x8c8>
 8006c3a:	9b03      	ldr	r3, [sp, #12]
 8006c3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	f040 8089 	bne.w	8006d58 <_dtoa_r+0x8d8>
 8006c46:	9b03      	ldr	r3, [sp, #12]
 8006c48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c4c:	0d1b      	lsrs	r3, r3, #20
 8006c4e:	051b      	lsls	r3, r3, #20
 8006c50:	b12b      	cbz	r3, 8006c5e <_dtoa_r+0x7de>
 8006c52:	9b08      	ldr	r3, [sp, #32]
 8006c54:	3301      	adds	r3, #1
 8006c56:	9308      	str	r3, [sp, #32]
 8006c58:	f108 0801 	add.w	r8, r8, #1
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	f000 81b0 	beq.w	8006fc8 <_dtoa_r+0xb48>
 8006c68:	6923      	ldr	r3, [r4, #16]
 8006c6a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c6e:	6918      	ldr	r0, [r3, #16]
 8006c70:	f000 fbbc 	bl	80073ec <__hi0bits>
 8006c74:	f1c0 0020 	rsb	r0, r0, #32
 8006c78:	9b08      	ldr	r3, [sp, #32]
 8006c7a:	4418      	add	r0, r3
 8006c7c:	f010 001f 	ands.w	r0, r0, #31
 8006c80:	d077      	beq.n	8006d72 <_dtoa_r+0x8f2>
 8006c82:	f1c0 0320 	rsb	r3, r0, #32
 8006c86:	2b04      	cmp	r3, #4
 8006c88:	dd6b      	ble.n	8006d62 <_dtoa_r+0x8e2>
 8006c8a:	9b08      	ldr	r3, [sp, #32]
 8006c8c:	f1c0 001c 	rsb	r0, r0, #28
 8006c90:	4403      	add	r3, r0
 8006c92:	4480      	add	r8, r0
 8006c94:	4406      	add	r6, r0
 8006c96:	9308      	str	r3, [sp, #32]
 8006c98:	f1b8 0f00 	cmp.w	r8, #0
 8006c9c:	dd05      	ble.n	8006caa <_dtoa_r+0x82a>
 8006c9e:	4649      	mov	r1, r9
 8006ca0:	4642      	mov	r2, r8
 8006ca2:	4658      	mov	r0, fp
 8006ca4:	f000 fd08 	bl	80076b8 <__lshift>
 8006ca8:	4681      	mov	r9, r0
 8006caa:	9b08      	ldr	r3, [sp, #32]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	dd05      	ble.n	8006cbc <_dtoa_r+0x83c>
 8006cb0:	4621      	mov	r1, r4
 8006cb2:	461a      	mov	r2, r3
 8006cb4:	4658      	mov	r0, fp
 8006cb6:	f000 fcff 	bl	80076b8 <__lshift>
 8006cba:	4604      	mov	r4, r0
 8006cbc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006cbe:	2b00      	cmp	r3, #0
 8006cc0:	d059      	beq.n	8006d76 <_dtoa_r+0x8f6>
 8006cc2:	4621      	mov	r1, r4
 8006cc4:	4648      	mov	r0, r9
 8006cc6:	f000 fd63 	bl	8007790 <__mcmp>
 8006cca:	2800      	cmp	r0, #0
 8006ccc:	da53      	bge.n	8006d76 <_dtoa_r+0x8f6>
 8006cce:	1e7b      	subs	r3, r7, #1
 8006cd0:	9304      	str	r3, [sp, #16]
 8006cd2:	4649      	mov	r1, r9
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	220a      	movs	r2, #10
 8006cd8:	4658      	mov	r0, fp
 8006cda:	f000 faf7 	bl	80072cc <__multadd>
 8006cde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ce0:	4681      	mov	r9, r0
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f000 8172 	beq.w	8006fcc <_dtoa_r+0xb4c>
 8006ce8:	2300      	movs	r3, #0
 8006cea:	4629      	mov	r1, r5
 8006cec:	220a      	movs	r2, #10
 8006cee:	4658      	mov	r0, fp
 8006cf0:	f000 faec 	bl	80072cc <__multadd>
 8006cf4:	9b00      	ldr	r3, [sp, #0]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	4605      	mov	r5, r0
 8006cfa:	dc67      	bgt.n	8006dcc <_dtoa_r+0x94c>
 8006cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	dc41      	bgt.n	8006d86 <_dtoa_r+0x906>
 8006d02:	e063      	b.n	8006dcc <_dtoa_r+0x94c>
 8006d04:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006d06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006d0a:	e746      	b.n	8006b9a <_dtoa_r+0x71a>
 8006d0c:	9b07      	ldr	r3, [sp, #28]
 8006d0e:	1e5c      	subs	r4, r3, #1
 8006d10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d12:	42a3      	cmp	r3, r4
 8006d14:	bfbf      	itttt	lt
 8006d16:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006d18:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006d1a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006d1c:	1ae3      	sublt	r3, r4, r3
 8006d1e:	bfb4      	ite	lt
 8006d20:	18d2      	addlt	r2, r2, r3
 8006d22:	1b1c      	subge	r4, r3, r4
 8006d24:	9b07      	ldr	r3, [sp, #28]
 8006d26:	bfbc      	itt	lt
 8006d28:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006d2a:	2400      	movlt	r4, #0
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	bfb5      	itete	lt
 8006d30:	eba8 0603 	sublt.w	r6, r8, r3
 8006d34:	9b07      	ldrge	r3, [sp, #28]
 8006d36:	2300      	movlt	r3, #0
 8006d38:	4646      	movge	r6, r8
 8006d3a:	e730      	b.n	8006b9e <_dtoa_r+0x71e>
 8006d3c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006d3e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006d40:	4646      	mov	r6, r8
 8006d42:	e735      	b.n	8006bb0 <_dtoa_r+0x730>
 8006d44:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d46:	e75c      	b.n	8006c02 <_dtoa_r+0x782>
 8006d48:	2300      	movs	r3, #0
 8006d4a:	e788      	b.n	8006c5e <_dtoa_r+0x7de>
 8006d4c:	3fe00000 	.word	0x3fe00000
 8006d50:	40240000 	.word	0x40240000
 8006d54:	40140000 	.word	0x40140000
 8006d58:	9b02      	ldr	r3, [sp, #8]
 8006d5a:	e780      	b.n	8006c5e <_dtoa_r+0x7de>
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d60:	e782      	b.n	8006c68 <_dtoa_r+0x7e8>
 8006d62:	d099      	beq.n	8006c98 <_dtoa_r+0x818>
 8006d64:	9a08      	ldr	r2, [sp, #32]
 8006d66:	331c      	adds	r3, #28
 8006d68:	441a      	add	r2, r3
 8006d6a:	4498      	add	r8, r3
 8006d6c:	441e      	add	r6, r3
 8006d6e:	9208      	str	r2, [sp, #32]
 8006d70:	e792      	b.n	8006c98 <_dtoa_r+0x818>
 8006d72:	4603      	mov	r3, r0
 8006d74:	e7f6      	b.n	8006d64 <_dtoa_r+0x8e4>
 8006d76:	9b07      	ldr	r3, [sp, #28]
 8006d78:	9704      	str	r7, [sp, #16]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	dc20      	bgt.n	8006dc0 <_dtoa_r+0x940>
 8006d7e:	9300      	str	r3, [sp, #0]
 8006d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d82:	2b02      	cmp	r3, #2
 8006d84:	dd1e      	ble.n	8006dc4 <_dtoa_r+0x944>
 8006d86:	9b00      	ldr	r3, [sp, #0]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	f47f aec0 	bne.w	8006b0e <_dtoa_r+0x68e>
 8006d8e:	4621      	mov	r1, r4
 8006d90:	2205      	movs	r2, #5
 8006d92:	4658      	mov	r0, fp
 8006d94:	f000 fa9a 	bl	80072cc <__multadd>
 8006d98:	4601      	mov	r1, r0
 8006d9a:	4604      	mov	r4, r0
 8006d9c:	4648      	mov	r0, r9
 8006d9e:	f000 fcf7 	bl	8007790 <__mcmp>
 8006da2:	2800      	cmp	r0, #0
 8006da4:	f77f aeb3 	ble.w	8006b0e <_dtoa_r+0x68e>
 8006da8:	4656      	mov	r6, sl
 8006daa:	2331      	movs	r3, #49	@ 0x31
 8006dac:	f806 3b01 	strb.w	r3, [r6], #1
 8006db0:	9b04      	ldr	r3, [sp, #16]
 8006db2:	3301      	adds	r3, #1
 8006db4:	9304      	str	r3, [sp, #16]
 8006db6:	e6ae      	b.n	8006b16 <_dtoa_r+0x696>
 8006db8:	9c07      	ldr	r4, [sp, #28]
 8006dba:	9704      	str	r7, [sp, #16]
 8006dbc:	4625      	mov	r5, r4
 8006dbe:	e7f3      	b.n	8006da8 <_dtoa_r+0x928>
 8006dc0:	9b07      	ldr	r3, [sp, #28]
 8006dc2:	9300      	str	r3, [sp, #0]
 8006dc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	f000 8104 	beq.w	8006fd4 <_dtoa_r+0xb54>
 8006dcc:	2e00      	cmp	r6, #0
 8006dce:	dd05      	ble.n	8006ddc <_dtoa_r+0x95c>
 8006dd0:	4629      	mov	r1, r5
 8006dd2:	4632      	mov	r2, r6
 8006dd4:	4658      	mov	r0, fp
 8006dd6:	f000 fc6f 	bl	80076b8 <__lshift>
 8006dda:	4605      	mov	r5, r0
 8006ddc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d05a      	beq.n	8006e98 <_dtoa_r+0xa18>
 8006de2:	6869      	ldr	r1, [r5, #4]
 8006de4:	4658      	mov	r0, fp
 8006de6:	f000 fa0f 	bl	8007208 <_Balloc>
 8006dea:	4606      	mov	r6, r0
 8006dec:	b928      	cbnz	r0, 8006dfa <_dtoa_r+0x97a>
 8006dee:	4b84      	ldr	r3, [pc, #528]	@ (8007000 <_dtoa_r+0xb80>)
 8006df0:	4602      	mov	r2, r0
 8006df2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006df6:	f7ff bb5a 	b.w	80064ae <_dtoa_r+0x2e>
 8006dfa:	692a      	ldr	r2, [r5, #16]
 8006dfc:	3202      	adds	r2, #2
 8006dfe:	0092      	lsls	r2, r2, #2
 8006e00:	f105 010c 	add.w	r1, r5, #12
 8006e04:	300c      	adds	r0, #12
 8006e06:	f002 f96f 	bl	80090e8 <memcpy>
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	4631      	mov	r1, r6
 8006e0e:	4658      	mov	r0, fp
 8006e10:	f000 fc52 	bl	80076b8 <__lshift>
 8006e14:	f10a 0301 	add.w	r3, sl, #1
 8006e18:	9307      	str	r3, [sp, #28]
 8006e1a:	9b00      	ldr	r3, [sp, #0]
 8006e1c:	4453      	add	r3, sl
 8006e1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e20:	9b02      	ldr	r3, [sp, #8]
 8006e22:	f003 0301 	and.w	r3, r3, #1
 8006e26:	462f      	mov	r7, r5
 8006e28:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e2a:	4605      	mov	r5, r0
 8006e2c:	9b07      	ldr	r3, [sp, #28]
 8006e2e:	4621      	mov	r1, r4
 8006e30:	3b01      	subs	r3, #1
 8006e32:	4648      	mov	r0, r9
 8006e34:	9300      	str	r3, [sp, #0]
 8006e36:	f7ff fa9b 	bl	8006370 <quorem>
 8006e3a:	4639      	mov	r1, r7
 8006e3c:	9002      	str	r0, [sp, #8]
 8006e3e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006e42:	4648      	mov	r0, r9
 8006e44:	f000 fca4 	bl	8007790 <__mcmp>
 8006e48:	462a      	mov	r2, r5
 8006e4a:	9008      	str	r0, [sp, #32]
 8006e4c:	4621      	mov	r1, r4
 8006e4e:	4658      	mov	r0, fp
 8006e50:	f000 fcba 	bl	80077c8 <__mdiff>
 8006e54:	68c2      	ldr	r2, [r0, #12]
 8006e56:	4606      	mov	r6, r0
 8006e58:	bb02      	cbnz	r2, 8006e9c <_dtoa_r+0xa1c>
 8006e5a:	4601      	mov	r1, r0
 8006e5c:	4648      	mov	r0, r9
 8006e5e:	f000 fc97 	bl	8007790 <__mcmp>
 8006e62:	4602      	mov	r2, r0
 8006e64:	4631      	mov	r1, r6
 8006e66:	4658      	mov	r0, fp
 8006e68:	920e      	str	r2, [sp, #56]	@ 0x38
 8006e6a:	f000 fa0d 	bl	8007288 <_Bfree>
 8006e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e70:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006e72:	9e07      	ldr	r6, [sp, #28]
 8006e74:	ea43 0102 	orr.w	r1, r3, r2
 8006e78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e7a:	4319      	orrs	r1, r3
 8006e7c:	d110      	bne.n	8006ea0 <_dtoa_r+0xa20>
 8006e7e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006e82:	d029      	beq.n	8006ed8 <_dtoa_r+0xa58>
 8006e84:	9b08      	ldr	r3, [sp, #32]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	dd02      	ble.n	8006e90 <_dtoa_r+0xa10>
 8006e8a:	9b02      	ldr	r3, [sp, #8]
 8006e8c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006e90:	9b00      	ldr	r3, [sp, #0]
 8006e92:	f883 8000 	strb.w	r8, [r3]
 8006e96:	e63f      	b.n	8006b18 <_dtoa_r+0x698>
 8006e98:	4628      	mov	r0, r5
 8006e9a:	e7bb      	b.n	8006e14 <_dtoa_r+0x994>
 8006e9c:	2201      	movs	r2, #1
 8006e9e:	e7e1      	b.n	8006e64 <_dtoa_r+0x9e4>
 8006ea0:	9b08      	ldr	r3, [sp, #32]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	db04      	blt.n	8006eb0 <_dtoa_r+0xa30>
 8006ea6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ea8:	430b      	orrs	r3, r1
 8006eaa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006eac:	430b      	orrs	r3, r1
 8006eae:	d120      	bne.n	8006ef2 <_dtoa_r+0xa72>
 8006eb0:	2a00      	cmp	r2, #0
 8006eb2:	dded      	ble.n	8006e90 <_dtoa_r+0xa10>
 8006eb4:	4649      	mov	r1, r9
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	4658      	mov	r0, fp
 8006eba:	f000 fbfd 	bl	80076b8 <__lshift>
 8006ebe:	4621      	mov	r1, r4
 8006ec0:	4681      	mov	r9, r0
 8006ec2:	f000 fc65 	bl	8007790 <__mcmp>
 8006ec6:	2800      	cmp	r0, #0
 8006ec8:	dc03      	bgt.n	8006ed2 <_dtoa_r+0xa52>
 8006eca:	d1e1      	bne.n	8006e90 <_dtoa_r+0xa10>
 8006ecc:	f018 0f01 	tst.w	r8, #1
 8006ed0:	d0de      	beq.n	8006e90 <_dtoa_r+0xa10>
 8006ed2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006ed6:	d1d8      	bne.n	8006e8a <_dtoa_r+0xa0a>
 8006ed8:	9a00      	ldr	r2, [sp, #0]
 8006eda:	2339      	movs	r3, #57	@ 0x39
 8006edc:	7013      	strb	r3, [r2, #0]
 8006ede:	4633      	mov	r3, r6
 8006ee0:	461e      	mov	r6, r3
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006ee8:	2a39      	cmp	r2, #57	@ 0x39
 8006eea:	d052      	beq.n	8006f92 <_dtoa_r+0xb12>
 8006eec:	3201      	adds	r2, #1
 8006eee:	701a      	strb	r2, [r3, #0]
 8006ef0:	e612      	b.n	8006b18 <_dtoa_r+0x698>
 8006ef2:	2a00      	cmp	r2, #0
 8006ef4:	dd07      	ble.n	8006f06 <_dtoa_r+0xa86>
 8006ef6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006efa:	d0ed      	beq.n	8006ed8 <_dtoa_r+0xa58>
 8006efc:	9a00      	ldr	r2, [sp, #0]
 8006efe:	f108 0301 	add.w	r3, r8, #1
 8006f02:	7013      	strb	r3, [r2, #0]
 8006f04:	e608      	b.n	8006b18 <_dtoa_r+0x698>
 8006f06:	9b07      	ldr	r3, [sp, #28]
 8006f08:	9a07      	ldr	r2, [sp, #28]
 8006f0a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006f0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d028      	beq.n	8006f66 <_dtoa_r+0xae6>
 8006f14:	4649      	mov	r1, r9
 8006f16:	2300      	movs	r3, #0
 8006f18:	220a      	movs	r2, #10
 8006f1a:	4658      	mov	r0, fp
 8006f1c:	f000 f9d6 	bl	80072cc <__multadd>
 8006f20:	42af      	cmp	r7, r5
 8006f22:	4681      	mov	r9, r0
 8006f24:	f04f 0300 	mov.w	r3, #0
 8006f28:	f04f 020a 	mov.w	r2, #10
 8006f2c:	4639      	mov	r1, r7
 8006f2e:	4658      	mov	r0, fp
 8006f30:	d107      	bne.n	8006f42 <_dtoa_r+0xac2>
 8006f32:	f000 f9cb 	bl	80072cc <__multadd>
 8006f36:	4607      	mov	r7, r0
 8006f38:	4605      	mov	r5, r0
 8006f3a:	9b07      	ldr	r3, [sp, #28]
 8006f3c:	3301      	adds	r3, #1
 8006f3e:	9307      	str	r3, [sp, #28]
 8006f40:	e774      	b.n	8006e2c <_dtoa_r+0x9ac>
 8006f42:	f000 f9c3 	bl	80072cc <__multadd>
 8006f46:	4629      	mov	r1, r5
 8006f48:	4607      	mov	r7, r0
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	220a      	movs	r2, #10
 8006f4e:	4658      	mov	r0, fp
 8006f50:	f000 f9bc 	bl	80072cc <__multadd>
 8006f54:	4605      	mov	r5, r0
 8006f56:	e7f0      	b.n	8006f3a <_dtoa_r+0xaba>
 8006f58:	9b00      	ldr	r3, [sp, #0]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	bfcc      	ite	gt
 8006f5e:	461e      	movgt	r6, r3
 8006f60:	2601      	movle	r6, #1
 8006f62:	4456      	add	r6, sl
 8006f64:	2700      	movs	r7, #0
 8006f66:	4649      	mov	r1, r9
 8006f68:	2201      	movs	r2, #1
 8006f6a:	4658      	mov	r0, fp
 8006f6c:	f000 fba4 	bl	80076b8 <__lshift>
 8006f70:	4621      	mov	r1, r4
 8006f72:	4681      	mov	r9, r0
 8006f74:	f000 fc0c 	bl	8007790 <__mcmp>
 8006f78:	2800      	cmp	r0, #0
 8006f7a:	dcb0      	bgt.n	8006ede <_dtoa_r+0xa5e>
 8006f7c:	d102      	bne.n	8006f84 <_dtoa_r+0xb04>
 8006f7e:	f018 0f01 	tst.w	r8, #1
 8006f82:	d1ac      	bne.n	8006ede <_dtoa_r+0xa5e>
 8006f84:	4633      	mov	r3, r6
 8006f86:	461e      	mov	r6, r3
 8006f88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f8c:	2a30      	cmp	r2, #48	@ 0x30
 8006f8e:	d0fa      	beq.n	8006f86 <_dtoa_r+0xb06>
 8006f90:	e5c2      	b.n	8006b18 <_dtoa_r+0x698>
 8006f92:	459a      	cmp	sl, r3
 8006f94:	d1a4      	bne.n	8006ee0 <_dtoa_r+0xa60>
 8006f96:	9b04      	ldr	r3, [sp, #16]
 8006f98:	3301      	adds	r3, #1
 8006f9a:	9304      	str	r3, [sp, #16]
 8006f9c:	2331      	movs	r3, #49	@ 0x31
 8006f9e:	f88a 3000 	strb.w	r3, [sl]
 8006fa2:	e5b9      	b.n	8006b18 <_dtoa_r+0x698>
 8006fa4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006fa6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007004 <_dtoa_r+0xb84>
 8006faa:	b11b      	cbz	r3, 8006fb4 <_dtoa_r+0xb34>
 8006fac:	f10a 0308 	add.w	r3, sl, #8
 8006fb0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006fb2:	6013      	str	r3, [r2, #0]
 8006fb4:	4650      	mov	r0, sl
 8006fb6:	b019      	add	sp, #100	@ 0x64
 8006fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fbe:	2b01      	cmp	r3, #1
 8006fc0:	f77f ae37 	ble.w	8006c32 <_dtoa_r+0x7b2>
 8006fc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006fc6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fc8:	2001      	movs	r0, #1
 8006fca:	e655      	b.n	8006c78 <_dtoa_r+0x7f8>
 8006fcc:	9b00      	ldr	r3, [sp, #0]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	f77f aed6 	ble.w	8006d80 <_dtoa_r+0x900>
 8006fd4:	4656      	mov	r6, sl
 8006fd6:	4621      	mov	r1, r4
 8006fd8:	4648      	mov	r0, r9
 8006fda:	f7ff f9c9 	bl	8006370 <quorem>
 8006fde:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006fe2:	f806 8b01 	strb.w	r8, [r6], #1
 8006fe6:	9b00      	ldr	r3, [sp, #0]
 8006fe8:	eba6 020a 	sub.w	r2, r6, sl
 8006fec:	4293      	cmp	r3, r2
 8006fee:	ddb3      	ble.n	8006f58 <_dtoa_r+0xad8>
 8006ff0:	4649      	mov	r1, r9
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	220a      	movs	r2, #10
 8006ff6:	4658      	mov	r0, fp
 8006ff8:	f000 f968 	bl	80072cc <__multadd>
 8006ffc:	4681      	mov	r9, r0
 8006ffe:	e7ea      	b.n	8006fd6 <_dtoa_r+0xb56>
 8007000:	08009abd 	.word	0x08009abd
 8007004:	08009a41 	.word	0x08009a41

08007008 <_free_r>:
 8007008:	b538      	push	{r3, r4, r5, lr}
 800700a:	4605      	mov	r5, r0
 800700c:	2900      	cmp	r1, #0
 800700e:	d041      	beq.n	8007094 <_free_r+0x8c>
 8007010:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007014:	1f0c      	subs	r4, r1, #4
 8007016:	2b00      	cmp	r3, #0
 8007018:	bfb8      	it	lt
 800701a:	18e4      	addlt	r4, r4, r3
 800701c:	f000 f8e8 	bl	80071f0 <__malloc_lock>
 8007020:	4a1d      	ldr	r2, [pc, #116]	@ (8007098 <_free_r+0x90>)
 8007022:	6813      	ldr	r3, [r2, #0]
 8007024:	b933      	cbnz	r3, 8007034 <_free_r+0x2c>
 8007026:	6063      	str	r3, [r4, #4]
 8007028:	6014      	str	r4, [r2, #0]
 800702a:	4628      	mov	r0, r5
 800702c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007030:	f000 b8e4 	b.w	80071fc <__malloc_unlock>
 8007034:	42a3      	cmp	r3, r4
 8007036:	d908      	bls.n	800704a <_free_r+0x42>
 8007038:	6820      	ldr	r0, [r4, #0]
 800703a:	1821      	adds	r1, r4, r0
 800703c:	428b      	cmp	r3, r1
 800703e:	bf01      	itttt	eq
 8007040:	6819      	ldreq	r1, [r3, #0]
 8007042:	685b      	ldreq	r3, [r3, #4]
 8007044:	1809      	addeq	r1, r1, r0
 8007046:	6021      	streq	r1, [r4, #0]
 8007048:	e7ed      	b.n	8007026 <_free_r+0x1e>
 800704a:	461a      	mov	r2, r3
 800704c:	685b      	ldr	r3, [r3, #4]
 800704e:	b10b      	cbz	r3, 8007054 <_free_r+0x4c>
 8007050:	42a3      	cmp	r3, r4
 8007052:	d9fa      	bls.n	800704a <_free_r+0x42>
 8007054:	6811      	ldr	r1, [r2, #0]
 8007056:	1850      	adds	r0, r2, r1
 8007058:	42a0      	cmp	r0, r4
 800705a:	d10b      	bne.n	8007074 <_free_r+0x6c>
 800705c:	6820      	ldr	r0, [r4, #0]
 800705e:	4401      	add	r1, r0
 8007060:	1850      	adds	r0, r2, r1
 8007062:	4283      	cmp	r3, r0
 8007064:	6011      	str	r1, [r2, #0]
 8007066:	d1e0      	bne.n	800702a <_free_r+0x22>
 8007068:	6818      	ldr	r0, [r3, #0]
 800706a:	685b      	ldr	r3, [r3, #4]
 800706c:	6053      	str	r3, [r2, #4]
 800706e:	4408      	add	r0, r1
 8007070:	6010      	str	r0, [r2, #0]
 8007072:	e7da      	b.n	800702a <_free_r+0x22>
 8007074:	d902      	bls.n	800707c <_free_r+0x74>
 8007076:	230c      	movs	r3, #12
 8007078:	602b      	str	r3, [r5, #0]
 800707a:	e7d6      	b.n	800702a <_free_r+0x22>
 800707c:	6820      	ldr	r0, [r4, #0]
 800707e:	1821      	adds	r1, r4, r0
 8007080:	428b      	cmp	r3, r1
 8007082:	bf04      	itt	eq
 8007084:	6819      	ldreq	r1, [r3, #0]
 8007086:	685b      	ldreq	r3, [r3, #4]
 8007088:	6063      	str	r3, [r4, #4]
 800708a:	bf04      	itt	eq
 800708c:	1809      	addeq	r1, r1, r0
 800708e:	6021      	streq	r1, [r4, #0]
 8007090:	6054      	str	r4, [r2, #4]
 8007092:	e7ca      	b.n	800702a <_free_r+0x22>
 8007094:	bd38      	pop	{r3, r4, r5, pc}
 8007096:	bf00      	nop
 8007098:	2000082c 	.word	0x2000082c

0800709c <malloc>:
 800709c:	4b02      	ldr	r3, [pc, #8]	@ (80070a8 <malloc+0xc>)
 800709e:	4601      	mov	r1, r0
 80070a0:	6818      	ldr	r0, [r3, #0]
 80070a2:	f000 b825 	b.w	80070f0 <_malloc_r>
 80070a6:	bf00      	nop
 80070a8:	20000018 	.word	0x20000018

080070ac <sbrk_aligned>:
 80070ac:	b570      	push	{r4, r5, r6, lr}
 80070ae:	4e0f      	ldr	r6, [pc, #60]	@ (80070ec <sbrk_aligned+0x40>)
 80070b0:	460c      	mov	r4, r1
 80070b2:	6831      	ldr	r1, [r6, #0]
 80070b4:	4605      	mov	r5, r0
 80070b6:	b911      	cbnz	r1, 80070be <sbrk_aligned+0x12>
 80070b8:	f002 f806 	bl	80090c8 <_sbrk_r>
 80070bc:	6030      	str	r0, [r6, #0]
 80070be:	4621      	mov	r1, r4
 80070c0:	4628      	mov	r0, r5
 80070c2:	f002 f801 	bl	80090c8 <_sbrk_r>
 80070c6:	1c43      	adds	r3, r0, #1
 80070c8:	d103      	bne.n	80070d2 <sbrk_aligned+0x26>
 80070ca:	f04f 34ff 	mov.w	r4, #4294967295
 80070ce:	4620      	mov	r0, r4
 80070d0:	bd70      	pop	{r4, r5, r6, pc}
 80070d2:	1cc4      	adds	r4, r0, #3
 80070d4:	f024 0403 	bic.w	r4, r4, #3
 80070d8:	42a0      	cmp	r0, r4
 80070da:	d0f8      	beq.n	80070ce <sbrk_aligned+0x22>
 80070dc:	1a21      	subs	r1, r4, r0
 80070de:	4628      	mov	r0, r5
 80070e0:	f001 fff2 	bl	80090c8 <_sbrk_r>
 80070e4:	3001      	adds	r0, #1
 80070e6:	d1f2      	bne.n	80070ce <sbrk_aligned+0x22>
 80070e8:	e7ef      	b.n	80070ca <sbrk_aligned+0x1e>
 80070ea:	bf00      	nop
 80070ec:	20000828 	.word	0x20000828

080070f0 <_malloc_r>:
 80070f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070f4:	1ccd      	adds	r5, r1, #3
 80070f6:	f025 0503 	bic.w	r5, r5, #3
 80070fa:	3508      	adds	r5, #8
 80070fc:	2d0c      	cmp	r5, #12
 80070fe:	bf38      	it	cc
 8007100:	250c      	movcc	r5, #12
 8007102:	2d00      	cmp	r5, #0
 8007104:	4606      	mov	r6, r0
 8007106:	db01      	blt.n	800710c <_malloc_r+0x1c>
 8007108:	42a9      	cmp	r1, r5
 800710a:	d904      	bls.n	8007116 <_malloc_r+0x26>
 800710c:	230c      	movs	r3, #12
 800710e:	6033      	str	r3, [r6, #0]
 8007110:	2000      	movs	r0, #0
 8007112:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007116:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80071ec <_malloc_r+0xfc>
 800711a:	f000 f869 	bl	80071f0 <__malloc_lock>
 800711e:	f8d8 3000 	ldr.w	r3, [r8]
 8007122:	461c      	mov	r4, r3
 8007124:	bb44      	cbnz	r4, 8007178 <_malloc_r+0x88>
 8007126:	4629      	mov	r1, r5
 8007128:	4630      	mov	r0, r6
 800712a:	f7ff ffbf 	bl	80070ac <sbrk_aligned>
 800712e:	1c43      	adds	r3, r0, #1
 8007130:	4604      	mov	r4, r0
 8007132:	d158      	bne.n	80071e6 <_malloc_r+0xf6>
 8007134:	f8d8 4000 	ldr.w	r4, [r8]
 8007138:	4627      	mov	r7, r4
 800713a:	2f00      	cmp	r7, #0
 800713c:	d143      	bne.n	80071c6 <_malloc_r+0xd6>
 800713e:	2c00      	cmp	r4, #0
 8007140:	d04b      	beq.n	80071da <_malloc_r+0xea>
 8007142:	6823      	ldr	r3, [r4, #0]
 8007144:	4639      	mov	r1, r7
 8007146:	4630      	mov	r0, r6
 8007148:	eb04 0903 	add.w	r9, r4, r3
 800714c:	f001 ffbc 	bl	80090c8 <_sbrk_r>
 8007150:	4581      	cmp	r9, r0
 8007152:	d142      	bne.n	80071da <_malloc_r+0xea>
 8007154:	6821      	ldr	r1, [r4, #0]
 8007156:	1a6d      	subs	r5, r5, r1
 8007158:	4629      	mov	r1, r5
 800715a:	4630      	mov	r0, r6
 800715c:	f7ff ffa6 	bl	80070ac <sbrk_aligned>
 8007160:	3001      	adds	r0, #1
 8007162:	d03a      	beq.n	80071da <_malloc_r+0xea>
 8007164:	6823      	ldr	r3, [r4, #0]
 8007166:	442b      	add	r3, r5
 8007168:	6023      	str	r3, [r4, #0]
 800716a:	f8d8 3000 	ldr.w	r3, [r8]
 800716e:	685a      	ldr	r2, [r3, #4]
 8007170:	bb62      	cbnz	r2, 80071cc <_malloc_r+0xdc>
 8007172:	f8c8 7000 	str.w	r7, [r8]
 8007176:	e00f      	b.n	8007198 <_malloc_r+0xa8>
 8007178:	6822      	ldr	r2, [r4, #0]
 800717a:	1b52      	subs	r2, r2, r5
 800717c:	d420      	bmi.n	80071c0 <_malloc_r+0xd0>
 800717e:	2a0b      	cmp	r2, #11
 8007180:	d917      	bls.n	80071b2 <_malloc_r+0xc2>
 8007182:	1961      	adds	r1, r4, r5
 8007184:	42a3      	cmp	r3, r4
 8007186:	6025      	str	r5, [r4, #0]
 8007188:	bf18      	it	ne
 800718a:	6059      	strne	r1, [r3, #4]
 800718c:	6863      	ldr	r3, [r4, #4]
 800718e:	bf08      	it	eq
 8007190:	f8c8 1000 	streq.w	r1, [r8]
 8007194:	5162      	str	r2, [r4, r5]
 8007196:	604b      	str	r3, [r1, #4]
 8007198:	4630      	mov	r0, r6
 800719a:	f000 f82f 	bl	80071fc <__malloc_unlock>
 800719e:	f104 000b 	add.w	r0, r4, #11
 80071a2:	1d23      	adds	r3, r4, #4
 80071a4:	f020 0007 	bic.w	r0, r0, #7
 80071a8:	1ac2      	subs	r2, r0, r3
 80071aa:	bf1c      	itt	ne
 80071ac:	1a1b      	subne	r3, r3, r0
 80071ae:	50a3      	strne	r3, [r4, r2]
 80071b0:	e7af      	b.n	8007112 <_malloc_r+0x22>
 80071b2:	6862      	ldr	r2, [r4, #4]
 80071b4:	42a3      	cmp	r3, r4
 80071b6:	bf0c      	ite	eq
 80071b8:	f8c8 2000 	streq.w	r2, [r8]
 80071bc:	605a      	strne	r2, [r3, #4]
 80071be:	e7eb      	b.n	8007198 <_malloc_r+0xa8>
 80071c0:	4623      	mov	r3, r4
 80071c2:	6864      	ldr	r4, [r4, #4]
 80071c4:	e7ae      	b.n	8007124 <_malloc_r+0x34>
 80071c6:	463c      	mov	r4, r7
 80071c8:	687f      	ldr	r7, [r7, #4]
 80071ca:	e7b6      	b.n	800713a <_malloc_r+0x4a>
 80071cc:	461a      	mov	r2, r3
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	42a3      	cmp	r3, r4
 80071d2:	d1fb      	bne.n	80071cc <_malloc_r+0xdc>
 80071d4:	2300      	movs	r3, #0
 80071d6:	6053      	str	r3, [r2, #4]
 80071d8:	e7de      	b.n	8007198 <_malloc_r+0xa8>
 80071da:	230c      	movs	r3, #12
 80071dc:	6033      	str	r3, [r6, #0]
 80071de:	4630      	mov	r0, r6
 80071e0:	f000 f80c 	bl	80071fc <__malloc_unlock>
 80071e4:	e794      	b.n	8007110 <_malloc_r+0x20>
 80071e6:	6005      	str	r5, [r0, #0]
 80071e8:	e7d6      	b.n	8007198 <_malloc_r+0xa8>
 80071ea:	bf00      	nop
 80071ec:	2000082c 	.word	0x2000082c

080071f0 <__malloc_lock>:
 80071f0:	4801      	ldr	r0, [pc, #4]	@ (80071f8 <__malloc_lock+0x8>)
 80071f2:	f7ff b8b4 	b.w	800635e <__retarget_lock_acquire_recursive>
 80071f6:	bf00      	nop
 80071f8:	20000824 	.word	0x20000824

080071fc <__malloc_unlock>:
 80071fc:	4801      	ldr	r0, [pc, #4]	@ (8007204 <__malloc_unlock+0x8>)
 80071fe:	f7ff b8af 	b.w	8006360 <__retarget_lock_release_recursive>
 8007202:	bf00      	nop
 8007204:	20000824 	.word	0x20000824

08007208 <_Balloc>:
 8007208:	b570      	push	{r4, r5, r6, lr}
 800720a:	69c6      	ldr	r6, [r0, #28]
 800720c:	4604      	mov	r4, r0
 800720e:	460d      	mov	r5, r1
 8007210:	b976      	cbnz	r6, 8007230 <_Balloc+0x28>
 8007212:	2010      	movs	r0, #16
 8007214:	f7ff ff42 	bl	800709c <malloc>
 8007218:	4602      	mov	r2, r0
 800721a:	61e0      	str	r0, [r4, #28]
 800721c:	b920      	cbnz	r0, 8007228 <_Balloc+0x20>
 800721e:	4b18      	ldr	r3, [pc, #96]	@ (8007280 <_Balloc+0x78>)
 8007220:	4818      	ldr	r0, [pc, #96]	@ (8007284 <_Balloc+0x7c>)
 8007222:	216b      	movs	r1, #107	@ 0x6b
 8007224:	f001 ff78 	bl	8009118 <__assert_func>
 8007228:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800722c:	6006      	str	r6, [r0, #0]
 800722e:	60c6      	str	r6, [r0, #12]
 8007230:	69e6      	ldr	r6, [r4, #28]
 8007232:	68f3      	ldr	r3, [r6, #12]
 8007234:	b183      	cbz	r3, 8007258 <_Balloc+0x50>
 8007236:	69e3      	ldr	r3, [r4, #28]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800723e:	b9b8      	cbnz	r0, 8007270 <_Balloc+0x68>
 8007240:	2101      	movs	r1, #1
 8007242:	fa01 f605 	lsl.w	r6, r1, r5
 8007246:	1d72      	adds	r2, r6, #5
 8007248:	0092      	lsls	r2, r2, #2
 800724a:	4620      	mov	r0, r4
 800724c:	f001 ff82 	bl	8009154 <_calloc_r>
 8007250:	b160      	cbz	r0, 800726c <_Balloc+0x64>
 8007252:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007256:	e00e      	b.n	8007276 <_Balloc+0x6e>
 8007258:	2221      	movs	r2, #33	@ 0x21
 800725a:	2104      	movs	r1, #4
 800725c:	4620      	mov	r0, r4
 800725e:	f001 ff79 	bl	8009154 <_calloc_r>
 8007262:	69e3      	ldr	r3, [r4, #28]
 8007264:	60f0      	str	r0, [r6, #12]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d1e4      	bne.n	8007236 <_Balloc+0x2e>
 800726c:	2000      	movs	r0, #0
 800726e:	bd70      	pop	{r4, r5, r6, pc}
 8007270:	6802      	ldr	r2, [r0, #0]
 8007272:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007276:	2300      	movs	r3, #0
 8007278:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800727c:	e7f7      	b.n	800726e <_Balloc+0x66>
 800727e:	bf00      	nop
 8007280:	08009a4e 	.word	0x08009a4e
 8007284:	08009ace 	.word	0x08009ace

08007288 <_Bfree>:
 8007288:	b570      	push	{r4, r5, r6, lr}
 800728a:	69c6      	ldr	r6, [r0, #28]
 800728c:	4605      	mov	r5, r0
 800728e:	460c      	mov	r4, r1
 8007290:	b976      	cbnz	r6, 80072b0 <_Bfree+0x28>
 8007292:	2010      	movs	r0, #16
 8007294:	f7ff ff02 	bl	800709c <malloc>
 8007298:	4602      	mov	r2, r0
 800729a:	61e8      	str	r0, [r5, #28]
 800729c:	b920      	cbnz	r0, 80072a8 <_Bfree+0x20>
 800729e:	4b09      	ldr	r3, [pc, #36]	@ (80072c4 <_Bfree+0x3c>)
 80072a0:	4809      	ldr	r0, [pc, #36]	@ (80072c8 <_Bfree+0x40>)
 80072a2:	218f      	movs	r1, #143	@ 0x8f
 80072a4:	f001 ff38 	bl	8009118 <__assert_func>
 80072a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80072ac:	6006      	str	r6, [r0, #0]
 80072ae:	60c6      	str	r6, [r0, #12]
 80072b0:	b13c      	cbz	r4, 80072c2 <_Bfree+0x3a>
 80072b2:	69eb      	ldr	r3, [r5, #28]
 80072b4:	6862      	ldr	r2, [r4, #4]
 80072b6:	68db      	ldr	r3, [r3, #12]
 80072b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072bc:	6021      	str	r1, [r4, #0]
 80072be:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80072c2:	bd70      	pop	{r4, r5, r6, pc}
 80072c4:	08009a4e 	.word	0x08009a4e
 80072c8:	08009ace 	.word	0x08009ace

080072cc <__multadd>:
 80072cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072d0:	690d      	ldr	r5, [r1, #16]
 80072d2:	4607      	mov	r7, r0
 80072d4:	460c      	mov	r4, r1
 80072d6:	461e      	mov	r6, r3
 80072d8:	f101 0c14 	add.w	ip, r1, #20
 80072dc:	2000      	movs	r0, #0
 80072de:	f8dc 3000 	ldr.w	r3, [ip]
 80072e2:	b299      	uxth	r1, r3
 80072e4:	fb02 6101 	mla	r1, r2, r1, r6
 80072e8:	0c1e      	lsrs	r6, r3, #16
 80072ea:	0c0b      	lsrs	r3, r1, #16
 80072ec:	fb02 3306 	mla	r3, r2, r6, r3
 80072f0:	b289      	uxth	r1, r1
 80072f2:	3001      	adds	r0, #1
 80072f4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072f8:	4285      	cmp	r5, r0
 80072fa:	f84c 1b04 	str.w	r1, [ip], #4
 80072fe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007302:	dcec      	bgt.n	80072de <__multadd+0x12>
 8007304:	b30e      	cbz	r6, 800734a <__multadd+0x7e>
 8007306:	68a3      	ldr	r3, [r4, #8]
 8007308:	42ab      	cmp	r3, r5
 800730a:	dc19      	bgt.n	8007340 <__multadd+0x74>
 800730c:	6861      	ldr	r1, [r4, #4]
 800730e:	4638      	mov	r0, r7
 8007310:	3101      	adds	r1, #1
 8007312:	f7ff ff79 	bl	8007208 <_Balloc>
 8007316:	4680      	mov	r8, r0
 8007318:	b928      	cbnz	r0, 8007326 <__multadd+0x5a>
 800731a:	4602      	mov	r2, r0
 800731c:	4b0c      	ldr	r3, [pc, #48]	@ (8007350 <__multadd+0x84>)
 800731e:	480d      	ldr	r0, [pc, #52]	@ (8007354 <__multadd+0x88>)
 8007320:	21ba      	movs	r1, #186	@ 0xba
 8007322:	f001 fef9 	bl	8009118 <__assert_func>
 8007326:	6922      	ldr	r2, [r4, #16]
 8007328:	3202      	adds	r2, #2
 800732a:	f104 010c 	add.w	r1, r4, #12
 800732e:	0092      	lsls	r2, r2, #2
 8007330:	300c      	adds	r0, #12
 8007332:	f001 fed9 	bl	80090e8 <memcpy>
 8007336:	4621      	mov	r1, r4
 8007338:	4638      	mov	r0, r7
 800733a:	f7ff ffa5 	bl	8007288 <_Bfree>
 800733e:	4644      	mov	r4, r8
 8007340:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007344:	3501      	adds	r5, #1
 8007346:	615e      	str	r6, [r3, #20]
 8007348:	6125      	str	r5, [r4, #16]
 800734a:	4620      	mov	r0, r4
 800734c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007350:	08009abd 	.word	0x08009abd
 8007354:	08009ace 	.word	0x08009ace

08007358 <__s2b>:
 8007358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800735c:	460c      	mov	r4, r1
 800735e:	4615      	mov	r5, r2
 8007360:	461f      	mov	r7, r3
 8007362:	2209      	movs	r2, #9
 8007364:	3308      	adds	r3, #8
 8007366:	4606      	mov	r6, r0
 8007368:	fb93 f3f2 	sdiv	r3, r3, r2
 800736c:	2100      	movs	r1, #0
 800736e:	2201      	movs	r2, #1
 8007370:	429a      	cmp	r2, r3
 8007372:	db09      	blt.n	8007388 <__s2b+0x30>
 8007374:	4630      	mov	r0, r6
 8007376:	f7ff ff47 	bl	8007208 <_Balloc>
 800737a:	b940      	cbnz	r0, 800738e <__s2b+0x36>
 800737c:	4602      	mov	r2, r0
 800737e:	4b19      	ldr	r3, [pc, #100]	@ (80073e4 <__s2b+0x8c>)
 8007380:	4819      	ldr	r0, [pc, #100]	@ (80073e8 <__s2b+0x90>)
 8007382:	21d3      	movs	r1, #211	@ 0xd3
 8007384:	f001 fec8 	bl	8009118 <__assert_func>
 8007388:	0052      	lsls	r2, r2, #1
 800738a:	3101      	adds	r1, #1
 800738c:	e7f0      	b.n	8007370 <__s2b+0x18>
 800738e:	9b08      	ldr	r3, [sp, #32]
 8007390:	6143      	str	r3, [r0, #20]
 8007392:	2d09      	cmp	r5, #9
 8007394:	f04f 0301 	mov.w	r3, #1
 8007398:	6103      	str	r3, [r0, #16]
 800739a:	dd16      	ble.n	80073ca <__s2b+0x72>
 800739c:	f104 0909 	add.w	r9, r4, #9
 80073a0:	46c8      	mov	r8, r9
 80073a2:	442c      	add	r4, r5
 80073a4:	f818 3b01 	ldrb.w	r3, [r8], #1
 80073a8:	4601      	mov	r1, r0
 80073aa:	3b30      	subs	r3, #48	@ 0x30
 80073ac:	220a      	movs	r2, #10
 80073ae:	4630      	mov	r0, r6
 80073b0:	f7ff ff8c 	bl	80072cc <__multadd>
 80073b4:	45a0      	cmp	r8, r4
 80073b6:	d1f5      	bne.n	80073a4 <__s2b+0x4c>
 80073b8:	f1a5 0408 	sub.w	r4, r5, #8
 80073bc:	444c      	add	r4, r9
 80073be:	1b2d      	subs	r5, r5, r4
 80073c0:	1963      	adds	r3, r4, r5
 80073c2:	42bb      	cmp	r3, r7
 80073c4:	db04      	blt.n	80073d0 <__s2b+0x78>
 80073c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073ca:	340a      	adds	r4, #10
 80073cc:	2509      	movs	r5, #9
 80073ce:	e7f6      	b.n	80073be <__s2b+0x66>
 80073d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80073d4:	4601      	mov	r1, r0
 80073d6:	3b30      	subs	r3, #48	@ 0x30
 80073d8:	220a      	movs	r2, #10
 80073da:	4630      	mov	r0, r6
 80073dc:	f7ff ff76 	bl	80072cc <__multadd>
 80073e0:	e7ee      	b.n	80073c0 <__s2b+0x68>
 80073e2:	bf00      	nop
 80073e4:	08009abd 	.word	0x08009abd
 80073e8:	08009ace 	.word	0x08009ace

080073ec <__hi0bits>:
 80073ec:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80073f0:	4603      	mov	r3, r0
 80073f2:	bf36      	itet	cc
 80073f4:	0403      	lslcc	r3, r0, #16
 80073f6:	2000      	movcs	r0, #0
 80073f8:	2010      	movcc	r0, #16
 80073fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073fe:	bf3c      	itt	cc
 8007400:	021b      	lslcc	r3, r3, #8
 8007402:	3008      	addcc	r0, #8
 8007404:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007408:	bf3c      	itt	cc
 800740a:	011b      	lslcc	r3, r3, #4
 800740c:	3004      	addcc	r0, #4
 800740e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007412:	bf3c      	itt	cc
 8007414:	009b      	lslcc	r3, r3, #2
 8007416:	3002      	addcc	r0, #2
 8007418:	2b00      	cmp	r3, #0
 800741a:	db05      	blt.n	8007428 <__hi0bits+0x3c>
 800741c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007420:	f100 0001 	add.w	r0, r0, #1
 8007424:	bf08      	it	eq
 8007426:	2020      	moveq	r0, #32
 8007428:	4770      	bx	lr

0800742a <__lo0bits>:
 800742a:	6803      	ldr	r3, [r0, #0]
 800742c:	4602      	mov	r2, r0
 800742e:	f013 0007 	ands.w	r0, r3, #7
 8007432:	d00b      	beq.n	800744c <__lo0bits+0x22>
 8007434:	07d9      	lsls	r1, r3, #31
 8007436:	d421      	bmi.n	800747c <__lo0bits+0x52>
 8007438:	0798      	lsls	r0, r3, #30
 800743a:	bf49      	itett	mi
 800743c:	085b      	lsrmi	r3, r3, #1
 800743e:	089b      	lsrpl	r3, r3, #2
 8007440:	2001      	movmi	r0, #1
 8007442:	6013      	strmi	r3, [r2, #0]
 8007444:	bf5c      	itt	pl
 8007446:	6013      	strpl	r3, [r2, #0]
 8007448:	2002      	movpl	r0, #2
 800744a:	4770      	bx	lr
 800744c:	b299      	uxth	r1, r3
 800744e:	b909      	cbnz	r1, 8007454 <__lo0bits+0x2a>
 8007450:	0c1b      	lsrs	r3, r3, #16
 8007452:	2010      	movs	r0, #16
 8007454:	b2d9      	uxtb	r1, r3
 8007456:	b909      	cbnz	r1, 800745c <__lo0bits+0x32>
 8007458:	3008      	adds	r0, #8
 800745a:	0a1b      	lsrs	r3, r3, #8
 800745c:	0719      	lsls	r1, r3, #28
 800745e:	bf04      	itt	eq
 8007460:	091b      	lsreq	r3, r3, #4
 8007462:	3004      	addeq	r0, #4
 8007464:	0799      	lsls	r1, r3, #30
 8007466:	bf04      	itt	eq
 8007468:	089b      	lsreq	r3, r3, #2
 800746a:	3002      	addeq	r0, #2
 800746c:	07d9      	lsls	r1, r3, #31
 800746e:	d403      	bmi.n	8007478 <__lo0bits+0x4e>
 8007470:	085b      	lsrs	r3, r3, #1
 8007472:	f100 0001 	add.w	r0, r0, #1
 8007476:	d003      	beq.n	8007480 <__lo0bits+0x56>
 8007478:	6013      	str	r3, [r2, #0]
 800747a:	4770      	bx	lr
 800747c:	2000      	movs	r0, #0
 800747e:	4770      	bx	lr
 8007480:	2020      	movs	r0, #32
 8007482:	4770      	bx	lr

08007484 <__i2b>:
 8007484:	b510      	push	{r4, lr}
 8007486:	460c      	mov	r4, r1
 8007488:	2101      	movs	r1, #1
 800748a:	f7ff febd 	bl	8007208 <_Balloc>
 800748e:	4602      	mov	r2, r0
 8007490:	b928      	cbnz	r0, 800749e <__i2b+0x1a>
 8007492:	4b05      	ldr	r3, [pc, #20]	@ (80074a8 <__i2b+0x24>)
 8007494:	4805      	ldr	r0, [pc, #20]	@ (80074ac <__i2b+0x28>)
 8007496:	f240 1145 	movw	r1, #325	@ 0x145
 800749a:	f001 fe3d 	bl	8009118 <__assert_func>
 800749e:	2301      	movs	r3, #1
 80074a0:	6144      	str	r4, [r0, #20]
 80074a2:	6103      	str	r3, [r0, #16]
 80074a4:	bd10      	pop	{r4, pc}
 80074a6:	bf00      	nop
 80074a8:	08009abd 	.word	0x08009abd
 80074ac:	08009ace 	.word	0x08009ace

080074b0 <__multiply>:
 80074b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074b4:	4614      	mov	r4, r2
 80074b6:	690a      	ldr	r2, [r1, #16]
 80074b8:	6923      	ldr	r3, [r4, #16]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	bfa8      	it	ge
 80074be:	4623      	movge	r3, r4
 80074c0:	460f      	mov	r7, r1
 80074c2:	bfa4      	itt	ge
 80074c4:	460c      	movge	r4, r1
 80074c6:	461f      	movge	r7, r3
 80074c8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80074cc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80074d0:	68a3      	ldr	r3, [r4, #8]
 80074d2:	6861      	ldr	r1, [r4, #4]
 80074d4:	eb0a 0609 	add.w	r6, sl, r9
 80074d8:	42b3      	cmp	r3, r6
 80074da:	b085      	sub	sp, #20
 80074dc:	bfb8      	it	lt
 80074de:	3101      	addlt	r1, #1
 80074e0:	f7ff fe92 	bl	8007208 <_Balloc>
 80074e4:	b930      	cbnz	r0, 80074f4 <__multiply+0x44>
 80074e6:	4602      	mov	r2, r0
 80074e8:	4b44      	ldr	r3, [pc, #272]	@ (80075fc <__multiply+0x14c>)
 80074ea:	4845      	ldr	r0, [pc, #276]	@ (8007600 <__multiply+0x150>)
 80074ec:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80074f0:	f001 fe12 	bl	8009118 <__assert_func>
 80074f4:	f100 0514 	add.w	r5, r0, #20
 80074f8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80074fc:	462b      	mov	r3, r5
 80074fe:	2200      	movs	r2, #0
 8007500:	4543      	cmp	r3, r8
 8007502:	d321      	bcc.n	8007548 <__multiply+0x98>
 8007504:	f107 0114 	add.w	r1, r7, #20
 8007508:	f104 0214 	add.w	r2, r4, #20
 800750c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007510:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007514:	9302      	str	r3, [sp, #8]
 8007516:	1b13      	subs	r3, r2, r4
 8007518:	3b15      	subs	r3, #21
 800751a:	f023 0303 	bic.w	r3, r3, #3
 800751e:	3304      	adds	r3, #4
 8007520:	f104 0715 	add.w	r7, r4, #21
 8007524:	42ba      	cmp	r2, r7
 8007526:	bf38      	it	cc
 8007528:	2304      	movcc	r3, #4
 800752a:	9301      	str	r3, [sp, #4]
 800752c:	9b02      	ldr	r3, [sp, #8]
 800752e:	9103      	str	r1, [sp, #12]
 8007530:	428b      	cmp	r3, r1
 8007532:	d80c      	bhi.n	800754e <__multiply+0x9e>
 8007534:	2e00      	cmp	r6, #0
 8007536:	dd03      	ble.n	8007540 <__multiply+0x90>
 8007538:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800753c:	2b00      	cmp	r3, #0
 800753e:	d05b      	beq.n	80075f8 <__multiply+0x148>
 8007540:	6106      	str	r6, [r0, #16]
 8007542:	b005      	add	sp, #20
 8007544:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007548:	f843 2b04 	str.w	r2, [r3], #4
 800754c:	e7d8      	b.n	8007500 <__multiply+0x50>
 800754e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007552:	f1ba 0f00 	cmp.w	sl, #0
 8007556:	d024      	beq.n	80075a2 <__multiply+0xf2>
 8007558:	f104 0e14 	add.w	lr, r4, #20
 800755c:	46a9      	mov	r9, r5
 800755e:	f04f 0c00 	mov.w	ip, #0
 8007562:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007566:	f8d9 3000 	ldr.w	r3, [r9]
 800756a:	fa1f fb87 	uxth.w	fp, r7
 800756e:	b29b      	uxth	r3, r3
 8007570:	fb0a 330b 	mla	r3, sl, fp, r3
 8007574:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8007578:	f8d9 7000 	ldr.w	r7, [r9]
 800757c:	4463      	add	r3, ip
 800757e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007582:	fb0a c70b 	mla	r7, sl, fp, ip
 8007586:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800758a:	b29b      	uxth	r3, r3
 800758c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007590:	4572      	cmp	r2, lr
 8007592:	f849 3b04 	str.w	r3, [r9], #4
 8007596:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800759a:	d8e2      	bhi.n	8007562 <__multiply+0xb2>
 800759c:	9b01      	ldr	r3, [sp, #4]
 800759e:	f845 c003 	str.w	ip, [r5, r3]
 80075a2:	9b03      	ldr	r3, [sp, #12]
 80075a4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80075a8:	3104      	adds	r1, #4
 80075aa:	f1b9 0f00 	cmp.w	r9, #0
 80075ae:	d021      	beq.n	80075f4 <__multiply+0x144>
 80075b0:	682b      	ldr	r3, [r5, #0]
 80075b2:	f104 0c14 	add.w	ip, r4, #20
 80075b6:	46ae      	mov	lr, r5
 80075b8:	f04f 0a00 	mov.w	sl, #0
 80075bc:	f8bc b000 	ldrh.w	fp, [ip]
 80075c0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80075c4:	fb09 770b 	mla	r7, r9, fp, r7
 80075c8:	4457      	add	r7, sl
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80075d0:	f84e 3b04 	str.w	r3, [lr], #4
 80075d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80075d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075dc:	f8be 3000 	ldrh.w	r3, [lr]
 80075e0:	fb09 330a 	mla	r3, r9, sl, r3
 80075e4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80075e8:	4562      	cmp	r2, ip
 80075ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075ee:	d8e5      	bhi.n	80075bc <__multiply+0x10c>
 80075f0:	9f01      	ldr	r7, [sp, #4]
 80075f2:	51eb      	str	r3, [r5, r7]
 80075f4:	3504      	adds	r5, #4
 80075f6:	e799      	b.n	800752c <__multiply+0x7c>
 80075f8:	3e01      	subs	r6, #1
 80075fa:	e79b      	b.n	8007534 <__multiply+0x84>
 80075fc:	08009abd 	.word	0x08009abd
 8007600:	08009ace 	.word	0x08009ace

08007604 <__pow5mult>:
 8007604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007608:	4615      	mov	r5, r2
 800760a:	f012 0203 	ands.w	r2, r2, #3
 800760e:	4607      	mov	r7, r0
 8007610:	460e      	mov	r6, r1
 8007612:	d007      	beq.n	8007624 <__pow5mult+0x20>
 8007614:	4c25      	ldr	r4, [pc, #148]	@ (80076ac <__pow5mult+0xa8>)
 8007616:	3a01      	subs	r2, #1
 8007618:	2300      	movs	r3, #0
 800761a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800761e:	f7ff fe55 	bl	80072cc <__multadd>
 8007622:	4606      	mov	r6, r0
 8007624:	10ad      	asrs	r5, r5, #2
 8007626:	d03d      	beq.n	80076a4 <__pow5mult+0xa0>
 8007628:	69fc      	ldr	r4, [r7, #28]
 800762a:	b97c      	cbnz	r4, 800764c <__pow5mult+0x48>
 800762c:	2010      	movs	r0, #16
 800762e:	f7ff fd35 	bl	800709c <malloc>
 8007632:	4602      	mov	r2, r0
 8007634:	61f8      	str	r0, [r7, #28]
 8007636:	b928      	cbnz	r0, 8007644 <__pow5mult+0x40>
 8007638:	4b1d      	ldr	r3, [pc, #116]	@ (80076b0 <__pow5mult+0xac>)
 800763a:	481e      	ldr	r0, [pc, #120]	@ (80076b4 <__pow5mult+0xb0>)
 800763c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007640:	f001 fd6a 	bl	8009118 <__assert_func>
 8007644:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007648:	6004      	str	r4, [r0, #0]
 800764a:	60c4      	str	r4, [r0, #12]
 800764c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007650:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007654:	b94c      	cbnz	r4, 800766a <__pow5mult+0x66>
 8007656:	f240 2171 	movw	r1, #625	@ 0x271
 800765a:	4638      	mov	r0, r7
 800765c:	f7ff ff12 	bl	8007484 <__i2b>
 8007660:	2300      	movs	r3, #0
 8007662:	f8c8 0008 	str.w	r0, [r8, #8]
 8007666:	4604      	mov	r4, r0
 8007668:	6003      	str	r3, [r0, #0]
 800766a:	f04f 0900 	mov.w	r9, #0
 800766e:	07eb      	lsls	r3, r5, #31
 8007670:	d50a      	bpl.n	8007688 <__pow5mult+0x84>
 8007672:	4631      	mov	r1, r6
 8007674:	4622      	mov	r2, r4
 8007676:	4638      	mov	r0, r7
 8007678:	f7ff ff1a 	bl	80074b0 <__multiply>
 800767c:	4631      	mov	r1, r6
 800767e:	4680      	mov	r8, r0
 8007680:	4638      	mov	r0, r7
 8007682:	f7ff fe01 	bl	8007288 <_Bfree>
 8007686:	4646      	mov	r6, r8
 8007688:	106d      	asrs	r5, r5, #1
 800768a:	d00b      	beq.n	80076a4 <__pow5mult+0xa0>
 800768c:	6820      	ldr	r0, [r4, #0]
 800768e:	b938      	cbnz	r0, 80076a0 <__pow5mult+0x9c>
 8007690:	4622      	mov	r2, r4
 8007692:	4621      	mov	r1, r4
 8007694:	4638      	mov	r0, r7
 8007696:	f7ff ff0b 	bl	80074b0 <__multiply>
 800769a:	6020      	str	r0, [r4, #0]
 800769c:	f8c0 9000 	str.w	r9, [r0]
 80076a0:	4604      	mov	r4, r0
 80076a2:	e7e4      	b.n	800766e <__pow5mult+0x6a>
 80076a4:	4630      	mov	r0, r6
 80076a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80076aa:	bf00      	nop
 80076ac:	08009b28 	.word	0x08009b28
 80076b0:	08009a4e 	.word	0x08009a4e
 80076b4:	08009ace 	.word	0x08009ace

080076b8 <__lshift>:
 80076b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076bc:	460c      	mov	r4, r1
 80076be:	6849      	ldr	r1, [r1, #4]
 80076c0:	6923      	ldr	r3, [r4, #16]
 80076c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80076c6:	68a3      	ldr	r3, [r4, #8]
 80076c8:	4607      	mov	r7, r0
 80076ca:	4691      	mov	r9, r2
 80076cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80076d0:	f108 0601 	add.w	r6, r8, #1
 80076d4:	42b3      	cmp	r3, r6
 80076d6:	db0b      	blt.n	80076f0 <__lshift+0x38>
 80076d8:	4638      	mov	r0, r7
 80076da:	f7ff fd95 	bl	8007208 <_Balloc>
 80076de:	4605      	mov	r5, r0
 80076e0:	b948      	cbnz	r0, 80076f6 <__lshift+0x3e>
 80076e2:	4602      	mov	r2, r0
 80076e4:	4b28      	ldr	r3, [pc, #160]	@ (8007788 <__lshift+0xd0>)
 80076e6:	4829      	ldr	r0, [pc, #164]	@ (800778c <__lshift+0xd4>)
 80076e8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80076ec:	f001 fd14 	bl	8009118 <__assert_func>
 80076f0:	3101      	adds	r1, #1
 80076f2:	005b      	lsls	r3, r3, #1
 80076f4:	e7ee      	b.n	80076d4 <__lshift+0x1c>
 80076f6:	2300      	movs	r3, #0
 80076f8:	f100 0114 	add.w	r1, r0, #20
 80076fc:	f100 0210 	add.w	r2, r0, #16
 8007700:	4618      	mov	r0, r3
 8007702:	4553      	cmp	r3, sl
 8007704:	db33      	blt.n	800776e <__lshift+0xb6>
 8007706:	6920      	ldr	r0, [r4, #16]
 8007708:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800770c:	f104 0314 	add.w	r3, r4, #20
 8007710:	f019 091f 	ands.w	r9, r9, #31
 8007714:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007718:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800771c:	d02b      	beq.n	8007776 <__lshift+0xbe>
 800771e:	f1c9 0e20 	rsb	lr, r9, #32
 8007722:	468a      	mov	sl, r1
 8007724:	2200      	movs	r2, #0
 8007726:	6818      	ldr	r0, [r3, #0]
 8007728:	fa00 f009 	lsl.w	r0, r0, r9
 800772c:	4310      	orrs	r0, r2
 800772e:	f84a 0b04 	str.w	r0, [sl], #4
 8007732:	f853 2b04 	ldr.w	r2, [r3], #4
 8007736:	459c      	cmp	ip, r3
 8007738:	fa22 f20e 	lsr.w	r2, r2, lr
 800773c:	d8f3      	bhi.n	8007726 <__lshift+0x6e>
 800773e:	ebac 0304 	sub.w	r3, ip, r4
 8007742:	3b15      	subs	r3, #21
 8007744:	f023 0303 	bic.w	r3, r3, #3
 8007748:	3304      	adds	r3, #4
 800774a:	f104 0015 	add.w	r0, r4, #21
 800774e:	4584      	cmp	ip, r0
 8007750:	bf38      	it	cc
 8007752:	2304      	movcc	r3, #4
 8007754:	50ca      	str	r2, [r1, r3]
 8007756:	b10a      	cbz	r2, 800775c <__lshift+0xa4>
 8007758:	f108 0602 	add.w	r6, r8, #2
 800775c:	3e01      	subs	r6, #1
 800775e:	4638      	mov	r0, r7
 8007760:	612e      	str	r6, [r5, #16]
 8007762:	4621      	mov	r1, r4
 8007764:	f7ff fd90 	bl	8007288 <_Bfree>
 8007768:	4628      	mov	r0, r5
 800776a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800776e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007772:	3301      	adds	r3, #1
 8007774:	e7c5      	b.n	8007702 <__lshift+0x4a>
 8007776:	3904      	subs	r1, #4
 8007778:	f853 2b04 	ldr.w	r2, [r3], #4
 800777c:	f841 2f04 	str.w	r2, [r1, #4]!
 8007780:	459c      	cmp	ip, r3
 8007782:	d8f9      	bhi.n	8007778 <__lshift+0xc0>
 8007784:	e7ea      	b.n	800775c <__lshift+0xa4>
 8007786:	bf00      	nop
 8007788:	08009abd 	.word	0x08009abd
 800778c:	08009ace 	.word	0x08009ace

08007790 <__mcmp>:
 8007790:	690a      	ldr	r2, [r1, #16]
 8007792:	4603      	mov	r3, r0
 8007794:	6900      	ldr	r0, [r0, #16]
 8007796:	1a80      	subs	r0, r0, r2
 8007798:	b530      	push	{r4, r5, lr}
 800779a:	d10e      	bne.n	80077ba <__mcmp+0x2a>
 800779c:	3314      	adds	r3, #20
 800779e:	3114      	adds	r1, #20
 80077a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80077a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80077a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80077ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80077b0:	4295      	cmp	r5, r2
 80077b2:	d003      	beq.n	80077bc <__mcmp+0x2c>
 80077b4:	d205      	bcs.n	80077c2 <__mcmp+0x32>
 80077b6:	f04f 30ff 	mov.w	r0, #4294967295
 80077ba:	bd30      	pop	{r4, r5, pc}
 80077bc:	42a3      	cmp	r3, r4
 80077be:	d3f3      	bcc.n	80077a8 <__mcmp+0x18>
 80077c0:	e7fb      	b.n	80077ba <__mcmp+0x2a>
 80077c2:	2001      	movs	r0, #1
 80077c4:	e7f9      	b.n	80077ba <__mcmp+0x2a>
	...

080077c8 <__mdiff>:
 80077c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077cc:	4689      	mov	r9, r1
 80077ce:	4606      	mov	r6, r0
 80077d0:	4611      	mov	r1, r2
 80077d2:	4648      	mov	r0, r9
 80077d4:	4614      	mov	r4, r2
 80077d6:	f7ff ffdb 	bl	8007790 <__mcmp>
 80077da:	1e05      	subs	r5, r0, #0
 80077dc:	d112      	bne.n	8007804 <__mdiff+0x3c>
 80077de:	4629      	mov	r1, r5
 80077e0:	4630      	mov	r0, r6
 80077e2:	f7ff fd11 	bl	8007208 <_Balloc>
 80077e6:	4602      	mov	r2, r0
 80077e8:	b928      	cbnz	r0, 80077f6 <__mdiff+0x2e>
 80077ea:	4b3f      	ldr	r3, [pc, #252]	@ (80078e8 <__mdiff+0x120>)
 80077ec:	f240 2137 	movw	r1, #567	@ 0x237
 80077f0:	483e      	ldr	r0, [pc, #248]	@ (80078ec <__mdiff+0x124>)
 80077f2:	f001 fc91 	bl	8009118 <__assert_func>
 80077f6:	2301      	movs	r3, #1
 80077f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80077fc:	4610      	mov	r0, r2
 80077fe:	b003      	add	sp, #12
 8007800:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007804:	bfbc      	itt	lt
 8007806:	464b      	movlt	r3, r9
 8007808:	46a1      	movlt	r9, r4
 800780a:	4630      	mov	r0, r6
 800780c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007810:	bfba      	itte	lt
 8007812:	461c      	movlt	r4, r3
 8007814:	2501      	movlt	r5, #1
 8007816:	2500      	movge	r5, #0
 8007818:	f7ff fcf6 	bl	8007208 <_Balloc>
 800781c:	4602      	mov	r2, r0
 800781e:	b918      	cbnz	r0, 8007828 <__mdiff+0x60>
 8007820:	4b31      	ldr	r3, [pc, #196]	@ (80078e8 <__mdiff+0x120>)
 8007822:	f240 2145 	movw	r1, #581	@ 0x245
 8007826:	e7e3      	b.n	80077f0 <__mdiff+0x28>
 8007828:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800782c:	6926      	ldr	r6, [r4, #16]
 800782e:	60c5      	str	r5, [r0, #12]
 8007830:	f109 0310 	add.w	r3, r9, #16
 8007834:	f109 0514 	add.w	r5, r9, #20
 8007838:	f104 0e14 	add.w	lr, r4, #20
 800783c:	f100 0b14 	add.w	fp, r0, #20
 8007840:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007844:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007848:	9301      	str	r3, [sp, #4]
 800784a:	46d9      	mov	r9, fp
 800784c:	f04f 0c00 	mov.w	ip, #0
 8007850:	9b01      	ldr	r3, [sp, #4]
 8007852:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007856:	f853 af04 	ldr.w	sl, [r3, #4]!
 800785a:	9301      	str	r3, [sp, #4]
 800785c:	fa1f f38a 	uxth.w	r3, sl
 8007860:	4619      	mov	r1, r3
 8007862:	b283      	uxth	r3, r0
 8007864:	1acb      	subs	r3, r1, r3
 8007866:	0c00      	lsrs	r0, r0, #16
 8007868:	4463      	add	r3, ip
 800786a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800786e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007872:	b29b      	uxth	r3, r3
 8007874:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007878:	4576      	cmp	r6, lr
 800787a:	f849 3b04 	str.w	r3, [r9], #4
 800787e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007882:	d8e5      	bhi.n	8007850 <__mdiff+0x88>
 8007884:	1b33      	subs	r3, r6, r4
 8007886:	3b15      	subs	r3, #21
 8007888:	f023 0303 	bic.w	r3, r3, #3
 800788c:	3415      	adds	r4, #21
 800788e:	3304      	adds	r3, #4
 8007890:	42a6      	cmp	r6, r4
 8007892:	bf38      	it	cc
 8007894:	2304      	movcc	r3, #4
 8007896:	441d      	add	r5, r3
 8007898:	445b      	add	r3, fp
 800789a:	461e      	mov	r6, r3
 800789c:	462c      	mov	r4, r5
 800789e:	4544      	cmp	r4, r8
 80078a0:	d30e      	bcc.n	80078c0 <__mdiff+0xf8>
 80078a2:	f108 0103 	add.w	r1, r8, #3
 80078a6:	1b49      	subs	r1, r1, r5
 80078a8:	f021 0103 	bic.w	r1, r1, #3
 80078ac:	3d03      	subs	r5, #3
 80078ae:	45a8      	cmp	r8, r5
 80078b0:	bf38      	it	cc
 80078b2:	2100      	movcc	r1, #0
 80078b4:	440b      	add	r3, r1
 80078b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80078ba:	b191      	cbz	r1, 80078e2 <__mdiff+0x11a>
 80078bc:	6117      	str	r7, [r2, #16]
 80078be:	e79d      	b.n	80077fc <__mdiff+0x34>
 80078c0:	f854 1b04 	ldr.w	r1, [r4], #4
 80078c4:	46e6      	mov	lr, ip
 80078c6:	0c08      	lsrs	r0, r1, #16
 80078c8:	fa1c fc81 	uxtah	ip, ip, r1
 80078cc:	4471      	add	r1, lr
 80078ce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80078d2:	b289      	uxth	r1, r1
 80078d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80078d8:	f846 1b04 	str.w	r1, [r6], #4
 80078dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80078e0:	e7dd      	b.n	800789e <__mdiff+0xd6>
 80078e2:	3f01      	subs	r7, #1
 80078e4:	e7e7      	b.n	80078b6 <__mdiff+0xee>
 80078e6:	bf00      	nop
 80078e8:	08009abd 	.word	0x08009abd
 80078ec:	08009ace 	.word	0x08009ace

080078f0 <__ulp>:
 80078f0:	b082      	sub	sp, #8
 80078f2:	ed8d 0b00 	vstr	d0, [sp]
 80078f6:	9a01      	ldr	r2, [sp, #4]
 80078f8:	4b0f      	ldr	r3, [pc, #60]	@ (8007938 <__ulp+0x48>)
 80078fa:	4013      	ands	r3, r2
 80078fc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007900:	2b00      	cmp	r3, #0
 8007902:	dc08      	bgt.n	8007916 <__ulp+0x26>
 8007904:	425b      	negs	r3, r3
 8007906:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800790a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800790e:	da04      	bge.n	800791a <__ulp+0x2a>
 8007910:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8007914:	4113      	asrs	r3, r2
 8007916:	2200      	movs	r2, #0
 8007918:	e008      	b.n	800792c <__ulp+0x3c>
 800791a:	f1a2 0314 	sub.w	r3, r2, #20
 800791e:	2b1e      	cmp	r3, #30
 8007920:	bfda      	itte	le
 8007922:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8007926:	40da      	lsrle	r2, r3
 8007928:	2201      	movgt	r2, #1
 800792a:	2300      	movs	r3, #0
 800792c:	4619      	mov	r1, r3
 800792e:	4610      	mov	r0, r2
 8007930:	ec41 0b10 	vmov	d0, r0, r1
 8007934:	b002      	add	sp, #8
 8007936:	4770      	bx	lr
 8007938:	7ff00000 	.word	0x7ff00000

0800793c <__b2d>:
 800793c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007940:	6906      	ldr	r6, [r0, #16]
 8007942:	f100 0814 	add.w	r8, r0, #20
 8007946:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800794a:	1f37      	subs	r7, r6, #4
 800794c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007950:	4610      	mov	r0, r2
 8007952:	f7ff fd4b 	bl	80073ec <__hi0bits>
 8007956:	f1c0 0320 	rsb	r3, r0, #32
 800795a:	280a      	cmp	r0, #10
 800795c:	600b      	str	r3, [r1, #0]
 800795e:	491b      	ldr	r1, [pc, #108]	@ (80079cc <__b2d+0x90>)
 8007960:	dc15      	bgt.n	800798e <__b2d+0x52>
 8007962:	f1c0 0c0b 	rsb	ip, r0, #11
 8007966:	fa22 f30c 	lsr.w	r3, r2, ip
 800796a:	45b8      	cmp	r8, r7
 800796c:	ea43 0501 	orr.w	r5, r3, r1
 8007970:	bf34      	ite	cc
 8007972:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007976:	2300      	movcs	r3, #0
 8007978:	3015      	adds	r0, #21
 800797a:	fa02 f000 	lsl.w	r0, r2, r0
 800797e:	fa23 f30c 	lsr.w	r3, r3, ip
 8007982:	4303      	orrs	r3, r0
 8007984:	461c      	mov	r4, r3
 8007986:	ec45 4b10 	vmov	d0, r4, r5
 800798a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800798e:	45b8      	cmp	r8, r7
 8007990:	bf3a      	itte	cc
 8007992:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8007996:	f1a6 0708 	subcc.w	r7, r6, #8
 800799a:	2300      	movcs	r3, #0
 800799c:	380b      	subs	r0, #11
 800799e:	d012      	beq.n	80079c6 <__b2d+0x8a>
 80079a0:	f1c0 0120 	rsb	r1, r0, #32
 80079a4:	fa23 f401 	lsr.w	r4, r3, r1
 80079a8:	4082      	lsls	r2, r0
 80079aa:	4322      	orrs	r2, r4
 80079ac:	4547      	cmp	r7, r8
 80079ae:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80079b2:	bf8c      	ite	hi
 80079b4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80079b8:	2200      	movls	r2, #0
 80079ba:	4083      	lsls	r3, r0
 80079bc:	40ca      	lsrs	r2, r1
 80079be:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80079c2:	4313      	orrs	r3, r2
 80079c4:	e7de      	b.n	8007984 <__b2d+0x48>
 80079c6:	ea42 0501 	orr.w	r5, r2, r1
 80079ca:	e7db      	b.n	8007984 <__b2d+0x48>
 80079cc:	3ff00000 	.word	0x3ff00000

080079d0 <__d2b>:
 80079d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80079d4:	460f      	mov	r7, r1
 80079d6:	2101      	movs	r1, #1
 80079d8:	ec59 8b10 	vmov	r8, r9, d0
 80079dc:	4616      	mov	r6, r2
 80079de:	f7ff fc13 	bl	8007208 <_Balloc>
 80079e2:	4604      	mov	r4, r0
 80079e4:	b930      	cbnz	r0, 80079f4 <__d2b+0x24>
 80079e6:	4602      	mov	r2, r0
 80079e8:	4b23      	ldr	r3, [pc, #140]	@ (8007a78 <__d2b+0xa8>)
 80079ea:	4824      	ldr	r0, [pc, #144]	@ (8007a7c <__d2b+0xac>)
 80079ec:	f240 310f 	movw	r1, #783	@ 0x30f
 80079f0:	f001 fb92 	bl	8009118 <__assert_func>
 80079f4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80079f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80079fc:	b10d      	cbz	r5, 8007a02 <__d2b+0x32>
 80079fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a02:	9301      	str	r3, [sp, #4]
 8007a04:	f1b8 0300 	subs.w	r3, r8, #0
 8007a08:	d023      	beq.n	8007a52 <__d2b+0x82>
 8007a0a:	4668      	mov	r0, sp
 8007a0c:	9300      	str	r3, [sp, #0]
 8007a0e:	f7ff fd0c 	bl	800742a <__lo0bits>
 8007a12:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a16:	b1d0      	cbz	r0, 8007a4e <__d2b+0x7e>
 8007a18:	f1c0 0320 	rsb	r3, r0, #32
 8007a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a20:	430b      	orrs	r3, r1
 8007a22:	40c2      	lsrs	r2, r0
 8007a24:	6163      	str	r3, [r4, #20]
 8007a26:	9201      	str	r2, [sp, #4]
 8007a28:	9b01      	ldr	r3, [sp, #4]
 8007a2a:	61a3      	str	r3, [r4, #24]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	bf0c      	ite	eq
 8007a30:	2201      	moveq	r2, #1
 8007a32:	2202      	movne	r2, #2
 8007a34:	6122      	str	r2, [r4, #16]
 8007a36:	b1a5      	cbz	r5, 8007a62 <__d2b+0x92>
 8007a38:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007a3c:	4405      	add	r5, r0
 8007a3e:	603d      	str	r5, [r7, #0]
 8007a40:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007a44:	6030      	str	r0, [r6, #0]
 8007a46:	4620      	mov	r0, r4
 8007a48:	b003      	add	sp, #12
 8007a4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a4e:	6161      	str	r1, [r4, #20]
 8007a50:	e7ea      	b.n	8007a28 <__d2b+0x58>
 8007a52:	a801      	add	r0, sp, #4
 8007a54:	f7ff fce9 	bl	800742a <__lo0bits>
 8007a58:	9b01      	ldr	r3, [sp, #4]
 8007a5a:	6163      	str	r3, [r4, #20]
 8007a5c:	3020      	adds	r0, #32
 8007a5e:	2201      	movs	r2, #1
 8007a60:	e7e8      	b.n	8007a34 <__d2b+0x64>
 8007a62:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007a66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007a6a:	6038      	str	r0, [r7, #0]
 8007a6c:	6918      	ldr	r0, [r3, #16]
 8007a6e:	f7ff fcbd 	bl	80073ec <__hi0bits>
 8007a72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007a76:	e7e5      	b.n	8007a44 <__d2b+0x74>
 8007a78:	08009abd 	.word	0x08009abd
 8007a7c:	08009ace 	.word	0x08009ace

08007a80 <__ratio>:
 8007a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a84:	b085      	sub	sp, #20
 8007a86:	e9cd 1000 	strd	r1, r0, [sp]
 8007a8a:	a902      	add	r1, sp, #8
 8007a8c:	f7ff ff56 	bl	800793c <__b2d>
 8007a90:	9800      	ldr	r0, [sp, #0]
 8007a92:	a903      	add	r1, sp, #12
 8007a94:	ec55 4b10 	vmov	r4, r5, d0
 8007a98:	f7ff ff50 	bl	800793c <__b2d>
 8007a9c:	9b01      	ldr	r3, [sp, #4]
 8007a9e:	6919      	ldr	r1, [r3, #16]
 8007aa0:	9b00      	ldr	r3, [sp, #0]
 8007aa2:	691b      	ldr	r3, [r3, #16]
 8007aa4:	1ac9      	subs	r1, r1, r3
 8007aa6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007aaa:	1a9b      	subs	r3, r3, r2
 8007aac:	ec5b ab10 	vmov	sl, fp, d0
 8007ab0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	bfce      	itee	gt
 8007ab8:	462a      	movgt	r2, r5
 8007aba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007abe:	465a      	movle	r2, fp
 8007ac0:	462f      	mov	r7, r5
 8007ac2:	46d9      	mov	r9, fp
 8007ac4:	bfcc      	ite	gt
 8007ac6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007aca:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007ace:	464b      	mov	r3, r9
 8007ad0:	4652      	mov	r2, sl
 8007ad2:	4620      	mov	r0, r4
 8007ad4:	4639      	mov	r1, r7
 8007ad6:	f7f8 fed1 	bl	800087c <__aeabi_ddiv>
 8007ada:	ec41 0b10 	vmov	d0, r0, r1
 8007ade:	b005      	add	sp, #20
 8007ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007ae4 <__copybits>:
 8007ae4:	3901      	subs	r1, #1
 8007ae6:	b570      	push	{r4, r5, r6, lr}
 8007ae8:	1149      	asrs	r1, r1, #5
 8007aea:	6914      	ldr	r4, [r2, #16]
 8007aec:	3101      	adds	r1, #1
 8007aee:	f102 0314 	add.w	r3, r2, #20
 8007af2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007af6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007afa:	1f05      	subs	r5, r0, #4
 8007afc:	42a3      	cmp	r3, r4
 8007afe:	d30c      	bcc.n	8007b1a <__copybits+0x36>
 8007b00:	1aa3      	subs	r3, r4, r2
 8007b02:	3b11      	subs	r3, #17
 8007b04:	f023 0303 	bic.w	r3, r3, #3
 8007b08:	3211      	adds	r2, #17
 8007b0a:	42a2      	cmp	r2, r4
 8007b0c:	bf88      	it	hi
 8007b0e:	2300      	movhi	r3, #0
 8007b10:	4418      	add	r0, r3
 8007b12:	2300      	movs	r3, #0
 8007b14:	4288      	cmp	r0, r1
 8007b16:	d305      	bcc.n	8007b24 <__copybits+0x40>
 8007b18:	bd70      	pop	{r4, r5, r6, pc}
 8007b1a:	f853 6b04 	ldr.w	r6, [r3], #4
 8007b1e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007b22:	e7eb      	b.n	8007afc <__copybits+0x18>
 8007b24:	f840 3b04 	str.w	r3, [r0], #4
 8007b28:	e7f4      	b.n	8007b14 <__copybits+0x30>

08007b2a <__any_on>:
 8007b2a:	f100 0214 	add.w	r2, r0, #20
 8007b2e:	6900      	ldr	r0, [r0, #16]
 8007b30:	114b      	asrs	r3, r1, #5
 8007b32:	4298      	cmp	r0, r3
 8007b34:	b510      	push	{r4, lr}
 8007b36:	db11      	blt.n	8007b5c <__any_on+0x32>
 8007b38:	dd0a      	ble.n	8007b50 <__any_on+0x26>
 8007b3a:	f011 011f 	ands.w	r1, r1, #31
 8007b3e:	d007      	beq.n	8007b50 <__any_on+0x26>
 8007b40:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007b44:	fa24 f001 	lsr.w	r0, r4, r1
 8007b48:	fa00 f101 	lsl.w	r1, r0, r1
 8007b4c:	428c      	cmp	r4, r1
 8007b4e:	d10b      	bne.n	8007b68 <__any_on+0x3e>
 8007b50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d803      	bhi.n	8007b60 <__any_on+0x36>
 8007b58:	2000      	movs	r0, #0
 8007b5a:	bd10      	pop	{r4, pc}
 8007b5c:	4603      	mov	r3, r0
 8007b5e:	e7f7      	b.n	8007b50 <__any_on+0x26>
 8007b60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b64:	2900      	cmp	r1, #0
 8007b66:	d0f5      	beq.n	8007b54 <__any_on+0x2a>
 8007b68:	2001      	movs	r0, #1
 8007b6a:	e7f6      	b.n	8007b5a <__any_on+0x30>

08007b6c <sulp>:
 8007b6c:	b570      	push	{r4, r5, r6, lr}
 8007b6e:	4604      	mov	r4, r0
 8007b70:	460d      	mov	r5, r1
 8007b72:	ec45 4b10 	vmov	d0, r4, r5
 8007b76:	4616      	mov	r6, r2
 8007b78:	f7ff feba 	bl	80078f0 <__ulp>
 8007b7c:	ec51 0b10 	vmov	r0, r1, d0
 8007b80:	b17e      	cbz	r6, 8007ba2 <sulp+0x36>
 8007b82:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007b86:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	dd09      	ble.n	8007ba2 <sulp+0x36>
 8007b8e:	051b      	lsls	r3, r3, #20
 8007b90:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007b94:	2400      	movs	r4, #0
 8007b96:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007b9a:	4622      	mov	r2, r4
 8007b9c:	462b      	mov	r3, r5
 8007b9e:	f7f8 fd43 	bl	8000628 <__aeabi_dmul>
 8007ba2:	ec41 0b10 	vmov	d0, r0, r1
 8007ba6:	bd70      	pop	{r4, r5, r6, pc}

08007ba8 <_strtod_l>:
 8007ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bac:	b09f      	sub	sp, #124	@ 0x7c
 8007bae:	460c      	mov	r4, r1
 8007bb0:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	921a      	str	r2, [sp, #104]	@ 0x68
 8007bb6:	9005      	str	r0, [sp, #20]
 8007bb8:	f04f 0a00 	mov.w	sl, #0
 8007bbc:	f04f 0b00 	mov.w	fp, #0
 8007bc0:	460a      	mov	r2, r1
 8007bc2:	9219      	str	r2, [sp, #100]	@ 0x64
 8007bc4:	7811      	ldrb	r1, [r2, #0]
 8007bc6:	292b      	cmp	r1, #43	@ 0x2b
 8007bc8:	d04a      	beq.n	8007c60 <_strtod_l+0xb8>
 8007bca:	d838      	bhi.n	8007c3e <_strtod_l+0x96>
 8007bcc:	290d      	cmp	r1, #13
 8007bce:	d832      	bhi.n	8007c36 <_strtod_l+0x8e>
 8007bd0:	2908      	cmp	r1, #8
 8007bd2:	d832      	bhi.n	8007c3a <_strtod_l+0x92>
 8007bd4:	2900      	cmp	r1, #0
 8007bd6:	d03b      	beq.n	8007c50 <_strtod_l+0xa8>
 8007bd8:	2200      	movs	r2, #0
 8007bda:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007bdc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007bde:	782a      	ldrb	r2, [r5, #0]
 8007be0:	2a30      	cmp	r2, #48	@ 0x30
 8007be2:	f040 80b3 	bne.w	8007d4c <_strtod_l+0x1a4>
 8007be6:	786a      	ldrb	r2, [r5, #1]
 8007be8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007bec:	2a58      	cmp	r2, #88	@ 0x58
 8007bee:	d16e      	bne.n	8007cce <_strtod_l+0x126>
 8007bf0:	9302      	str	r3, [sp, #8]
 8007bf2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bf4:	9301      	str	r3, [sp, #4]
 8007bf6:	ab1a      	add	r3, sp, #104	@ 0x68
 8007bf8:	9300      	str	r3, [sp, #0]
 8007bfa:	4a8e      	ldr	r2, [pc, #568]	@ (8007e34 <_strtod_l+0x28c>)
 8007bfc:	9805      	ldr	r0, [sp, #20]
 8007bfe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007c00:	a919      	add	r1, sp, #100	@ 0x64
 8007c02:	f001 fb23 	bl	800924c <__gethex>
 8007c06:	f010 060f 	ands.w	r6, r0, #15
 8007c0a:	4604      	mov	r4, r0
 8007c0c:	d005      	beq.n	8007c1a <_strtod_l+0x72>
 8007c0e:	2e06      	cmp	r6, #6
 8007c10:	d128      	bne.n	8007c64 <_strtod_l+0xbc>
 8007c12:	3501      	adds	r5, #1
 8007c14:	2300      	movs	r3, #0
 8007c16:	9519      	str	r5, [sp, #100]	@ 0x64
 8007c18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007c1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	f040 858e 	bne.w	800873e <_strtod_l+0xb96>
 8007c22:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c24:	b1cb      	cbz	r3, 8007c5a <_strtod_l+0xb2>
 8007c26:	4652      	mov	r2, sl
 8007c28:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007c2c:	ec43 2b10 	vmov	d0, r2, r3
 8007c30:	b01f      	add	sp, #124	@ 0x7c
 8007c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c36:	2920      	cmp	r1, #32
 8007c38:	d1ce      	bne.n	8007bd8 <_strtod_l+0x30>
 8007c3a:	3201      	adds	r2, #1
 8007c3c:	e7c1      	b.n	8007bc2 <_strtod_l+0x1a>
 8007c3e:	292d      	cmp	r1, #45	@ 0x2d
 8007c40:	d1ca      	bne.n	8007bd8 <_strtod_l+0x30>
 8007c42:	2101      	movs	r1, #1
 8007c44:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007c46:	1c51      	adds	r1, r2, #1
 8007c48:	9119      	str	r1, [sp, #100]	@ 0x64
 8007c4a:	7852      	ldrb	r2, [r2, #1]
 8007c4c:	2a00      	cmp	r2, #0
 8007c4e:	d1c5      	bne.n	8007bdc <_strtod_l+0x34>
 8007c50:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007c52:	9419      	str	r4, [sp, #100]	@ 0x64
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	f040 8570 	bne.w	800873a <_strtod_l+0xb92>
 8007c5a:	4652      	mov	r2, sl
 8007c5c:	465b      	mov	r3, fp
 8007c5e:	e7e5      	b.n	8007c2c <_strtod_l+0x84>
 8007c60:	2100      	movs	r1, #0
 8007c62:	e7ef      	b.n	8007c44 <_strtod_l+0x9c>
 8007c64:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007c66:	b13a      	cbz	r2, 8007c78 <_strtod_l+0xd0>
 8007c68:	2135      	movs	r1, #53	@ 0x35
 8007c6a:	a81c      	add	r0, sp, #112	@ 0x70
 8007c6c:	f7ff ff3a 	bl	8007ae4 <__copybits>
 8007c70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c72:	9805      	ldr	r0, [sp, #20]
 8007c74:	f7ff fb08 	bl	8007288 <_Bfree>
 8007c78:	3e01      	subs	r6, #1
 8007c7a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007c7c:	2e04      	cmp	r6, #4
 8007c7e:	d806      	bhi.n	8007c8e <_strtod_l+0xe6>
 8007c80:	e8df f006 	tbb	[pc, r6]
 8007c84:	201d0314 	.word	0x201d0314
 8007c88:	14          	.byte	0x14
 8007c89:	00          	.byte	0x00
 8007c8a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007c8e:	05e1      	lsls	r1, r4, #23
 8007c90:	bf48      	it	mi
 8007c92:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007c96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007c9a:	0d1b      	lsrs	r3, r3, #20
 8007c9c:	051b      	lsls	r3, r3, #20
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1bb      	bne.n	8007c1a <_strtod_l+0x72>
 8007ca2:	f7fe fb31 	bl	8006308 <__errno>
 8007ca6:	2322      	movs	r3, #34	@ 0x22
 8007ca8:	6003      	str	r3, [r0, #0]
 8007caa:	e7b6      	b.n	8007c1a <_strtod_l+0x72>
 8007cac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007cb0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007cb4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007cb8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007cbc:	e7e7      	b.n	8007c8e <_strtod_l+0xe6>
 8007cbe:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007e3c <_strtod_l+0x294>
 8007cc2:	e7e4      	b.n	8007c8e <_strtod_l+0xe6>
 8007cc4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007cc8:	f04f 3aff 	mov.w	sl, #4294967295
 8007ccc:	e7df      	b.n	8007c8e <_strtod_l+0xe6>
 8007cce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007cd0:	1c5a      	adds	r2, r3, #1
 8007cd2:	9219      	str	r2, [sp, #100]	@ 0x64
 8007cd4:	785b      	ldrb	r3, [r3, #1]
 8007cd6:	2b30      	cmp	r3, #48	@ 0x30
 8007cd8:	d0f9      	beq.n	8007cce <_strtod_l+0x126>
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d09d      	beq.n	8007c1a <_strtod_l+0x72>
 8007cde:	2301      	movs	r3, #1
 8007ce0:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ce2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ce4:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	9308      	str	r3, [sp, #32]
 8007cea:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cec:	461f      	mov	r7, r3
 8007cee:	220a      	movs	r2, #10
 8007cf0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007cf2:	7805      	ldrb	r5, [r0, #0]
 8007cf4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007cf8:	b2d9      	uxtb	r1, r3
 8007cfa:	2909      	cmp	r1, #9
 8007cfc:	d928      	bls.n	8007d50 <_strtod_l+0x1a8>
 8007cfe:	494e      	ldr	r1, [pc, #312]	@ (8007e38 <_strtod_l+0x290>)
 8007d00:	2201      	movs	r2, #1
 8007d02:	f001 f9ad 	bl	8009060 <strncmp>
 8007d06:	2800      	cmp	r0, #0
 8007d08:	d032      	beq.n	8007d70 <_strtod_l+0x1c8>
 8007d0a:	2000      	movs	r0, #0
 8007d0c:	462a      	mov	r2, r5
 8007d0e:	4681      	mov	r9, r0
 8007d10:	463d      	mov	r5, r7
 8007d12:	4603      	mov	r3, r0
 8007d14:	2a65      	cmp	r2, #101	@ 0x65
 8007d16:	d001      	beq.n	8007d1c <_strtod_l+0x174>
 8007d18:	2a45      	cmp	r2, #69	@ 0x45
 8007d1a:	d114      	bne.n	8007d46 <_strtod_l+0x19e>
 8007d1c:	b91d      	cbnz	r5, 8007d26 <_strtod_l+0x17e>
 8007d1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d20:	4302      	orrs	r2, r0
 8007d22:	d095      	beq.n	8007c50 <_strtod_l+0xa8>
 8007d24:	2500      	movs	r5, #0
 8007d26:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007d28:	1c62      	adds	r2, r4, #1
 8007d2a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d2c:	7862      	ldrb	r2, [r4, #1]
 8007d2e:	2a2b      	cmp	r2, #43	@ 0x2b
 8007d30:	d077      	beq.n	8007e22 <_strtod_l+0x27a>
 8007d32:	2a2d      	cmp	r2, #45	@ 0x2d
 8007d34:	d07b      	beq.n	8007e2e <_strtod_l+0x286>
 8007d36:	f04f 0c00 	mov.w	ip, #0
 8007d3a:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007d3e:	2909      	cmp	r1, #9
 8007d40:	f240 8082 	bls.w	8007e48 <_strtod_l+0x2a0>
 8007d44:	9419      	str	r4, [sp, #100]	@ 0x64
 8007d46:	f04f 0800 	mov.w	r8, #0
 8007d4a:	e0a2      	b.n	8007e92 <_strtod_l+0x2ea>
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	e7c7      	b.n	8007ce0 <_strtod_l+0x138>
 8007d50:	2f08      	cmp	r7, #8
 8007d52:	bfd5      	itete	le
 8007d54:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007d56:	9908      	ldrgt	r1, [sp, #32]
 8007d58:	fb02 3301 	mlale	r3, r2, r1, r3
 8007d5c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007d60:	f100 0001 	add.w	r0, r0, #1
 8007d64:	bfd4      	ite	le
 8007d66:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007d68:	9308      	strgt	r3, [sp, #32]
 8007d6a:	3701      	adds	r7, #1
 8007d6c:	9019      	str	r0, [sp, #100]	@ 0x64
 8007d6e:	e7bf      	b.n	8007cf0 <_strtod_l+0x148>
 8007d70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d72:	1c5a      	adds	r2, r3, #1
 8007d74:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d76:	785a      	ldrb	r2, [r3, #1]
 8007d78:	b37f      	cbz	r7, 8007dda <_strtod_l+0x232>
 8007d7a:	4681      	mov	r9, r0
 8007d7c:	463d      	mov	r5, r7
 8007d7e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007d82:	2b09      	cmp	r3, #9
 8007d84:	d912      	bls.n	8007dac <_strtod_l+0x204>
 8007d86:	2301      	movs	r3, #1
 8007d88:	e7c4      	b.n	8007d14 <_strtod_l+0x16c>
 8007d8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d8c:	1c5a      	adds	r2, r3, #1
 8007d8e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d90:	785a      	ldrb	r2, [r3, #1]
 8007d92:	3001      	adds	r0, #1
 8007d94:	2a30      	cmp	r2, #48	@ 0x30
 8007d96:	d0f8      	beq.n	8007d8a <_strtod_l+0x1e2>
 8007d98:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007d9c:	2b08      	cmp	r3, #8
 8007d9e:	f200 84d3 	bhi.w	8008748 <_strtod_l+0xba0>
 8007da2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007da4:	930c      	str	r3, [sp, #48]	@ 0x30
 8007da6:	4681      	mov	r9, r0
 8007da8:	2000      	movs	r0, #0
 8007daa:	4605      	mov	r5, r0
 8007dac:	3a30      	subs	r2, #48	@ 0x30
 8007dae:	f100 0301 	add.w	r3, r0, #1
 8007db2:	d02a      	beq.n	8007e0a <_strtod_l+0x262>
 8007db4:	4499      	add	r9, r3
 8007db6:	eb00 0c05 	add.w	ip, r0, r5
 8007dba:	462b      	mov	r3, r5
 8007dbc:	210a      	movs	r1, #10
 8007dbe:	4563      	cmp	r3, ip
 8007dc0:	d10d      	bne.n	8007dde <_strtod_l+0x236>
 8007dc2:	1c69      	adds	r1, r5, #1
 8007dc4:	4401      	add	r1, r0
 8007dc6:	4428      	add	r0, r5
 8007dc8:	2808      	cmp	r0, #8
 8007dca:	dc16      	bgt.n	8007dfa <_strtod_l+0x252>
 8007dcc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007dce:	230a      	movs	r3, #10
 8007dd0:	fb03 2300 	mla	r3, r3, r0, r2
 8007dd4:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	e018      	b.n	8007e0c <_strtod_l+0x264>
 8007dda:	4638      	mov	r0, r7
 8007ddc:	e7da      	b.n	8007d94 <_strtod_l+0x1ec>
 8007dde:	2b08      	cmp	r3, #8
 8007de0:	f103 0301 	add.w	r3, r3, #1
 8007de4:	dc03      	bgt.n	8007dee <_strtod_l+0x246>
 8007de6:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007de8:	434e      	muls	r6, r1
 8007dea:	960a      	str	r6, [sp, #40]	@ 0x28
 8007dec:	e7e7      	b.n	8007dbe <_strtod_l+0x216>
 8007dee:	2b10      	cmp	r3, #16
 8007df0:	bfde      	ittt	le
 8007df2:	9e08      	ldrle	r6, [sp, #32]
 8007df4:	434e      	mulle	r6, r1
 8007df6:	9608      	strle	r6, [sp, #32]
 8007df8:	e7e1      	b.n	8007dbe <_strtod_l+0x216>
 8007dfa:	280f      	cmp	r0, #15
 8007dfc:	dceb      	bgt.n	8007dd6 <_strtod_l+0x22e>
 8007dfe:	9808      	ldr	r0, [sp, #32]
 8007e00:	230a      	movs	r3, #10
 8007e02:	fb03 2300 	mla	r3, r3, r0, r2
 8007e06:	9308      	str	r3, [sp, #32]
 8007e08:	e7e5      	b.n	8007dd6 <_strtod_l+0x22e>
 8007e0a:	4629      	mov	r1, r5
 8007e0c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e0e:	1c50      	adds	r0, r2, #1
 8007e10:	9019      	str	r0, [sp, #100]	@ 0x64
 8007e12:	7852      	ldrb	r2, [r2, #1]
 8007e14:	4618      	mov	r0, r3
 8007e16:	460d      	mov	r5, r1
 8007e18:	e7b1      	b.n	8007d7e <_strtod_l+0x1d6>
 8007e1a:	f04f 0900 	mov.w	r9, #0
 8007e1e:	2301      	movs	r3, #1
 8007e20:	e77d      	b.n	8007d1e <_strtod_l+0x176>
 8007e22:	f04f 0c00 	mov.w	ip, #0
 8007e26:	1ca2      	adds	r2, r4, #2
 8007e28:	9219      	str	r2, [sp, #100]	@ 0x64
 8007e2a:	78a2      	ldrb	r2, [r4, #2]
 8007e2c:	e785      	b.n	8007d3a <_strtod_l+0x192>
 8007e2e:	f04f 0c01 	mov.w	ip, #1
 8007e32:	e7f8      	b.n	8007e26 <_strtod_l+0x27e>
 8007e34:	08009c40 	.word	0x08009c40
 8007e38:	08009c28 	.word	0x08009c28
 8007e3c:	7ff00000 	.word	0x7ff00000
 8007e40:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e42:	1c51      	adds	r1, r2, #1
 8007e44:	9119      	str	r1, [sp, #100]	@ 0x64
 8007e46:	7852      	ldrb	r2, [r2, #1]
 8007e48:	2a30      	cmp	r2, #48	@ 0x30
 8007e4a:	d0f9      	beq.n	8007e40 <_strtod_l+0x298>
 8007e4c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007e50:	2908      	cmp	r1, #8
 8007e52:	f63f af78 	bhi.w	8007d46 <_strtod_l+0x19e>
 8007e56:	3a30      	subs	r2, #48	@ 0x30
 8007e58:	920e      	str	r2, [sp, #56]	@ 0x38
 8007e5a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e5c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007e5e:	f04f 080a 	mov.w	r8, #10
 8007e62:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e64:	1c56      	adds	r6, r2, #1
 8007e66:	9619      	str	r6, [sp, #100]	@ 0x64
 8007e68:	7852      	ldrb	r2, [r2, #1]
 8007e6a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007e6e:	f1be 0f09 	cmp.w	lr, #9
 8007e72:	d939      	bls.n	8007ee8 <_strtod_l+0x340>
 8007e74:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007e76:	1a76      	subs	r6, r6, r1
 8007e78:	2e08      	cmp	r6, #8
 8007e7a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007e7e:	dc03      	bgt.n	8007e88 <_strtod_l+0x2e0>
 8007e80:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007e82:	4588      	cmp	r8, r1
 8007e84:	bfa8      	it	ge
 8007e86:	4688      	movge	r8, r1
 8007e88:	f1bc 0f00 	cmp.w	ip, #0
 8007e8c:	d001      	beq.n	8007e92 <_strtod_l+0x2ea>
 8007e8e:	f1c8 0800 	rsb	r8, r8, #0
 8007e92:	2d00      	cmp	r5, #0
 8007e94:	d14e      	bne.n	8007f34 <_strtod_l+0x38c>
 8007e96:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007e98:	4308      	orrs	r0, r1
 8007e9a:	f47f aebe 	bne.w	8007c1a <_strtod_l+0x72>
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	f47f aed6 	bne.w	8007c50 <_strtod_l+0xa8>
 8007ea4:	2a69      	cmp	r2, #105	@ 0x69
 8007ea6:	d028      	beq.n	8007efa <_strtod_l+0x352>
 8007ea8:	dc25      	bgt.n	8007ef6 <_strtod_l+0x34e>
 8007eaa:	2a49      	cmp	r2, #73	@ 0x49
 8007eac:	d025      	beq.n	8007efa <_strtod_l+0x352>
 8007eae:	2a4e      	cmp	r2, #78	@ 0x4e
 8007eb0:	f47f aece 	bne.w	8007c50 <_strtod_l+0xa8>
 8007eb4:	499b      	ldr	r1, [pc, #620]	@ (8008124 <_strtod_l+0x57c>)
 8007eb6:	a819      	add	r0, sp, #100	@ 0x64
 8007eb8:	f001 fbea 	bl	8009690 <__match>
 8007ebc:	2800      	cmp	r0, #0
 8007ebe:	f43f aec7 	beq.w	8007c50 <_strtod_l+0xa8>
 8007ec2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ec4:	781b      	ldrb	r3, [r3, #0]
 8007ec6:	2b28      	cmp	r3, #40	@ 0x28
 8007ec8:	d12e      	bne.n	8007f28 <_strtod_l+0x380>
 8007eca:	4997      	ldr	r1, [pc, #604]	@ (8008128 <_strtod_l+0x580>)
 8007ecc:	aa1c      	add	r2, sp, #112	@ 0x70
 8007ece:	a819      	add	r0, sp, #100	@ 0x64
 8007ed0:	f001 fbf2 	bl	80096b8 <__hexnan>
 8007ed4:	2805      	cmp	r0, #5
 8007ed6:	d127      	bne.n	8007f28 <_strtod_l+0x380>
 8007ed8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007eda:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007ede:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007ee2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007ee6:	e698      	b.n	8007c1a <_strtod_l+0x72>
 8007ee8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007eea:	fb08 2101 	mla	r1, r8, r1, r2
 8007eee:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007ef2:	920e      	str	r2, [sp, #56]	@ 0x38
 8007ef4:	e7b5      	b.n	8007e62 <_strtod_l+0x2ba>
 8007ef6:	2a6e      	cmp	r2, #110	@ 0x6e
 8007ef8:	e7da      	b.n	8007eb0 <_strtod_l+0x308>
 8007efa:	498c      	ldr	r1, [pc, #560]	@ (800812c <_strtod_l+0x584>)
 8007efc:	a819      	add	r0, sp, #100	@ 0x64
 8007efe:	f001 fbc7 	bl	8009690 <__match>
 8007f02:	2800      	cmp	r0, #0
 8007f04:	f43f aea4 	beq.w	8007c50 <_strtod_l+0xa8>
 8007f08:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f0a:	4989      	ldr	r1, [pc, #548]	@ (8008130 <_strtod_l+0x588>)
 8007f0c:	3b01      	subs	r3, #1
 8007f0e:	a819      	add	r0, sp, #100	@ 0x64
 8007f10:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f12:	f001 fbbd 	bl	8009690 <__match>
 8007f16:	b910      	cbnz	r0, 8007f1e <_strtod_l+0x376>
 8007f18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007f1a:	3301      	adds	r3, #1
 8007f1c:	9319      	str	r3, [sp, #100]	@ 0x64
 8007f1e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008140 <_strtod_l+0x598>
 8007f22:	f04f 0a00 	mov.w	sl, #0
 8007f26:	e678      	b.n	8007c1a <_strtod_l+0x72>
 8007f28:	4882      	ldr	r0, [pc, #520]	@ (8008134 <_strtod_l+0x58c>)
 8007f2a:	f001 f8ed 	bl	8009108 <nan>
 8007f2e:	ec5b ab10 	vmov	sl, fp, d0
 8007f32:	e672      	b.n	8007c1a <_strtod_l+0x72>
 8007f34:	eba8 0309 	sub.w	r3, r8, r9
 8007f38:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007f3a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f3c:	2f00      	cmp	r7, #0
 8007f3e:	bf08      	it	eq
 8007f40:	462f      	moveq	r7, r5
 8007f42:	2d10      	cmp	r5, #16
 8007f44:	462c      	mov	r4, r5
 8007f46:	bfa8      	it	ge
 8007f48:	2410      	movge	r4, #16
 8007f4a:	f7f8 faf3 	bl	8000534 <__aeabi_ui2d>
 8007f4e:	2d09      	cmp	r5, #9
 8007f50:	4682      	mov	sl, r0
 8007f52:	468b      	mov	fp, r1
 8007f54:	dc13      	bgt.n	8007f7e <_strtod_l+0x3d6>
 8007f56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	f43f ae5e 	beq.w	8007c1a <_strtod_l+0x72>
 8007f5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f60:	dd78      	ble.n	8008054 <_strtod_l+0x4ac>
 8007f62:	2b16      	cmp	r3, #22
 8007f64:	dc5f      	bgt.n	8008026 <_strtod_l+0x47e>
 8007f66:	4974      	ldr	r1, [pc, #464]	@ (8008138 <_strtod_l+0x590>)
 8007f68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007f6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f70:	4652      	mov	r2, sl
 8007f72:	465b      	mov	r3, fp
 8007f74:	f7f8 fb58 	bl	8000628 <__aeabi_dmul>
 8007f78:	4682      	mov	sl, r0
 8007f7a:	468b      	mov	fp, r1
 8007f7c:	e64d      	b.n	8007c1a <_strtod_l+0x72>
 8007f7e:	4b6e      	ldr	r3, [pc, #440]	@ (8008138 <_strtod_l+0x590>)
 8007f80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f84:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007f88:	f7f8 fb4e 	bl	8000628 <__aeabi_dmul>
 8007f8c:	4682      	mov	sl, r0
 8007f8e:	9808      	ldr	r0, [sp, #32]
 8007f90:	468b      	mov	fp, r1
 8007f92:	f7f8 facf 	bl	8000534 <__aeabi_ui2d>
 8007f96:	4602      	mov	r2, r0
 8007f98:	460b      	mov	r3, r1
 8007f9a:	4650      	mov	r0, sl
 8007f9c:	4659      	mov	r1, fp
 8007f9e:	f7f8 f98d 	bl	80002bc <__adddf3>
 8007fa2:	2d0f      	cmp	r5, #15
 8007fa4:	4682      	mov	sl, r0
 8007fa6:	468b      	mov	fp, r1
 8007fa8:	ddd5      	ble.n	8007f56 <_strtod_l+0x3ae>
 8007faa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fac:	1b2c      	subs	r4, r5, r4
 8007fae:	441c      	add	r4, r3
 8007fb0:	2c00      	cmp	r4, #0
 8007fb2:	f340 8096 	ble.w	80080e2 <_strtod_l+0x53a>
 8007fb6:	f014 030f 	ands.w	r3, r4, #15
 8007fba:	d00a      	beq.n	8007fd2 <_strtod_l+0x42a>
 8007fbc:	495e      	ldr	r1, [pc, #376]	@ (8008138 <_strtod_l+0x590>)
 8007fbe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007fc2:	4652      	mov	r2, sl
 8007fc4:	465b      	mov	r3, fp
 8007fc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007fca:	f7f8 fb2d 	bl	8000628 <__aeabi_dmul>
 8007fce:	4682      	mov	sl, r0
 8007fd0:	468b      	mov	fp, r1
 8007fd2:	f034 040f 	bics.w	r4, r4, #15
 8007fd6:	d073      	beq.n	80080c0 <_strtod_l+0x518>
 8007fd8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007fdc:	dd48      	ble.n	8008070 <_strtod_l+0x4c8>
 8007fde:	2400      	movs	r4, #0
 8007fe0:	46a0      	mov	r8, r4
 8007fe2:	940a      	str	r4, [sp, #40]	@ 0x28
 8007fe4:	46a1      	mov	r9, r4
 8007fe6:	9a05      	ldr	r2, [sp, #20]
 8007fe8:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008140 <_strtod_l+0x598>
 8007fec:	2322      	movs	r3, #34	@ 0x22
 8007fee:	6013      	str	r3, [r2, #0]
 8007ff0:	f04f 0a00 	mov.w	sl, #0
 8007ff4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	f43f ae0f 	beq.w	8007c1a <_strtod_l+0x72>
 8007ffc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007ffe:	9805      	ldr	r0, [sp, #20]
 8008000:	f7ff f942 	bl	8007288 <_Bfree>
 8008004:	9805      	ldr	r0, [sp, #20]
 8008006:	4649      	mov	r1, r9
 8008008:	f7ff f93e 	bl	8007288 <_Bfree>
 800800c:	9805      	ldr	r0, [sp, #20]
 800800e:	4641      	mov	r1, r8
 8008010:	f7ff f93a 	bl	8007288 <_Bfree>
 8008014:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008016:	9805      	ldr	r0, [sp, #20]
 8008018:	f7ff f936 	bl	8007288 <_Bfree>
 800801c:	9805      	ldr	r0, [sp, #20]
 800801e:	4621      	mov	r1, r4
 8008020:	f7ff f932 	bl	8007288 <_Bfree>
 8008024:	e5f9      	b.n	8007c1a <_strtod_l+0x72>
 8008026:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008028:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800802c:	4293      	cmp	r3, r2
 800802e:	dbbc      	blt.n	8007faa <_strtod_l+0x402>
 8008030:	4c41      	ldr	r4, [pc, #260]	@ (8008138 <_strtod_l+0x590>)
 8008032:	f1c5 050f 	rsb	r5, r5, #15
 8008036:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800803a:	4652      	mov	r2, sl
 800803c:	465b      	mov	r3, fp
 800803e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008042:	f7f8 faf1 	bl	8000628 <__aeabi_dmul>
 8008046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008048:	1b5d      	subs	r5, r3, r5
 800804a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800804e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008052:	e78f      	b.n	8007f74 <_strtod_l+0x3cc>
 8008054:	3316      	adds	r3, #22
 8008056:	dba8      	blt.n	8007faa <_strtod_l+0x402>
 8008058:	4b37      	ldr	r3, [pc, #220]	@ (8008138 <_strtod_l+0x590>)
 800805a:	eba9 0808 	sub.w	r8, r9, r8
 800805e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008062:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008066:	4650      	mov	r0, sl
 8008068:	4659      	mov	r1, fp
 800806a:	f7f8 fc07 	bl	800087c <__aeabi_ddiv>
 800806e:	e783      	b.n	8007f78 <_strtod_l+0x3d0>
 8008070:	4b32      	ldr	r3, [pc, #200]	@ (800813c <_strtod_l+0x594>)
 8008072:	9308      	str	r3, [sp, #32]
 8008074:	2300      	movs	r3, #0
 8008076:	1124      	asrs	r4, r4, #4
 8008078:	4650      	mov	r0, sl
 800807a:	4659      	mov	r1, fp
 800807c:	461e      	mov	r6, r3
 800807e:	2c01      	cmp	r4, #1
 8008080:	dc21      	bgt.n	80080c6 <_strtod_l+0x51e>
 8008082:	b10b      	cbz	r3, 8008088 <_strtod_l+0x4e0>
 8008084:	4682      	mov	sl, r0
 8008086:	468b      	mov	fp, r1
 8008088:	492c      	ldr	r1, [pc, #176]	@ (800813c <_strtod_l+0x594>)
 800808a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800808e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008092:	4652      	mov	r2, sl
 8008094:	465b      	mov	r3, fp
 8008096:	e9d1 0100 	ldrd	r0, r1, [r1]
 800809a:	f7f8 fac5 	bl	8000628 <__aeabi_dmul>
 800809e:	4b28      	ldr	r3, [pc, #160]	@ (8008140 <_strtod_l+0x598>)
 80080a0:	460a      	mov	r2, r1
 80080a2:	400b      	ands	r3, r1
 80080a4:	4927      	ldr	r1, [pc, #156]	@ (8008144 <_strtod_l+0x59c>)
 80080a6:	428b      	cmp	r3, r1
 80080a8:	4682      	mov	sl, r0
 80080aa:	d898      	bhi.n	8007fde <_strtod_l+0x436>
 80080ac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80080b0:	428b      	cmp	r3, r1
 80080b2:	bf86      	itte	hi
 80080b4:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8008148 <_strtod_l+0x5a0>
 80080b8:	f04f 3aff 	movhi.w	sl, #4294967295
 80080bc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80080c0:	2300      	movs	r3, #0
 80080c2:	9308      	str	r3, [sp, #32]
 80080c4:	e07a      	b.n	80081bc <_strtod_l+0x614>
 80080c6:	07e2      	lsls	r2, r4, #31
 80080c8:	d505      	bpl.n	80080d6 <_strtod_l+0x52e>
 80080ca:	9b08      	ldr	r3, [sp, #32]
 80080cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080d0:	f7f8 faaa 	bl	8000628 <__aeabi_dmul>
 80080d4:	2301      	movs	r3, #1
 80080d6:	9a08      	ldr	r2, [sp, #32]
 80080d8:	3208      	adds	r2, #8
 80080da:	3601      	adds	r6, #1
 80080dc:	1064      	asrs	r4, r4, #1
 80080de:	9208      	str	r2, [sp, #32]
 80080e0:	e7cd      	b.n	800807e <_strtod_l+0x4d6>
 80080e2:	d0ed      	beq.n	80080c0 <_strtod_l+0x518>
 80080e4:	4264      	negs	r4, r4
 80080e6:	f014 020f 	ands.w	r2, r4, #15
 80080ea:	d00a      	beq.n	8008102 <_strtod_l+0x55a>
 80080ec:	4b12      	ldr	r3, [pc, #72]	@ (8008138 <_strtod_l+0x590>)
 80080ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080f2:	4650      	mov	r0, sl
 80080f4:	4659      	mov	r1, fp
 80080f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080fa:	f7f8 fbbf 	bl	800087c <__aeabi_ddiv>
 80080fe:	4682      	mov	sl, r0
 8008100:	468b      	mov	fp, r1
 8008102:	1124      	asrs	r4, r4, #4
 8008104:	d0dc      	beq.n	80080c0 <_strtod_l+0x518>
 8008106:	2c1f      	cmp	r4, #31
 8008108:	dd20      	ble.n	800814c <_strtod_l+0x5a4>
 800810a:	2400      	movs	r4, #0
 800810c:	46a0      	mov	r8, r4
 800810e:	940a      	str	r4, [sp, #40]	@ 0x28
 8008110:	46a1      	mov	r9, r4
 8008112:	9a05      	ldr	r2, [sp, #20]
 8008114:	2322      	movs	r3, #34	@ 0x22
 8008116:	f04f 0a00 	mov.w	sl, #0
 800811a:	f04f 0b00 	mov.w	fp, #0
 800811e:	6013      	str	r3, [r2, #0]
 8008120:	e768      	b.n	8007ff4 <_strtod_l+0x44c>
 8008122:	bf00      	nop
 8008124:	08009a15 	.word	0x08009a15
 8008128:	08009c2c 	.word	0x08009c2c
 800812c:	08009a0d 	.word	0x08009a0d
 8008130:	08009a44 	.word	0x08009a44
 8008134:	08009dd5 	.word	0x08009dd5
 8008138:	08009b60 	.word	0x08009b60
 800813c:	08009b38 	.word	0x08009b38
 8008140:	7ff00000 	.word	0x7ff00000
 8008144:	7ca00000 	.word	0x7ca00000
 8008148:	7fefffff 	.word	0x7fefffff
 800814c:	f014 0310 	ands.w	r3, r4, #16
 8008150:	bf18      	it	ne
 8008152:	236a      	movne	r3, #106	@ 0x6a
 8008154:	4ea9      	ldr	r6, [pc, #676]	@ (80083fc <_strtod_l+0x854>)
 8008156:	9308      	str	r3, [sp, #32]
 8008158:	4650      	mov	r0, sl
 800815a:	4659      	mov	r1, fp
 800815c:	2300      	movs	r3, #0
 800815e:	07e2      	lsls	r2, r4, #31
 8008160:	d504      	bpl.n	800816c <_strtod_l+0x5c4>
 8008162:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008166:	f7f8 fa5f 	bl	8000628 <__aeabi_dmul>
 800816a:	2301      	movs	r3, #1
 800816c:	1064      	asrs	r4, r4, #1
 800816e:	f106 0608 	add.w	r6, r6, #8
 8008172:	d1f4      	bne.n	800815e <_strtod_l+0x5b6>
 8008174:	b10b      	cbz	r3, 800817a <_strtod_l+0x5d2>
 8008176:	4682      	mov	sl, r0
 8008178:	468b      	mov	fp, r1
 800817a:	9b08      	ldr	r3, [sp, #32]
 800817c:	b1b3      	cbz	r3, 80081ac <_strtod_l+0x604>
 800817e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008182:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008186:	2b00      	cmp	r3, #0
 8008188:	4659      	mov	r1, fp
 800818a:	dd0f      	ble.n	80081ac <_strtod_l+0x604>
 800818c:	2b1f      	cmp	r3, #31
 800818e:	dd55      	ble.n	800823c <_strtod_l+0x694>
 8008190:	2b34      	cmp	r3, #52	@ 0x34
 8008192:	bfde      	ittt	le
 8008194:	f04f 33ff 	movle.w	r3, #4294967295
 8008198:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800819c:	4093      	lslle	r3, r2
 800819e:	f04f 0a00 	mov.w	sl, #0
 80081a2:	bfcc      	ite	gt
 80081a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80081a8:	ea03 0b01 	andle.w	fp, r3, r1
 80081ac:	2200      	movs	r2, #0
 80081ae:	2300      	movs	r3, #0
 80081b0:	4650      	mov	r0, sl
 80081b2:	4659      	mov	r1, fp
 80081b4:	f7f8 fca0 	bl	8000af8 <__aeabi_dcmpeq>
 80081b8:	2800      	cmp	r0, #0
 80081ba:	d1a6      	bne.n	800810a <_strtod_l+0x562>
 80081bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081be:	9300      	str	r3, [sp, #0]
 80081c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80081c2:	9805      	ldr	r0, [sp, #20]
 80081c4:	462b      	mov	r3, r5
 80081c6:	463a      	mov	r2, r7
 80081c8:	f7ff f8c6 	bl	8007358 <__s2b>
 80081cc:	900a      	str	r0, [sp, #40]	@ 0x28
 80081ce:	2800      	cmp	r0, #0
 80081d0:	f43f af05 	beq.w	8007fde <_strtod_l+0x436>
 80081d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081d6:	2a00      	cmp	r2, #0
 80081d8:	eba9 0308 	sub.w	r3, r9, r8
 80081dc:	bfa8      	it	ge
 80081de:	2300      	movge	r3, #0
 80081e0:	9312      	str	r3, [sp, #72]	@ 0x48
 80081e2:	2400      	movs	r4, #0
 80081e4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80081e8:	9316      	str	r3, [sp, #88]	@ 0x58
 80081ea:	46a0      	mov	r8, r4
 80081ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081ee:	9805      	ldr	r0, [sp, #20]
 80081f0:	6859      	ldr	r1, [r3, #4]
 80081f2:	f7ff f809 	bl	8007208 <_Balloc>
 80081f6:	4681      	mov	r9, r0
 80081f8:	2800      	cmp	r0, #0
 80081fa:	f43f aef4 	beq.w	8007fe6 <_strtod_l+0x43e>
 80081fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008200:	691a      	ldr	r2, [r3, #16]
 8008202:	3202      	adds	r2, #2
 8008204:	f103 010c 	add.w	r1, r3, #12
 8008208:	0092      	lsls	r2, r2, #2
 800820a:	300c      	adds	r0, #12
 800820c:	f000 ff6c 	bl	80090e8 <memcpy>
 8008210:	ec4b ab10 	vmov	d0, sl, fp
 8008214:	9805      	ldr	r0, [sp, #20]
 8008216:	aa1c      	add	r2, sp, #112	@ 0x70
 8008218:	a91b      	add	r1, sp, #108	@ 0x6c
 800821a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800821e:	f7ff fbd7 	bl	80079d0 <__d2b>
 8008222:	901a      	str	r0, [sp, #104]	@ 0x68
 8008224:	2800      	cmp	r0, #0
 8008226:	f43f aede 	beq.w	8007fe6 <_strtod_l+0x43e>
 800822a:	9805      	ldr	r0, [sp, #20]
 800822c:	2101      	movs	r1, #1
 800822e:	f7ff f929 	bl	8007484 <__i2b>
 8008232:	4680      	mov	r8, r0
 8008234:	b948      	cbnz	r0, 800824a <_strtod_l+0x6a2>
 8008236:	f04f 0800 	mov.w	r8, #0
 800823a:	e6d4      	b.n	8007fe6 <_strtod_l+0x43e>
 800823c:	f04f 32ff 	mov.w	r2, #4294967295
 8008240:	fa02 f303 	lsl.w	r3, r2, r3
 8008244:	ea03 0a0a 	and.w	sl, r3, sl
 8008248:	e7b0      	b.n	80081ac <_strtod_l+0x604>
 800824a:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800824c:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800824e:	2d00      	cmp	r5, #0
 8008250:	bfab      	itete	ge
 8008252:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008254:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008256:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008258:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800825a:	bfac      	ite	ge
 800825c:	18ef      	addge	r7, r5, r3
 800825e:	1b5e      	sublt	r6, r3, r5
 8008260:	9b08      	ldr	r3, [sp, #32]
 8008262:	1aed      	subs	r5, r5, r3
 8008264:	4415      	add	r5, r2
 8008266:	4b66      	ldr	r3, [pc, #408]	@ (8008400 <_strtod_l+0x858>)
 8008268:	3d01      	subs	r5, #1
 800826a:	429d      	cmp	r5, r3
 800826c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008270:	da50      	bge.n	8008314 <_strtod_l+0x76c>
 8008272:	1b5b      	subs	r3, r3, r5
 8008274:	2b1f      	cmp	r3, #31
 8008276:	eba2 0203 	sub.w	r2, r2, r3
 800827a:	f04f 0101 	mov.w	r1, #1
 800827e:	dc3d      	bgt.n	80082fc <_strtod_l+0x754>
 8008280:	fa01 f303 	lsl.w	r3, r1, r3
 8008284:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008286:	2300      	movs	r3, #0
 8008288:	9310      	str	r3, [sp, #64]	@ 0x40
 800828a:	18bd      	adds	r5, r7, r2
 800828c:	9b08      	ldr	r3, [sp, #32]
 800828e:	42af      	cmp	r7, r5
 8008290:	4416      	add	r6, r2
 8008292:	441e      	add	r6, r3
 8008294:	463b      	mov	r3, r7
 8008296:	bfa8      	it	ge
 8008298:	462b      	movge	r3, r5
 800829a:	42b3      	cmp	r3, r6
 800829c:	bfa8      	it	ge
 800829e:	4633      	movge	r3, r6
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	bfc2      	ittt	gt
 80082a4:	1aed      	subgt	r5, r5, r3
 80082a6:	1af6      	subgt	r6, r6, r3
 80082a8:	1aff      	subgt	r7, r7, r3
 80082aa:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	dd16      	ble.n	80082de <_strtod_l+0x736>
 80082b0:	4641      	mov	r1, r8
 80082b2:	9805      	ldr	r0, [sp, #20]
 80082b4:	461a      	mov	r2, r3
 80082b6:	f7ff f9a5 	bl	8007604 <__pow5mult>
 80082ba:	4680      	mov	r8, r0
 80082bc:	2800      	cmp	r0, #0
 80082be:	d0ba      	beq.n	8008236 <_strtod_l+0x68e>
 80082c0:	4601      	mov	r1, r0
 80082c2:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80082c4:	9805      	ldr	r0, [sp, #20]
 80082c6:	f7ff f8f3 	bl	80074b0 <__multiply>
 80082ca:	900e      	str	r0, [sp, #56]	@ 0x38
 80082cc:	2800      	cmp	r0, #0
 80082ce:	f43f ae8a 	beq.w	8007fe6 <_strtod_l+0x43e>
 80082d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082d4:	9805      	ldr	r0, [sp, #20]
 80082d6:	f7fe ffd7 	bl	8007288 <_Bfree>
 80082da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80082dc:	931a      	str	r3, [sp, #104]	@ 0x68
 80082de:	2d00      	cmp	r5, #0
 80082e0:	dc1d      	bgt.n	800831e <_strtod_l+0x776>
 80082e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	dd23      	ble.n	8008330 <_strtod_l+0x788>
 80082e8:	4649      	mov	r1, r9
 80082ea:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80082ec:	9805      	ldr	r0, [sp, #20]
 80082ee:	f7ff f989 	bl	8007604 <__pow5mult>
 80082f2:	4681      	mov	r9, r0
 80082f4:	b9e0      	cbnz	r0, 8008330 <_strtod_l+0x788>
 80082f6:	f04f 0900 	mov.w	r9, #0
 80082fa:	e674      	b.n	8007fe6 <_strtod_l+0x43e>
 80082fc:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008300:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8008304:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008308:	35e2      	adds	r5, #226	@ 0xe2
 800830a:	fa01 f305 	lsl.w	r3, r1, r5
 800830e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008310:	9113      	str	r1, [sp, #76]	@ 0x4c
 8008312:	e7ba      	b.n	800828a <_strtod_l+0x6e2>
 8008314:	2300      	movs	r3, #0
 8008316:	9310      	str	r3, [sp, #64]	@ 0x40
 8008318:	2301      	movs	r3, #1
 800831a:	9313      	str	r3, [sp, #76]	@ 0x4c
 800831c:	e7b5      	b.n	800828a <_strtod_l+0x6e2>
 800831e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008320:	9805      	ldr	r0, [sp, #20]
 8008322:	462a      	mov	r2, r5
 8008324:	f7ff f9c8 	bl	80076b8 <__lshift>
 8008328:	901a      	str	r0, [sp, #104]	@ 0x68
 800832a:	2800      	cmp	r0, #0
 800832c:	d1d9      	bne.n	80082e2 <_strtod_l+0x73a>
 800832e:	e65a      	b.n	8007fe6 <_strtod_l+0x43e>
 8008330:	2e00      	cmp	r6, #0
 8008332:	dd07      	ble.n	8008344 <_strtod_l+0x79c>
 8008334:	4649      	mov	r1, r9
 8008336:	9805      	ldr	r0, [sp, #20]
 8008338:	4632      	mov	r2, r6
 800833a:	f7ff f9bd 	bl	80076b8 <__lshift>
 800833e:	4681      	mov	r9, r0
 8008340:	2800      	cmp	r0, #0
 8008342:	d0d8      	beq.n	80082f6 <_strtod_l+0x74e>
 8008344:	2f00      	cmp	r7, #0
 8008346:	dd08      	ble.n	800835a <_strtod_l+0x7b2>
 8008348:	4641      	mov	r1, r8
 800834a:	9805      	ldr	r0, [sp, #20]
 800834c:	463a      	mov	r2, r7
 800834e:	f7ff f9b3 	bl	80076b8 <__lshift>
 8008352:	4680      	mov	r8, r0
 8008354:	2800      	cmp	r0, #0
 8008356:	f43f ae46 	beq.w	8007fe6 <_strtod_l+0x43e>
 800835a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800835c:	9805      	ldr	r0, [sp, #20]
 800835e:	464a      	mov	r2, r9
 8008360:	f7ff fa32 	bl	80077c8 <__mdiff>
 8008364:	4604      	mov	r4, r0
 8008366:	2800      	cmp	r0, #0
 8008368:	f43f ae3d 	beq.w	8007fe6 <_strtod_l+0x43e>
 800836c:	68c3      	ldr	r3, [r0, #12]
 800836e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008370:	2300      	movs	r3, #0
 8008372:	60c3      	str	r3, [r0, #12]
 8008374:	4641      	mov	r1, r8
 8008376:	f7ff fa0b 	bl	8007790 <__mcmp>
 800837a:	2800      	cmp	r0, #0
 800837c:	da46      	bge.n	800840c <_strtod_l+0x864>
 800837e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008380:	ea53 030a 	orrs.w	r3, r3, sl
 8008384:	d16c      	bne.n	8008460 <_strtod_l+0x8b8>
 8008386:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800838a:	2b00      	cmp	r3, #0
 800838c:	d168      	bne.n	8008460 <_strtod_l+0x8b8>
 800838e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008392:	0d1b      	lsrs	r3, r3, #20
 8008394:	051b      	lsls	r3, r3, #20
 8008396:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800839a:	d961      	bls.n	8008460 <_strtod_l+0x8b8>
 800839c:	6963      	ldr	r3, [r4, #20]
 800839e:	b913      	cbnz	r3, 80083a6 <_strtod_l+0x7fe>
 80083a0:	6923      	ldr	r3, [r4, #16]
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	dd5c      	ble.n	8008460 <_strtod_l+0x8b8>
 80083a6:	4621      	mov	r1, r4
 80083a8:	2201      	movs	r2, #1
 80083aa:	9805      	ldr	r0, [sp, #20]
 80083ac:	f7ff f984 	bl	80076b8 <__lshift>
 80083b0:	4641      	mov	r1, r8
 80083b2:	4604      	mov	r4, r0
 80083b4:	f7ff f9ec 	bl	8007790 <__mcmp>
 80083b8:	2800      	cmp	r0, #0
 80083ba:	dd51      	ble.n	8008460 <_strtod_l+0x8b8>
 80083bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80083c0:	9a08      	ldr	r2, [sp, #32]
 80083c2:	0d1b      	lsrs	r3, r3, #20
 80083c4:	051b      	lsls	r3, r3, #20
 80083c6:	2a00      	cmp	r2, #0
 80083c8:	d06b      	beq.n	80084a2 <_strtod_l+0x8fa>
 80083ca:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80083ce:	d868      	bhi.n	80084a2 <_strtod_l+0x8fa>
 80083d0:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80083d4:	f67f ae9d 	bls.w	8008112 <_strtod_l+0x56a>
 80083d8:	4b0a      	ldr	r3, [pc, #40]	@ (8008404 <_strtod_l+0x85c>)
 80083da:	4650      	mov	r0, sl
 80083dc:	4659      	mov	r1, fp
 80083de:	2200      	movs	r2, #0
 80083e0:	f7f8 f922 	bl	8000628 <__aeabi_dmul>
 80083e4:	4b08      	ldr	r3, [pc, #32]	@ (8008408 <_strtod_l+0x860>)
 80083e6:	400b      	ands	r3, r1
 80083e8:	4682      	mov	sl, r0
 80083ea:	468b      	mov	fp, r1
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f47f ae05 	bne.w	8007ffc <_strtod_l+0x454>
 80083f2:	9a05      	ldr	r2, [sp, #20]
 80083f4:	2322      	movs	r3, #34	@ 0x22
 80083f6:	6013      	str	r3, [r2, #0]
 80083f8:	e600      	b.n	8007ffc <_strtod_l+0x454>
 80083fa:	bf00      	nop
 80083fc:	08009c58 	.word	0x08009c58
 8008400:	fffffc02 	.word	0xfffffc02
 8008404:	39500000 	.word	0x39500000
 8008408:	7ff00000 	.word	0x7ff00000
 800840c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008410:	d165      	bne.n	80084de <_strtod_l+0x936>
 8008412:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008414:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008418:	b35a      	cbz	r2, 8008472 <_strtod_l+0x8ca>
 800841a:	4a9f      	ldr	r2, [pc, #636]	@ (8008698 <_strtod_l+0xaf0>)
 800841c:	4293      	cmp	r3, r2
 800841e:	d12b      	bne.n	8008478 <_strtod_l+0x8d0>
 8008420:	9b08      	ldr	r3, [sp, #32]
 8008422:	4651      	mov	r1, sl
 8008424:	b303      	cbz	r3, 8008468 <_strtod_l+0x8c0>
 8008426:	4b9d      	ldr	r3, [pc, #628]	@ (800869c <_strtod_l+0xaf4>)
 8008428:	465a      	mov	r2, fp
 800842a:	4013      	ands	r3, r2
 800842c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008430:	f04f 32ff 	mov.w	r2, #4294967295
 8008434:	d81b      	bhi.n	800846e <_strtod_l+0x8c6>
 8008436:	0d1b      	lsrs	r3, r3, #20
 8008438:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800843c:	fa02 f303 	lsl.w	r3, r2, r3
 8008440:	4299      	cmp	r1, r3
 8008442:	d119      	bne.n	8008478 <_strtod_l+0x8d0>
 8008444:	4b96      	ldr	r3, [pc, #600]	@ (80086a0 <_strtod_l+0xaf8>)
 8008446:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008448:	429a      	cmp	r2, r3
 800844a:	d102      	bne.n	8008452 <_strtod_l+0x8aa>
 800844c:	3101      	adds	r1, #1
 800844e:	f43f adca 	beq.w	8007fe6 <_strtod_l+0x43e>
 8008452:	4b92      	ldr	r3, [pc, #584]	@ (800869c <_strtod_l+0xaf4>)
 8008454:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008456:	401a      	ands	r2, r3
 8008458:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800845c:	f04f 0a00 	mov.w	sl, #0
 8008460:	9b08      	ldr	r3, [sp, #32]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d1b8      	bne.n	80083d8 <_strtod_l+0x830>
 8008466:	e5c9      	b.n	8007ffc <_strtod_l+0x454>
 8008468:	f04f 33ff 	mov.w	r3, #4294967295
 800846c:	e7e8      	b.n	8008440 <_strtod_l+0x898>
 800846e:	4613      	mov	r3, r2
 8008470:	e7e6      	b.n	8008440 <_strtod_l+0x898>
 8008472:	ea53 030a 	orrs.w	r3, r3, sl
 8008476:	d0a1      	beq.n	80083bc <_strtod_l+0x814>
 8008478:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800847a:	b1db      	cbz	r3, 80084b4 <_strtod_l+0x90c>
 800847c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800847e:	4213      	tst	r3, r2
 8008480:	d0ee      	beq.n	8008460 <_strtod_l+0x8b8>
 8008482:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008484:	9a08      	ldr	r2, [sp, #32]
 8008486:	4650      	mov	r0, sl
 8008488:	4659      	mov	r1, fp
 800848a:	b1bb      	cbz	r3, 80084bc <_strtod_l+0x914>
 800848c:	f7ff fb6e 	bl	8007b6c <sulp>
 8008490:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008494:	ec53 2b10 	vmov	r2, r3, d0
 8008498:	f7f7 ff10 	bl	80002bc <__adddf3>
 800849c:	4682      	mov	sl, r0
 800849e:	468b      	mov	fp, r1
 80084a0:	e7de      	b.n	8008460 <_strtod_l+0x8b8>
 80084a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80084a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80084aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80084ae:	f04f 3aff 	mov.w	sl, #4294967295
 80084b2:	e7d5      	b.n	8008460 <_strtod_l+0x8b8>
 80084b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80084b6:	ea13 0f0a 	tst.w	r3, sl
 80084ba:	e7e1      	b.n	8008480 <_strtod_l+0x8d8>
 80084bc:	f7ff fb56 	bl	8007b6c <sulp>
 80084c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80084c4:	ec53 2b10 	vmov	r2, r3, d0
 80084c8:	f7f7 fef6 	bl	80002b8 <__aeabi_dsub>
 80084cc:	2200      	movs	r2, #0
 80084ce:	2300      	movs	r3, #0
 80084d0:	4682      	mov	sl, r0
 80084d2:	468b      	mov	fp, r1
 80084d4:	f7f8 fb10 	bl	8000af8 <__aeabi_dcmpeq>
 80084d8:	2800      	cmp	r0, #0
 80084da:	d0c1      	beq.n	8008460 <_strtod_l+0x8b8>
 80084dc:	e619      	b.n	8008112 <_strtod_l+0x56a>
 80084de:	4641      	mov	r1, r8
 80084e0:	4620      	mov	r0, r4
 80084e2:	f7ff facd 	bl	8007a80 <__ratio>
 80084e6:	ec57 6b10 	vmov	r6, r7, d0
 80084ea:	2200      	movs	r2, #0
 80084ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80084f0:	4630      	mov	r0, r6
 80084f2:	4639      	mov	r1, r7
 80084f4:	f7f8 fb14 	bl	8000b20 <__aeabi_dcmple>
 80084f8:	2800      	cmp	r0, #0
 80084fa:	d06f      	beq.n	80085dc <_strtod_l+0xa34>
 80084fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d17a      	bne.n	80085f8 <_strtod_l+0xa50>
 8008502:	f1ba 0f00 	cmp.w	sl, #0
 8008506:	d158      	bne.n	80085ba <_strtod_l+0xa12>
 8008508:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800850a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800850e:	2b00      	cmp	r3, #0
 8008510:	d15a      	bne.n	80085c8 <_strtod_l+0xa20>
 8008512:	4b64      	ldr	r3, [pc, #400]	@ (80086a4 <_strtod_l+0xafc>)
 8008514:	2200      	movs	r2, #0
 8008516:	4630      	mov	r0, r6
 8008518:	4639      	mov	r1, r7
 800851a:	f7f8 faf7 	bl	8000b0c <__aeabi_dcmplt>
 800851e:	2800      	cmp	r0, #0
 8008520:	d159      	bne.n	80085d6 <_strtod_l+0xa2e>
 8008522:	4630      	mov	r0, r6
 8008524:	4639      	mov	r1, r7
 8008526:	4b60      	ldr	r3, [pc, #384]	@ (80086a8 <_strtod_l+0xb00>)
 8008528:	2200      	movs	r2, #0
 800852a:	f7f8 f87d 	bl	8000628 <__aeabi_dmul>
 800852e:	4606      	mov	r6, r0
 8008530:	460f      	mov	r7, r1
 8008532:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8008536:	9606      	str	r6, [sp, #24]
 8008538:	9307      	str	r3, [sp, #28]
 800853a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800853e:	4d57      	ldr	r5, [pc, #348]	@ (800869c <_strtod_l+0xaf4>)
 8008540:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008544:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008546:	401d      	ands	r5, r3
 8008548:	4b58      	ldr	r3, [pc, #352]	@ (80086ac <_strtod_l+0xb04>)
 800854a:	429d      	cmp	r5, r3
 800854c:	f040 80b2 	bne.w	80086b4 <_strtod_l+0xb0c>
 8008550:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008552:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8008556:	ec4b ab10 	vmov	d0, sl, fp
 800855a:	f7ff f9c9 	bl	80078f0 <__ulp>
 800855e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008562:	ec51 0b10 	vmov	r0, r1, d0
 8008566:	f7f8 f85f 	bl	8000628 <__aeabi_dmul>
 800856a:	4652      	mov	r2, sl
 800856c:	465b      	mov	r3, fp
 800856e:	f7f7 fea5 	bl	80002bc <__adddf3>
 8008572:	460b      	mov	r3, r1
 8008574:	4949      	ldr	r1, [pc, #292]	@ (800869c <_strtod_l+0xaf4>)
 8008576:	4a4e      	ldr	r2, [pc, #312]	@ (80086b0 <_strtod_l+0xb08>)
 8008578:	4019      	ands	r1, r3
 800857a:	4291      	cmp	r1, r2
 800857c:	4682      	mov	sl, r0
 800857e:	d942      	bls.n	8008606 <_strtod_l+0xa5e>
 8008580:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008582:	4b47      	ldr	r3, [pc, #284]	@ (80086a0 <_strtod_l+0xaf8>)
 8008584:	429a      	cmp	r2, r3
 8008586:	d103      	bne.n	8008590 <_strtod_l+0x9e8>
 8008588:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800858a:	3301      	adds	r3, #1
 800858c:	f43f ad2b 	beq.w	8007fe6 <_strtod_l+0x43e>
 8008590:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80086a0 <_strtod_l+0xaf8>
 8008594:	f04f 3aff 	mov.w	sl, #4294967295
 8008598:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800859a:	9805      	ldr	r0, [sp, #20]
 800859c:	f7fe fe74 	bl	8007288 <_Bfree>
 80085a0:	9805      	ldr	r0, [sp, #20]
 80085a2:	4649      	mov	r1, r9
 80085a4:	f7fe fe70 	bl	8007288 <_Bfree>
 80085a8:	9805      	ldr	r0, [sp, #20]
 80085aa:	4641      	mov	r1, r8
 80085ac:	f7fe fe6c 	bl	8007288 <_Bfree>
 80085b0:	9805      	ldr	r0, [sp, #20]
 80085b2:	4621      	mov	r1, r4
 80085b4:	f7fe fe68 	bl	8007288 <_Bfree>
 80085b8:	e618      	b.n	80081ec <_strtod_l+0x644>
 80085ba:	f1ba 0f01 	cmp.w	sl, #1
 80085be:	d103      	bne.n	80085c8 <_strtod_l+0xa20>
 80085c0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f43f ada5 	beq.w	8008112 <_strtod_l+0x56a>
 80085c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8008678 <_strtod_l+0xad0>
 80085cc:	4f35      	ldr	r7, [pc, #212]	@ (80086a4 <_strtod_l+0xafc>)
 80085ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 80085d2:	2600      	movs	r6, #0
 80085d4:	e7b1      	b.n	800853a <_strtod_l+0x992>
 80085d6:	4f34      	ldr	r7, [pc, #208]	@ (80086a8 <_strtod_l+0xb00>)
 80085d8:	2600      	movs	r6, #0
 80085da:	e7aa      	b.n	8008532 <_strtod_l+0x98a>
 80085dc:	4b32      	ldr	r3, [pc, #200]	@ (80086a8 <_strtod_l+0xb00>)
 80085de:	4630      	mov	r0, r6
 80085e0:	4639      	mov	r1, r7
 80085e2:	2200      	movs	r2, #0
 80085e4:	f7f8 f820 	bl	8000628 <__aeabi_dmul>
 80085e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085ea:	4606      	mov	r6, r0
 80085ec:	460f      	mov	r7, r1
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d09f      	beq.n	8008532 <_strtod_l+0x98a>
 80085f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80085f6:	e7a0      	b.n	800853a <_strtod_l+0x992>
 80085f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8008680 <_strtod_l+0xad8>
 80085fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008600:	ec57 6b17 	vmov	r6, r7, d7
 8008604:	e799      	b.n	800853a <_strtod_l+0x992>
 8008606:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800860a:	9b08      	ldr	r3, [sp, #32]
 800860c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008610:	2b00      	cmp	r3, #0
 8008612:	d1c1      	bne.n	8008598 <_strtod_l+0x9f0>
 8008614:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008618:	0d1b      	lsrs	r3, r3, #20
 800861a:	051b      	lsls	r3, r3, #20
 800861c:	429d      	cmp	r5, r3
 800861e:	d1bb      	bne.n	8008598 <_strtod_l+0x9f0>
 8008620:	4630      	mov	r0, r6
 8008622:	4639      	mov	r1, r7
 8008624:	f7f8 fb60 	bl	8000ce8 <__aeabi_d2lz>
 8008628:	f7f7 ffd0 	bl	80005cc <__aeabi_l2d>
 800862c:	4602      	mov	r2, r0
 800862e:	460b      	mov	r3, r1
 8008630:	4630      	mov	r0, r6
 8008632:	4639      	mov	r1, r7
 8008634:	f7f7 fe40 	bl	80002b8 <__aeabi_dsub>
 8008638:	460b      	mov	r3, r1
 800863a:	4602      	mov	r2, r0
 800863c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008640:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008644:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008646:	ea46 060a 	orr.w	r6, r6, sl
 800864a:	431e      	orrs	r6, r3
 800864c:	d06f      	beq.n	800872e <_strtod_l+0xb86>
 800864e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008688 <_strtod_l+0xae0>)
 8008650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008654:	f7f8 fa5a 	bl	8000b0c <__aeabi_dcmplt>
 8008658:	2800      	cmp	r0, #0
 800865a:	f47f accf 	bne.w	8007ffc <_strtod_l+0x454>
 800865e:	a30c      	add	r3, pc, #48	@ (adr r3, 8008690 <_strtod_l+0xae8>)
 8008660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008664:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008668:	f7f8 fa6e 	bl	8000b48 <__aeabi_dcmpgt>
 800866c:	2800      	cmp	r0, #0
 800866e:	d093      	beq.n	8008598 <_strtod_l+0x9f0>
 8008670:	e4c4      	b.n	8007ffc <_strtod_l+0x454>
 8008672:	bf00      	nop
 8008674:	f3af 8000 	nop.w
 8008678:	00000000 	.word	0x00000000
 800867c:	bff00000 	.word	0xbff00000
 8008680:	00000000 	.word	0x00000000
 8008684:	3ff00000 	.word	0x3ff00000
 8008688:	94a03595 	.word	0x94a03595
 800868c:	3fdfffff 	.word	0x3fdfffff
 8008690:	35afe535 	.word	0x35afe535
 8008694:	3fe00000 	.word	0x3fe00000
 8008698:	000fffff 	.word	0x000fffff
 800869c:	7ff00000 	.word	0x7ff00000
 80086a0:	7fefffff 	.word	0x7fefffff
 80086a4:	3ff00000 	.word	0x3ff00000
 80086a8:	3fe00000 	.word	0x3fe00000
 80086ac:	7fe00000 	.word	0x7fe00000
 80086b0:	7c9fffff 	.word	0x7c9fffff
 80086b4:	9b08      	ldr	r3, [sp, #32]
 80086b6:	b323      	cbz	r3, 8008702 <_strtod_l+0xb5a>
 80086b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80086bc:	d821      	bhi.n	8008702 <_strtod_l+0xb5a>
 80086be:	a328      	add	r3, pc, #160	@ (adr r3, 8008760 <_strtod_l+0xbb8>)
 80086c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086c4:	4630      	mov	r0, r6
 80086c6:	4639      	mov	r1, r7
 80086c8:	f7f8 fa2a 	bl	8000b20 <__aeabi_dcmple>
 80086cc:	b1a0      	cbz	r0, 80086f8 <_strtod_l+0xb50>
 80086ce:	4639      	mov	r1, r7
 80086d0:	4630      	mov	r0, r6
 80086d2:	f7f8 fa81 	bl	8000bd8 <__aeabi_d2uiz>
 80086d6:	2801      	cmp	r0, #1
 80086d8:	bf38      	it	cc
 80086da:	2001      	movcc	r0, #1
 80086dc:	f7f7 ff2a 	bl	8000534 <__aeabi_ui2d>
 80086e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80086e2:	4606      	mov	r6, r0
 80086e4:	460f      	mov	r7, r1
 80086e6:	b9fb      	cbnz	r3, 8008728 <_strtod_l+0xb80>
 80086e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80086ec:	9014      	str	r0, [sp, #80]	@ 0x50
 80086ee:	9315      	str	r3, [sp, #84]	@ 0x54
 80086f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80086f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80086f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80086fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80086fe:	1b5b      	subs	r3, r3, r5
 8008700:	9311      	str	r3, [sp, #68]	@ 0x44
 8008702:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8008706:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800870a:	f7ff f8f1 	bl	80078f0 <__ulp>
 800870e:	4650      	mov	r0, sl
 8008710:	ec53 2b10 	vmov	r2, r3, d0
 8008714:	4659      	mov	r1, fp
 8008716:	f7f7 ff87 	bl	8000628 <__aeabi_dmul>
 800871a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800871e:	f7f7 fdcd 	bl	80002bc <__adddf3>
 8008722:	4682      	mov	sl, r0
 8008724:	468b      	mov	fp, r1
 8008726:	e770      	b.n	800860a <_strtod_l+0xa62>
 8008728:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800872c:	e7e0      	b.n	80086f0 <_strtod_l+0xb48>
 800872e:	a30e      	add	r3, pc, #56	@ (adr r3, 8008768 <_strtod_l+0xbc0>)
 8008730:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008734:	f7f8 f9ea 	bl	8000b0c <__aeabi_dcmplt>
 8008738:	e798      	b.n	800866c <_strtod_l+0xac4>
 800873a:	2300      	movs	r3, #0
 800873c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800873e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008740:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008742:	6013      	str	r3, [r2, #0]
 8008744:	f7ff ba6d 	b.w	8007c22 <_strtod_l+0x7a>
 8008748:	2a65      	cmp	r2, #101	@ 0x65
 800874a:	f43f ab66 	beq.w	8007e1a <_strtod_l+0x272>
 800874e:	2a45      	cmp	r2, #69	@ 0x45
 8008750:	f43f ab63 	beq.w	8007e1a <_strtod_l+0x272>
 8008754:	2301      	movs	r3, #1
 8008756:	f7ff bb9e 	b.w	8007e96 <_strtod_l+0x2ee>
 800875a:	bf00      	nop
 800875c:	f3af 8000 	nop.w
 8008760:	ffc00000 	.word	0xffc00000
 8008764:	41dfffff 	.word	0x41dfffff
 8008768:	94a03595 	.word	0x94a03595
 800876c:	3fcfffff 	.word	0x3fcfffff

08008770 <_strtod_r>:
 8008770:	4b01      	ldr	r3, [pc, #4]	@ (8008778 <_strtod_r+0x8>)
 8008772:	f7ff ba19 	b.w	8007ba8 <_strtod_l>
 8008776:	bf00      	nop
 8008778:	20000068 	.word	0x20000068

0800877c <_strtol_l.constprop.0>:
 800877c:	2b24      	cmp	r3, #36	@ 0x24
 800877e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008782:	4686      	mov	lr, r0
 8008784:	4690      	mov	r8, r2
 8008786:	d801      	bhi.n	800878c <_strtol_l.constprop.0+0x10>
 8008788:	2b01      	cmp	r3, #1
 800878a:	d106      	bne.n	800879a <_strtol_l.constprop.0+0x1e>
 800878c:	f7fd fdbc 	bl	8006308 <__errno>
 8008790:	2316      	movs	r3, #22
 8008792:	6003      	str	r3, [r0, #0]
 8008794:	2000      	movs	r0, #0
 8008796:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800879a:	4834      	ldr	r0, [pc, #208]	@ (800886c <_strtol_l.constprop.0+0xf0>)
 800879c:	460d      	mov	r5, r1
 800879e:	462a      	mov	r2, r5
 80087a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80087a4:	5d06      	ldrb	r6, [r0, r4]
 80087a6:	f016 0608 	ands.w	r6, r6, #8
 80087aa:	d1f8      	bne.n	800879e <_strtol_l.constprop.0+0x22>
 80087ac:	2c2d      	cmp	r4, #45	@ 0x2d
 80087ae:	d12d      	bne.n	800880c <_strtol_l.constprop.0+0x90>
 80087b0:	782c      	ldrb	r4, [r5, #0]
 80087b2:	2601      	movs	r6, #1
 80087b4:	1c95      	adds	r5, r2, #2
 80087b6:	f033 0210 	bics.w	r2, r3, #16
 80087ba:	d109      	bne.n	80087d0 <_strtol_l.constprop.0+0x54>
 80087bc:	2c30      	cmp	r4, #48	@ 0x30
 80087be:	d12a      	bne.n	8008816 <_strtol_l.constprop.0+0x9a>
 80087c0:	782a      	ldrb	r2, [r5, #0]
 80087c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80087c6:	2a58      	cmp	r2, #88	@ 0x58
 80087c8:	d125      	bne.n	8008816 <_strtol_l.constprop.0+0x9a>
 80087ca:	786c      	ldrb	r4, [r5, #1]
 80087cc:	2310      	movs	r3, #16
 80087ce:	3502      	adds	r5, #2
 80087d0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80087d4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80087d8:	2200      	movs	r2, #0
 80087da:	fbbc f9f3 	udiv	r9, ip, r3
 80087de:	4610      	mov	r0, r2
 80087e0:	fb03 ca19 	mls	sl, r3, r9, ip
 80087e4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80087e8:	2f09      	cmp	r7, #9
 80087ea:	d81b      	bhi.n	8008824 <_strtol_l.constprop.0+0xa8>
 80087ec:	463c      	mov	r4, r7
 80087ee:	42a3      	cmp	r3, r4
 80087f0:	dd27      	ble.n	8008842 <_strtol_l.constprop.0+0xc6>
 80087f2:	1c57      	adds	r7, r2, #1
 80087f4:	d007      	beq.n	8008806 <_strtol_l.constprop.0+0x8a>
 80087f6:	4581      	cmp	r9, r0
 80087f8:	d320      	bcc.n	800883c <_strtol_l.constprop.0+0xc0>
 80087fa:	d101      	bne.n	8008800 <_strtol_l.constprop.0+0x84>
 80087fc:	45a2      	cmp	sl, r4
 80087fe:	db1d      	blt.n	800883c <_strtol_l.constprop.0+0xc0>
 8008800:	fb00 4003 	mla	r0, r0, r3, r4
 8008804:	2201      	movs	r2, #1
 8008806:	f815 4b01 	ldrb.w	r4, [r5], #1
 800880a:	e7eb      	b.n	80087e4 <_strtol_l.constprop.0+0x68>
 800880c:	2c2b      	cmp	r4, #43	@ 0x2b
 800880e:	bf04      	itt	eq
 8008810:	782c      	ldrbeq	r4, [r5, #0]
 8008812:	1c95      	addeq	r5, r2, #2
 8008814:	e7cf      	b.n	80087b6 <_strtol_l.constprop.0+0x3a>
 8008816:	2b00      	cmp	r3, #0
 8008818:	d1da      	bne.n	80087d0 <_strtol_l.constprop.0+0x54>
 800881a:	2c30      	cmp	r4, #48	@ 0x30
 800881c:	bf0c      	ite	eq
 800881e:	2308      	moveq	r3, #8
 8008820:	230a      	movne	r3, #10
 8008822:	e7d5      	b.n	80087d0 <_strtol_l.constprop.0+0x54>
 8008824:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008828:	2f19      	cmp	r7, #25
 800882a:	d801      	bhi.n	8008830 <_strtol_l.constprop.0+0xb4>
 800882c:	3c37      	subs	r4, #55	@ 0x37
 800882e:	e7de      	b.n	80087ee <_strtol_l.constprop.0+0x72>
 8008830:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8008834:	2f19      	cmp	r7, #25
 8008836:	d804      	bhi.n	8008842 <_strtol_l.constprop.0+0xc6>
 8008838:	3c57      	subs	r4, #87	@ 0x57
 800883a:	e7d8      	b.n	80087ee <_strtol_l.constprop.0+0x72>
 800883c:	f04f 32ff 	mov.w	r2, #4294967295
 8008840:	e7e1      	b.n	8008806 <_strtol_l.constprop.0+0x8a>
 8008842:	1c53      	adds	r3, r2, #1
 8008844:	d108      	bne.n	8008858 <_strtol_l.constprop.0+0xdc>
 8008846:	2322      	movs	r3, #34	@ 0x22
 8008848:	f8ce 3000 	str.w	r3, [lr]
 800884c:	4660      	mov	r0, ip
 800884e:	f1b8 0f00 	cmp.w	r8, #0
 8008852:	d0a0      	beq.n	8008796 <_strtol_l.constprop.0+0x1a>
 8008854:	1e69      	subs	r1, r5, #1
 8008856:	e006      	b.n	8008866 <_strtol_l.constprop.0+0xea>
 8008858:	b106      	cbz	r6, 800885c <_strtol_l.constprop.0+0xe0>
 800885a:	4240      	negs	r0, r0
 800885c:	f1b8 0f00 	cmp.w	r8, #0
 8008860:	d099      	beq.n	8008796 <_strtol_l.constprop.0+0x1a>
 8008862:	2a00      	cmp	r2, #0
 8008864:	d1f6      	bne.n	8008854 <_strtol_l.constprop.0+0xd8>
 8008866:	f8c8 1000 	str.w	r1, [r8]
 800886a:	e794      	b.n	8008796 <_strtol_l.constprop.0+0x1a>
 800886c:	08009c81 	.word	0x08009c81

08008870 <_strtol_r>:
 8008870:	f7ff bf84 	b.w	800877c <_strtol_l.constprop.0>

08008874 <__ssputs_r>:
 8008874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008878:	688e      	ldr	r6, [r1, #8]
 800887a:	461f      	mov	r7, r3
 800887c:	42be      	cmp	r6, r7
 800887e:	680b      	ldr	r3, [r1, #0]
 8008880:	4682      	mov	sl, r0
 8008882:	460c      	mov	r4, r1
 8008884:	4690      	mov	r8, r2
 8008886:	d82d      	bhi.n	80088e4 <__ssputs_r+0x70>
 8008888:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800888c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008890:	d026      	beq.n	80088e0 <__ssputs_r+0x6c>
 8008892:	6965      	ldr	r5, [r4, #20]
 8008894:	6909      	ldr	r1, [r1, #16]
 8008896:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800889a:	eba3 0901 	sub.w	r9, r3, r1
 800889e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80088a2:	1c7b      	adds	r3, r7, #1
 80088a4:	444b      	add	r3, r9
 80088a6:	106d      	asrs	r5, r5, #1
 80088a8:	429d      	cmp	r5, r3
 80088aa:	bf38      	it	cc
 80088ac:	461d      	movcc	r5, r3
 80088ae:	0553      	lsls	r3, r2, #21
 80088b0:	d527      	bpl.n	8008902 <__ssputs_r+0x8e>
 80088b2:	4629      	mov	r1, r5
 80088b4:	f7fe fc1c 	bl	80070f0 <_malloc_r>
 80088b8:	4606      	mov	r6, r0
 80088ba:	b360      	cbz	r0, 8008916 <__ssputs_r+0xa2>
 80088bc:	6921      	ldr	r1, [r4, #16]
 80088be:	464a      	mov	r2, r9
 80088c0:	f000 fc12 	bl	80090e8 <memcpy>
 80088c4:	89a3      	ldrh	r3, [r4, #12]
 80088c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80088ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088ce:	81a3      	strh	r3, [r4, #12]
 80088d0:	6126      	str	r6, [r4, #16]
 80088d2:	6165      	str	r5, [r4, #20]
 80088d4:	444e      	add	r6, r9
 80088d6:	eba5 0509 	sub.w	r5, r5, r9
 80088da:	6026      	str	r6, [r4, #0]
 80088dc:	60a5      	str	r5, [r4, #8]
 80088de:	463e      	mov	r6, r7
 80088e0:	42be      	cmp	r6, r7
 80088e2:	d900      	bls.n	80088e6 <__ssputs_r+0x72>
 80088e4:	463e      	mov	r6, r7
 80088e6:	6820      	ldr	r0, [r4, #0]
 80088e8:	4632      	mov	r2, r6
 80088ea:	4641      	mov	r1, r8
 80088ec:	f000 fb9e 	bl	800902c <memmove>
 80088f0:	68a3      	ldr	r3, [r4, #8]
 80088f2:	1b9b      	subs	r3, r3, r6
 80088f4:	60a3      	str	r3, [r4, #8]
 80088f6:	6823      	ldr	r3, [r4, #0]
 80088f8:	4433      	add	r3, r6
 80088fa:	6023      	str	r3, [r4, #0]
 80088fc:	2000      	movs	r0, #0
 80088fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008902:	462a      	mov	r2, r5
 8008904:	f000 ff85 	bl	8009812 <_realloc_r>
 8008908:	4606      	mov	r6, r0
 800890a:	2800      	cmp	r0, #0
 800890c:	d1e0      	bne.n	80088d0 <__ssputs_r+0x5c>
 800890e:	6921      	ldr	r1, [r4, #16]
 8008910:	4650      	mov	r0, sl
 8008912:	f7fe fb79 	bl	8007008 <_free_r>
 8008916:	230c      	movs	r3, #12
 8008918:	f8ca 3000 	str.w	r3, [sl]
 800891c:	89a3      	ldrh	r3, [r4, #12]
 800891e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008922:	81a3      	strh	r3, [r4, #12]
 8008924:	f04f 30ff 	mov.w	r0, #4294967295
 8008928:	e7e9      	b.n	80088fe <__ssputs_r+0x8a>
	...

0800892c <_svfiprintf_r>:
 800892c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008930:	4698      	mov	r8, r3
 8008932:	898b      	ldrh	r3, [r1, #12]
 8008934:	061b      	lsls	r3, r3, #24
 8008936:	b09d      	sub	sp, #116	@ 0x74
 8008938:	4607      	mov	r7, r0
 800893a:	460d      	mov	r5, r1
 800893c:	4614      	mov	r4, r2
 800893e:	d510      	bpl.n	8008962 <_svfiprintf_r+0x36>
 8008940:	690b      	ldr	r3, [r1, #16]
 8008942:	b973      	cbnz	r3, 8008962 <_svfiprintf_r+0x36>
 8008944:	2140      	movs	r1, #64	@ 0x40
 8008946:	f7fe fbd3 	bl	80070f0 <_malloc_r>
 800894a:	6028      	str	r0, [r5, #0]
 800894c:	6128      	str	r0, [r5, #16]
 800894e:	b930      	cbnz	r0, 800895e <_svfiprintf_r+0x32>
 8008950:	230c      	movs	r3, #12
 8008952:	603b      	str	r3, [r7, #0]
 8008954:	f04f 30ff 	mov.w	r0, #4294967295
 8008958:	b01d      	add	sp, #116	@ 0x74
 800895a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800895e:	2340      	movs	r3, #64	@ 0x40
 8008960:	616b      	str	r3, [r5, #20]
 8008962:	2300      	movs	r3, #0
 8008964:	9309      	str	r3, [sp, #36]	@ 0x24
 8008966:	2320      	movs	r3, #32
 8008968:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800896c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008970:	2330      	movs	r3, #48	@ 0x30
 8008972:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008b10 <_svfiprintf_r+0x1e4>
 8008976:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800897a:	f04f 0901 	mov.w	r9, #1
 800897e:	4623      	mov	r3, r4
 8008980:	469a      	mov	sl, r3
 8008982:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008986:	b10a      	cbz	r2, 800898c <_svfiprintf_r+0x60>
 8008988:	2a25      	cmp	r2, #37	@ 0x25
 800898a:	d1f9      	bne.n	8008980 <_svfiprintf_r+0x54>
 800898c:	ebba 0b04 	subs.w	fp, sl, r4
 8008990:	d00b      	beq.n	80089aa <_svfiprintf_r+0x7e>
 8008992:	465b      	mov	r3, fp
 8008994:	4622      	mov	r2, r4
 8008996:	4629      	mov	r1, r5
 8008998:	4638      	mov	r0, r7
 800899a:	f7ff ff6b 	bl	8008874 <__ssputs_r>
 800899e:	3001      	adds	r0, #1
 80089a0:	f000 80a7 	beq.w	8008af2 <_svfiprintf_r+0x1c6>
 80089a4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80089a6:	445a      	add	r2, fp
 80089a8:	9209      	str	r2, [sp, #36]	@ 0x24
 80089aa:	f89a 3000 	ldrb.w	r3, [sl]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f000 809f 	beq.w	8008af2 <_svfiprintf_r+0x1c6>
 80089b4:	2300      	movs	r3, #0
 80089b6:	f04f 32ff 	mov.w	r2, #4294967295
 80089ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089be:	f10a 0a01 	add.w	sl, sl, #1
 80089c2:	9304      	str	r3, [sp, #16]
 80089c4:	9307      	str	r3, [sp, #28]
 80089c6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089ca:	931a      	str	r3, [sp, #104]	@ 0x68
 80089cc:	4654      	mov	r4, sl
 80089ce:	2205      	movs	r2, #5
 80089d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d4:	484e      	ldr	r0, [pc, #312]	@ (8008b10 <_svfiprintf_r+0x1e4>)
 80089d6:	f7f7 fc13 	bl	8000200 <memchr>
 80089da:	9a04      	ldr	r2, [sp, #16]
 80089dc:	b9d8      	cbnz	r0, 8008a16 <_svfiprintf_r+0xea>
 80089de:	06d0      	lsls	r0, r2, #27
 80089e0:	bf44      	itt	mi
 80089e2:	2320      	movmi	r3, #32
 80089e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089e8:	0711      	lsls	r1, r2, #28
 80089ea:	bf44      	itt	mi
 80089ec:	232b      	movmi	r3, #43	@ 0x2b
 80089ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089f2:	f89a 3000 	ldrb.w	r3, [sl]
 80089f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80089f8:	d015      	beq.n	8008a26 <_svfiprintf_r+0xfa>
 80089fa:	9a07      	ldr	r2, [sp, #28]
 80089fc:	4654      	mov	r4, sl
 80089fe:	2000      	movs	r0, #0
 8008a00:	f04f 0c0a 	mov.w	ip, #10
 8008a04:	4621      	mov	r1, r4
 8008a06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a0a:	3b30      	subs	r3, #48	@ 0x30
 8008a0c:	2b09      	cmp	r3, #9
 8008a0e:	d94b      	bls.n	8008aa8 <_svfiprintf_r+0x17c>
 8008a10:	b1b0      	cbz	r0, 8008a40 <_svfiprintf_r+0x114>
 8008a12:	9207      	str	r2, [sp, #28]
 8008a14:	e014      	b.n	8008a40 <_svfiprintf_r+0x114>
 8008a16:	eba0 0308 	sub.w	r3, r0, r8
 8008a1a:	fa09 f303 	lsl.w	r3, r9, r3
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	9304      	str	r3, [sp, #16]
 8008a22:	46a2      	mov	sl, r4
 8008a24:	e7d2      	b.n	80089cc <_svfiprintf_r+0xa0>
 8008a26:	9b03      	ldr	r3, [sp, #12]
 8008a28:	1d19      	adds	r1, r3, #4
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	9103      	str	r1, [sp, #12]
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	bfbb      	ittet	lt
 8008a32:	425b      	neglt	r3, r3
 8008a34:	f042 0202 	orrlt.w	r2, r2, #2
 8008a38:	9307      	strge	r3, [sp, #28]
 8008a3a:	9307      	strlt	r3, [sp, #28]
 8008a3c:	bfb8      	it	lt
 8008a3e:	9204      	strlt	r2, [sp, #16]
 8008a40:	7823      	ldrb	r3, [r4, #0]
 8008a42:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a44:	d10a      	bne.n	8008a5c <_svfiprintf_r+0x130>
 8008a46:	7863      	ldrb	r3, [r4, #1]
 8008a48:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a4a:	d132      	bne.n	8008ab2 <_svfiprintf_r+0x186>
 8008a4c:	9b03      	ldr	r3, [sp, #12]
 8008a4e:	1d1a      	adds	r2, r3, #4
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	9203      	str	r2, [sp, #12]
 8008a54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a58:	3402      	adds	r4, #2
 8008a5a:	9305      	str	r3, [sp, #20]
 8008a5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008b20 <_svfiprintf_r+0x1f4>
 8008a60:	7821      	ldrb	r1, [r4, #0]
 8008a62:	2203      	movs	r2, #3
 8008a64:	4650      	mov	r0, sl
 8008a66:	f7f7 fbcb 	bl	8000200 <memchr>
 8008a6a:	b138      	cbz	r0, 8008a7c <_svfiprintf_r+0x150>
 8008a6c:	9b04      	ldr	r3, [sp, #16]
 8008a6e:	eba0 000a 	sub.w	r0, r0, sl
 8008a72:	2240      	movs	r2, #64	@ 0x40
 8008a74:	4082      	lsls	r2, r0
 8008a76:	4313      	orrs	r3, r2
 8008a78:	3401      	adds	r4, #1
 8008a7a:	9304      	str	r3, [sp, #16]
 8008a7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a80:	4824      	ldr	r0, [pc, #144]	@ (8008b14 <_svfiprintf_r+0x1e8>)
 8008a82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a86:	2206      	movs	r2, #6
 8008a88:	f7f7 fbba 	bl	8000200 <memchr>
 8008a8c:	2800      	cmp	r0, #0
 8008a8e:	d036      	beq.n	8008afe <_svfiprintf_r+0x1d2>
 8008a90:	4b21      	ldr	r3, [pc, #132]	@ (8008b18 <_svfiprintf_r+0x1ec>)
 8008a92:	bb1b      	cbnz	r3, 8008adc <_svfiprintf_r+0x1b0>
 8008a94:	9b03      	ldr	r3, [sp, #12]
 8008a96:	3307      	adds	r3, #7
 8008a98:	f023 0307 	bic.w	r3, r3, #7
 8008a9c:	3308      	adds	r3, #8
 8008a9e:	9303      	str	r3, [sp, #12]
 8008aa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008aa2:	4433      	add	r3, r6
 8008aa4:	9309      	str	r3, [sp, #36]	@ 0x24
 8008aa6:	e76a      	b.n	800897e <_svfiprintf_r+0x52>
 8008aa8:	fb0c 3202 	mla	r2, ip, r2, r3
 8008aac:	460c      	mov	r4, r1
 8008aae:	2001      	movs	r0, #1
 8008ab0:	e7a8      	b.n	8008a04 <_svfiprintf_r+0xd8>
 8008ab2:	2300      	movs	r3, #0
 8008ab4:	3401      	adds	r4, #1
 8008ab6:	9305      	str	r3, [sp, #20]
 8008ab8:	4619      	mov	r1, r3
 8008aba:	f04f 0c0a 	mov.w	ip, #10
 8008abe:	4620      	mov	r0, r4
 8008ac0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ac4:	3a30      	subs	r2, #48	@ 0x30
 8008ac6:	2a09      	cmp	r2, #9
 8008ac8:	d903      	bls.n	8008ad2 <_svfiprintf_r+0x1a6>
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d0c6      	beq.n	8008a5c <_svfiprintf_r+0x130>
 8008ace:	9105      	str	r1, [sp, #20]
 8008ad0:	e7c4      	b.n	8008a5c <_svfiprintf_r+0x130>
 8008ad2:	fb0c 2101 	mla	r1, ip, r1, r2
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	2301      	movs	r3, #1
 8008ada:	e7f0      	b.n	8008abe <_svfiprintf_r+0x192>
 8008adc:	ab03      	add	r3, sp, #12
 8008ade:	9300      	str	r3, [sp, #0]
 8008ae0:	462a      	mov	r2, r5
 8008ae2:	4b0e      	ldr	r3, [pc, #56]	@ (8008b1c <_svfiprintf_r+0x1f0>)
 8008ae4:	a904      	add	r1, sp, #16
 8008ae6:	4638      	mov	r0, r7
 8008ae8:	f7fc fbbe 	bl	8005268 <_printf_float>
 8008aec:	1c42      	adds	r2, r0, #1
 8008aee:	4606      	mov	r6, r0
 8008af0:	d1d6      	bne.n	8008aa0 <_svfiprintf_r+0x174>
 8008af2:	89ab      	ldrh	r3, [r5, #12]
 8008af4:	065b      	lsls	r3, r3, #25
 8008af6:	f53f af2d 	bmi.w	8008954 <_svfiprintf_r+0x28>
 8008afa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008afc:	e72c      	b.n	8008958 <_svfiprintf_r+0x2c>
 8008afe:	ab03      	add	r3, sp, #12
 8008b00:	9300      	str	r3, [sp, #0]
 8008b02:	462a      	mov	r2, r5
 8008b04:	4b05      	ldr	r3, [pc, #20]	@ (8008b1c <_svfiprintf_r+0x1f0>)
 8008b06:	a904      	add	r1, sp, #16
 8008b08:	4638      	mov	r0, r7
 8008b0a:	f7fc fe45 	bl	8005798 <_printf_i>
 8008b0e:	e7ed      	b.n	8008aec <_svfiprintf_r+0x1c0>
 8008b10:	08009d81 	.word	0x08009d81
 8008b14:	08009d8b 	.word	0x08009d8b
 8008b18:	08005269 	.word	0x08005269
 8008b1c:	08008875 	.word	0x08008875
 8008b20:	08009d87 	.word	0x08009d87

08008b24 <__sfputc_r>:
 8008b24:	6893      	ldr	r3, [r2, #8]
 8008b26:	3b01      	subs	r3, #1
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	b410      	push	{r4}
 8008b2c:	6093      	str	r3, [r2, #8]
 8008b2e:	da08      	bge.n	8008b42 <__sfputc_r+0x1e>
 8008b30:	6994      	ldr	r4, [r2, #24]
 8008b32:	42a3      	cmp	r3, r4
 8008b34:	db01      	blt.n	8008b3a <__sfputc_r+0x16>
 8008b36:	290a      	cmp	r1, #10
 8008b38:	d103      	bne.n	8008b42 <__sfputc_r+0x1e>
 8008b3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b3e:	f7fd bafc 	b.w	800613a <__swbuf_r>
 8008b42:	6813      	ldr	r3, [r2, #0]
 8008b44:	1c58      	adds	r0, r3, #1
 8008b46:	6010      	str	r0, [r2, #0]
 8008b48:	7019      	strb	r1, [r3, #0]
 8008b4a:	4608      	mov	r0, r1
 8008b4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b50:	4770      	bx	lr

08008b52 <__sfputs_r>:
 8008b52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b54:	4606      	mov	r6, r0
 8008b56:	460f      	mov	r7, r1
 8008b58:	4614      	mov	r4, r2
 8008b5a:	18d5      	adds	r5, r2, r3
 8008b5c:	42ac      	cmp	r4, r5
 8008b5e:	d101      	bne.n	8008b64 <__sfputs_r+0x12>
 8008b60:	2000      	movs	r0, #0
 8008b62:	e007      	b.n	8008b74 <__sfputs_r+0x22>
 8008b64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b68:	463a      	mov	r2, r7
 8008b6a:	4630      	mov	r0, r6
 8008b6c:	f7ff ffda 	bl	8008b24 <__sfputc_r>
 8008b70:	1c43      	adds	r3, r0, #1
 8008b72:	d1f3      	bne.n	8008b5c <__sfputs_r+0xa>
 8008b74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008b78 <_vfiprintf_r>:
 8008b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b7c:	460d      	mov	r5, r1
 8008b7e:	b09d      	sub	sp, #116	@ 0x74
 8008b80:	4614      	mov	r4, r2
 8008b82:	4698      	mov	r8, r3
 8008b84:	4606      	mov	r6, r0
 8008b86:	b118      	cbz	r0, 8008b90 <_vfiprintf_r+0x18>
 8008b88:	6a03      	ldr	r3, [r0, #32]
 8008b8a:	b90b      	cbnz	r3, 8008b90 <_vfiprintf_r+0x18>
 8008b8c:	f7fd f9c4 	bl	8005f18 <__sinit>
 8008b90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b92:	07d9      	lsls	r1, r3, #31
 8008b94:	d405      	bmi.n	8008ba2 <_vfiprintf_r+0x2a>
 8008b96:	89ab      	ldrh	r3, [r5, #12]
 8008b98:	059a      	lsls	r2, r3, #22
 8008b9a:	d402      	bmi.n	8008ba2 <_vfiprintf_r+0x2a>
 8008b9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b9e:	f7fd fbde 	bl	800635e <__retarget_lock_acquire_recursive>
 8008ba2:	89ab      	ldrh	r3, [r5, #12]
 8008ba4:	071b      	lsls	r3, r3, #28
 8008ba6:	d501      	bpl.n	8008bac <_vfiprintf_r+0x34>
 8008ba8:	692b      	ldr	r3, [r5, #16]
 8008baa:	b99b      	cbnz	r3, 8008bd4 <_vfiprintf_r+0x5c>
 8008bac:	4629      	mov	r1, r5
 8008bae:	4630      	mov	r0, r6
 8008bb0:	f7fd fb02 	bl	80061b8 <__swsetup_r>
 8008bb4:	b170      	cbz	r0, 8008bd4 <_vfiprintf_r+0x5c>
 8008bb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008bb8:	07dc      	lsls	r4, r3, #31
 8008bba:	d504      	bpl.n	8008bc6 <_vfiprintf_r+0x4e>
 8008bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc0:	b01d      	add	sp, #116	@ 0x74
 8008bc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bc6:	89ab      	ldrh	r3, [r5, #12]
 8008bc8:	0598      	lsls	r0, r3, #22
 8008bca:	d4f7      	bmi.n	8008bbc <_vfiprintf_r+0x44>
 8008bcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008bce:	f7fd fbc7 	bl	8006360 <__retarget_lock_release_recursive>
 8008bd2:	e7f3      	b.n	8008bbc <_vfiprintf_r+0x44>
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008bd8:	2320      	movs	r3, #32
 8008bda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008bde:	f8cd 800c 	str.w	r8, [sp, #12]
 8008be2:	2330      	movs	r3, #48	@ 0x30
 8008be4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d94 <_vfiprintf_r+0x21c>
 8008be8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008bec:	f04f 0901 	mov.w	r9, #1
 8008bf0:	4623      	mov	r3, r4
 8008bf2:	469a      	mov	sl, r3
 8008bf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bf8:	b10a      	cbz	r2, 8008bfe <_vfiprintf_r+0x86>
 8008bfa:	2a25      	cmp	r2, #37	@ 0x25
 8008bfc:	d1f9      	bne.n	8008bf2 <_vfiprintf_r+0x7a>
 8008bfe:	ebba 0b04 	subs.w	fp, sl, r4
 8008c02:	d00b      	beq.n	8008c1c <_vfiprintf_r+0xa4>
 8008c04:	465b      	mov	r3, fp
 8008c06:	4622      	mov	r2, r4
 8008c08:	4629      	mov	r1, r5
 8008c0a:	4630      	mov	r0, r6
 8008c0c:	f7ff ffa1 	bl	8008b52 <__sfputs_r>
 8008c10:	3001      	adds	r0, #1
 8008c12:	f000 80a7 	beq.w	8008d64 <_vfiprintf_r+0x1ec>
 8008c16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c18:	445a      	add	r2, fp
 8008c1a:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c1c:	f89a 3000 	ldrb.w	r3, [sl]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	f000 809f 	beq.w	8008d64 <_vfiprintf_r+0x1ec>
 8008c26:	2300      	movs	r3, #0
 8008c28:	f04f 32ff 	mov.w	r2, #4294967295
 8008c2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c30:	f10a 0a01 	add.w	sl, sl, #1
 8008c34:	9304      	str	r3, [sp, #16]
 8008c36:	9307      	str	r3, [sp, #28]
 8008c38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c3c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c3e:	4654      	mov	r4, sl
 8008c40:	2205      	movs	r2, #5
 8008c42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c46:	4853      	ldr	r0, [pc, #332]	@ (8008d94 <_vfiprintf_r+0x21c>)
 8008c48:	f7f7 fada 	bl	8000200 <memchr>
 8008c4c:	9a04      	ldr	r2, [sp, #16]
 8008c4e:	b9d8      	cbnz	r0, 8008c88 <_vfiprintf_r+0x110>
 8008c50:	06d1      	lsls	r1, r2, #27
 8008c52:	bf44      	itt	mi
 8008c54:	2320      	movmi	r3, #32
 8008c56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c5a:	0713      	lsls	r3, r2, #28
 8008c5c:	bf44      	itt	mi
 8008c5e:	232b      	movmi	r3, #43	@ 0x2b
 8008c60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c64:	f89a 3000 	ldrb.w	r3, [sl]
 8008c68:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c6a:	d015      	beq.n	8008c98 <_vfiprintf_r+0x120>
 8008c6c:	9a07      	ldr	r2, [sp, #28]
 8008c6e:	4654      	mov	r4, sl
 8008c70:	2000      	movs	r0, #0
 8008c72:	f04f 0c0a 	mov.w	ip, #10
 8008c76:	4621      	mov	r1, r4
 8008c78:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c7c:	3b30      	subs	r3, #48	@ 0x30
 8008c7e:	2b09      	cmp	r3, #9
 8008c80:	d94b      	bls.n	8008d1a <_vfiprintf_r+0x1a2>
 8008c82:	b1b0      	cbz	r0, 8008cb2 <_vfiprintf_r+0x13a>
 8008c84:	9207      	str	r2, [sp, #28]
 8008c86:	e014      	b.n	8008cb2 <_vfiprintf_r+0x13a>
 8008c88:	eba0 0308 	sub.w	r3, r0, r8
 8008c8c:	fa09 f303 	lsl.w	r3, r9, r3
 8008c90:	4313      	orrs	r3, r2
 8008c92:	9304      	str	r3, [sp, #16]
 8008c94:	46a2      	mov	sl, r4
 8008c96:	e7d2      	b.n	8008c3e <_vfiprintf_r+0xc6>
 8008c98:	9b03      	ldr	r3, [sp, #12]
 8008c9a:	1d19      	adds	r1, r3, #4
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	9103      	str	r1, [sp, #12]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	bfbb      	ittet	lt
 8008ca4:	425b      	neglt	r3, r3
 8008ca6:	f042 0202 	orrlt.w	r2, r2, #2
 8008caa:	9307      	strge	r3, [sp, #28]
 8008cac:	9307      	strlt	r3, [sp, #28]
 8008cae:	bfb8      	it	lt
 8008cb0:	9204      	strlt	r2, [sp, #16]
 8008cb2:	7823      	ldrb	r3, [r4, #0]
 8008cb4:	2b2e      	cmp	r3, #46	@ 0x2e
 8008cb6:	d10a      	bne.n	8008cce <_vfiprintf_r+0x156>
 8008cb8:	7863      	ldrb	r3, [r4, #1]
 8008cba:	2b2a      	cmp	r3, #42	@ 0x2a
 8008cbc:	d132      	bne.n	8008d24 <_vfiprintf_r+0x1ac>
 8008cbe:	9b03      	ldr	r3, [sp, #12]
 8008cc0:	1d1a      	adds	r2, r3, #4
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	9203      	str	r2, [sp, #12]
 8008cc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008cca:	3402      	adds	r4, #2
 8008ccc:	9305      	str	r3, [sp, #20]
 8008cce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008da4 <_vfiprintf_r+0x22c>
 8008cd2:	7821      	ldrb	r1, [r4, #0]
 8008cd4:	2203      	movs	r2, #3
 8008cd6:	4650      	mov	r0, sl
 8008cd8:	f7f7 fa92 	bl	8000200 <memchr>
 8008cdc:	b138      	cbz	r0, 8008cee <_vfiprintf_r+0x176>
 8008cde:	9b04      	ldr	r3, [sp, #16]
 8008ce0:	eba0 000a 	sub.w	r0, r0, sl
 8008ce4:	2240      	movs	r2, #64	@ 0x40
 8008ce6:	4082      	lsls	r2, r0
 8008ce8:	4313      	orrs	r3, r2
 8008cea:	3401      	adds	r4, #1
 8008cec:	9304      	str	r3, [sp, #16]
 8008cee:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cf2:	4829      	ldr	r0, [pc, #164]	@ (8008d98 <_vfiprintf_r+0x220>)
 8008cf4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008cf8:	2206      	movs	r2, #6
 8008cfa:	f7f7 fa81 	bl	8000200 <memchr>
 8008cfe:	2800      	cmp	r0, #0
 8008d00:	d03f      	beq.n	8008d82 <_vfiprintf_r+0x20a>
 8008d02:	4b26      	ldr	r3, [pc, #152]	@ (8008d9c <_vfiprintf_r+0x224>)
 8008d04:	bb1b      	cbnz	r3, 8008d4e <_vfiprintf_r+0x1d6>
 8008d06:	9b03      	ldr	r3, [sp, #12]
 8008d08:	3307      	adds	r3, #7
 8008d0a:	f023 0307 	bic.w	r3, r3, #7
 8008d0e:	3308      	adds	r3, #8
 8008d10:	9303      	str	r3, [sp, #12]
 8008d12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d14:	443b      	add	r3, r7
 8008d16:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d18:	e76a      	b.n	8008bf0 <_vfiprintf_r+0x78>
 8008d1a:	fb0c 3202 	mla	r2, ip, r2, r3
 8008d1e:	460c      	mov	r4, r1
 8008d20:	2001      	movs	r0, #1
 8008d22:	e7a8      	b.n	8008c76 <_vfiprintf_r+0xfe>
 8008d24:	2300      	movs	r3, #0
 8008d26:	3401      	adds	r4, #1
 8008d28:	9305      	str	r3, [sp, #20]
 8008d2a:	4619      	mov	r1, r3
 8008d2c:	f04f 0c0a 	mov.w	ip, #10
 8008d30:	4620      	mov	r0, r4
 8008d32:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d36:	3a30      	subs	r2, #48	@ 0x30
 8008d38:	2a09      	cmp	r2, #9
 8008d3a:	d903      	bls.n	8008d44 <_vfiprintf_r+0x1cc>
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d0c6      	beq.n	8008cce <_vfiprintf_r+0x156>
 8008d40:	9105      	str	r1, [sp, #20]
 8008d42:	e7c4      	b.n	8008cce <_vfiprintf_r+0x156>
 8008d44:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d48:	4604      	mov	r4, r0
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e7f0      	b.n	8008d30 <_vfiprintf_r+0x1b8>
 8008d4e:	ab03      	add	r3, sp, #12
 8008d50:	9300      	str	r3, [sp, #0]
 8008d52:	462a      	mov	r2, r5
 8008d54:	4b12      	ldr	r3, [pc, #72]	@ (8008da0 <_vfiprintf_r+0x228>)
 8008d56:	a904      	add	r1, sp, #16
 8008d58:	4630      	mov	r0, r6
 8008d5a:	f7fc fa85 	bl	8005268 <_printf_float>
 8008d5e:	4607      	mov	r7, r0
 8008d60:	1c78      	adds	r0, r7, #1
 8008d62:	d1d6      	bne.n	8008d12 <_vfiprintf_r+0x19a>
 8008d64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d66:	07d9      	lsls	r1, r3, #31
 8008d68:	d405      	bmi.n	8008d76 <_vfiprintf_r+0x1fe>
 8008d6a:	89ab      	ldrh	r3, [r5, #12]
 8008d6c:	059a      	lsls	r2, r3, #22
 8008d6e:	d402      	bmi.n	8008d76 <_vfiprintf_r+0x1fe>
 8008d70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d72:	f7fd faf5 	bl	8006360 <__retarget_lock_release_recursive>
 8008d76:	89ab      	ldrh	r3, [r5, #12]
 8008d78:	065b      	lsls	r3, r3, #25
 8008d7a:	f53f af1f 	bmi.w	8008bbc <_vfiprintf_r+0x44>
 8008d7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d80:	e71e      	b.n	8008bc0 <_vfiprintf_r+0x48>
 8008d82:	ab03      	add	r3, sp, #12
 8008d84:	9300      	str	r3, [sp, #0]
 8008d86:	462a      	mov	r2, r5
 8008d88:	4b05      	ldr	r3, [pc, #20]	@ (8008da0 <_vfiprintf_r+0x228>)
 8008d8a:	a904      	add	r1, sp, #16
 8008d8c:	4630      	mov	r0, r6
 8008d8e:	f7fc fd03 	bl	8005798 <_printf_i>
 8008d92:	e7e4      	b.n	8008d5e <_vfiprintf_r+0x1e6>
 8008d94:	08009d81 	.word	0x08009d81
 8008d98:	08009d8b 	.word	0x08009d8b
 8008d9c:	08005269 	.word	0x08005269
 8008da0:	08008b53 	.word	0x08008b53
 8008da4:	08009d87 	.word	0x08009d87

08008da8 <__sflush_r>:
 8008da8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008db0:	0716      	lsls	r6, r2, #28
 8008db2:	4605      	mov	r5, r0
 8008db4:	460c      	mov	r4, r1
 8008db6:	d454      	bmi.n	8008e62 <__sflush_r+0xba>
 8008db8:	684b      	ldr	r3, [r1, #4]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	dc02      	bgt.n	8008dc4 <__sflush_r+0x1c>
 8008dbe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	dd48      	ble.n	8008e56 <__sflush_r+0xae>
 8008dc4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008dc6:	2e00      	cmp	r6, #0
 8008dc8:	d045      	beq.n	8008e56 <__sflush_r+0xae>
 8008dca:	2300      	movs	r3, #0
 8008dcc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008dd0:	682f      	ldr	r7, [r5, #0]
 8008dd2:	6a21      	ldr	r1, [r4, #32]
 8008dd4:	602b      	str	r3, [r5, #0]
 8008dd6:	d030      	beq.n	8008e3a <__sflush_r+0x92>
 8008dd8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008dda:	89a3      	ldrh	r3, [r4, #12]
 8008ddc:	0759      	lsls	r1, r3, #29
 8008dde:	d505      	bpl.n	8008dec <__sflush_r+0x44>
 8008de0:	6863      	ldr	r3, [r4, #4]
 8008de2:	1ad2      	subs	r2, r2, r3
 8008de4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008de6:	b10b      	cbz	r3, 8008dec <__sflush_r+0x44>
 8008de8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008dea:	1ad2      	subs	r2, r2, r3
 8008dec:	2300      	movs	r3, #0
 8008dee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008df0:	6a21      	ldr	r1, [r4, #32]
 8008df2:	4628      	mov	r0, r5
 8008df4:	47b0      	blx	r6
 8008df6:	1c43      	adds	r3, r0, #1
 8008df8:	89a3      	ldrh	r3, [r4, #12]
 8008dfa:	d106      	bne.n	8008e0a <__sflush_r+0x62>
 8008dfc:	6829      	ldr	r1, [r5, #0]
 8008dfe:	291d      	cmp	r1, #29
 8008e00:	d82b      	bhi.n	8008e5a <__sflush_r+0xb2>
 8008e02:	4a2a      	ldr	r2, [pc, #168]	@ (8008eac <__sflush_r+0x104>)
 8008e04:	410a      	asrs	r2, r1
 8008e06:	07d6      	lsls	r6, r2, #31
 8008e08:	d427      	bmi.n	8008e5a <__sflush_r+0xb2>
 8008e0a:	2200      	movs	r2, #0
 8008e0c:	6062      	str	r2, [r4, #4]
 8008e0e:	04d9      	lsls	r1, r3, #19
 8008e10:	6922      	ldr	r2, [r4, #16]
 8008e12:	6022      	str	r2, [r4, #0]
 8008e14:	d504      	bpl.n	8008e20 <__sflush_r+0x78>
 8008e16:	1c42      	adds	r2, r0, #1
 8008e18:	d101      	bne.n	8008e1e <__sflush_r+0x76>
 8008e1a:	682b      	ldr	r3, [r5, #0]
 8008e1c:	b903      	cbnz	r3, 8008e20 <__sflush_r+0x78>
 8008e1e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008e20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e22:	602f      	str	r7, [r5, #0]
 8008e24:	b1b9      	cbz	r1, 8008e56 <__sflush_r+0xae>
 8008e26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e2a:	4299      	cmp	r1, r3
 8008e2c:	d002      	beq.n	8008e34 <__sflush_r+0x8c>
 8008e2e:	4628      	mov	r0, r5
 8008e30:	f7fe f8ea 	bl	8007008 <_free_r>
 8008e34:	2300      	movs	r3, #0
 8008e36:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e38:	e00d      	b.n	8008e56 <__sflush_r+0xae>
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	4628      	mov	r0, r5
 8008e3e:	47b0      	blx	r6
 8008e40:	4602      	mov	r2, r0
 8008e42:	1c50      	adds	r0, r2, #1
 8008e44:	d1c9      	bne.n	8008dda <__sflush_r+0x32>
 8008e46:	682b      	ldr	r3, [r5, #0]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d0c6      	beq.n	8008dda <__sflush_r+0x32>
 8008e4c:	2b1d      	cmp	r3, #29
 8008e4e:	d001      	beq.n	8008e54 <__sflush_r+0xac>
 8008e50:	2b16      	cmp	r3, #22
 8008e52:	d11e      	bne.n	8008e92 <__sflush_r+0xea>
 8008e54:	602f      	str	r7, [r5, #0]
 8008e56:	2000      	movs	r0, #0
 8008e58:	e022      	b.n	8008ea0 <__sflush_r+0xf8>
 8008e5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e5e:	b21b      	sxth	r3, r3
 8008e60:	e01b      	b.n	8008e9a <__sflush_r+0xf2>
 8008e62:	690f      	ldr	r7, [r1, #16]
 8008e64:	2f00      	cmp	r7, #0
 8008e66:	d0f6      	beq.n	8008e56 <__sflush_r+0xae>
 8008e68:	0793      	lsls	r3, r2, #30
 8008e6a:	680e      	ldr	r6, [r1, #0]
 8008e6c:	bf08      	it	eq
 8008e6e:	694b      	ldreq	r3, [r1, #20]
 8008e70:	600f      	str	r7, [r1, #0]
 8008e72:	bf18      	it	ne
 8008e74:	2300      	movne	r3, #0
 8008e76:	eba6 0807 	sub.w	r8, r6, r7
 8008e7a:	608b      	str	r3, [r1, #8]
 8008e7c:	f1b8 0f00 	cmp.w	r8, #0
 8008e80:	dde9      	ble.n	8008e56 <__sflush_r+0xae>
 8008e82:	6a21      	ldr	r1, [r4, #32]
 8008e84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008e86:	4643      	mov	r3, r8
 8008e88:	463a      	mov	r2, r7
 8008e8a:	4628      	mov	r0, r5
 8008e8c:	47b0      	blx	r6
 8008e8e:	2800      	cmp	r0, #0
 8008e90:	dc08      	bgt.n	8008ea4 <__sflush_r+0xfc>
 8008e92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e9a:	81a3      	strh	r3, [r4, #12]
 8008e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008ea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ea4:	4407      	add	r7, r0
 8008ea6:	eba8 0800 	sub.w	r8, r8, r0
 8008eaa:	e7e7      	b.n	8008e7c <__sflush_r+0xd4>
 8008eac:	dfbffffe 	.word	0xdfbffffe

08008eb0 <_fflush_r>:
 8008eb0:	b538      	push	{r3, r4, r5, lr}
 8008eb2:	690b      	ldr	r3, [r1, #16]
 8008eb4:	4605      	mov	r5, r0
 8008eb6:	460c      	mov	r4, r1
 8008eb8:	b913      	cbnz	r3, 8008ec0 <_fflush_r+0x10>
 8008eba:	2500      	movs	r5, #0
 8008ebc:	4628      	mov	r0, r5
 8008ebe:	bd38      	pop	{r3, r4, r5, pc}
 8008ec0:	b118      	cbz	r0, 8008eca <_fflush_r+0x1a>
 8008ec2:	6a03      	ldr	r3, [r0, #32]
 8008ec4:	b90b      	cbnz	r3, 8008eca <_fflush_r+0x1a>
 8008ec6:	f7fd f827 	bl	8005f18 <__sinit>
 8008eca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d0f3      	beq.n	8008eba <_fflush_r+0xa>
 8008ed2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008ed4:	07d0      	lsls	r0, r2, #31
 8008ed6:	d404      	bmi.n	8008ee2 <_fflush_r+0x32>
 8008ed8:	0599      	lsls	r1, r3, #22
 8008eda:	d402      	bmi.n	8008ee2 <_fflush_r+0x32>
 8008edc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ede:	f7fd fa3e 	bl	800635e <__retarget_lock_acquire_recursive>
 8008ee2:	4628      	mov	r0, r5
 8008ee4:	4621      	mov	r1, r4
 8008ee6:	f7ff ff5f 	bl	8008da8 <__sflush_r>
 8008eea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008eec:	07da      	lsls	r2, r3, #31
 8008eee:	4605      	mov	r5, r0
 8008ef0:	d4e4      	bmi.n	8008ebc <_fflush_r+0xc>
 8008ef2:	89a3      	ldrh	r3, [r4, #12]
 8008ef4:	059b      	lsls	r3, r3, #22
 8008ef6:	d4e1      	bmi.n	8008ebc <_fflush_r+0xc>
 8008ef8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008efa:	f7fd fa31 	bl	8006360 <__retarget_lock_release_recursive>
 8008efe:	e7dd      	b.n	8008ebc <_fflush_r+0xc>

08008f00 <__swhatbuf_r>:
 8008f00:	b570      	push	{r4, r5, r6, lr}
 8008f02:	460c      	mov	r4, r1
 8008f04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f08:	2900      	cmp	r1, #0
 8008f0a:	b096      	sub	sp, #88	@ 0x58
 8008f0c:	4615      	mov	r5, r2
 8008f0e:	461e      	mov	r6, r3
 8008f10:	da0d      	bge.n	8008f2e <__swhatbuf_r+0x2e>
 8008f12:	89a3      	ldrh	r3, [r4, #12]
 8008f14:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f18:	f04f 0100 	mov.w	r1, #0
 8008f1c:	bf14      	ite	ne
 8008f1e:	2340      	movne	r3, #64	@ 0x40
 8008f20:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f24:	2000      	movs	r0, #0
 8008f26:	6031      	str	r1, [r6, #0]
 8008f28:	602b      	str	r3, [r5, #0]
 8008f2a:	b016      	add	sp, #88	@ 0x58
 8008f2c:	bd70      	pop	{r4, r5, r6, pc}
 8008f2e:	466a      	mov	r2, sp
 8008f30:	f000 f8a8 	bl	8009084 <_fstat_r>
 8008f34:	2800      	cmp	r0, #0
 8008f36:	dbec      	blt.n	8008f12 <__swhatbuf_r+0x12>
 8008f38:	9901      	ldr	r1, [sp, #4]
 8008f3a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f3e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f42:	4259      	negs	r1, r3
 8008f44:	4159      	adcs	r1, r3
 8008f46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f4a:	e7eb      	b.n	8008f24 <__swhatbuf_r+0x24>

08008f4c <__smakebuf_r>:
 8008f4c:	898b      	ldrh	r3, [r1, #12]
 8008f4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f50:	079d      	lsls	r5, r3, #30
 8008f52:	4606      	mov	r6, r0
 8008f54:	460c      	mov	r4, r1
 8008f56:	d507      	bpl.n	8008f68 <__smakebuf_r+0x1c>
 8008f58:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f5c:	6023      	str	r3, [r4, #0]
 8008f5e:	6123      	str	r3, [r4, #16]
 8008f60:	2301      	movs	r3, #1
 8008f62:	6163      	str	r3, [r4, #20]
 8008f64:	b003      	add	sp, #12
 8008f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008f68:	ab01      	add	r3, sp, #4
 8008f6a:	466a      	mov	r2, sp
 8008f6c:	f7ff ffc8 	bl	8008f00 <__swhatbuf_r>
 8008f70:	9f00      	ldr	r7, [sp, #0]
 8008f72:	4605      	mov	r5, r0
 8008f74:	4639      	mov	r1, r7
 8008f76:	4630      	mov	r0, r6
 8008f78:	f7fe f8ba 	bl	80070f0 <_malloc_r>
 8008f7c:	b948      	cbnz	r0, 8008f92 <__smakebuf_r+0x46>
 8008f7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f82:	059a      	lsls	r2, r3, #22
 8008f84:	d4ee      	bmi.n	8008f64 <__smakebuf_r+0x18>
 8008f86:	f023 0303 	bic.w	r3, r3, #3
 8008f8a:	f043 0302 	orr.w	r3, r3, #2
 8008f8e:	81a3      	strh	r3, [r4, #12]
 8008f90:	e7e2      	b.n	8008f58 <__smakebuf_r+0xc>
 8008f92:	89a3      	ldrh	r3, [r4, #12]
 8008f94:	6020      	str	r0, [r4, #0]
 8008f96:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008f9a:	81a3      	strh	r3, [r4, #12]
 8008f9c:	9b01      	ldr	r3, [sp, #4]
 8008f9e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008fa2:	b15b      	cbz	r3, 8008fbc <__smakebuf_r+0x70>
 8008fa4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fa8:	4630      	mov	r0, r6
 8008faa:	f000 f87d 	bl	80090a8 <_isatty_r>
 8008fae:	b128      	cbz	r0, 8008fbc <__smakebuf_r+0x70>
 8008fb0:	89a3      	ldrh	r3, [r4, #12]
 8008fb2:	f023 0303 	bic.w	r3, r3, #3
 8008fb6:	f043 0301 	orr.w	r3, r3, #1
 8008fba:	81a3      	strh	r3, [r4, #12]
 8008fbc:	89a3      	ldrh	r3, [r4, #12]
 8008fbe:	431d      	orrs	r5, r3
 8008fc0:	81a5      	strh	r5, [r4, #12]
 8008fc2:	e7cf      	b.n	8008f64 <__smakebuf_r+0x18>

08008fc4 <_putc_r>:
 8008fc4:	b570      	push	{r4, r5, r6, lr}
 8008fc6:	460d      	mov	r5, r1
 8008fc8:	4614      	mov	r4, r2
 8008fca:	4606      	mov	r6, r0
 8008fcc:	b118      	cbz	r0, 8008fd6 <_putc_r+0x12>
 8008fce:	6a03      	ldr	r3, [r0, #32]
 8008fd0:	b90b      	cbnz	r3, 8008fd6 <_putc_r+0x12>
 8008fd2:	f7fc ffa1 	bl	8005f18 <__sinit>
 8008fd6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008fd8:	07d8      	lsls	r0, r3, #31
 8008fda:	d405      	bmi.n	8008fe8 <_putc_r+0x24>
 8008fdc:	89a3      	ldrh	r3, [r4, #12]
 8008fde:	0599      	lsls	r1, r3, #22
 8008fe0:	d402      	bmi.n	8008fe8 <_putc_r+0x24>
 8008fe2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008fe4:	f7fd f9bb 	bl	800635e <__retarget_lock_acquire_recursive>
 8008fe8:	68a3      	ldr	r3, [r4, #8]
 8008fea:	3b01      	subs	r3, #1
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	60a3      	str	r3, [r4, #8]
 8008ff0:	da05      	bge.n	8008ffe <_putc_r+0x3a>
 8008ff2:	69a2      	ldr	r2, [r4, #24]
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	db12      	blt.n	800901e <_putc_r+0x5a>
 8008ff8:	b2eb      	uxtb	r3, r5
 8008ffa:	2b0a      	cmp	r3, #10
 8008ffc:	d00f      	beq.n	800901e <_putc_r+0x5a>
 8008ffe:	6823      	ldr	r3, [r4, #0]
 8009000:	1c5a      	adds	r2, r3, #1
 8009002:	6022      	str	r2, [r4, #0]
 8009004:	701d      	strb	r5, [r3, #0]
 8009006:	b2ed      	uxtb	r5, r5
 8009008:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800900a:	07da      	lsls	r2, r3, #31
 800900c:	d405      	bmi.n	800901a <_putc_r+0x56>
 800900e:	89a3      	ldrh	r3, [r4, #12]
 8009010:	059b      	lsls	r3, r3, #22
 8009012:	d402      	bmi.n	800901a <_putc_r+0x56>
 8009014:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009016:	f7fd f9a3 	bl	8006360 <__retarget_lock_release_recursive>
 800901a:	4628      	mov	r0, r5
 800901c:	bd70      	pop	{r4, r5, r6, pc}
 800901e:	4629      	mov	r1, r5
 8009020:	4622      	mov	r2, r4
 8009022:	4630      	mov	r0, r6
 8009024:	f7fd f889 	bl	800613a <__swbuf_r>
 8009028:	4605      	mov	r5, r0
 800902a:	e7ed      	b.n	8009008 <_putc_r+0x44>

0800902c <memmove>:
 800902c:	4288      	cmp	r0, r1
 800902e:	b510      	push	{r4, lr}
 8009030:	eb01 0402 	add.w	r4, r1, r2
 8009034:	d902      	bls.n	800903c <memmove+0x10>
 8009036:	4284      	cmp	r4, r0
 8009038:	4623      	mov	r3, r4
 800903a:	d807      	bhi.n	800904c <memmove+0x20>
 800903c:	1e43      	subs	r3, r0, #1
 800903e:	42a1      	cmp	r1, r4
 8009040:	d008      	beq.n	8009054 <memmove+0x28>
 8009042:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009046:	f803 2f01 	strb.w	r2, [r3, #1]!
 800904a:	e7f8      	b.n	800903e <memmove+0x12>
 800904c:	4402      	add	r2, r0
 800904e:	4601      	mov	r1, r0
 8009050:	428a      	cmp	r2, r1
 8009052:	d100      	bne.n	8009056 <memmove+0x2a>
 8009054:	bd10      	pop	{r4, pc}
 8009056:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800905a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800905e:	e7f7      	b.n	8009050 <memmove+0x24>

08009060 <strncmp>:
 8009060:	b510      	push	{r4, lr}
 8009062:	b16a      	cbz	r2, 8009080 <strncmp+0x20>
 8009064:	3901      	subs	r1, #1
 8009066:	1884      	adds	r4, r0, r2
 8009068:	f810 2b01 	ldrb.w	r2, [r0], #1
 800906c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009070:	429a      	cmp	r2, r3
 8009072:	d103      	bne.n	800907c <strncmp+0x1c>
 8009074:	42a0      	cmp	r0, r4
 8009076:	d001      	beq.n	800907c <strncmp+0x1c>
 8009078:	2a00      	cmp	r2, #0
 800907a:	d1f5      	bne.n	8009068 <strncmp+0x8>
 800907c:	1ad0      	subs	r0, r2, r3
 800907e:	bd10      	pop	{r4, pc}
 8009080:	4610      	mov	r0, r2
 8009082:	e7fc      	b.n	800907e <strncmp+0x1e>

08009084 <_fstat_r>:
 8009084:	b538      	push	{r3, r4, r5, lr}
 8009086:	4d07      	ldr	r5, [pc, #28]	@ (80090a4 <_fstat_r+0x20>)
 8009088:	2300      	movs	r3, #0
 800908a:	4604      	mov	r4, r0
 800908c:	4608      	mov	r0, r1
 800908e:	4611      	mov	r1, r2
 8009090:	602b      	str	r3, [r5, #0]
 8009092:	f7f8 fb06 	bl	80016a2 <_fstat>
 8009096:	1c43      	adds	r3, r0, #1
 8009098:	d102      	bne.n	80090a0 <_fstat_r+0x1c>
 800909a:	682b      	ldr	r3, [r5, #0]
 800909c:	b103      	cbz	r3, 80090a0 <_fstat_r+0x1c>
 800909e:	6023      	str	r3, [r4, #0]
 80090a0:	bd38      	pop	{r3, r4, r5, pc}
 80090a2:	bf00      	nop
 80090a4:	20000820 	.word	0x20000820

080090a8 <_isatty_r>:
 80090a8:	b538      	push	{r3, r4, r5, lr}
 80090aa:	4d06      	ldr	r5, [pc, #24]	@ (80090c4 <_isatty_r+0x1c>)
 80090ac:	2300      	movs	r3, #0
 80090ae:	4604      	mov	r4, r0
 80090b0:	4608      	mov	r0, r1
 80090b2:	602b      	str	r3, [r5, #0]
 80090b4:	f7f8 fb05 	bl	80016c2 <_isatty>
 80090b8:	1c43      	adds	r3, r0, #1
 80090ba:	d102      	bne.n	80090c2 <_isatty_r+0x1a>
 80090bc:	682b      	ldr	r3, [r5, #0]
 80090be:	b103      	cbz	r3, 80090c2 <_isatty_r+0x1a>
 80090c0:	6023      	str	r3, [r4, #0]
 80090c2:	bd38      	pop	{r3, r4, r5, pc}
 80090c4:	20000820 	.word	0x20000820

080090c8 <_sbrk_r>:
 80090c8:	b538      	push	{r3, r4, r5, lr}
 80090ca:	4d06      	ldr	r5, [pc, #24]	@ (80090e4 <_sbrk_r+0x1c>)
 80090cc:	2300      	movs	r3, #0
 80090ce:	4604      	mov	r4, r0
 80090d0:	4608      	mov	r0, r1
 80090d2:	602b      	str	r3, [r5, #0]
 80090d4:	f7f8 fb0e 	bl	80016f4 <_sbrk>
 80090d8:	1c43      	adds	r3, r0, #1
 80090da:	d102      	bne.n	80090e2 <_sbrk_r+0x1a>
 80090dc:	682b      	ldr	r3, [r5, #0]
 80090de:	b103      	cbz	r3, 80090e2 <_sbrk_r+0x1a>
 80090e0:	6023      	str	r3, [r4, #0]
 80090e2:	bd38      	pop	{r3, r4, r5, pc}
 80090e4:	20000820 	.word	0x20000820

080090e8 <memcpy>:
 80090e8:	440a      	add	r2, r1
 80090ea:	4291      	cmp	r1, r2
 80090ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80090f0:	d100      	bne.n	80090f4 <memcpy+0xc>
 80090f2:	4770      	bx	lr
 80090f4:	b510      	push	{r4, lr}
 80090f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80090fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80090fe:	4291      	cmp	r1, r2
 8009100:	d1f9      	bne.n	80090f6 <memcpy+0xe>
 8009102:	bd10      	pop	{r4, pc}
 8009104:	0000      	movs	r0, r0
	...

08009108 <nan>:
 8009108:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8009110 <nan+0x8>
 800910c:	4770      	bx	lr
 800910e:	bf00      	nop
 8009110:	00000000 	.word	0x00000000
 8009114:	7ff80000 	.word	0x7ff80000

08009118 <__assert_func>:
 8009118:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800911a:	4614      	mov	r4, r2
 800911c:	461a      	mov	r2, r3
 800911e:	4b09      	ldr	r3, [pc, #36]	@ (8009144 <__assert_func+0x2c>)
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	4605      	mov	r5, r0
 8009124:	68d8      	ldr	r0, [r3, #12]
 8009126:	b954      	cbnz	r4, 800913e <__assert_func+0x26>
 8009128:	4b07      	ldr	r3, [pc, #28]	@ (8009148 <__assert_func+0x30>)
 800912a:	461c      	mov	r4, r3
 800912c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009130:	9100      	str	r1, [sp, #0]
 8009132:	462b      	mov	r3, r5
 8009134:	4905      	ldr	r1, [pc, #20]	@ (800914c <__assert_func+0x34>)
 8009136:	f000 fba7 	bl	8009888 <fiprintf>
 800913a:	f000 fbb7 	bl	80098ac <abort>
 800913e:	4b04      	ldr	r3, [pc, #16]	@ (8009150 <__assert_func+0x38>)
 8009140:	e7f4      	b.n	800912c <__assert_func+0x14>
 8009142:	bf00      	nop
 8009144:	20000018 	.word	0x20000018
 8009148:	08009dd5 	.word	0x08009dd5
 800914c:	08009da7 	.word	0x08009da7
 8009150:	08009d9a 	.word	0x08009d9a

08009154 <_calloc_r>:
 8009154:	b570      	push	{r4, r5, r6, lr}
 8009156:	fba1 5402 	umull	r5, r4, r1, r2
 800915a:	b93c      	cbnz	r4, 800916c <_calloc_r+0x18>
 800915c:	4629      	mov	r1, r5
 800915e:	f7fd ffc7 	bl	80070f0 <_malloc_r>
 8009162:	4606      	mov	r6, r0
 8009164:	b928      	cbnz	r0, 8009172 <_calloc_r+0x1e>
 8009166:	2600      	movs	r6, #0
 8009168:	4630      	mov	r0, r6
 800916a:	bd70      	pop	{r4, r5, r6, pc}
 800916c:	220c      	movs	r2, #12
 800916e:	6002      	str	r2, [r0, #0]
 8009170:	e7f9      	b.n	8009166 <_calloc_r+0x12>
 8009172:	462a      	mov	r2, r5
 8009174:	4621      	mov	r1, r4
 8009176:	f7fd f875 	bl	8006264 <memset>
 800917a:	e7f5      	b.n	8009168 <_calloc_r+0x14>

0800917c <rshift>:
 800917c:	6903      	ldr	r3, [r0, #16]
 800917e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009182:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009186:	ea4f 1261 	mov.w	r2, r1, asr #5
 800918a:	f100 0414 	add.w	r4, r0, #20
 800918e:	dd45      	ble.n	800921c <rshift+0xa0>
 8009190:	f011 011f 	ands.w	r1, r1, #31
 8009194:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009198:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800919c:	d10c      	bne.n	80091b8 <rshift+0x3c>
 800919e:	f100 0710 	add.w	r7, r0, #16
 80091a2:	4629      	mov	r1, r5
 80091a4:	42b1      	cmp	r1, r6
 80091a6:	d334      	bcc.n	8009212 <rshift+0x96>
 80091a8:	1a9b      	subs	r3, r3, r2
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	1eea      	subs	r2, r5, #3
 80091ae:	4296      	cmp	r6, r2
 80091b0:	bf38      	it	cc
 80091b2:	2300      	movcc	r3, #0
 80091b4:	4423      	add	r3, r4
 80091b6:	e015      	b.n	80091e4 <rshift+0x68>
 80091b8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80091bc:	f1c1 0820 	rsb	r8, r1, #32
 80091c0:	40cf      	lsrs	r7, r1
 80091c2:	f105 0e04 	add.w	lr, r5, #4
 80091c6:	46a1      	mov	r9, r4
 80091c8:	4576      	cmp	r6, lr
 80091ca:	46f4      	mov	ip, lr
 80091cc:	d815      	bhi.n	80091fa <rshift+0x7e>
 80091ce:	1a9a      	subs	r2, r3, r2
 80091d0:	0092      	lsls	r2, r2, #2
 80091d2:	3a04      	subs	r2, #4
 80091d4:	3501      	adds	r5, #1
 80091d6:	42ae      	cmp	r6, r5
 80091d8:	bf38      	it	cc
 80091da:	2200      	movcc	r2, #0
 80091dc:	18a3      	adds	r3, r4, r2
 80091de:	50a7      	str	r7, [r4, r2]
 80091e0:	b107      	cbz	r7, 80091e4 <rshift+0x68>
 80091e2:	3304      	adds	r3, #4
 80091e4:	1b1a      	subs	r2, r3, r4
 80091e6:	42a3      	cmp	r3, r4
 80091e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80091ec:	bf08      	it	eq
 80091ee:	2300      	moveq	r3, #0
 80091f0:	6102      	str	r2, [r0, #16]
 80091f2:	bf08      	it	eq
 80091f4:	6143      	streq	r3, [r0, #20]
 80091f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80091fa:	f8dc c000 	ldr.w	ip, [ip]
 80091fe:	fa0c fc08 	lsl.w	ip, ip, r8
 8009202:	ea4c 0707 	orr.w	r7, ip, r7
 8009206:	f849 7b04 	str.w	r7, [r9], #4
 800920a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800920e:	40cf      	lsrs	r7, r1
 8009210:	e7da      	b.n	80091c8 <rshift+0x4c>
 8009212:	f851 cb04 	ldr.w	ip, [r1], #4
 8009216:	f847 cf04 	str.w	ip, [r7, #4]!
 800921a:	e7c3      	b.n	80091a4 <rshift+0x28>
 800921c:	4623      	mov	r3, r4
 800921e:	e7e1      	b.n	80091e4 <rshift+0x68>

08009220 <__hexdig_fun>:
 8009220:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009224:	2b09      	cmp	r3, #9
 8009226:	d802      	bhi.n	800922e <__hexdig_fun+0xe>
 8009228:	3820      	subs	r0, #32
 800922a:	b2c0      	uxtb	r0, r0
 800922c:	4770      	bx	lr
 800922e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009232:	2b05      	cmp	r3, #5
 8009234:	d801      	bhi.n	800923a <__hexdig_fun+0x1a>
 8009236:	3847      	subs	r0, #71	@ 0x47
 8009238:	e7f7      	b.n	800922a <__hexdig_fun+0xa>
 800923a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800923e:	2b05      	cmp	r3, #5
 8009240:	d801      	bhi.n	8009246 <__hexdig_fun+0x26>
 8009242:	3827      	subs	r0, #39	@ 0x27
 8009244:	e7f1      	b.n	800922a <__hexdig_fun+0xa>
 8009246:	2000      	movs	r0, #0
 8009248:	4770      	bx	lr
	...

0800924c <__gethex>:
 800924c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009250:	b085      	sub	sp, #20
 8009252:	468a      	mov	sl, r1
 8009254:	9302      	str	r3, [sp, #8]
 8009256:	680b      	ldr	r3, [r1, #0]
 8009258:	9001      	str	r0, [sp, #4]
 800925a:	4690      	mov	r8, r2
 800925c:	1c9c      	adds	r4, r3, #2
 800925e:	46a1      	mov	r9, r4
 8009260:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009264:	2830      	cmp	r0, #48	@ 0x30
 8009266:	d0fa      	beq.n	800925e <__gethex+0x12>
 8009268:	eba9 0303 	sub.w	r3, r9, r3
 800926c:	f1a3 0b02 	sub.w	fp, r3, #2
 8009270:	f7ff ffd6 	bl	8009220 <__hexdig_fun>
 8009274:	4605      	mov	r5, r0
 8009276:	2800      	cmp	r0, #0
 8009278:	d168      	bne.n	800934c <__gethex+0x100>
 800927a:	49a0      	ldr	r1, [pc, #640]	@ (80094fc <__gethex+0x2b0>)
 800927c:	2201      	movs	r2, #1
 800927e:	4648      	mov	r0, r9
 8009280:	f7ff feee 	bl	8009060 <strncmp>
 8009284:	4607      	mov	r7, r0
 8009286:	2800      	cmp	r0, #0
 8009288:	d167      	bne.n	800935a <__gethex+0x10e>
 800928a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800928e:	4626      	mov	r6, r4
 8009290:	f7ff ffc6 	bl	8009220 <__hexdig_fun>
 8009294:	2800      	cmp	r0, #0
 8009296:	d062      	beq.n	800935e <__gethex+0x112>
 8009298:	4623      	mov	r3, r4
 800929a:	7818      	ldrb	r0, [r3, #0]
 800929c:	2830      	cmp	r0, #48	@ 0x30
 800929e:	4699      	mov	r9, r3
 80092a0:	f103 0301 	add.w	r3, r3, #1
 80092a4:	d0f9      	beq.n	800929a <__gethex+0x4e>
 80092a6:	f7ff ffbb 	bl	8009220 <__hexdig_fun>
 80092aa:	fab0 f580 	clz	r5, r0
 80092ae:	096d      	lsrs	r5, r5, #5
 80092b0:	f04f 0b01 	mov.w	fp, #1
 80092b4:	464a      	mov	r2, r9
 80092b6:	4616      	mov	r6, r2
 80092b8:	3201      	adds	r2, #1
 80092ba:	7830      	ldrb	r0, [r6, #0]
 80092bc:	f7ff ffb0 	bl	8009220 <__hexdig_fun>
 80092c0:	2800      	cmp	r0, #0
 80092c2:	d1f8      	bne.n	80092b6 <__gethex+0x6a>
 80092c4:	498d      	ldr	r1, [pc, #564]	@ (80094fc <__gethex+0x2b0>)
 80092c6:	2201      	movs	r2, #1
 80092c8:	4630      	mov	r0, r6
 80092ca:	f7ff fec9 	bl	8009060 <strncmp>
 80092ce:	2800      	cmp	r0, #0
 80092d0:	d13f      	bne.n	8009352 <__gethex+0x106>
 80092d2:	b944      	cbnz	r4, 80092e6 <__gethex+0x9a>
 80092d4:	1c74      	adds	r4, r6, #1
 80092d6:	4622      	mov	r2, r4
 80092d8:	4616      	mov	r6, r2
 80092da:	3201      	adds	r2, #1
 80092dc:	7830      	ldrb	r0, [r6, #0]
 80092de:	f7ff ff9f 	bl	8009220 <__hexdig_fun>
 80092e2:	2800      	cmp	r0, #0
 80092e4:	d1f8      	bne.n	80092d8 <__gethex+0x8c>
 80092e6:	1ba4      	subs	r4, r4, r6
 80092e8:	00a7      	lsls	r7, r4, #2
 80092ea:	7833      	ldrb	r3, [r6, #0]
 80092ec:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80092f0:	2b50      	cmp	r3, #80	@ 0x50
 80092f2:	d13e      	bne.n	8009372 <__gethex+0x126>
 80092f4:	7873      	ldrb	r3, [r6, #1]
 80092f6:	2b2b      	cmp	r3, #43	@ 0x2b
 80092f8:	d033      	beq.n	8009362 <__gethex+0x116>
 80092fa:	2b2d      	cmp	r3, #45	@ 0x2d
 80092fc:	d034      	beq.n	8009368 <__gethex+0x11c>
 80092fe:	1c71      	adds	r1, r6, #1
 8009300:	2400      	movs	r4, #0
 8009302:	7808      	ldrb	r0, [r1, #0]
 8009304:	f7ff ff8c 	bl	8009220 <__hexdig_fun>
 8009308:	1e43      	subs	r3, r0, #1
 800930a:	b2db      	uxtb	r3, r3
 800930c:	2b18      	cmp	r3, #24
 800930e:	d830      	bhi.n	8009372 <__gethex+0x126>
 8009310:	f1a0 0210 	sub.w	r2, r0, #16
 8009314:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009318:	f7ff ff82 	bl	8009220 <__hexdig_fun>
 800931c:	f100 3cff 	add.w	ip, r0, #4294967295
 8009320:	fa5f fc8c 	uxtb.w	ip, ip
 8009324:	f1bc 0f18 	cmp.w	ip, #24
 8009328:	f04f 030a 	mov.w	r3, #10
 800932c:	d91e      	bls.n	800936c <__gethex+0x120>
 800932e:	b104      	cbz	r4, 8009332 <__gethex+0xe6>
 8009330:	4252      	negs	r2, r2
 8009332:	4417      	add	r7, r2
 8009334:	f8ca 1000 	str.w	r1, [sl]
 8009338:	b1ed      	cbz	r5, 8009376 <__gethex+0x12a>
 800933a:	f1bb 0f00 	cmp.w	fp, #0
 800933e:	bf0c      	ite	eq
 8009340:	2506      	moveq	r5, #6
 8009342:	2500      	movne	r5, #0
 8009344:	4628      	mov	r0, r5
 8009346:	b005      	add	sp, #20
 8009348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800934c:	2500      	movs	r5, #0
 800934e:	462c      	mov	r4, r5
 8009350:	e7b0      	b.n	80092b4 <__gethex+0x68>
 8009352:	2c00      	cmp	r4, #0
 8009354:	d1c7      	bne.n	80092e6 <__gethex+0x9a>
 8009356:	4627      	mov	r7, r4
 8009358:	e7c7      	b.n	80092ea <__gethex+0x9e>
 800935a:	464e      	mov	r6, r9
 800935c:	462f      	mov	r7, r5
 800935e:	2501      	movs	r5, #1
 8009360:	e7c3      	b.n	80092ea <__gethex+0x9e>
 8009362:	2400      	movs	r4, #0
 8009364:	1cb1      	adds	r1, r6, #2
 8009366:	e7cc      	b.n	8009302 <__gethex+0xb6>
 8009368:	2401      	movs	r4, #1
 800936a:	e7fb      	b.n	8009364 <__gethex+0x118>
 800936c:	fb03 0002 	mla	r0, r3, r2, r0
 8009370:	e7ce      	b.n	8009310 <__gethex+0xc4>
 8009372:	4631      	mov	r1, r6
 8009374:	e7de      	b.n	8009334 <__gethex+0xe8>
 8009376:	eba6 0309 	sub.w	r3, r6, r9
 800937a:	3b01      	subs	r3, #1
 800937c:	4629      	mov	r1, r5
 800937e:	2b07      	cmp	r3, #7
 8009380:	dc0a      	bgt.n	8009398 <__gethex+0x14c>
 8009382:	9801      	ldr	r0, [sp, #4]
 8009384:	f7fd ff40 	bl	8007208 <_Balloc>
 8009388:	4604      	mov	r4, r0
 800938a:	b940      	cbnz	r0, 800939e <__gethex+0x152>
 800938c:	4b5c      	ldr	r3, [pc, #368]	@ (8009500 <__gethex+0x2b4>)
 800938e:	4602      	mov	r2, r0
 8009390:	21e4      	movs	r1, #228	@ 0xe4
 8009392:	485c      	ldr	r0, [pc, #368]	@ (8009504 <__gethex+0x2b8>)
 8009394:	f7ff fec0 	bl	8009118 <__assert_func>
 8009398:	3101      	adds	r1, #1
 800939a:	105b      	asrs	r3, r3, #1
 800939c:	e7ef      	b.n	800937e <__gethex+0x132>
 800939e:	f100 0a14 	add.w	sl, r0, #20
 80093a2:	2300      	movs	r3, #0
 80093a4:	4655      	mov	r5, sl
 80093a6:	469b      	mov	fp, r3
 80093a8:	45b1      	cmp	r9, r6
 80093aa:	d337      	bcc.n	800941c <__gethex+0x1d0>
 80093ac:	f845 bb04 	str.w	fp, [r5], #4
 80093b0:	eba5 050a 	sub.w	r5, r5, sl
 80093b4:	10ad      	asrs	r5, r5, #2
 80093b6:	6125      	str	r5, [r4, #16]
 80093b8:	4658      	mov	r0, fp
 80093ba:	f7fe f817 	bl	80073ec <__hi0bits>
 80093be:	016d      	lsls	r5, r5, #5
 80093c0:	f8d8 6000 	ldr.w	r6, [r8]
 80093c4:	1a2d      	subs	r5, r5, r0
 80093c6:	42b5      	cmp	r5, r6
 80093c8:	dd54      	ble.n	8009474 <__gethex+0x228>
 80093ca:	1bad      	subs	r5, r5, r6
 80093cc:	4629      	mov	r1, r5
 80093ce:	4620      	mov	r0, r4
 80093d0:	f7fe fbab 	bl	8007b2a <__any_on>
 80093d4:	4681      	mov	r9, r0
 80093d6:	b178      	cbz	r0, 80093f8 <__gethex+0x1ac>
 80093d8:	1e6b      	subs	r3, r5, #1
 80093da:	1159      	asrs	r1, r3, #5
 80093dc:	f003 021f 	and.w	r2, r3, #31
 80093e0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80093e4:	f04f 0901 	mov.w	r9, #1
 80093e8:	fa09 f202 	lsl.w	r2, r9, r2
 80093ec:	420a      	tst	r2, r1
 80093ee:	d003      	beq.n	80093f8 <__gethex+0x1ac>
 80093f0:	454b      	cmp	r3, r9
 80093f2:	dc36      	bgt.n	8009462 <__gethex+0x216>
 80093f4:	f04f 0902 	mov.w	r9, #2
 80093f8:	4629      	mov	r1, r5
 80093fa:	4620      	mov	r0, r4
 80093fc:	f7ff febe 	bl	800917c <rshift>
 8009400:	442f      	add	r7, r5
 8009402:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009406:	42bb      	cmp	r3, r7
 8009408:	da42      	bge.n	8009490 <__gethex+0x244>
 800940a:	9801      	ldr	r0, [sp, #4]
 800940c:	4621      	mov	r1, r4
 800940e:	f7fd ff3b 	bl	8007288 <_Bfree>
 8009412:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009414:	2300      	movs	r3, #0
 8009416:	6013      	str	r3, [r2, #0]
 8009418:	25a3      	movs	r5, #163	@ 0xa3
 800941a:	e793      	b.n	8009344 <__gethex+0xf8>
 800941c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009420:	2a2e      	cmp	r2, #46	@ 0x2e
 8009422:	d012      	beq.n	800944a <__gethex+0x1fe>
 8009424:	2b20      	cmp	r3, #32
 8009426:	d104      	bne.n	8009432 <__gethex+0x1e6>
 8009428:	f845 bb04 	str.w	fp, [r5], #4
 800942c:	f04f 0b00 	mov.w	fp, #0
 8009430:	465b      	mov	r3, fp
 8009432:	7830      	ldrb	r0, [r6, #0]
 8009434:	9303      	str	r3, [sp, #12]
 8009436:	f7ff fef3 	bl	8009220 <__hexdig_fun>
 800943a:	9b03      	ldr	r3, [sp, #12]
 800943c:	f000 000f 	and.w	r0, r0, #15
 8009440:	4098      	lsls	r0, r3
 8009442:	ea4b 0b00 	orr.w	fp, fp, r0
 8009446:	3304      	adds	r3, #4
 8009448:	e7ae      	b.n	80093a8 <__gethex+0x15c>
 800944a:	45b1      	cmp	r9, r6
 800944c:	d8ea      	bhi.n	8009424 <__gethex+0x1d8>
 800944e:	492b      	ldr	r1, [pc, #172]	@ (80094fc <__gethex+0x2b0>)
 8009450:	9303      	str	r3, [sp, #12]
 8009452:	2201      	movs	r2, #1
 8009454:	4630      	mov	r0, r6
 8009456:	f7ff fe03 	bl	8009060 <strncmp>
 800945a:	9b03      	ldr	r3, [sp, #12]
 800945c:	2800      	cmp	r0, #0
 800945e:	d1e1      	bne.n	8009424 <__gethex+0x1d8>
 8009460:	e7a2      	b.n	80093a8 <__gethex+0x15c>
 8009462:	1ea9      	subs	r1, r5, #2
 8009464:	4620      	mov	r0, r4
 8009466:	f7fe fb60 	bl	8007b2a <__any_on>
 800946a:	2800      	cmp	r0, #0
 800946c:	d0c2      	beq.n	80093f4 <__gethex+0x1a8>
 800946e:	f04f 0903 	mov.w	r9, #3
 8009472:	e7c1      	b.n	80093f8 <__gethex+0x1ac>
 8009474:	da09      	bge.n	800948a <__gethex+0x23e>
 8009476:	1b75      	subs	r5, r6, r5
 8009478:	4621      	mov	r1, r4
 800947a:	9801      	ldr	r0, [sp, #4]
 800947c:	462a      	mov	r2, r5
 800947e:	f7fe f91b 	bl	80076b8 <__lshift>
 8009482:	1b7f      	subs	r7, r7, r5
 8009484:	4604      	mov	r4, r0
 8009486:	f100 0a14 	add.w	sl, r0, #20
 800948a:	f04f 0900 	mov.w	r9, #0
 800948e:	e7b8      	b.n	8009402 <__gethex+0x1b6>
 8009490:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009494:	42bd      	cmp	r5, r7
 8009496:	dd6f      	ble.n	8009578 <__gethex+0x32c>
 8009498:	1bed      	subs	r5, r5, r7
 800949a:	42ae      	cmp	r6, r5
 800949c:	dc34      	bgt.n	8009508 <__gethex+0x2bc>
 800949e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80094a2:	2b02      	cmp	r3, #2
 80094a4:	d022      	beq.n	80094ec <__gethex+0x2a0>
 80094a6:	2b03      	cmp	r3, #3
 80094a8:	d024      	beq.n	80094f4 <__gethex+0x2a8>
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	d115      	bne.n	80094da <__gethex+0x28e>
 80094ae:	42ae      	cmp	r6, r5
 80094b0:	d113      	bne.n	80094da <__gethex+0x28e>
 80094b2:	2e01      	cmp	r6, #1
 80094b4:	d10b      	bne.n	80094ce <__gethex+0x282>
 80094b6:	9a02      	ldr	r2, [sp, #8]
 80094b8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80094bc:	6013      	str	r3, [r2, #0]
 80094be:	2301      	movs	r3, #1
 80094c0:	6123      	str	r3, [r4, #16]
 80094c2:	f8ca 3000 	str.w	r3, [sl]
 80094c6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80094c8:	2562      	movs	r5, #98	@ 0x62
 80094ca:	601c      	str	r4, [r3, #0]
 80094cc:	e73a      	b.n	8009344 <__gethex+0xf8>
 80094ce:	1e71      	subs	r1, r6, #1
 80094d0:	4620      	mov	r0, r4
 80094d2:	f7fe fb2a 	bl	8007b2a <__any_on>
 80094d6:	2800      	cmp	r0, #0
 80094d8:	d1ed      	bne.n	80094b6 <__gethex+0x26a>
 80094da:	9801      	ldr	r0, [sp, #4]
 80094dc:	4621      	mov	r1, r4
 80094de:	f7fd fed3 	bl	8007288 <_Bfree>
 80094e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80094e4:	2300      	movs	r3, #0
 80094e6:	6013      	str	r3, [r2, #0]
 80094e8:	2550      	movs	r5, #80	@ 0x50
 80094ea:	e72b      	b.n	8009344 <__gethex+0xf8>
 80094ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094ee:	2b00      	cmp	r3, #0
 80094f0:	d1f3      	bne.n	80094da <__gethex+0x28e>
 80094f2:	e7e0      	b.n	80094b6 <__gethex+0x26a>
 80094f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d1dd      	bne.n	80094b6 <__gethex+0x26a>
 80094fa:	e7ee      	b.n	80094da <__gethex+0x28e>
 80094fc:	08009c28 	.word	0x08009c28
 8009500:	08009abd 	.word	0x08009abd
 8009504:	08009dd6 	.word	0x08009dd6
 8009508:	1e6f      	subs	r7, r5, #1
 800950a:	f1b9 0f00 	cmp.w	r9, #0
 800950e:	d130      	bne.n	8009572 <__gethex+0x326>
 8009510:	b127      	cbz	r7, 800951c <__gethex+0x2d0>
 8009512:	4639      	mov	r1, r7
 8009514:	4620      	mov	r0, r4
 8009516:	f7fe fb08 	bl	8007b2a <__any_on>
 800951a:	4681      	mov	r9, r0
 800951c:	117a      	asrs	r2, r7, #5
 800951e:	2301      	movs	r3, #1
 8009520:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009524:	f007 071f 	and.w	r7, r7, #31
 8009528:	40bb      	lsls	r3, r7
 800952a:	4213      	tst	r3, r2
 800952c:	4629      	mov	r1, r5
 800952e:	4620      	mov	r0, r4
 8009530:	bf18      	it	ne
 8009532:	f049 0902 	orrne.w	r9, r9, #2
 8009536:	f7ff fe21 	bl	800917c <rshift>
 800953a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800953e:	1b76      	subs	r6, r6, r5
 8009540:	2502      	movs	r5, #2
 8009542:	f1b9 0f00 	cmp.w	r9, #0
 8009546:	d047      	beq.n	80095d8 <__gethex+0x38c>
 8009548:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800954c:	2b02      	cmp	r3, #2
 800954e:	d015      	beq.n	800957c <__gethex+0x330>
 8009550:	2b03      	cmp	r3, #3
 8009552:	d017      	beq.n	8009584 <__gethex+0x338>
 8009554:	2b01      	cmp	r3, #1
 8009556:	d109      	bne.n	800956c <__gethex+0x320>
 8009558:	f019 0f02 	tst.w	r9, #2
 800955c:	d006      	beq.n	800956c <__gethex+0x320>
 800955e:	f8da 3000 	ldr.w	r3, [sl]
 8009562:	ea49 0903 	orr.w	r9, r9, r3
 8009566:	f019 0f01 	tst.w	r9, #1
 800956a:	d10e      	bne.n	800958a <__gethex+0x33e>
 800956c:	f045 0510 	orr.w	r5, r5, #16
 8009570:	e032      	b.n	80095d8 <__gethex+0x38c>
 8009572:	f04f 0901 	mov.w	r9, #1
 8009576:	e7d1      	b.n	800951c <__gethex+0x2d0>
 8009578:	2501      	movs	r5, #1
 800957a:	e7e2      	b.n	8009542 <__gethex+0x2f6>
 800957c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800957e:	f1c3 0301 	rsb	r3, r3, #1
 8009582:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009584:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009586:	2b00      	cmp	r3, #0
 8009588:	d0f0      	beq.n	800956c <__gethex+0x320>
 800958a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800958e:	f104 0314 	add.w	r3, r4, #20
 8009592:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009596:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800959a:	f04f 0c00 	mov.w	ip, #0
 800959e:	4618      	mov	r0, r3
 80095a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80095a4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80095a8:	d01b      	beq.n	80095e2 <__gethex+0x396>
 80095aa:	3201      	adds	r2, #1
 80095ac:	6002      	str	r2, [r0, #0]
 80095ae:	2d02      	cmp	r5, #2
 80095b0:	f104 0314 	add.w	r3, r4, #20
 80095b4:	d13c      	bne.n	8009630 <__gethex+0x3e4>
 80095b6:	f8d8 2000 	ldr.w	r2, [r8]
 80095ba:	3a01      	subs	r2, #1
 80095bc:	42b2      	cmp	r2, r6
 80095be:	d109      	bne.n	80095d4 <__gethex+0x388>
 80095c0:	1171      	asrs	r1, r6, #5
 80095c2:	2201      	movs	r2, #1
 80095c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80095c8:	f006 061f 	and.w	r6, r6, #31
 80095cc:	fa02 f606 	lsl.w	r6, r2, r6
 80095d0:	421e      	tst	r6, r3
 80095d2:	d13a      	bne.n	800964a <__gethex+0x3fe>
 80095d4:	f045 0520 	orr.w	r5, r5, #32
 80095d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095da:	601c      	str	r4, [r3, #0]
 80095dc:	9b02      	ldr	r3, [sp, #8]
 80095de:	601f      	str	r7, [r3, #0]
 80095e0:	e6b0      	b.n	8009344 <__gethex+0xf8>
 80095e2:	4299      	cmp	r1, r3
 80095e4:	f843 cc04 	str.w	ip, [r3, #-4]
 80095e8:	d8d9      	bhi.n	800959e <__gethex+0x352>
 80095ea:	68a3      	ldr	r3, [r4, #8]
 80095ec:	459b      	cmp	fp, r3
 80095ee:	db17      	blt.n	8009620 <__gethex+0x3d4>
 80095f0:	6861      	ldr	r1, [r4, #4]
 80095f2:	9801      	ldr	r0, [sp, #4]
 80095f4:	3101      	adds	r1, #1
 80095f6:	f7fd fe07 	bl	8007208 <_Balloc>
 80095fa:	4681      	mov	r9, r0
 80095fc:	b918      	cbnz	r0, 8009606 <__gethex+0x3ba>
 80095fe:	4b1a      	ldr	r3, [pc, #104]	@ (8009668 <__gethex+0x41c>)
 8009600:	4602      	mov	r2, r0
 8009602:	2184      	movs	r1, #132	@ 0x84
 8009604:	e6c5      	b.n	8009392 <__gethex+0x146>
 8009606:	6922      	ldr	r2, [r4, #16]
 8009608:	3202      	adds	r2, #2
 800960a:	f104 010c 	add.w	r1, r4, #12
 800960e:	0092      	lsls	r2, r2, #2
 8009610:	300c      	adds	r0, #12
 8009612:	f7ff fd69 	bl	80090e8 <memcpy>
 8009616:	4621      	mov	r1, r4
 8009618:	9801      	ldr	r0, [sp, #4]
 800961a:	f7fd fe35 	bl	8007288 <_Bfree>
 800961e:	464c      	mov	r4, r9
 8009620:	6923      	ldr	r3, [r4, #16]
 8009622:	1c5a      	adds	r2, r3, #1
 8009624:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009628:	6122      	str	r2, [r4, #16]
 800962a:	2201      	movs	r2, #1
 800962c:	615a      	str	r2, [r3, #20]
 800962e:	e7be      	b.n	80095ae <__gethex+0x362>
 8009630:	6922      	ldr	r2, [r4, #16]
 8009632:	455a      	cmp	r2, fp
 8009634:	dd0b      	ble.n	800964e <__gethex+0x402>
 8009636:	2101      	movs	r1, #1
 8009638:	4620      	mov	r0, r4
 800963a:	f7ff fd9f 	bl	800917c <rshift>
 800963e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009642:	3701      	adds	r7, #1
 8009644:	42bb      	cmp	r3, r7
 8009646:	f6ff aee0 	blt.w	800940a <__gethex+0x1be>
 800964a:	2501      	movs	r5, #1
 800964c:	e7c2      	b.n	80095d4 <__gethex+0x388>
 800964e:	f016 061f 	ands.w	r6, r6, #31
 8009652:	d0fa      	beq.n	800964a <__gethex+0x3fe>
 8009654:	4453      	add	r3, sl
 8009656:	f1c6 0620 	rsb	r6, r6, #32
 800965a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800965e:	f7fd fec5 	bl	80073ec <__hi0bits>
 8009662:	42b0      	cmp	r0, r6
 8009664:	dbe7      	blt.n	8009636 <__gethex+0x3ea>
 8009666:	e7f0      	b.n	800964a <__gethex+0x3fe>
 8009668:	08009abd 	.word	0x08009abd

0800966c <L_shift>:
 800966c:	f1c2 0208 	rsb	r2, r2, #8
 8009670:	0092      	lsls	r2, r2, #2
 8009672:	b570      	push	{r4, r5, r6, lr}
 8009674:	f1c2 0620 	rsb	r6, r2, #32
 8009678:	6843      	ldr	r3, [r0, #4]
 800967a:	6804      	ldr	r4, [r0, #0]
 800967c:	fa03 f506 	lsl.w	r5, r3, r6
 8009680:	432c      	orrs	r4, r5
 8009682:	40d3      	lsrs	r3, r2
 8009684:	6004      	str	r4, [r0, #0]
 8009686:	f840 3f04 	str.w	r3, [r0, #4]!
 800968a:	4288      	cmp	r0, r1
 800968c:	d3f4      	bcc.n	8009678 <L_shift+0xc>
 800968e:	bd70      	pop	{r4, r5, r6, pc}

08009690 <__match>:
 8009690:	b530      	push	{r4, r5, lr}
 8009692:	6803      	ldr	r3, [r0, #0]
 8009694:	3301      	adds	r3, #1
 8009696:	f811 4b01 	ldrb.w	r4, [r1], #1
 800969a:	b914      	cbnz	r4, 80096a2 <__match+0x12>
 800969c:	6003      	str	r3, [r0, #0]
 800969e:	2001      	movs	r0, #1
 80096a0:	bd30      	pop	{r4, r5, pc}
 80096a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096a6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80096aa:	2d19      	cmp	r5, #25
 80096ac:	bf98      	it	ls
 80096ae:	3220      	addls	r2, #32
 80096b0:	42a2      	cmp	r2, r4
 80096b2:	d0f0      	beq.n	8009696 <__match+0x6>
 80096b4:	2000      	movs	r0, #0
 80096b6:	e7f3      	b.n	80096a0 <__match+0x10>

080096b8 <__hexnan>:
 80096b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096bc:	680b      	ldr	r3, [r1, #0]
 80096be:	6801      	ldr	r1, [r0, #0]
 80096c0:	115e      	asrs	r6, r3, #5
 80096c2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80096c6:	f013 031f 	ands.w	r3, r3, #31
 80096ca:	b087      	sub	sp, #28
 80096cc:	bf18      	it	ne
 80096ce:	3604      	addne	r6, #4
 80096d0:	2500      	movs	r5, #0
 80096d2:	1f37      	subs	r7, r6, #4
 80096d4:	4682      	mov	sl, r0
 80096d6:	4690      	mov	r8, r2
 80096d8:	9301      	str	r3, [sp, #4]
 80096da:	f846 5c04 	str.w	r5, [r6, #-4]
 80096de:	46b9      	mov	r9, r7
 80096e0:	463c      	mov	r4, r7
 80096e2:	9502      	str	r5, [sp, #8]
 80096e4:	46ab      	mov	fp, r5
 80096e6:	784a      	ldrb	r2, [r1, #1]
 80096e8:	1c4b      	adds	r3, r1, #1
 80096ea:	9303      	str	r3, [sp, #12]
 80096ec:	b342      	cbz	r2, 8009740 <__hexnan+0x88>
 80096ee:	4610      	mov	r0, r2
 80096f0:	9105      	str	r1, [sp, #20]
 80096f2:	9204      	str	r2, [sp, #16]
 80096f4:	f7ff fd94 	bl	8009220 <__hexdig_fun>
 80096f8:	2800      	cmp	r0, #0
 80096fa:	d151      	bne.n	80097a0 <__hexnan+0xe8>
 80096fc:	9a04      	ldr	r2, [sp, #16]
 80096fe:	9905      	ldr	r1, [sp, #20]
 8009700:	2a20      	cmp	r2, #32
 8009702:	d818      	bhi.n	8009736 <__hexnan+0x7e>
 8009704:	9b02      	ldr	r3, [sp, #8]
 8009706:	459b      	cmp	fp, r3
 8009708:	dd13      	ble.n	8009732 <__hexnan+0x7a>
 800970a:	454c      	cmp	r4, r9
 800970c:	d206      	bcs.n	800971c <__hexnan+0x64>
 800970e:	2d07      	cmp	r5, #7
 8009710:	dc04      	bgt.n	800971c <__hexnan+0x64>
 8009712:	462a      	mov	r2, r5
 8009714:	4649      	mov	r1, r9
 8009716:	4620      	mov	r0, r4
 8009718:	f7ff ffa8 	bl	800966c <L_shift>
 800971c:	4544      	cmp	r4, r8
 800971e:	d952      	bls.n	80097c6 <__hexnan+0x10e>
 8009720:	2300      	movs	r3, #0
 8009722:	f1a4 0904 	sub.w	r9, r4, #4
 8009726:	f844 3c04 	str.w	r3, [r4, #-4]
 800972a:	f8cd b008 	str.w	fp, [sp, #8]
 800972e:	464c      	mov	r4, r9
 8009730:	461d      	mov	r5, r3
 8009732:	9903      	ldr	r1, [sp, #12]
 8009734:	e7d7      	b.n	80096e6 <__hexnan+0x2e>
 8009736:	2a29      	cmp	r2, #41	@ 0x29
 8009738:	d157      	bne.n	80097ea <__hexnan+0x132>
 800973a:	3102      	adds	r1, #2
 800973c:	f8ca 1000 	str.w	r1, [sl]
 8009740:	f1bb 0f00 	cmp.w	fp, #0
 8009744:	d051      	beq.n	80097ea <__hexnan+0x132>
 8009746:	454c      	cmp	r4, r9
 8009748:	d206      	bcs.n	8009758 <__hexnan+0xa0>
 800974a:	2d07      	cmp	r5, #7
 800974c:	dc04      	bgt.n	8009758 <__hexnan+0xa0>
 800974e:	462a      	mov	r2, r5
 8009750:	4649      	mov	r1, r9
 8009752:	4620      	mov	r0, r4
 8009754:	f7ff ff8a 	bl	800966c <L_shift>
 8009758:	4544      	cmp	r4, r8
 800975a:	d936      	bls.n	80097ca <__hexnan+0x112>
 800975c:	f1a8 0204 	sub.w	r2, r8, #4
 8009760:	4623      	mov	r3, r4
 8009762:	f853 1b04 	ldr.w	r1, [r3], #4
 8009766:	f842 1f04 	str.w	r1, [r2, #4]!
 800976a:	429f      	cmp	r7, r3
 800976c:	d2f9      	bcs.n	8009762 <__hexnan+0xaa>
 800976e:	1b3b      	subs	r3, r7, r4
 8009770:	f023 0303 	bic.w	r3, r3, #3
 8009774:	3304      	adds	r3, #4
 8009776:	3401      	adds	r4, #1
 8009778:	3e03      	subs	r6, #3
 800977a:	42b4      	cmp	r4, r6
 800977c:	bf88      	it	hi
 800977e:	2304      	movhi	r3, #4
 8009780:	4443      	add	r3, r8
 8009782:	2200      	movs	r2, #0
 8009784:	f843 2b04 	str.w	r2, [r3], #4
 8009788:	429f      	cmp	r7, r3
 800978a:	d2fb      	bcs.n	8009784 <__hexnan+0xcc>
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	b91b      	cbnz	r3, 8009798 <__hexnan+0xe0>
 8009790:	4547      	cmp	r7, r8
 8009792:	d128      	bne.n	80097e6 <__hexnan+0x12e>
 8009794:	2301      	movs	r3, #1
 8009796:	603b      	str	r3, [r7, #0]
 8009798:	2005      	movs	r0, #5
 800979a:	b007      	add	sp, #28
 800979c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a0:	3501      	adds	r5, #1
 80097a2:	2d08      	cmp	r5, #8
 80097a4:	f10b 0b01 	add.w	fp, fp, #1
 80097a8:	dd06      	ble.n	80097b8 <__hexnan+0x100>
 80097aa:	4544      	cmp	r4, r8
 80097ac:	d9c1      	bls.n	8009732 <__hexnan+0x7a>
 80097ae:	2300      	movs	r3, #0
 80097b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80097b4:	2501      	movs	r5, #1
 80097b6:	3c04      	subs	r4, #4
 80097b8:	6822      	ldr	r2, [r4, #0]
 80097ba:	f000 000f 	and.w	r0, r0, #15
 80097be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80097c2:	6020      	str	r0, [r4, #0]
 80097c4:	e7b5      	b.n	8009732 <__hexnan+0x7a>
 80097c6:	2508      	movs	r5, #8
 80097c8:	e7b3      	b.n	8009732 <__hexnan+0x7a>
 80097ca:	9b01      	ldr	r3, [sp, #4]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d0dd      	beq.n	800978c <__hexnan+0xd4>
 80097d0:	f1c3 0320 	rsb	r3, r3, #32
 80097d4:	f04f 32ff 	mov.w	r2, #4294967295
 80097d8:	40da      	lsrs	r2, r3
 80097da:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80097de:	4013      	ands	r3, r2
 80097e0:	f846 3c04 	str.w	r3, [r6, #-4]
 80097e4:	e7d2      	b.n	800978c <__hexnan+0xd4>
 80097e6:	3f04      	subs	r7, #4
 80097e8:	e7d0      	b.n	800978c <__hexnan+0xd4>
 80097ea:	2004      	movs	r0, #4
 80097ec:	e7d5      	b.n	800979a <__hexnan+0xe2>

080097ee <__ascii_mbtowc>:
 80097ee:	b082      	sub	sp, #8
 80097f0:	b901      	cbnz	r1, 80097f4 <__ascii_mbtowc+0x6>
 80097f2:	a901      	add	r1, sp, #4
 80097f4:	b142      	cbz	r2, 8009808 <__ascii_mbtowc+0x1a>
 80097f6:	b14b      	cbz	r3, 800980c <__ascii_mbtowc+0x1e>
 80097f8:	7813      	ldrb	r3, [r2, #0]
 80097fa:	600b      	str	r3, [r1, #0]
 80097fc:	7812      	ldrb	r2, [r2, #0]
 80097fe:	1e10      	subs	r0, r2, #0
 8009800:	bf18      	it	ne
 8009802:	2001      	movne	r0, #1
 8009804:	b002      	add	sp, #8
 8009806:	4770      	bx	lr
 8009808:	4610      	mov	r0, r2
 800980a:	e7fb      	b.n	8009804 <__ascii_mbtowc+0x16>
 800980c:	f06f 0001 	mvn.w	r0, #1
 8009810:	e7f8      	b.n	8009804 <__ascii_mbtowc+0x16>

08009812 <_realloc_r>:
 8009812:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009816:	4680      	mov	r8, r0
 8009818:	4615      	mov	r5, r2
 800981a:	460c      	mov	r4, r1
 800981c:	b921      	cbnz	r1, 8009828 <_realloc_r+0x16>
 800981e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009822:	4611      	mov	r1, r2
 8009824:	f7fd bc64 	b.w	80070f0 <_malloc_r>
 8009828:	b92a      	cbnz	r2, 8009836 <_realloc_r+0x24>
 800982a:	f7fd fbed 	bl	8007008 <_free_r>
 800982e:	2400      	movs	r4, #0
 8009830:	4620      	mov	r0, r4
 8009832:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009836:	f000 f840 	bl	80098ba <_malloc_usable_size_r>
 800983a:	4285      	cmp	r5, r0
 800983c:	4606      	mov	r6, r0
 800983e:	d802      	bhi.n	8009846 <_realloc_r+0x34>
 8009840:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009844:	d8f4      	bhi.n	8009830 <_realloc_r+0x1e>
 8009846:	4629      	mov	r1, r5
 8009848:	4640      	mov	r0, r8
 800984a:	f7fd fc51 	bl	80070f0 <_malloc_r>
 800984e:	4607      	mov	r7, r0
 8009850:	2800      	cmp	r0, #0
 8009852:	d0ec      	beq.n	800982e <_realloc_r+0x1c>
 8009854:	42b5      	cmp	r5, r6
 8009856:	462a      	mov	r2, r5
 8009858:	4621      	mov	r1, r4
 800985a:	bf28      	it	cs
 800985c:	4632      	movcs	r2, r6
 800985e:	f7ff fc43 	bl	80090e8 <memcpy>
 8009862:	4621      	mov	r1, r4
 8009864:	4640      	mov	r0, r8
 8009866:	f7fd fbcf 	bl	8007008 <_free_r>
 800986a:	463c      	mov	r4, r7
 800986c:	e7e0      	b.n	8009830 <_realloc_r+0x1e>

0800986e <__ascii_wctomb>:
 800986e:	4603      	mov	r3, r0
 8009870:	4608      	mov	r0, r1
 8009872:	b141      	cbz	r1, 8009886 <__ascii_wctomb+0x18>
 8009874:	2aff      	cmp	r2, #255	@ 0xff
 8009876:	d904      	bls.n	8009882 <__ascii_wctomb+0x14>
 8009878:	228a      	movs	r2, #138	@ 0x8a
 800987a:	601a      	str	r2, [r3, #0]
 800987c:	f04f 30ff 	mov.w	r0, #4294967295
 8009880:	4770      	bx	lr
 8009882:	700a      	strb	r2, [r1, #0]
 8009884:	2001      	movs	r0, #1
 8009886:	4770      	bx	lr

08009888 <fiprintf>:
 8009888:	b40e      	push	{r1, r2, r3}
 800988a:	b503      	push	{r0, r1, lr}
 800988c:	4601      	mov	r1, r0
 800988e:	ab03      	add	r3, sp, #12
 8009890:	4805      	ldr	r0, [pc, #20]	@ (80098a8 <fiprintf+0x20>)
 8009892:	f853 2b04 	ldr.w	r2, [r3], #4
 8009896:	6800      	ldr	r0, [r0, #0]
 8009898:	9301      	str	r3, [sp, #4]
 800989a:	f7ff f96d 	bl	8008b78 <_vfiprintf_r>
 800989e:	b002      	add	sp, #8
 80098a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80098a4:	b003      	add	sp, #12
 80098a6:	4770      	bx	lr
 80098a8:	20000018 	.word	0x20000018

080098ac <abort>:
 80098ac:	b508      	push	{r3, lr}
 80098ae:	2006      	movs	r0, #6
 80098b0:	f000 f834 	bl	800991c <raise>
 80098b4:	2001      	movs	r0, #1
 80098b6:	f7f7 fea4 	bl	8001602 <_exit>

080098ba <_malloc_usable_size_r>:
 80098ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098be:	1f18      	subs	r0, r3, #4
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	bfbc      	itt	lt
 80098c4:	580b      	ldrlt	r3, [r1, r0]
 80098c6:	18c0      	addlt	r0, r0, r3
 80098c8:	4770      	bx	lr

080098ca <_raise_r>:
 80098ca:	291f      	cmp	r1, #31
 80098cc:	b538      	push	{r3, r4, r5, lr}
 80098ce:	4605      	mov	r5, r0
 80098d0:	460c      	mov	r4, r1
 80098d2:	d904      	bls.n	80098de <_raise_r+0x14>
 80098d4:	2316      	movs	r3, #22
 80098d6:	6003      	str	r3, [r0, #0]
 80098d8:	f04f 30ff 	mov.w	r0, #4294967295
 80098dc:	bd38      	pop	{r3, r4, r5, pc}
 80098de:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80098e0:	b112      	cbz	r2, 80098e8 <_raise_r+0x1e>
 80098e2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80098e6:	b94b      	cbnz	r3, 80098fc <_raise_r+0x32>
 80098e8:	4628      	mov	r0, r5
 80098ea:	f000 f831 	bl	8009950 <_getpid_r>
 80098ee:	4622      	mov	r2, r4
 80098f0:	4601      	mov	r1, r0
 80098f2:	4628      	mov	r0, r5
 80098f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098f8:	f000 b818 	b.w	800992c <_kill_r>
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d00a      	beq.n	8009916 <_raise_r+0x4c>
 8009900:	1c59      	adds	r1, r3, #1
 8009902:	d103      	bne.n	800990c <_raise_r+0x42>
 8009904:	2316      	movs	r3, #22
 8009906:	6003      	str	r3, [r0, #0]
 8009908:	2001      	movs	r0, #1
 800990a:	e7e7      	b.n	80098dc <_raise_r+0x12>
 800990c:	2100      	movs	r1, #0
 800990e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009912:	4620      	mov	r0, r4
 8009914:	4798      	blx	r3
 8009916:	2000      	movs	r0, #0
 8009918:	e7e0      	b.n	80098dc <_raise_r+0x12>
	...

0800991c <raise>:
 800991c:	4b02      	ldr	r3, [pc, #8]	@ (8009928 <raise+0xc>)
 800991e:	4601      	mov	r1, r0
 8009920:	6818      	ldr	r0, [r3, #0]
 8009922:	f7ff bfd2 	b.w	80098ca <_raise_r>
 8009926:	bf00      	nop
 8009928:	20000018 	.word	0x20000018

0800992c <_kill_r>:
 800992c:	b538      	push	{r3, r4, r5, lr}
 800992e:	4d07      	ldr	r5, [pc, #28]	@ (800994c <_kill_r+0x20>)
 8009930:	2300      	movs	r3, #0
 8009932:	4604      	mov	r4, r0
 8009934:	4608      	mov	r0, r1
 8009936:	4611      	mov	r1, r2
 8009938:	602b      	str	r3, [r5, #0]
 800993a:	f7f7 fe52 	bl	80015e2 <_kill>
 800993e:	1c43      	adds	r3, r0, #1
 8009940:	d102      	bne.n	8009948 <_kill_r+0x1c>
 8009942:	682b      	ldr	r3, [r5, #0]
 8009944:	b103      	cbz	r3, 8009948 <_kill_r+0x1c>
 8009946:	6023      	str	r3, [r4, #0]
 8009948:	bd38      	pop	{r3, r4, r5, pc}
 800994a:	bf00      	nop
 800994c:	20000820 	.word	0x20000820

08009950 <_getpid_r>:
 8009950:	f7f7 be3f 	b.w	80015d2 <_getpid>

08009954 <_init>:
 8009954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009956:	bf00      	nop
 8009958:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800995a:	bc08      	pop	{r3}
 800995c:	469e      	mov	lr, r3
 800995e:	4770      	bx	lr

08009960 <_fini>:
 8009960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009962:	bf00      	nop
 8009964:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009966:	bc08      	pop	{r3}
 8009968:	469e      	mov	lr, r3
 800996a:	4770      	bx	lr
