#set $aw = $addr_width - 1
#set $dw = $dout_width - 1
module ${name}(
    input clk,
    input      [$aw: 0] addr,
    output reg [$dw: 0] dout,
);

always @(posedge clk) begin
    case (addr)
        #set $addr = 1
        #for $value in $dout_vals
        ${addr_width}'d${addr}: dout <= ${value};
        #set $addr = $addr + 1
        #end for
        default: dout <= ${addr_width}'d0;
    endcase 
end 

endmodule
