m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dU:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog
vShift_10Bit
!s110 1576086325
!i10b 1
!s100 AHMl[mlnjO?<dLOcn`ozb3
Ib_j_Bd^UbFj^P;IDKKV`E0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1576086303
8U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit2.v
FU:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit2.v
L0 9
Z2 OP;L;10.7b;67
r1
!s85 0
31
!s108 1576086322.000000
!s107 U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit2.v|
!s90 -reportprogress|300|-work|work|U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit2.v|
!i113 1
Z3 o-work work
Z4 tCvgOpt 0
n@shift_10@bit
vShift_4it_tb
!s110 1576086328
!i10b 1
!s100 8;QR99kYNzff^iRIRkKCQ0
IAEeQ8PQ55iVFLVL6Bb^]g3
R1
R0
w1576086316
8U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit_tb2.v
FU:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit_tb2.v
L0 3
R2
r1
!s85 0
31
!s108 1576086328.000000
!s107 U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit_tb2.v|
!s90 -reportprogress|300|-work|work|U:/School/5th_Semester/EE_330/Labs/DesignProject/Verilog/Shift_NBit_tb2.v|
!i113 1
R3
R4
n@shift_4it_tb
