INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
WARNING: [VRFC 10-3380] identifier 'no_op' is used before its declaration [/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/decode.sv:17]
WARNING: [VRFC 10-3380] identifier 'no_op' is used before its declaration [/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/decode.sv:18]
WARNING: [VRFC 10-3380] identifier 'no_op' is used before its declaration [/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/decode.sv:19]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/forward.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forward
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
WARNING: [VRFC 10-3380] identifier 'no_op' is used before its declaration [/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/mem.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/prc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/wb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ryan/Documents/school/Fall2022/EE4363/Belmo057_EE4363_lab2/Belmo057_EE4363_lab2.srcs/sources_1/imports/handout/tb_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu_p1
