#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x281b1c0 .scope module, "tb_full" "tb_full" 2 3;
 .timescale 0 0;
v0x28d6590_0 .net "ALU_to_A", 3 0, v0x28d1fa0_0; 1 drivers
v0x28d6610_0 .net "A_to_ALU", 3 0, v0x28d3610_0; 1 drivers
v0x28d6690_0 .net "A_to_TMP", 3 0, v0x28d36b0_0; 1 drivers
v0x28d6760_0 .net "B_to_A", 3 0, v0x28d25b0_0; 1 drivers
v0x28d6830_0 .net "B_to_ALU", 3 0, v0x28d2530_0; 1 drivers
v0x28d6900_0 .net "Cea", 0 0, v0x28d5430_0; 1 drivers
v0x28d69d0_0 .net "Cei", 0 0, v0x28d5500_0; 1 drivers
v0x28d6aa0_0 .net "Cp", 0 0, v0x28d55b0_0; 1 drivers
v0x28d6bc0_0 .net "Eatmp", 0 0, v0x28d5660_0; 1 drivers
v0x28d6c90_0 .net "Eba", 0 0, v0x28d5740_0; 1 drivers
v0x28d6d10_0 .net "Ei", 0 0, v0x28d57f0_0; 1 drivers
v0x28d6de0_0 .net "Ep", 0 0, v0x28d58b0_0; 1 drivers
v0x28d6eb0_0 .net "Etmpb", 0 0, v0x28d5960_0; 1 drivers
v0x28d6f80_0 .net "Eu", 0 0, v0x28d5a10_0; 1 drivers
v0x28d70d0_0 .net "IR_to_Control", 3 0, v0x28d3e60_0; 1 drivers
v0x28d7150_0 .net "IR_to_MAR", 3 0, v0x28d3cb0_0; 1 drivers
v0x28d7000_0 .net "LaALU", 0 0, v0x28d5ba0_0; 1 drivers
v0x28d7300_0 .net "LaRam", 0 0, v0x28d5c20_0; 1 drivers
v0x28d7420_0 .net "Lab", 0 0, v0x28d5d40_0; 1 drivers
v0x28d74f0_0 .net "Lbtmp", 0 0, v0x28d5df0_0; 1 drivers
v0x28d7620_0 .net "Li", 0 0, v0x28d5f20_0; 1 drivers
v0x28d76a0_0 .net "Lmi", 0 0, v0x28d5fd0_0; 1 drivers
v0x28d77e0_0 .net "Lmp", 0 0, v0x28d5e70_0; 1 drivers
v0x28d7860_0 .net "Lo", 0 0, v0x28d6140_0; 1 drivers
v0x28d7720_0 .net "Ltmpa", 0 0, v0x28d6050_0; 1 drivers
v0x28d7a00_0 .net "MAR_to_RAM", 3 0, v0x28d4c70_0; 1 drivers
v0x28d7930_0 .net "PC_to_MAR", 3 0, v0x28d5170_0; 1 drivers
v0x28d7bb0_0 .net "RAM_to_A", 3 0, v0x28d4600_0; 1 drivers
v0x28d7ad0_0 .net "RAM_to_IR", 7 0, v0x28d4680_0; 1 drivers
v0x28d7d70_0 .net "Su", 0 0, v0x28d6290_0; 1 drivers
v0x28d7c30_0 .net "TMP_to_B", 3 0, v0x28d2c40_0; 1 drivers
v0x28d7ef0_0 .var "clk", 0 0;
v0x28d7df0_0 .var "reset", 0 0;
S_0x28d52b0 .scope module, "example_tbCS" "ControlSequencer" 2 20, 3 2, S_0x281b1c0;
 .timescale 0 0;
v0x28d5430_0 .var "Cea", 0 0;
v0x28d5500_0 .var "Cei", 0 0;
v0x28d55b0_0 .var "Cp", 0 0;
v0x28d5660_0 .var "Eatmp", 0 0;
v0x28d5740_0 .var "Eba", 0 0;
v0x28d57f0_0 .var "Ei", 0 0;
v0x28d58b0_0 .var "Ep", 0 0;
v0x28d5960_0 .var "Etmpb", 0 0;
v0x28d5a10_0 .var "Eu", 0 0;
v0x28d5ac0_0 .alias "IR_to_Control", 3 0, v0x28d70d0_0;
v0x28d5ba0_0 .var "LaALU", 0 0;
v0x28d5c20_0 .var "LaRam", 0 0;
v0x28d5d40_0 .var "Lab", 0 0;
v0x28d5df0_0 .var "Lbtmp", 0 0;
v0x28d5f20_0 .var "Li", 0 0;
v0x28d5fd0_0 .var "Lmi", 0 0;
v0x28d5e70_0 .var "Lmp", 0 0;
v0x28d6140_0 .var "Lo", 0 0;
v0x28d6050_0 .var "Ltmpa", 0 0;
v0x28d6290_0 .var "Su", 0 0;
v0x28d61c0_0 .net "clk", 0 0, v0x28d7ef0_0; 1 drivers
v0x28d3dd0_0 .var "counter_state", 5 0;
v0x28d6310_0 .net "reset", 0 0, v0x28d7df0_0; 1 drivers
E_0x28d50c0 .event negedge, v0x28d1d30_0;
E_0x28d53e0 .event negedge, v0x28d1e10_0, v0x28d1d30_0;
S_0x28d4d70 .scope module, "example_tbPC" "ProgramCounter" 2 21, 3 208, S_0x281b1c0;
 .timescale 0 0;
v0x28d4e60_0 .alias "Cp", 0 0, v0x28d6aa0_0;
v0x28d4f20_0 .alias "Ep", 0 0, v0x28d6de0_0;
v0x28d4fc0_0 .alias "PC_to_MAR", 3 0, v0x28d7930_0;
v0x28d5040_0 .alias "clk", 0 0, v0x28d61c0_0;
v0x28d50f0_0 .var "count", 3 0;
v0x28d5170_0 .var "count_buffer", 3 0;
v0x28d5230_0 .alias "reset", 0 0, v0x28d6310_0;
S_0x28d47e0 .scope module, "example_tbMAR" "MAR" 2 22, 3 250, S_0x281b1c0;
 .timescale 0 0;
v0x28d4920_0 .alias "IR_to_MAR", 3 0, v0x28d7150_0;
v0x28d49f0_0 .alias "Lmi", 0 0, v0x28d76a0_0;
v0x28d4a70_0 .alias "Lmp", 0 0, v0x28d77e0_0;
v0x28d4b10_0 .alias "MAR_to_RAM", 3 0, v0x28d7a00_0;
v0x28d4bf0_0 .alias "PC_to_MAR", 3 0, v0x28d7930_0;
v0x28d4c70_0 .var "address", 3 0;
v0x28d4cf0_0 .alias "clk", 0 0, v0x28d61c0_0;
E_0x28d3be0 .event edge, v0x28d4a70_0, v0x28d4bf0_0, v0x28d49f0_0, v0x28d3ae0_0;
S_0x28d40b0 .scope module, "example_tbRAMRAM" "RAM" 2 23, 3 278, S_0x281b1c0;
 .timescale 0 0;
v0x28d41a0_0 .alias "Cea", 0 0, v0x28d6900_0;
v0x28d4260_0 .alias "Cei", 0 0, v0x28d69d0_0;
v0x28d4300_0 .alias "MAR_to_RAM", 3 0, v0x28d7a00_0;
v0x28d43a0_0 .alias "RAM_to_A", 3 0, v0x28d7bb0_0;
v0x28d4450_0 .alias "RAM_to_IR", 7 0, v0x28d7ad0_0;
v0x28d4500_0 .var/i "address", 31 0;
v0x28d4580_0 .alias "clk", 0 0, v0x28d61c0_0;
v0x28d4600_0 .var "dataA", 3 0;
v0x28d4680_0 .var "dataIR", 7 0;
v0x28d4700 .array "ram", 15 0, 7 0;
S_0x28d3840 .scope module, "example_tbIR" "InstructionRegister" 2 24, 3 330, S_0x281b1c0;
 .timescale 0 0;
v0x28d3970_0 .alias "Ei", 0 0, v0x28d6d10_0;
v0x28d3a30_0 .alias "IR_to_Control", 3 0, v0x28d70d0_0;
v0x28d3ae0_0 .alias "IR_to_MAR", 3 0, v0x28d7150_0;
v0x28d3b60_0 .alias "Li", 0 0, v0x28d7620_0;
v0x28d3c10_0 .alias "RAM_to_IR", 7 0, v0x28d7ad0_0;
v0x28d3cb0_0 .var "address_field", 3 0;
v0x28d3d50_0 .alias "clk", 0 0, v0x28d61c0_0;
v0x28d3e60_0 .var "opcode", 3 0;
v0x28d3f00_0 .var "operand", 3 0;
v0x28d3fa0_0 .alias "reset", 0 0, v0x28d6310_0;
E_0x28d31c0 .event edge, v0x28d3b60_0, v0x28d3c10_0;
S_0x28d2e60 .scope module, "example_tbAR" "ARegister" 2 25, 3 376, S_0x281b1c0;
 .timescale 0 0;
v0x28d2f70_0 .alias "ALU_to_A", 3 0, v0x28d6590_0;
v0x28d3010_0 .alias "A_to_ALU", 3 0, v0x28d6610_0;
v0x28d3090_0 .alias "A_to_TMP", 3 0, v0x28d6690_0;
v0x28d3140_0 .alias "B_to_A", 3 0, v0x28d6760_0;
v0x28d3220_0 .alias "Eatmp", 0 0, v0x28d6bc0_0;
v0x28d32a0_0 .alias "LaALU", 0 0, v0x28d7000_0;
v0x28d3360_0 .alias "LaRam", 0 0, v0x28d7300_0;
v0x28d33e0_0 .alias "Lab", 0 0, v0x28d7420_0;
v0x28d34b0_0 .alias "RAM_to_A", 3 0, v0x28d7bb0_0;
v0x28d3530_0 .alias "clk", 0 0, v0x28d61c0_0;
v0x28d3610_0 .var "dataA", 3 0;
v0x28d36b0_0 .var "dataTMP", 3 0;
v0x28d37c0_0 .alias "reset", 0 0, v0x28d6310_0;
E_0x28d2720/0 .event edge, v0x28d3360_0, v0x28d34b0_0, v0x28d33e0_0, v0x28d2170_0;
E_0x28d2720/1 .event edge, v0x28d32a0_0, v0x281d610_0;
E_0x28d2720 .event/or E_0x28d2720/0, E_0x28d2720/1;
S_0x28d2750 .scope module, "example_tbTMPR" "TMPRegister" 2 26, 3 434, S_0x281b1c0;
 .timescale 0 0;
v0x28d2890_0 .alias "A_to_TMP", 3 0, v0x28d6690_0;
v0x28d2950_0 .alias "Etmpb", 0 0, v0x28d6eb0_0;
v0x28d29f0_0 .alias "Ltmpa", 0 0, v0x28d7720_0;
v0x28d2a90_0 .alias "TMP_to_B", 3 0, v0x28d7c30_0;
v0x28d2b70_0 .alias "clk", 0 0, v0x28d61c0_0;
v0x28d2c40_0 .var "dataOut", 3 0;
v0x28d2cc0_0 .var "dataTMP", 3 0;
v0x28d2d40_0 .alias "reset", 0 0, v0x28d6310_0;
E_0x28d2840 .event edge, v0x28d29f0_0, v0x28d2890_0;
S_0x28d2040 .scope module, "example_tbBR" "BRegister" 2 27, 3 473, S_0x281b1c0;
 .timescale 0 0;
v0x28d2170_0 .alias "B_to_A", 3 0, v0x28d6760_0;
v0x28d2230_0 .alias "B_to_ALU", 3 0, v0x28d6830_0;
v0x28d22e0_0 .alias "Eba", 0 0, v0x28d6c90_0;
v0x28d2360_0 .alias "Lbtmp", 0 0, v0x28d74f0_0;
v0x28d2410_0 .alias "TMP_to_B", 3 0, v0x28d7c30_0;
v0x28d24b0_0 .alias "clk", 0 0, v0x28d61c0_0;
v0x28d2530_0 .var "dataB", 3 0;
v0x28d25b0_0 .var "dataOut", 3 0;
v0x28d26a0_0 .alias "reset", 0 0, v0x28d6310_0;
E_0x28d1c60 .event edge, v0x28d2360_0, v0x28d2410_0;
S_0x278a3b0 .scope module, "example_tbALU" "ALU" 2 28, 3 514, S_0x281b1c0;
 .timescale 0 0;
v0x281d610_0 .alias "ALU_to_A", 3 0, v0x28d6590_0;
v0x28d1aa0_0 .alias "A_to_ALU", 3 0, v0x28d6610_0;
v0x28d1b40_0 .alias "B_to_ALU", 3 0, v0x28d6830_0;
v0x28d1be0_0 .alias "Eu", 0 0, v0x28d6f80_0;
v0x28d1c90_0 .alias "IR_to_Control", 3 0, v0x28d70d0_0;
v0x28d1d30_0 .alias "clk", 0 0, v0x28d61c0_0;
v0x28d1e10_0 .alias "reset", 0 0, v0x28d6310_0;
v0x28d1eb0_0 .var "result", 3 0;
v0x28d1fa0_0 .var "resultOut", 3 0;
E_0x2820e90 .event negedge, v0x28d1e10_0;
E_0x2820820 .event posedge, v0x28d1d30_0;
E_0x2815610 .event edge, v0x28d1c90_0, v0x28d1aa0_0, v0x28d1b40_0;
    .scope S_0x28d52b0;
T_0 ;
    %wait E_0x28d53e0;
    %load/v 8, v0x28d6310_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x28d3dd0_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x28d3dd0_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/0xz  T_0.2, 4;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x28d3dd0_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x28d3dd0_0, 6;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x28d3dd0_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x28d52b0;
T_1 ;
    %wait E_0x28d50c0;
    %load/v 8, v0x28d3dd0_0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.5, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.7;
T_1.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.7;
T_1.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.7;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/v 8, v0x28d5ac0_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.10, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.11, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.13;
T_1.9 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.13;
T_1.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.13;
T_1.11 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.13;
T_1.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.13;
T_1.13 ;
    %jmp T_1.7;
T_1.4 ;
    %load/v 8, v0x28d5ac0_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.14, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.15, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.16, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.17, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.18, 6;
    %jmp T_1.19;
T_1.14 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.19;
T_1.15 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.19;
T_1.16 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 1;
    %jmp T_1.19;
T_1.17 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 1;
    %jmp T_1.19;
T_1.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 1;
    %jmp T_1.19;
T_1.19 ;
    %jmp T_1.7;
T_1.5 ;
    %load/v 8, v0x28d5ac0_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.20, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_1.21, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_1.22, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_1.23, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_1.24, 6;
    %jmp T_1.25;
T_1.20 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.25;
T_1.21 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.25;
T_1.22 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.25;
T_1.23 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.25;
T_1.24 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d55b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d58b0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5e70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5fd0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5500_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5430_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5f20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d57f0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5c20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5d40_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5660_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6290_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5a10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5df0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5740_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6140_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d6050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5960_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x28d5ba0_0, 0, 0;
    %jmp T_1.25;
T_1.25 ;
    %jmp T_1.7;
T_1.7 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x28d4d70;
T_2 ;
    %set/v v0x28d5170_0, 3, 4;
    %set/v v0x28d50f0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x28d4d70;
T_3 ;
    %wait E_0x2820820;
    %load/v 8, v0x28d4f20_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x28d50f0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d5170_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d5170_0, 0, 3;
T_3.1 ;
    %load/v 8, v0x28d4e60_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x28d50f0_0, 4;
    %cmpi/u 8, 15, 4;
    %mov 8, 4, 1;
    %jmp/0  T_3.4, 8;
    %mov 9, 0, 4;
    %jmp/1  T_3.6, 8;
T_3.4 ; End of true expr.
    %ix/load 0, 1, 0;
    %load/vp0 13, v0x28d50f0_0, 4;
    %jmp/0  T_3.5, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_3.6;
T_3.5 ;
    %mov 9, 13, 4; Return false value
T_3.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d50f0_0, 0, 9;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x28d4d70;
T_4 ;
    %wait E_0x2820e90;
    %load/v 8, v0x28d5230_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d50f0_0, 0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x28d47e0;
T_5 ;
    %set/v v0x28d4c70_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x28d47e0;
T_6 ;
    %wait E_0x28d3be0;
    %load/v 8, v0x28d4a70_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x28d4bf0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d4c70_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x28d49f0_0, 1;
    %jmp/0xz  T_6.2, 8;
    %load/v 8, v0x28d4920_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d4c70_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x28d40b0;
T_7 ;
    %set/v v0x28d4680_0, 3, 8;
    %end;
    .thread T_7;
    .scope S_0x28d40b0;
T_8 ;
    %set/v v0x28d4600_0, 3, 4;
    %end;
    .thread T_8;
    .scope S_0x28d40b0;
T_9 ;
    %set/v v0x28d4500_0, 0, 32;
T_9.0 ;
    %load/v 8, v0x28d4500_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 3, v0x28d4500_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28d4700, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x28d4500_0, 32;
    %set/v v0x28d4500_0, 8, 32;
    %jmp T_9.0;
T_9.1 ;
    %movi 8, 121, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28d4700, 0, 8;
t_1 ;
    %movi 8, 48, 8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28d4700, 0, 8;
t_2 ;
    %movi 8, 122, 8;
    %ix/load 3, 2, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28d4700, 0, 8;
t_3 ;
    %movi 8, 128, 8;
    %ix/load 3, 3, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28d4700, 0, 8;
t_4 ;
    %movi 8, 240, 8;
    %ix/load 3, 4, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28d4700, 0, 8;
t_5 ;
    %movi 8, 1, 8;
    %ix/load 3, 9, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28d4700, 0, 8;
t_6 ;
    %movi 8, 11, 8;
    %ix/load 3, 10, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x28d4700, 0, 8;
t_7 ;
    %end;
    .thread T_9;
    .scope S_0x28d40b0;
T_10 ;
    %wait E_0x2820820;
    %load/v 8, v0x28d4260_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/getv 3, v0x28d4300_0;
    %load/av 8, v0x28d4700, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x28d4680_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x28d41a0_0, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/getv 3, v0x28d4300_0;
    %jmp/1 T_10.4, 4;
    %ix/get/s 0, 0, 2;
T_10.4 ;
    %load/avx.p 8, v0x28d4700, 0;
    %load/avx.p 9, v0x28d4700, 0;
    %load/avx.p 10, v0x28d4700, 0;
    %load/avx.p 11, v0x28d4700, 0;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d4600_0, 0, 8;
    %jmp T_10.3;
T_10.2 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x28d4680_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d4600_0, 0, 3;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x28d3840;
T_11 ;
    %wait E_0x28d31c0;
    %load/v 8, v0x28d3b60_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.2, 4;
    %load/x1p 8, v0x28d3c10_0, 4;
    %jmp T_11.3;
T_11.2 ;
    %mov 8, 2, 4;
T_11.3 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d3e60_0, 0, 8;
    %load/v 8, v0x28d3c10_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d3f00_0, 0, 8;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x28d3840;
T_12 ;
    %wait E_0x2820820;
    %load/v 8, v0x28d3970_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v0x28d3f00_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d3cb0_0, 0, 8;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x28d3840;
T_13 ;
    %wait E_0x2820e90;
    %load/v 8, v0x28d3fa0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_13.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d3e60_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d3f00_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d3cb0_0, 0, 3;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x28d2e60;
T_14 ;
    %wait E_0x28d2720;
    %load/v 8, v0x28d3360_0, 1;
    %jmp/0xz  T_14.0, 8;
    %load/v 8, v0x28d34b0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d3610_0, 0, 8;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v0x28d33e0_0, 1;
    %jmp/0xz  T_14.2, 8;
    %load/v 8, v0x28d3140_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d3610_0, 0, 8;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v0x28d32a0_0, 1;
    %jmp/0xz  T_14.4, 8;
    %load/v 8, v0x28d2f70_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d3610_0, 0, 8;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x28d2e60;
T_15 ;
    %wait E_0x2820820;
    %load/v 8, v0x28d3220_0, 1;
    %jmp/0xz  T_15.0, 8;
    %load/v 8, v0x28d3610_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d36b0_0, 0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x28d2e60;
T_16 ;
    %wait E_0x2820e90;
    %load/v 8, v0x28d37c0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_16.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d3610_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d36b0_0, 0, 3;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x28d2750;
T_17 ;
    %wait E_0x28d2840;
    %load/v 8, v0x28d29f0_0, 1;
    %jmp/0xz  T_17.0, 8;
    %load/v 8, v0x28d2890_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d2cc0_0, 0, 8;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x28d2750;
T_18 ;
    %wait E_0x2820820;
    %load/v 8, v0x28d2950_0, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v0x28d2cc0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d2c40_0, 0, 8;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x28d2750;
T_19 ;
    %wait E_0x2820e90;
    %load/v 8, v0x28d2d40_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_19.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d2cc0_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d2c40_0, 0, 3;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x28d2040;
T_20 ;
    %wait E_0x28d1c60;
    %load/v 8, v0x28d2360_0, 1;
    %jmp/0xz  T_20.0, 8;
    %load/v 8, v0x28d2410_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d2530_0, 0, 8;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x28d2040;
T_21 ;
    %wait E_0x2820820;
    %load/v 8, v0x28d22e0_0, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v0x28d2530_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d25b0_0, 0, 8;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x28d2040;
T_22 ;
    %wait E_0x2820e90;
    %load/v 8, v0x28d26a0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d2530_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d25b0_0, 0, 3;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x278a3b0;
T_23 ;
    %wait E_0x2815610;
    %load/v 8, v0x28d1c90_0, 4;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_23.0, 4;
    %load/v 8, v0x28d1aa0_0, 4;
    %load/v 12, v0x28d1b40_0, 4;
    %add 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d1eb0_0, 0, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v0x28d1c90_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_23.2, 4;
    %load/v 8, v0x28d1aa0_0, 4;
    %load/v 12, v0x28d1b40_0, 4;
    %sub 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d1eb0_0, 0, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v0x28d1c90_0, 4;
    %cmpi/u 8, 8, 4;
    %jmp/0xz  T_23.4, 4;
    %load/v 8, v0x28d1aa0_0, 4;
    %load/v 12, v0x28d1b40_0, 4;
    %and 8, 12, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d1eb0_0, 0, 8;
T_23.4 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x278a3b0;
T_24 ;
    %wait E_0x2820820;
    %load/v 8, v0x28d1be0_0, 1;
    %jmp/0xz  T_24.0, 8;
    %load/v 8, v0x28d1eb0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d1fa0_0, 0, 8;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x278a3b0;
T_25 ;
    %wait E_0x2820e90;
    %ix/load 0, 4, 0;
    %assign/v0 v0x28d1fa0_0, 0, 3;
    %jmp T_25;
    .thread T_25;
    .scope S_0x281b1c0;
T_26 ;
    %set/v v0x28d7ef0_0, 1, 1;
    %set/v v0x28d7df0_0, 1, 1;
    %delay 1, 0;
    %set/v v0x28d7df0_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 35 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 1, 0;
    %set/v v0x28d7df0_0, 1, 1;
    %delay 3, 0;
    %vpi_call 2 38 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 40 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 42 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 44 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 46 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 48 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 50 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 52 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 54 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 56 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 58 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 60 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 62 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 64 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 66 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 68 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 70 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 72 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 74 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 76 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 78 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 80 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 82 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 84 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 86 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 88 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 90 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 92 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 94 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 96 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 98 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 100 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 102 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 104 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 106 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 108 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 110 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 112 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 114 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 116 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 118 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 120 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 122 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 124 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 4, 0;
    %vpi_call 2 126 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 6, 0;
    %vpi_call 2 128 "$display", "t=%d, Cp=%b, Ep=%b, Cei=%b, Cea=%b, LaRam=%b, Lab=%b, Eba=%b, Eatmp=%b, Lbtmp=%b, Ltmpa=%b, Etmpb=%b, Ei=%b, Li=%b, Lmp = %b, Lmi=%b, Su=%b, LaALU=%4b, Eu=%b, Lo=%b, PC_to_MAR=%8b, MAR_to_RAM=%8b, RAM_to_IR=%8b, IR_to_Control=%4b, IR_to_MAR=%4b, RAM_to_A=%4b, A_to_ALU=%4b, A_to_TMP=%4b, TMP_to_B=%4b, B_to_A=%4b, ALU_to_A=%4b", $time, v0x28d6aa0_0, v0x28d6de0_0, v0x28d69d0_0, v0x28d6900_0, v0x28d7300_0, v0x28d7420_0, v0x28d6c90_0, v0x28d6bc0_0, v0x28d74f0_0, v0x28d7720_0, v0x28d6eb0_0, v0x28d6d10_0, v0x28d7620_0, v0x28d77e0_0, v0x28d76a0_0, v0x28d7d70_0, v0x28d7000_0, v0x28d6f80_0, v0x28d7860_0, v0x28d7930_0, v0x28d7a00_0, v0x28d7ad0_0, v0x28d70d0_0, v0x28d7150_0, v0x28d7bb0_0, v0x28d6610_0, v0x28d6690_0, v0x28d7c30_0, v0x28d6760_0, v0x28d6590_0;
    %delay 1, 0;
    %vpi_call 2 131 "$finish";
    %end;
    .thread T_26;
    .scope S_0x281b1c0;
T_27 ;
    %delay 5, 0;
    %load/v 8, v0x28d7ef0_0, 1;
    %inv 8, 1;
    %set/v v0x28d7ef0_0, 8, 1;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
