

================================================================
== Vitis HLS Report for 'top_block5_1'
================================================================
* Date:           Sun Apr 13 00:52:01 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gan_model.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.633 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+-----------+-----------+------------+------------+---------+
    |     Latency (cycles)    |   Latency (absolute)  |         Interval        | Pipeline|
    |     min    |     max    |    min    |    max    |     min    |     max    |   Type  |
    +------------+------------+-----------+-----------+------------+------------+---------+
    |  1409975058|  1438680083|  4.695 sec|  4.791 sec|  1409975058|  1438680083|       no|
    +------------+------------+-----------+-----------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_load_bias_tile_fu_843        |load_bias_tile        |        8|      265|  26.640 ns|  0.882 us|    8|  265|       no|
        |grp_generic_tanh_float_s_fu_854  |generic_tanh_float_s  |        2|       75|   6.660 ns|  0.250 us|    2|   75|       no|
        +---------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------------------------------------+------------+------------+---------------+-----------+-----------+-------+----------+
        |                                                                    |     Latency (cycles)    |   Iteration   |  Initiation Interval  |  Trip |          |
        |                              Loop Name                             |     min    |     max    |    Latency    |  achieved |   target  | Count | Pipelined|
        +--------------------------------------------------------------------+------------+------------+---------------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_60_1_VITIS_LOOP_61_2_VITIS_LOOP_62_3_VITIS_LOOP_63_4   |         768|         768|              2|          1|          1|    768|       yes|
        |- VITIS_LOOP_78_1_VITIS_LOOP_79_2                                   |  1409974271|  1438679039|  86058 ~ 87810|          -|          -|  16384|        no|
        | + VITIS_LOOP_25_1_VITIS_LOOP_26_2_VITIS_LOOP_27_3_VITIS_LOOP_28_4  |        2060|        2060|             14|          1|          1|   2048|       yes|
        | + VITIS_LOOP_28_1                                                  |       83800|       83800|          10475|          -|          -|      8|        no|
        |  ++ VITIS_LOOP_29_2                                                |       10473|       10473|           3491|          -|          -|      3|        no|
        |   +++ VITIS_LOOP_32_3                                              |        3488|        3488|            218|          -|          -|     16|        no|
        |    ++++ VITIS_LOOP_34_4                                            |         216|         216|             54|          -|          -|      4|        no|
        |     +++++ VITIS_LOOP_36_5                                          |          52|          52|             13|          -|          -|      4|        no|
        | + VITIS_LOOP_26_1                                                  |         160|        1912|       20 ~ 239|          -|          -|      8|        no|
        |  ++ VITIS_LOOP_27_2                                                |          18|         237|         6 ~ 79|          -|          -|      3|        no|
        | + VITIS_LOOP_73_1_VITIS_LOOP_74_2                                  |          31|          31|              9|          1|          1|     24|       yes|
        +--------------------------------------------------------------------+------------+------------+---------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1299|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        5|    27|     4943|     5533|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1072|    -|
|Register             |        -|     -|     1769|      192|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        5|    27|     6712|     8096|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |grp_generic_tanh_float_s_fu_854  |generic_tanh_float_s  |        5|  27|  4880|  5377|    0|
    |grp_load_bias_tile_fu_843        |load_bias_tile        |        0|   0|    63|   156|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        5|  27|  4943|  5533|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln25_1_fu_1328_p2               |         +|   0|  0|  18|          11|           1|
    |add_ln25_fu_1570_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln26_1_fu_1922_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln26_2_fu_1354_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln26_fu_1596_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln27_1_fu_1212_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln27_2_fu_1340_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln27_fu_1934_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln28_fu_1750_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln29_fu_1762_p2                 |         +|   0|  0|   9|           2|           1|
    |add_ln32_fu_1793_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln34_fu_1832_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln35_1_fu_1274_p2               |         +|   0|  0|  15|           8|           3|
    |add_ln35_fu_1284_p2                 |         +|   0|  0|  16|           9|           9|
    |add_ln36_fu_1878_p2                 |         +|   0|  0|  10|           3|           1|
    |add_ln38_1_fu_1902_p2               |         +|   0|  0|  25|          18|          18|
    |add_ln38_fu_1859_p2                 |         +|   0|  0|  23|          16|          16|
    |add_ln39_1_fu_1892_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln39_fu_1846_p2                 |         +|   0|  0|  20|          13|          13|
    |add_ln43_fu_1627_p2                 |         +|   0|  0|  24|          17|          17|
    |add_ln44_1_fu_1708_p2               |         +|   0|  0|  20|          13|          13|
    |add_ln44_2_fu_1725_p2               |         +|   0|  0|  22|          15|          15|
    |add_ln44_fu_1670_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln59_fu_1146_p2                 |         +|   0|  0|  15|           8|           3|
    |add_ln60_1_fu_1063_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln60_fu_901_p2                  |         +|   0|  0|  12|           5|           1|
    |add_ln61_1_fu_1049_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln61_fu_935_p2                  |         +|   0|  0|   9|           2|           1|
    |add_ln62_1_fu_1035_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln62_fu_987_p2                  |         +|   0|  0|  10|           3|           1|
    |add_ln73_1_fu_1986_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln73_fu_1954_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln78_1_fu_1156_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln78_fu_1124_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln90_1_fu_2056_p2               |         +|   0|  0|  20|          20|          20|
    |add_ln90_fu_2086_p2                 |         +|   0|  0|  71|          64|          64|
    |channel_3_fu_1980_p2                |         +|   0|  0|   9|           2|           1|
    |col_fu_1334_p2                      |         +|   0|  0|  10|           3|           1|
    |empty_143_fu_1395_p2                |         +|   0|  0|  16|           9|           9|
    |index_fu_1648_p2                    |         +|   0|  0|  28|          21|          21|
    |kernel_col_1_fu_1029_p2             |         +|   0|  0|  10|           3|           1|
    |out_col_fu_2116_p2                  |         +|   0|  0|  15|           8|           1|
    |empty_148_fu_2026_p2                |         -|   0|  0|  20|          20|          20|
    |p_neg_fu_1416_p2                    |         -|   0|  0|  15|           1|           8|
    |p_neg_t_fu_1440_p2                  |         -|   0|  0|  17|           1|          10|
    |sub_ln35_1_fu_1504_p2               |         -|   0|  0|  17|           1|          10|
    |sub_ln35_fu_1302_p2                 |         -|   0|  0|  15|           1|           8|
    |and_ln25_1_fu_1168_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln25_fu_1200_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln26_fu_1206_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln39_1_fu_1564_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln39_2_fu_1558_p2               |       and|   0|  0|   2|           1|           1|
    |and_ln39_fu_1552_p2                 |       and|   0|  0|   2|           1|           1|
    |and_ln60_1_fu_921_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln60_fu_967_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln61_fu_973_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state26_pp1_stage0_iter12  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1025                   |       and|   0|  0|   2|           1|           1|
    |icmp_fu_1488_p2                     |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln25_fu_1386_p2                |      icmp|   0|  0|  18|          11|           2|
    |icmp_ln26_1_fu_1916_p2              |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln26_fu_1380_p2                |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln27_1_fu_1928_p2              |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln27_fu_1374_p2                |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln28_1_fu_1368_p2              |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln28_fu_1744_p2                |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln29_fu_1756_p2                |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln32_fu_1787_p2                |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln34_fu_1826_p2                |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln36_fu_1872_p2                |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln39_fu_1546_p2                |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln60_fu_1087_p2                |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln61_fu_1081_p2                |      icmp|   0|  0|  14|           7|           6|
    |icmp_ln62_fu_1075_p2                |      icmp|   0|  0|  13|           6|           5|
    |icmp_ln63_fu_1069_p2                |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln73_fu_1998_p2                |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln74_fu_1992_p2                |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln78_fu_2127_p2                |      icmp|   0|  0|  21|          14|           2|
    |icmp_ln79_fu_2121_p2                |      icmp|   0|  0|  16|           8|           9|
    |notlhs_fu_1472_p2                   |      icmp|   0|  0|  16|           9|           3|
    |ap_block_pp1_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |empty_147_fu_1524_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln26_1_fu_1194_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln26_fu_1174_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln27_1_fu_1224_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln27_fu_1218_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln61_1_fu_961_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln61_fu_941_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln62_1_fu_999_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln62_fu_993_p2                   |        or|   0|  0|   2|           1|           1|
    |batch_4_fu_1968_p3                  |    select|   0|  0|   4|           1|           4|
    |batch_fu_1584_p3                    |    select|   0|  0|   4|           1|           4|
    |channel_fu_1602_p3                  |    select|   0|  0|   5|           1|           5|
    |empty_146_fu_1464_p3                |    select|   0|  0|  10|           1|          10|
    |in_channel_1_fu_927_p3              |    select|   0|  0|   5|           1|           5|
    |in_col_fu_1517_p3                   |    select|   0|  0|  10|           1|          10|
    |kernel_row_1_fu_1013_p3             |    select|   0|  0|   3|           1|           3|
    |out_channel_1_fu_979_p3             |    select|   0|  0|   2|           1|           2|
    |out_row_fu_1130_p3                  |    select|   0|  0|   8|           1|           8|
    |row_fu_1238_p3                      |    select|   0|  0|   3|           1|           3|
    |select_ln25_fu_1576_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln26_2_fu_1360_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln26_fu_1180_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln27_2_fu_1346_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln27_fu_1230_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln59_1_fu_1250_p3            |    select|   0|  0|   8|           1|           1|
    |select_ln60_fu_907_p3               |    select|   0|  0|   2|           1|           1|
    |select_ln61_2_fu_1055_p3            |    select|   0|  0|   7|           1|           1|
    |select_ln61_fu_947_p3               |    select|   0|  0|   3|           1|           1|
    |select_ln62_2_fu_1041_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln62_fu_1005_p3              |    select|   0|  0|   3|           1|           1|
    |select_ln73_fu_1960_p3              |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|   2|           1|           2|
    |empty_140_fu_1093_p2                |       xor|   0|  0|   2|           2|           2|
    |is_orig_input_pos_fu_1530_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln25_fu_1162_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln26_fu_1188_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln60_fu_915_p2                  |       xor|   0|  0|   2|           1|           2|
    |xor_ln61_fu_955_p2                  |       xor|   0|  0|   2|           1|           2|
    |xor_ln69_fu_1098_p2                 |       xor|   0|  0|   2|           2|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1299|         658|         590|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                     | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  177|         40|    1|         40|
    |ap_enable_reg_pp0_iter1                       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter13                      |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter8                       |    9|          2|    1|          2|
    |ap_phi_mux_batch165_phi_fu_667_p4             |    9|          2|    4|          8|
    |ap_phi_mux_batch_3175_phi_fu_825_p4           |    9|          2|    4|          8|
    |ap_phi_mux_channel167_phi_fu_656_p4           |    9|          2|    5|         10|
    |ap_phi_mux_channel_2176_phi_fu_814_p4         |    9|          2|    2|          4|
    |ap_phi_mux_col170_phi_fu_601_p4               |    9|          2|    3|          6|
    |ap_phi_mux_icmp_ln26173_phi_fu_567_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln27172_phi_fu_579_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln28_1171_phi_fu_590_p4       |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln61163_phi_fu_410_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln62162_phi_fu_421_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln63161_phi_fu_432_p4         |    9|          2|    1|          2|
    |ap_phi_mux_icmp_ln74177_phi_fu_803_p4         |    9|          2|    1|          2|
    |ap_phi_mux_in_channel155_phi_fu_498_p4        |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten12156_phi_fu_487_p4  |    9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten158_phi_fu_465_p4    |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten34154_phi_fu_509_p4  |    9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten41168_phi_fu_623_p4  |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten54166_phi_fu_634_p4  |    9|          2|   10|         20|
    |ap_phi_mux_indvar_flatten76164_phi_fu_645_p4  |    9|          2|   11|         22|
    |ap_phi_mux_indvar_flatten83174_phi_fu_836_p4  |    9|          2|    5|         10|
    |ap_phi_mux_kernel_col160_phi_fu_443_p4        |    9|          2|    3|          6|
    |ap_phi_mux_kernel_row159_phi_fu_454_p4        |    9|          2|    3|          6|
    |ap_phi_mux_out_channel157_phi_fu_476_p4       |    9|          2|    2|          4|
    |ap_phi_mux_row169_phi_fu_612_p4               |    9|          2|    3|          6|
    |ap_phi_mux_storemerge_phi_fu_678_p4           |    9|          2|   32|         64|
    |ap_phi_reg_pp1_iter2_storemerge_reg_674       |    9|          2|   32|         64|
    |batch165_reg_663                              |    9|          2|    4|          8|
    |batch_1_reg_686                               |    9|          2|    4|          8|
    |batch_2_reg_777                               |    9|          2|    4|          8|
    |batch_3175_reg_821                            |    9|          2|    4|          8|
    |channel167_reg_652                            |    9|          2|    5|         10|
    |channel_1_reg_788                             |    9|          2|    2|          4|
    |channel_2176_reg_810                          |    9|          2|    2|          4|
    |col170_reg_597                                |    9|          2|    3|          6|
    |gmem31_blk_n_AR                               |    9|          2|    1|          2|
    |gmem31_blk_n_R                                |    9|          2|    1|          2|
    |gmem37_blk_n_AR                               |    9|          2|    1|          2|
    |gmem37_blk_n_R                                |    9|          2|    1|          2|
    |gmem38_blk_n_AW                               |    9|          2|    1|          2|
    |gmem38_blk_n_B                                |    9|          2|    1|          2|
    |gmem38_blk_n_W                                |    9|          2|    1|          2|
    |grp_fu_2591_ce                                |    9|          2|    1|          2|
    |grp_fu_2595_ce                                |    9|          2|    1|          2|
    |grp_fu_866_ce                                 |    9|          2|    1|          2|
    |grp_fu_866_opcode                             |   14|          3|    2|          6|
    |grp_fu_866_p0                                 |   14|          3|   32|         96|
    |grp_fu_866_p1                                 |   14|          3|   32|         96|
    |grp_fu_871_ce                                 |    9|          2|    1|          2|
    |grp_fu_871_p0                                 |   14|          3|   32|         96|
    |grp_fu_871_p1                                 |   14|          3|   32|         96|
    |icmp_ln26173_reg_563                          |    9|          2|    1|          2|
    |icmp_ln27172_reg_575                          |    9|          2|    1|          2|
    |icmp_ln28_1171_reg_586                        |    9|          2|    1|          2|
    |icmp_ln61163_reg_406                          |    9|          2|    1|          2|
    |icmp_ln62162_reg_417                          |    9|          2|    1|          2|
    |icmp_ln63161_reg_428                          |    9|          2|    1|          2|
    |icmp_ln74177_reg_799                          |    9|          2|    1|          2|
    |icmp_ln79181_reg_516                          |    9|          2|    1|          2|
    |in_channel155_reg_494                         |    9|          2|    5|         10|
    |in_channel_reg_709                            |    9|          2|    5|         10|
    |indvar_flatten12156_reg_483                   |    9|          2|    7|         14|
    |indvar_flatten158_reg_461                     |    9|          2|    6|         12|
    |indvar_flatten34154_reg_505                   |    9|          2|   10|         20|
    |indvar_flatten41168_reg_619                   |    9|          2|    6|         12|
    |indvar_flatten54166_reg_630                   |    9|          2|   10|         20|
    |indvar_flatten76164_reg_641                   |    9|          2|   11|         22|
    |indvar_flatten83174_reg_832                   |    9|          2|    5|         10|
    |indvar_flatten90178_reg_551                   |    9|          2|   14|         28|
    |kernel_col160_reg_439                         |    9|          2|    3|          6|
    |kernel_col_reg_754                            |    9|          2|    3|          6|
    |kernel_row159_reg_450                         |    9|          2|    3|          6|
    |kernel_row_reg_731                            |    9|          2|    3|          6|
    |m_axi_gmem32_ARVALID                          |    9|          2|    1|          2|
    |m_axi_gmem32_RREADY                           |    9|          2|    1|          2|
    |out_channel157_reg_472                        |    9|          2|    2|          4|
    |out_channel_reg_697                           |    9|          2|    2|          4|
    |out_col180_reg_528                            |    9|          2|    8|         16|
    |out_row179_reg_540                            |    9|          2|    8|         16|
    |row169_reg_608                                |    9|          2|    3|          6|
    |shared_bias_7_address0                        |   14|          3|    8|         24|
    |shared_bias_7_ce0                             |   14|          3|    1|          3|
    |shared_bias_7_we0                             |    9|          2|    1|          2|
    |shared_conv_output_tile_7_0_0_address0        |   26|          5|   11|         55|
    |shared_conv_output_tile_7_0_0_d0              |   14|          3|   32|         96|
    |shared_input_tile_7_address0                  |   14|          3|   15|         45|
    |shared_weights_7_address0                     |   14|          3|   20|         60|
    |sum_1_reg_720                                 |    9|          2|   32|         64|
    |sum_3_reg_742                                 |    9|          2|   32|         64|
    |sum_4_reg_765                                 |    9|          2|   32|         64|
    +----------------------------------------------+-----+-----------+-----+-----------+
    |Total                                         | 1072|        237|  641|       1559|
    +----------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |add_ln25_1_reg_2296                            |  11|   0|   11|          0|
    |add_ln26_1_reg_2512                            |   4|   0|    4|          0|
    |add_ln27_reg_2520                              |   2|   0|    2|          0|
    |add_ln28_reg_2401                              |   4|   0|    4|          0|
    |add_ln29_reg_2409                              |   2|   0|    2|          0|
    |add_ln32_reg_2432                              |   5|   0|    5|          0|
    |add_ln34_reg_2450                              |   3|   0|    3|          0|
    |add_ln35_reg_2276                              |   9|   0|    9|          0|
    |add_ln36_reg_2468                              |   3|   0|    3|          0|
    |add_ln43_reg_2371                              |  17|   0|   17|          0|
    |add_ln60_1_reg_2201                            |  10|   0|   10|          0|
    |add_ln73_1_reg_2553                            |   5|   0|    5|          0|
    |add_ln78_1_reg_2240                            |  14|   0|   14|          0|
    |and_ln25_1_reg_2245                            |   1|   0|    1|          0|
    |and_ln25_1_reg_2245_pp1_iter1_reg              |   1|   0|    1|          0|
    |and_ln39_1_reg_2345                            |   1|   0|    1|          0|
    |ap_CS_fsm                                      |  39|   0|   39|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                        |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter10_storemerge_reg_674       |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter11_storemerge_reg_674       |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter12_storemerge_reg_674       |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter13_storemerge_reg_674       |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter1_storemerge_reg_674        |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter2_storemerge_reg_674        |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter3_storemerge_reg_674        |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter4_storemerge_reg_674        |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter5_storemerge_reg_674        |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter6_storemerge_reg_674        |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter7_storemerge_reg_674        |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter8_storemerge_reg_674        |  32|   0|   32|          0|
    |ap_phi_reg_pp1_iter9_storemerge_reg_674        |  32|   0|   32|          0|
    |batch165_reg_663                               |   4|   0|    4|          0|
    |batch_1_reg_686                                |   4|   0|    4|          0|
    |batch_2_reg_777                                |   4|   0|    4|          0|
    |batch_3175_reg_821                             |   4|   0|    4|          0|
    |batch_4_reg_2536                               |   4|   0|    4|          0|
    |batch_reg_2349                                 |   4|   0|    4|          0|
    |channel167_reg_652                             |   5|   0|    5|          0|
    |channel_1_reg_788                              |   2|   0|    2|          0|
    |channel_2176_reg_810                           |   2|   0|    2|          0|
    |channel_3_reg_2548                             |   2|   0|    2|          0|
    |channel_reg_2360                               |   5|   0|    5|          0|
    |col170_reg_597                                 |   3|   0|    3|          0|
    |col_reg_2301                                   |   3|   0|    3|          0|
    |empty_141_reg_2366                             |   4|   0|    4|          0|
    |empty_142_reg_2261                             |   2|   0|    2|          0|
    |empty_146_reg_2335                             |  10|   0|   10|          0|
    |gmem31_addr_read_reg_2181                      |  32|   0|   32|          0|
    |gmem37_addr_read_reg_2387                      |  32|   0|   32|          0|
    |gmem37_addr_reg_2376                           |  64|   0|   64|          0|
    |gmem38_addr_reg_2572                           |  64|   0|   64|          0|
    |grp_generic_tanh_float_s_fu_854_ap_start_reg   |   1|   0|    1|          0|
    |grp_load_bias_tile_fu_843_ap_start_reg         |   1|   0|    1|          0|
    |icmp_ln25_reg_2331                             |   1|   0|    1|          0|
    |icmp_ln26173_reg_563                           |   1|   0|    1|          0|
    |icmp_ln26173_reg_563_pp1_iter1_reg             |   1|   0|    1|          0|
    |icmp_ln26_reg_2326                             |   1|   0|    1|          0|
    |icmp_ln27172_reg_575                           |   1|   0|    1|          0|
    |icmp_ln27_reg_2321                             |   1|   0|    1|          0|
    |icmp_ln28_1171_reg_586                         |   1|   0|    1|          0|
    |icmp_ln28_1_reg_2316                           |   1|   0|    1|          0|
    |icmp_ln60_reg_2221                             |   1|   0|    1|          0|
    |icmp_ln61163_reg_406                           |   1|   0|    1|          0|
    |icmp_ln61_reg_2216                             |   1|   0|    1|          0|
    |icmp_ln62162_reg_417                           |   1|   0|    1|          0|
    |icmp_ln62_reg_2211                             |   1|   0|    1|          0|
    |icmp_ln63161_reg_428                           |   1|   0|    1|          0|
    |icmp_ln63_reg_2206                             |   1|   0|    1|          0|
    |icmp_ln73_reg_2563                             |   1|   0|    1|          0|
    |icmp_ln74177_reg_799                           |   1|   0|    1|          0|
    |icmp_ln74_reg_2558                             |   1|   0|    1|          0|
    |icmp_ln79181_reg_516                           |   1|   0|    1|          0|
    |in_channel155_reg_494                          |   5|   0|    5|          0|
    |in_channel_1_reg_2154                          |   5|   0|    5|          0|
    |in_channel_reg_709                             |   5|   0|    5|          0|
    |in_col_reg_2340                                |  10|   0|   10|          0|
    |indvar_flatten12156_reg_483                    |   7|   0|    7|          0|
    |indvar_flatten158_reg_461                      |   6|   0|    6|          0|
    |indvar_flatten34154_reg_505                    |  10|   0|   10|          0|
    |indvar_flatten41168_reg_619                    |   6|   0|    6|          0|
    |indvar_flatten54166_reg_630                    |  10|   0|   10|          0|
    |indvar_flatten76164_reg_641                    |  11|   0|   11|          0|
    |indvar_flatten83174_reg_832                    |   5|   0|    5|          0|
    |indvar_flatten90178_reg_551                    |  14|   0|   14|          0|
    |kernel_col160_reg_439                          |   3|   0|    3|          0|
    |kernel_col_1_reg_2186                          |   3|   0|    3|          0|
    |kernel_col_reg_754                             |   3|   0|    3|          0|
    |kernel_row159_reg_450                          |   3|   0|    3|          0|
    |kernel_row_1_reg_2166                          |   3|   0|    3|          0|
    |kernel_row_reg_731                             |   3|   0|    3|          0|
    |mul_i_reg_2493                                 |  32|   0|   32|          0|
    |out_channel157_reg_472                         |   2|   0|    2|          0|
    |out_channel_1_reg_2160                         |   2|   0|    2|          0|
    |out_channel_reg_697                            |   2|   0|    2|          0|
    |out_col180_reg_528                             |   8|   0|    8|          0|
    |out_row179_reg_540                             |   8|   0|    8|          0|
    |out_row_reg_2225                               |   8|   0|    8|          0|
    |reg_875                                        |  32|   0|   32|          0|
    |row169_reg_608                                 |   3|   0|    3|          0|
    |row_reg_2255                                   |   3|   0|    3|          0|
    |select_ln26_2_reg_2311                         |  10|   0|   10|          0|
    |select_ln27_2_reg_2306                         |   6|   0|    6|          0|
    |select_ln27_reg_2250                           |   3|   0|    3|          0|
    |select_ln59_1_reg_2266                         |   8|   0|    8|          0|
    |select_ln61_2_reg_2196                         |   7|   0|    7|          0|
    |select_ln62_2_reg_2191                         |   6|   0|    6|          0|
    |select_ln73_reg_2530                           |   2|   0|    2|          0|
    |sext_ln59_reg_2235                             |   9|   0|    9|          0|
    |shared_conv_output_tile_7_0_0_addr_2_reg_2419  |   5|   0|   11|          6|
    |shared_conv_output_tile_7_0_0_addr_reg_2525    |   5|   0|   11|          6|
    |shared_input_tile_7_addr_reg_2382              |  15|   0|   15|          0|
    |shared_input_tile_7_load_reg_2488              |  32|   0|   32|          0|
    |shared_weights_7_load_reg_2483                 |  32|   0|   32|          0|
    |sum_1_reg_720                                  |  32|   0|   32|          0|
    |sum_3_reg_742                                  |  32|   0|   32|          0|
    |sum_4_reg_765                                  |  32|   0|   32|          0|
    |tmp_15_reg_2437                                |   8|   0|   13|          5|
    |tmp_17_reg_2455                                |  13|   0|   15|          2|
    |tmp_18_reg_2460                                |  16|   0|   18|          2|
    |tmp_7_reg_2281                                 |   1|   0|    1|          0|
    |trunc_ln26_1_reg_2503                          |   3|   0|    3|          0|
    |trunc_ln26_reg_2354                            |   3|   0|    3|          0|
    |trunc_ln28_reg_2392                            |   3|   0|    3|          0|
    |trunc_ln33_reg_2271                            |   7|   0|    7|          0|
    |trunc_ln35_3_reg_2286                          |   7|   0|    7|          0|
    |trunc_ln35_4_reg_2291                          |   8|   0|    8|          0|
    |trunc_ln59_reg_2230                            |   7|   0|    7|          0|
    |trunc_ln62_reg_2171                            |   2|   0|    2|          0|
    |trunc_ln63_reg_2176                            |   2|   0|    2|          0|
    |trunc_ln74_reg_2541                            |   3|   0|    3|          0|
    |zext_ln32_1_reg_2442                           |   7|   0|   16|          9|
    |and_ln39_1_reg_2345                            |  64|  32|    1|          0|
    |channel_reg_2360                               |  64|  32|    5|          0|
    |icmp_ln25_reg_2331                             |  64|  32|    1|          0|
    |row_reg_2255                                   |  64|  32|    3|          0|
    |select_ln27_reg_2250                           |  64|  32|    3|          0|
    |trunc_ln26_reg_2354                            |  64|  32|    3|          0|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |1769| 192| 1431|         30|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1088_p_din0                      |  out|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1088_p_din1                      |  out|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1088_p_dout0                     |   in|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1088_p_ce                        |  out|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1092_p_din0                      |  out|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1092_p_din1                      |  out|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1092_p_opcode                    |  out|    5|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1092_p_dout0                     |   in|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1092_p_ce                        |  out|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1072_p_din0                      |  out|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1072_p_din1                      |  out|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1072_p_opcode                    |  out|    2|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1072_p_dout0                     |   in|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1072_p_ce                        |  out|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1084_p_din0                      |  out|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1084_p_din1                      |  out|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1084_p_dout0                     |   in|   32|  ap_ctrl_hs|                   top_block5.1|  return value|
|grp_fu_1084_p_ce                        |  out|    1|  ap_ctrl_hs|                   top_block5.1|  return value|
|m_axi_gmem37_AWVALID                    |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWREADY                    |   in|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWADDR                     |  out|   64|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWID                       |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWLEN                      |  out|   32|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWSIZE                     |  out|    3|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWBURST                    |  out|    2|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWLOCK                     |  out|    2|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWCACHE                    |  out|    4|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWPROT                     |  out|    3|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWQOS                      |  out|    4|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWREGION                   |  out|    4|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_AWUSER                     |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_WVALID                     |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_WREADY                     |   in|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_WDATA                      |  out|   32|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_WSTRB                      |  out|    4|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_WLAST                      |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_WID                        |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_WUSER                      |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARVALID                    |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARREADY                    |   in|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARADDR                     |  out|   64|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARID                       |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARLEN                      |  out|   32|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARSIZE                     |  out|    3|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARBURST                    |  out|    2|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARLOCK                     |  out|    2|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARCACHE                    |  out|    4|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARPROT                     |  out|    3|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARQOS                      |  out|    4|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARREGION                   |  out|    4|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_ARUSER                     |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_RVALID                     |   in|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_RREADY                     |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_RDATA                      |   in|   32|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_RLAST                      |   in|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_RID                        |   in|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_RFIFONUM                   |   in|    9|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_RUSER                      |   in|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_RRESP                      |   in|    2|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_BVALID                     |   in|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_BREADY                     |  out|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_BRESP                      |   in|    2|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_BID                        |   in|    1|       m_axi|                         gmem37|       pointer|
|m_axi_gmem37_BUSER                      |   in|    1|       m_axi|                         gmem37|       pointer|
|input_data                              |   in|   64|     ap_none|                     input_data|        scalar|
|m_axi_gmem31_AWVALID                    |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWREADY                    |   in|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWADDR                     |  out|   64|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWID                       |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWLEN                      |  out|   32|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWSIZE                     |  out|    3|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWBURST                    |  out|    2|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWLOCK                     |  out|    2|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWCACHE                    |  out|    4|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWPROT                     |  out|    3|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWQOS                      |  out|    4|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWREGION                   |  out|    4|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_AWUSER                     |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_WVALID                     |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_WREADY                     |   in|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_WDATA                      |  out|   32|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_WSTRB                      |  out|    4|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_WLAST                      |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_WID                        |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_WUSER                      |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARVALID                    |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARREADY                    |   in|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARADDR                     |  out|   64|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARID                       |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARLEN                      |  out|   32|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARSIZE                     |  out|    3|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARBURST                    |  out|    2|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARLOCK                     |  out|    2|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARCACHE                    |  out|    4|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARPROT                     |  out|    3|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARQOS                      |  out|    4|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARREGION                   |  out|    4|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_ARUSER                     |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_RVALID                     |   in|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_RREADY                     |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_RDATA                      |   in|   32|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_RLAST                      |   in|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_RID                        |   in|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_RFIFONUM                   |   in|    9|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_RUSER                      |   in|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_RRESP                      |   in|    2|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_BVALID                     |   in|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_BREADY                     |  out|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_BRESP                      |   in|    2|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_BID                        |   in|    1|       m_axi|                         gmem31|       pointer|
|m_axi_gmem31_BUSER                      |   in|    1|       m_axi|                         gmem31|       pointer|
|weight_data                             |   in|   64|     ap_none|                    weight_data|        scalar|
|m_axi_gmem32_AWVALID                    |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWREADY                    |   in|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWADDR                     |  out|   64|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWID                       |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWLEN                      |  out|   32|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWSIZE                     |  out|    3|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWBURST                    |  out|    2|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWLOCK                     |  out|    2|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWCACHE                    |  out|    4|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWPROT                     |  out|    3|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWQOS                      |  out|    4|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWREGION                   |  out|    4|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_AWUSER                     |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_WVALID                     |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_WREADY                     |   in|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_WDATA                      |  out|   32|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_WSTRB                      |  out|    4|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_WLAST                      |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_WID                        |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_WUSER                      |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARVALID                    |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARREADY                    |   in|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARADDR                     |  out|   64|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARID                       |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARLEN                      |  out|   32|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARSIZE                     |  out|    3|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARBURST                    |  out|    2|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARLOCK                     |  out|    2|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARCACHE                    |  out|    4|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARPROT                     |  out|    3|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARQOS                      |  out|    4|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARREGION                   |  out|    4|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_ARUSER                     |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_RVALID                     |   in|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_RREADY                     |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_RDATA                      |   in|   32|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_RLAST                      |   in|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_RID                        |   in|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_RFIFONUM                   |   in|    9|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_RUSER                      |   in|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_RRESP                      |   in|    2|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_BVALID                     |   in|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_BREADY                     |  out|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_BRESP                      |   in|    2|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_BID                        |   in|    1|       m_axi|                         gmem32|       pointer|
|m_axi_gmem32_BUSER                      |   in|    1|       m_axi|                         gmem32|       pointer|
|bias_data                               |   in|   64|     ap_none|                      bias_data|        scalar|
|m_axi_gmem38_AWVALID                    |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWREADY                    |   in|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWADDR                     |  out|   64|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWID                       |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWLEN                      |  out|   32|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWSIZE                     |  out|    3|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWBURST                    |  out|    2|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWLOCK                     |  out|    2|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWCACHE                    |  out|    4|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWPROT                     |  out|    3|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWQOS                      |  out|    4|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWREGION                   |  out|    4|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_AWUSER                     |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_WVALID                     |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_WREADY                     |   in|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_WDATA                      |  out|   32|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_WSTRB                      |  out|    4|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_WLAST                      |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_WID                        |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_WUSER                      |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARVALID                    |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARREADY                    |   in|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARADDR                     |  out|   64|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARID                       |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARLEN                      |  out|   32|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARSIZE                     |  out|    3|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARBURST                    |  out|    2|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARLOCK                     |  out|    2|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARCACHE                    |  out|    4|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARPROT                     |  out|    3|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARQOS                      |  out|    4|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARREGION                   |  out|    4|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_ARUSER                     |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_RVALID                     |   in|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_RREADY                     |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_RDATA                      |   in|   32|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_RLAST                      |   in|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_RID                        |   in|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_RFIFONUM                   |   in|    9|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_RUSER                      |   in|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_RRESP                      |   in|    2|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_BVALID                     |   in|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_BREADY                     |  out|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_BRESP                      |   in|    2|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_BID                        |   in|    1|       m_axi|                         gmem38|       pointer|
|m_axi_gmem38_BUSER                      |   in|    1|       m_axi|                         gmem38|       pointer|
|output_data                             |   in|   64|     ap_none|                    output_data|        scalar|
|shared_weights_7_address0               |  out|   20|   ap_memory|               shared_weights_7|         array|
|shared_weights_7_ce0                    |  out|    1|   ap_memory|               shared_weights_7|         array|
|shared_weights_7_we0                    |  out|    1|   ap_memory|               shared_weights_7|         array|
|shared_weights_7_d0                     |  out|   32|   ap_memory|               shared_weights_7|         array|
|shared_weights_7_q0                     |   in|   32|   ap_memory|               shared_weights_7|         array|
|shared_bias_7_address0                  |  out|    8|   ap_memory|                  shared_bias_7|         array|
|shared_bias_7_ce0                       |  out|    1|   ap_memory|                  shared_bias_7|         array|
|shared_bias_7_we0                       |  out|    1|   ap_memory|                  shared_bias_7|         array|
|shared_bias_7_d0                        |  out|   32|   ap_memory|                  shared_bias_7|         array|
|shared_bias_7_q0                        |   in|   32|   ap_memory|                  shared_bias_7|         array|
|shared_input_tile_7_address0            |  out|   15|   ap_memory|            shared_input_tile_7|         array|
|shared_input_tile_7_ce0                 |  out|    1|   ap_memory|            shared_input_tile_7|         array|
|shared_input_tile_7_we0                 |  out|    1|   ap_memory|            shared_input_tile_7|         array|
|shared_input_tile_7_d0                  |  out|   32|   ap_memory|            shared_input_tile_7|         array|
|shared_input_tile_7_q0                  |   in|   32|   ap_memory|            shared_input_tile_7|         array|
|shared_conv_output_tile_7_0_0_address0  |  out|   11|   ap_memory|  shared_conv_output_tile_7_0_0|         array|
|shared_conv_output_tile_7_0_0_ce0       |  out|    1|   ap_memory|  shared_conv_output_tile_7_0_0|         array|
|shared_conv_output_tile_7_0_0_we0       |  out|    1|   ap_memory|  shared_conv_output_tile_7_0_0|         array|
|shared_conv_output_tile_7_0_0_d0        |  out|   32|   ap_memory|  shared_conv_output_tile_7_0_0|         array|
|shared_conv_output_tile_7_0_0_q0        |   in|   32|   ap_memory|  shared_conv_output_tile_7_0_0|         array|
+----------------------------------------+-----+-----+------------+-------------------------------+--------------+

