Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Sun Nov 17 10:27:55 2019
| Host             : DESKTOP-FAVM4VP running 64-bit major release  (build 9200)
| Command          : report_power -file Hard_CPU_power_routed.rpt -pb Hard_CPU_power_summary_routed.pb -rpx Hard_CPU_power_routed.rpx
| Design           : Hard_CPU
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-----------------------------------+
| Total On-Chip Power (W)  | 141.024 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                      |
| Power Budget Margin (W)  | NA                                |
| Dynamic (W)              | 140.538                           |
| Device Static (W)        | 0.486                             |
| Effective TJA (C/W)      | 5.0                               |
| Max Ambient (C)          | 0.0                               |
| Junction Temperature (C) | 125.0                             |
| Confidence Level         | Low                               |
| Setting File             | ---                               |
| Simulation Activity File | ---                               |
| Design Nets Matched      | NA                                |
+--------------------------+-----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    55.344 |     8223 |       --- |             --- |
|   LUT as Logic           |    51.549 |     3638 |     20800 |           17.49 |
|   F7/F8 Muxes            |     2.933 |     1664 |     32600 |            5.10 |
|   LUT as Distributed RAM |     0.621 |       48 |      9600 |            0.50 |
|   CARRY4                 |     0.194 |       52 |      8150 |            0.64 |
|   Register               |     0.035 |     2209 |     41600 |            5.31 |
|   BUFG                   |     0.012 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       17 |       --- |             --- |
| Signals                  |    79.168 |     4436 |       --- |             --- |
| I/O                      |     6.026 |       17 |       106 |           16.04 |
| Static Power             |     0.486 |          |           |                 |
| Total                    |   141.024 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |   134.865 |     134.524 |      0.341 |
| Vccaux    |       1.800 |     0.274 |       0.220 |      0.053 |
| Vcco33    |       3.300 |     1.703 |       1.702 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| Hard_CPU                          |   140.538 |
|   cpu                             |   133.692 |
|     alu                           |     0.247 |
|     datamem                       |    34.443 |
|     next_pc1                      |     0.052 |
|     pc                            |    96.825 |
|     pc4_adder                     |     0.042 |
|     regfile                       |     2.083 |
|       registers_reg_r1_0_31_0_5   |     0.118 |
|       registers_reg_r1_0_31_12_17 |     0.129 |
|       registers_reg_r1_0_31_18_23 |     0.136 |
|       registers_reg_r1_0_31_24_29 |     0.137 |
|       registers_reg_r1_0_31_30_31 |     0.049 |
|       registers_reg_r1_0_31_6_11  |     0.143 |
|       registers_reg_r2_0_31_0_5   |     0.197 |
|       registers_reg_r2_0_31_12_17 |     0.152 |
|       registers_reg_r2_0_31_18_23 |     0.150 |
|       registers_reg_r2_0_31_24_29 |     0.113 |
|       registers_reg_r2_0_31_30_31 |     0.037 |
|       registers_reg_r2_0_31_6_11  |     0.177 |
|   remove_shake_clk                |     0.304 |
|   remove_shake_reset              |     0.139 |
|   slowclk                         |     0.321 |
+-----------------------------------+-----------+


