{
  "totalCount" : 5503,
  "totalCountFiltered" : 5503,
  "duration" : 633,
  "indexDuration" : 263,
  "requestDuration" : 493,
  "searchUid" : "58bf3b2c-724e-46d0-b027-6852be1630d4",
  "pipeline" : "Docs_Hub-mirror-1668687627",
  "apiVersion" : 2,
  "splitTestRun" : "Docs_Hub-mirror-1668687627",
  "index" : "armlimitedproductionubhpo2y4-w180tn4p-Indexer-2-x4ugxumxceanakktcv4ydokctq",
  "indexRegion" : "us-east-1",
  "indexToken" : "YXJtbGltaXRlZHByb2R1Y3Rpb251YmhwbzJ5NC13MTgwdG40cC1JbmRleGVyLTIteDR1Z3h1bXhjZWFuYWtrdGN2NHlkb2tjdHE=",
  "refinedKeywords" : [ ],
  "triggers" : [ ],
  "termsToHighlight" : { },
  "phrasesToHighlight" : { },
  "queryCorrections" : [ ],
  "groupByResults" : [ ],
  "facets" : [ ],
  "suggestedFacets" : [ ],
  "categoryFacets" : [ ],
  "results" : [ {
    "title" : "ARM940T Technical Reference manual",
    "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "excerpt" : "",
    "firstSentences" : null,
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM940T Technical Reference manual",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference manual ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "MRIO93Pðyp838ooa",
        "urihash" : "MRIO93Pðyp838ooa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147168000,
        "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2b88295d1e18d368fe",
        "transactionid" : 864227,
        "title" : "ARM940T Technical Reference manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649147168000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147168111602926,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1891,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853239,
        "syssize" : 1891,
        "sysdate" : 1649147168000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147168000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147168111602926,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    },
    "childResults" : [ {
      "title" : "ARM940T Technical Reference manual",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM940T Technical Reference manual ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "MRIO93Pðyp838ooa",
        "urihash" : "MRIO93Pðyp838ooa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "sysindexeddate" : 1649147168000,
        "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2b88295d1e18d368fe",
        "transactionid" : 864227,
        "title" : "ARM940T Technical Reference manual ",
        "products" : [ "ARM940T" ],
        "date" : 1649147168000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147168111602926,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1891,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853239,
        "syssize" : 1891,
        "sysdate" : 1649147168000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147168000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147168111602926,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM940T Technical Reference manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
      "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
    }, {
      "title" : "External coprocessors",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "excerpt" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline ... As each instruction arrives from memory, it enters both the ARM pipeline and the ...",
      "firstSentences" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline follower in the coprocessor. As each instruction arrives from memory, it enters both the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference manual",
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference manual ",
          "document_number" : "ddi0092",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483920",
          "sysurihash" : "MRIO93Pðyp838ooa",
          "urihash" : "MRIO93Pðyp838ooa",
          "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "systransactionid" : 864227,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180614071000,
          "topparentid" : 3483920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372139000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147168000,
          "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e2b88295d1e18d368fe",
          "transactionid" : 864227,
          "title" : "ARM940T Technical Reference manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649147168000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0092:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147168111602926,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1891,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146853239,
          "syssize" : 1891,
          "sysdate" : 1649147168000,
          "haslayout" : "1",
          "topparent" : "3483920",
          "label_version" : "0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483920,
          "content_description" : "This document is a reference manual for the ARM940T.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147168000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0092/b/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147168111602926,
          "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "External coprocessors ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "etSFC9O4j0uñBL9z",
        "urihash" : "etSFC9O4j0uñBL9z",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "coprocessors ; ARM940T pipeline ; instructions ; data operations ; clock ; nCPWAIT ; signals ; rising edge ; critical path",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3483920,
        "parentitem" : "5e8e1e2b88295d1e18d368fe",
        "concepts" : "coprocessors ; ARM940T pipeline ; instructions ; data operations ; clock ; nCPWAIT ; signals ; rising edge ; critical path",
        "documenttype" : "html",
        "isattachment" : "3483920",
        "sysindexeddate" : 1649147167000,
        "permanentid" : "04655e51ef2996625a2e1b12ae98576a856c230e213ceb0af92cceab98e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2c88295d1e18d36948",
        "transactionid" : 864227,
        "title" : "External coprocessors ",
        "products" : [ "ARM940T" ],
        "date" : 1649147167000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147167125685257,
        "sysisattachment" : "3483920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483920,
        "size" : 1635,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853228,
        "syssize" : 1635,
        "sysdate" : 1649147167000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 123,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147167000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147167125685257,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
        "syscollection" : "default"
      },
      "Title" : "External coprocessors",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-coprocessor-interface/overview/external-coprocessors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-coprocessor-interface/overview/external-coprocessors",
      "Excerpt" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline ... As each instruction arrives from memory, it enters both the ARM pipeline and the ...",
      "FirstSentences" : "External coprocessors Coprocessors determine which instructions they need to execute by using a pipeline follower in the coprocessor. As each instruction arrives from memory, it enters both the ..."
    }, {
      "title" : "JTAG and TAP controller signals",
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "excerpt" : "SHCLK1BS is used to clock the master half of the external scan cells. ... The JTAG clock (the test clock). ... TCK1 is HIGH when TCK is HIGH, although there is a slight phase lag due to the ...",
      "firstSentences" : "JTAG and TAP controller signals Name Direction Description DRIVEOUTBS Output Boundary Scan Cell Enable. This signal is used to control the multiplexers in the scan cells of an external boundary ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM940T Technical Reference manual",
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM940T Technical Reference manual ",
          "document_number" : "ddi0092",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3483920",
          "sysurihash" : "MRIO93Pðyp838ooa",
          "urihash" : "MRIO93Pðyp838ooa",
          "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "systransactionid" : 864227,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180614071000,
          "topparentid" : 3483920,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586372139000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "sysindexeddate" : 1649147168000,
          "permanentid" : "ab85c91fa3be8a6f7473f231a58dbe409f7d5497d1811af450134d3bedee",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1e2b88295d1e18d368fe",
          "transactionid" : 864227,
          "title" : "ARM940T Technical Reference manual ",
          "products" : [ "ARM940T" ],
          "date" : 1649147168000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0092:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147168111602926,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1891,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146853239,
          "syssize" : 1891,
          "sysdate" : 1649147168000,
          "haslayout" : "1",
          "topparent" : "3483920",
          "label_version" : "0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3483920,
          "content_description" : "This document is a reference manual for the ARM940T.",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147168000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0092/b/?lang=en",
          "modified" : 1638964579000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147168111602926,
          "uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM940T Technical Reference manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en",
        "Excerpt" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "ARM940T Technical Reference manual Copyright 1998 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "JTAG and TAP controller signals ",
        "document_number" : "ddi0092",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3483920",
        "sysurihash" : "rXBRY9JSGTSliQTa",
        "urihash" : "rXBRY9JSGTSliQTa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
        "systransactionid" : 864227,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180614071000,
        "topparentid" : 3483920,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586372139000,
        "sysconcepts" : "boundary scan ; Tap Controller ; pulse generated ; TCK2 ; instruction ; serial data ; falling edge ; phase lag ; connection ; device operation ; Mode Select",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
        "attachmentparentid" : 3483920,
        "parentitem" : "5e8e1e2b88295d1e18d368fe",
        "concepts" : "boundary scan ; Tap Controller ; pulse generated ; TCK2 ; instruction ; serial data ; falling edge ; phase lag ; connection ; device operation ; Mode Select",
        "documenttype" : "html",
        "isattachment" : "3483920",
        "sysindexeddate" : 1649147167000,
        "permanentid" : "d9e62f0eb09f1ad62463ab5271da5369fcac8e765ce0a23e1119887d0a65",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1e2c88295d1e18d3699d",
        "transactionid" : 864227,
        "title" : "JTAG and TAP controller signals ",
        "products" : [ "ARM940T" ],
        "date" : 1649147166000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0092:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147166989340169,
        "sysisattachment" : "3483920",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3483920,
        "size" : 4801,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146853208,
        "syssize" : 4801,
        "sysdate" : 1649147166000,
        "haslayout" : "1",
        "topparent" : "3483920",
        "label_version" : "0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3483920,
        "content_description" : "This document is a reference manual for the ARM940T.",
        "wordcount" : 167,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147167000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
        "modified" : 1638964579000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147166989340169,
        "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
        "syscollection" : "default"
      },
      "Title" : "JTAG and TAP controller signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0092/b/arm940t-signal-descriptions/jtag-and-tap-controller-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/arm940t-signal-descriptions/jtag-and-tap-controller-signals",
      "Excerpt" : "SHCLK1BS is used to clock the master half of the external scan cells. ... The JTAG clock (the test clock). ... TCK1 is HIGH when TCK is HIGH, although there is a slight phase lag due to the ...",
      "FirstSentences" : "JTAG and TAP controller signals Name Direction Description DRIVEOUTBS Output Boundary Scan Cell Enable. This signal is used to control the multiplexers in the scan cells of an external boundary ..."
    } ],
    "totalNumberOfChildResults" : 162,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM940T Technical Reference manual ",
      "document_number" : "ddi0092",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3483920",
      "sysurihash" : "UUP9peV8MFsHk2hH",
      "urihash" : "UUP9peV8MFsHk2hH",
      "sysuri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
      "systransactionid" : 864227,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180614071000,
      "topparentid" : 3483920,
      "numberofpages" : 184,
      "sysconcepts" : "instructions ; coprocessors ; protection unit ; registers ; ARM940T ; processor core ; Copyright ARM ; Tap Controller ; scan chains ; caches ; connections ; debugging ; controller ; CP15 ; reset ; control register",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac|614c37dbd71f0e06cc73f815" ],
      "attachmentparentid" : 3483920,
      "parentitem" : "5e8e1e2b88295d1e18d368fe",
      "concepts" : "instructions ; coprocessors ; protection unit ; registers ; ARM940T ; processor core ; Copyright ARM ; Tap Controller ; scan chains ; caches ; connections ; debugging ; controller ; CP15 ; reset ; control register",
      "documenttype" : "pdf",
      "isattachment" : "3483920",
      "sysindexeddate" : 1649147169000,
      "permanentid" : "dcceb65c8271719c69a8e3f130b94957e894d58572b54416edfe5ea05502",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1e2d88295d1e18d369c7",
      "transactionid" : 864227,
      "title" : "ARM940T Technical Reference manual ",
      "date" : 1649147169000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0092:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147169356580005,
      "sysisattachment" : "3483920",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3483920,
      "size" : 1162173,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146855942,
      "syssize" : 1162173,
      "sysdate" : 1649147169000,
      "topparent" : "3483920",
      "label_version" : "0",
      "systopparentid" : 3483920,
      "content_description" : "This document is a reference manual for the ARM940T.",
      "wordcount" : 2436,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9", "IP Products|Processors|Classic Processors|Arm9|ARM940T" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147169000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147169356580005,
      "uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM940T Technical Reference manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1e2d88295d1e18d369c7",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0092/b/en/pdf/DDI0092B_940t_rev0_trm.pdf",
    "Excerpt" : "",
    "FirstSentences" : null
  }, {
    "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
    "excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "firstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "excerpt" : "",
      "firstSentences" : null,
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;IsCopyProtected;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
        "excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "firstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
          "document_number" : "ddi0147",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3684376",
          "sysurihash" : "ZmmPFB26iORfqxRC",
          "urihash" : "ZmmPFB26iORfqxRC",
          "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en",
          "systransactionid" : 864226,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1168390861000,
          "topparentid" : 3684376,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1590762872000,
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "documenttype" : "html",
          "contentformat" : "PDFOnly",
          "sysindexeddate" : 1649147080000,
          "permanentid" : "a941769f5cc47c741ba8ce7d9278cf3978d6db26d126f35685bb3ef88929",
          "syslanguage" : [ "English" ],
          "itemid" : "5ed11d78ca06a95ce53f9047",
          "transactionid" : 864226,
          "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649147080000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0147:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147080072700108,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 237,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146806834,
          "syssize" : 237,
          "sysdate" : 1649147080000,
          "haslayout" : "1",
          "topparent" : "3684376",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3684376,
          "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
          "wordcount" : 22,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147080000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0147/d/?lang=en",
          "modified" : 1638974043000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147080072700108,
          "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
        "Excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
        "FirstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
        "document_number" : "ddi0147",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3684376",
        "sysurihash" : "Nk05Cs7qDnGI82Ah",
        "urihash" : "Nk05Cs7qDnGI82Ah",
        "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1168390861000,
        "topparentid" : 3684376,
        "numberofpages" : 46,
        "sysconcepts" : "PrimeCell ; Converter Interface ; DCDCDRIVE1OUT ; duty cycle ; drive outputs ; registers ; assignments ; ARM ; AMBA ; data bus ; frequencies ; power-on reset ; programmable configuration ; conversion ; reset signal ; BnRES",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3684376,
        "parentitem" : "5ed11d78ca06a95ce53f9047",
        "concepts" : "PrimeCell ; Converter Interface ; DCDCDRIVE1OUT ; duty cycle ; drive outputs ; registers ; assignments ; ARM ; AMBA ; data bus ; frequencies ; power-on reset ; programmable configuration ; conversion ; reset signal ; BnRES",
        "documenttype" : "pdf",
        "isattachment" : "3684376",
        "sysindexeddate" : 1649147078000,
        "permanentid" : "def61b4880c65d075b512444ded9bc285333baa1cc370ceb08dc21e82e3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11d78ca06a95ce53f9049",
        "transactionid" : 864226,
        "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
        "date" : 1649147078000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0147:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147078715539264,
        "sysisattachment" : "3684376",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3684376,
        "size" : 341570,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146808720,
        "syssize" : 341570,
        "sysdate" : 1649147078000,
        "topparent" : "3684376",
        "label_version" : "1.0",
        "systopparentid" : 3684376,
        "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
        "wordcount" : 901,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147078000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147078715539264,
        "uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9049",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en/pdf/DDI0147D_dcdc_pl160_trm.pdf",
      "Excerpt" : "",
      "FirstSentences" : null
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
      "document_number" : "ddi0147",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3684376",
      "sysurihash" : "ZmmPFB26iORfqxRC",
      "urihash" : "ZmmPFB26iORfqxRC",
      "sysuri" : "https://developer.arm.com/documentation/ddi0147/d/en",
      "systransactionid" : 864226,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1168390861000,
      "topparentid" : 3684376,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1590762872000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "documenttype" : "html",
      "contentformat" : "PDFOnly",
      "sysindexeddate" : 1649147080000,
      "permanentid" : "a941769f5cc47c741ba8ce7d9278cf3978d6db26d126f35685bb3ef88929",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11d78ca06a95ce53f9047",
      "transactionid" : 864226,
      "title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649147080000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0147:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147080072700108,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 237,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146806834,
      "syssize" : 237,
      "sysdate" : 1649147080000,
      "haslayout" : "1",
      "topparent" : "3684376",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3684376,
      "content_description" : "This document is the reference manual for the ARM PrimeCell DC-DC Converter Interface (PL160).",
      "wordcount" : 22,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147080000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0147/d/?lang=en",
      "modified" : 1638974043000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147080072700108,
      "uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
      "syscollection" : "default"
    },
    "Title" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0147/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0147/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0147/d/en",
    "Excerpt" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
    "FirstSentences" : "ARM PrimeCell DC-DC Converter Interface (PL160) Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM PrimeCell DC-DC Converter Interface (PL160) ..."
  }, {
    "title" : "AArch64 virtualization",
    "uri" : "https://developer.arm.com/documentation/100942/0100/en/AArch64-virtualization",
    "printableUri" : "https://developer.arm.com/documentation/100942/0100/en/AArch64-virtualization",
    "clickUri" : "https://developer.arm.com/documentation/100942/0100/AArch64-virtualization?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en/AArch64-virtualization",
    "excerpt" : "The host OS boots first. ... On the other hand, a hosted virtualization hypervisor does not have direct access to ... Stack pointer: SP_EL2 (and SP_EL0). AArch64 virtualization Armv8-A",
    "firstSentences" : "AArch64 virtualization Most mainstream operating systems are built on the assumption that a system has a single privileged OS running several unprivileged applications. ARM virtualization however, ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "AArch64 virtualization",
      "uri" : "https://developer.arm.com/documentation/100942/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100942/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en",
      "excerpt" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
      "firstSentences" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 virtualization ",
        "document_number" : "100942",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4824891",
        "sysurihash" : "1Rp4teZen8yF33ci",
        "urihash" : "1Rp4teZen8yF33ci",
        "sysuri" : "https://developer.arm.com/documentation/100942/0100/en",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1593449992000,
        "topparentid" : 4824891,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593450075000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147034000,
        "permanentid" : "506ddcc8468748fba05d07646abfacf661b5ee1dd3bd9d2d05d07e9c2219",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1e5bcafe527e86f55bbd",
        "transactionid" : 864225,
        "title" : "AArch64 virtualization ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147034000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100942:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147034317191670,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 73,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146728294,
        "syssize" : 73,
        "sysdate" : 1649147034000,
        "haslayout" : "1",
        "topparent" : "4824891",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4824891,
        "content_description" : "This guide describes ARM virtualization, which enables more than one OS to co-exist and operate on the same system.",
        "wordcount" : 6,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147034000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100942/0100/?lang=en",
        "modified" : 1636456308000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147034317191670,
        "uri" : "https://developer.arm.com/documentation/100942/0100/en",
        "syscollection" : "default"
      },
      "Title" : "AArch64 virtualization",
      "Uri" : "https://developer.arm.com/documentation/100942/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100942/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en",
      "Excerpt" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
      "FirstSentences" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A"
    },
    "childResults" : [ {
      "title" : "Hypervisor software",
      "uri" : "https://developer.arm.com/documentation/100942/0100/en/Hypervisor-software",
      "printableUri" : "https://developer.arm.com/documentation/100942/0100/en/Hypervisor-software",
      "clickUri" : "https://developer.arm.com/documentation/100942/0100/Hypervisor-software?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en/Hypervisor-software",
      "excerpt" : "Memory translation. ... Because of the shared nature, guests cannot be permitted direct accesses to it ... Device assignment Device emulation is necessary but also expensive, as all accesses ...",
      "firstSentences" : "Hypervisor software The functions that a hypervisor performs do not depend on the type of hypervisor deployed. They include: Memory management. Device emulation. Device assignment. Exception ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AArch64 virtualization",
        "uri" : "https://developer.arm.com/documentation/100942/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100942/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en",
        "excerpt" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
        "firstSentences" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AArch64 virtualization ",
          "document_number" : "100942",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4824891",
          "sysurihash" : "1Rp4teZen8yF33ci",
          "urihash" : "1Rp4teZen8yF33ci",
          "sysuri" : "https://developer.arm.com/documentation/100942/0100/en",
          "systransactionid" : 864225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1593449992000,
          "topparentid" : 4824891,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593450075000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147034000,
          "permanentid" : "506ddcc8468748fba05d07646abfacf661b5ee1dd3bd9d2d05d07e9c2219",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1e5bcafe527e86f55bbd",
          "transactionid" : 864225,
          "title" : "AArch64 virtualization ",
          "products" : [ "Armv8-A" ],
          "date" : 1649147034000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100942:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147034317191670,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 73,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146728294,
          "syssize" : 73,
          "sysdate" : 1649147034000,
          "haslayout" : "1",
          "topparent" : "4824891",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4824891,
          "content_description" : "This guide describes ARM virtualization, which enables more than one OS to co-exist and operate on the same system.",
          "wordcount" : 6,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147034000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100942/0100/?lang=en",
          "modified" : 1636456308000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147034317191670,
          "uri" : "https://developer.arm.com/documentation/100942/0100/en",
          "syscollection" : "default"
        },
        "Title" : "AArch64 virtualization",
        "Uri" : "https://developer.arm.com/documentation/100942/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100942/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en",
        "Excerpt" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
        "FirstSentences" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Hypervisor software ",
        "document_number" : "100942",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4824891",
        "sysurihash" : "pC4FR4wPqDC3eXOt",
        "urihash" : "pC4FR4wPqDC3eXOt",
        "sysuri" : "https://developer.arm.com/documentation/100942/0100/en/Hypervisor-software",
        "systransactionid" : 864226,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593449992000,
        "topparentid" : 4824891,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593450075000,
        "sysconcepts" : "guests ; hypervisors ; operating systems ; virtual exceptions ; translation regimes ; platform devices ; EL2 ; context switch ; registers ; instructions ; controllers ; execution ; assignments",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 4824891,
        "parentitem" : "5efa1e5bcafe527e86f55bbd",
        "concepts" : "guests ; hypervisors ; operating systems ; virtual exceptions ; translation regimes ; platform devices ; EL2 ; context switch ; registers ; instructions ; controllers ; execution ; assignments",
        "documenttype" : "html",
        "isattachment" : "4824891",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147069000,
        "permanentid" : "8a7be9dea4124faf0170b88e3e317ce394b90c40645404bb57c12df9254f",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1e5bcafe527e86f55bc0",
        "transactionid" : 864226,
        "title" : "Hypervisor software ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147068000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100942:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147068996115808,
        "sysisattachment" : "4824891",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4824891,
        "size" : 14606,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100942/0100/Hypervisor-software?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146728294,
        "syssize" : 14606,
        "sysdate" : 1649147068000,
        "haslayout" : "1",
        "topparent" : "4824891",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4824891,
        "content_description" : "This guide describes ARM virtualization, which enables more than one OS to co-exist and operate on the same system.",
        "wordcount" : 575,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147069000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100942/0100/Hypervisor-software?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100942/0100/Hypervisor-software?lang=en",
        "modified" : 1636456308000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147068996115808,
        "uri" : "https://developer.arm.com/documentation/100942/0100/en/Hypervisor-software",
        "syscollection" : "default"
      },
      "Title" : "Hypervisor software",
      "Uri" : "https://developer.arm.com/documentation/100942/0100/en/Hypervisor-software",
      "PrintableUri" : "https://developer.arm.com/documentation/100942/0100/en/Hypervisor-software",
      "ClickUri" : "https://developer.arm.com/documentation/100942/0100/Hypervisor-software?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en/Hypervisor-software",
      "Excerpt" : "Memory translation. ... Because of the shared nature, guests cannot be permitted direct accesses to it ... Device assignment Device emulation is necessary but also expensive, as all accesses ...",
      "FirstSentences" : "Hypervisor software The functions that a hypervisor performs do not depend on the type of hypervisor deployed. They include: Memory management. Device emulation. Device assignment. Exception ..."
    }, {
      "title" : "AArch64 virtualization",
      "uri" : "https://developer.arm.com/documentation/100942/0100/en/pdf/aarch64_virtualization_100942_0100_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/100942/0100/en/pdf/aarch64_virtualization_100942_0100_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5efa1e5bcafe527e86f55bc4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en/pdf/aarch64_virtualization_100942_0100_en.pdf",
      "excerpt" : "Change ... 2.3 ... 2.5 ... 2.6 ... 2.7 ... 2.8 ... Contents ... AArch64 virtualization ... 4 Hypervisor software ... 1.1 Memory management ... 6 Device emulation ... 8 Device assignment",
      "firstSentences" : "AArch64 Virtualization CAoAnnech64 UVseirrtua Guilizdeti on a r ct VerVseronsi 0on.1 1 .0 i Page 1 of 13 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100943_0100_en",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "AArch64 virtualization",
        "uri" : "https://developer.arm.com/documentation/100942/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100942/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en",
        "excerpt" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
        "firstSentences" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "AArch64 virtualization ",
          "document_number" : "100942",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4824891",
          "sysurihash" : "1Rp4teZen8yF33ci",
          "urihash" : "1Rp4teZen8yF33ci",
          "sysuri" : "https://developer.arm.com/documentation/100942/0100/en",
          "systransactionid" : 864225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.25,
          "published" : 1593449992000,
          "topparentid" : 4824891,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593450075000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147034000,
          "permanentid" : "506ddcc8468748fba05d07646abfacf661b5ee1dd3bd9d2d05d07e9c2219",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1e5bcafe527e86f55bbd",
          "transactionid" : 864225,
          "title" : "AArch64 virtualization ",
          "products" : [ "Armv8-A" ],
          "date" : 1649147034000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100942:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147034317191670,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 73,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146728294,
          "syssize" : 73,
          "sysdate" : 1649147034000,
          "haslayout" : "1",
          "topparent" : "4824891",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4824891,
          "content_description" : "This guide describes ARM virtualization, which enables more than one OS to co-exist and operate on the same system.",
          "wordcount" : 6,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147034000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100942/0100/?lang=en",
          "modified" : 1636456308000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147034317191670,
          "uri" : "https://developer.arm.com/documentation/100942/0100/en",
          "syscollection" : "default"
        },
        "Title" : "AArch64 virtualization",
        "Uri" : "https://developer.arm.com/documentation/100942/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100942/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en",
        "Excerpt" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
        "FirstSentences" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A"
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 virtualization ",
        "document_number" : "100942",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4824891",
        "sysauthor" : "Ian Fowler",
        "sysurihash" : "WOEtOAIAOYGH8LJC",
        "urihash" : "WOEtOAIAOYGH8LJC",
        "sysuri" : "https://developer.arm.com/documentation/100942/0100/en/pdf/aarch64_virtualization_100942_0100_en.pdf",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1593449992000,
        "topparentid" : 4824891,
        "numberofpages" : 13,
        "sysconcepts" : "hypervisors ; EL2 ; ARM ; operating systems ; platform devices ; AArch64 Virtualization ; physical memory ; exceptions ; direct accesses ; instructions ; translation ; controllers ; arbitration ; applications ; determines ; challenges",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "syscompany" : "Arm",
        "attachmentparentid" : 4824891,
        "parentitem" : "5efa1e5bcafe527e86f55bbd",
        "concepts" : "hypervisors ; EL2 ; ARM ; operating systems ; platform devices ; AArch64 Virtualization ; physical memory ; exceptions ; direct accesses ; instructions ; translation ; controllers ; arbitration ; applications ; determines ; challenges",
        "documenttype" : "pdf",
        "isattachment" : "4824891",
        "sysindexeddate" : 1649147035000,
        "permanentid" : "c7c26a9c3f20b48954e96ffa058253c0bf4397530b59719dc8e7c511af19",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1e5bcafe527e86f55bc4",
        "transactionid" : 864225,
        "title" : "AArch64 virtualization ",
        "date" : 1649147035000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100942:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147035029479425,
        "sysisattachment" : "4824891",
        "navigationhierarchiescontenttype" : "Guide",
        "company" : "Arm",
        "sysattachmentparentid" : 4824891,
        "size" : 725575,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5efa1e5bcafe527e86f55bc4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146729742,
        "syssize" : 725575,
        "sysdate" : 1649147035000,
        "topparent" : "4824891",
        "author" : "Ian Fowler",
        "label_version" : "1.0",
        "systopparentid" : 4824891,
        "content_description" : "This guide describes ARM virtualization, which enables more than one OS to co-exist and operate on the same system.",
        "wordcount" : 832,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147035000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5efa1e5bcafe527e86f55bc4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147035029479425,
        "uri" : "https://developer.arm.com/documentation/100942/0100/en/pdf/aarch64_virtualization_100942_0100_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "AArch64 virtualization",
      "Uri" : "https://developer.arm.com/documentation/100942/0100/en/pdf/aarch64_virtualization_100942_0100_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/100942/0100/en/pdf/aarch64_virtualization_100942_0100_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5efa1e5bcafe527e86f55bc4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en/pdf/aarch64_virtualization_100942_0100_en.pdf",
      "Excerpt" : "Change ... 2.3 ... 2.5 ... 2.6 ... 2.7 ... 2.8 ... Contents ... AArch64 virtualization ... 4 Hypervisor software ... 1.1 Memory management ... 6 Device emulation ... 8 Device assignment",
      "FirstSentences" : "AArch64 Virtualization CAoAnnech64 UVseirrtua Guilizdeti on a r ct VerVseronsi 0on.1 1 .0 i Page 1 of 13 Copyright © 2017 ARM Limited or its affiliates. All rights reserved. ARM 100943_0100_en"
    }, {
      "title" : "AArch64 virtualization",
      "uri" : "https://developer.arm.com/documentation/100942/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100942/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en",
      "excerpt" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
      "firstSentences" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 virtualization ",
        "document_number" : "100942",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4824891",
        "sysurihash" : "1Rp4teZen8yF33ci",
        "urihash" : "1Rp4teZen8yF33ci",
        "sysuri" : "https://developer.arm.com/documentation/100942/0100/en",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1593449992000,
        "topparentid" : 4824891,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593450075000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147034000,
        "permanentid" : "506ddcc8468748fba05d07646abfacf661b5ee1dd3bd9d2d05d07e9c2219",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1e5bcafe527e86f55bbd",
        "transactionid" : 864225,
        "title" : "AArch64 virtualization ",
        "products" : [ "Armv8-A" ],
        "date" : 1649147034000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100942:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147034317191670,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 73,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146728294,
        "syssize" : 73,
        "sysdate" : 1649147034000,
        "haslayout" : "1",
        "topparent" : "4824891",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4824891,
        "content_description" : "This guide describes ARM virtualization, which enables more than one OS to co-exist and operate on the same system.",
        "wordcount" : 6,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147034000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100942/0100/?lang=en",
        "modified" : 1636456308000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147034317191670,
        "uri" : "https://developer.arm.com/documentation/100942/0100/en",
        "syscollection" : "default"
      },
      "Title" : "AArch64 virtualization",
      "Uri" : "https://developer.arm.com/documentation/100942/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100942/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100942/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en",
      "Excerpt" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A",
      "FirstSentences" : "AArch64 virtualization Hypervisor software AArch64 virtualization Armv8-A"
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AArch64 virtualization ",
      "document_number" : "100942",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4824891",
      "sysurihash" : "vRzJBd96Fi1atGTñ",
      "urihash" : "vRzJBd96Fi1atGTñ",
      "sysuri" : "https://developer.arm.com/documentation/100942/0100/en/AArch64-virtualization",
      "systransactionid" : 864226,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1593449992000,
      "topparentid" : 4824891,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593450075000,
      "sysconcepts" : "operating systems ; hypervisors ; virtualization ; hardware ; AArch64 ; extensions ; cores ; applications ; dedicated exception ; direct access ; trusted environment ; TrustZone technology ; second stage ; memory translation ; architectural features ; certification",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 4824891,
      "parentitem" : "5efa1e5bcafe527e86f55bbd",
      "concepts" : "operating systems ; hypervisors ; virtualization ; hardware ; AArch64 ; extensions ; cores ; applications ; dedicated exception ; direct access ; trusted environment ; TrustZone technology ; second stage ; memory translation ; architectural features ; certification",
      "documenttype" : "html",
      "isattachment" : "4824891",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147070000,
      "permanentid" : "e60d75ff9f07ffb60a06e31c761897e854c662fe911ebd5f267dc54d56c8",
      "syslanguage" : [ "English" ],
      "itemid" : "5efa1e5bcafe527e86f55bbf",
      "transactionid" : 864226,
      "title" : "AArch64 virtualization ",
      "products" : [ "Armv8-A" ],
      "date" : 1649147070000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100942:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147070222225873,
      "sysisattachment" : "4824891",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4824891,
      "size" : 3277,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100942/0100/AArch64-virtualization?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146728294,
      "syssize" : 3277,
      "sysdate" : 1649147070000,
      "haslayout" : "1",
      "topparent" : "4824891",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4824891,
      "content_description" : "This guide describes ARM virtualization, which enables more than one OS to co-exist and operate on the same system.",
      "wordcount" : 228,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147070000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100942/0100/AArch64-virtualization?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100942/0100/AArch64-virtualization?lang=en",
      "modified" : 1636456308000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147070222225873,
      "uri" : "https://developer.arm.com/documentation/100942/0100/en/AArch64-virtualization",
      "syscollection" : "default"
    },
    "Title" : "AArch64 virtualization",
    "Uri" : "https://developer.arm.com/documentation/100942/0100/en/AArch64-virtualization",
    "PrintableUri" : "https://developer.arm.com/documentation/100942/0100/en/AArch64-virtualization",
    "ClickUri" : "https://developer.arm.com/documentation/100942/0100/AArch64-virtualization?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100942/0100/en/AArch64-virtualization",
    "Excerpt" : "The host OS boots first. ... On the other hand, a hosted virtualization hypervisor does not have direct access to ... Stack pointer: SP_EL2 (and SP_EL0). AArch64 virtualization Armv8-A",
    "FirstSentences" : "AArch64 virtualization Most mainstream operating systems are built on the assumption that a system has a single privileged OS running several unprivileged applications. ARM virtualization however, ..."
  }, {
    "title" : "Trace Debug Tools Version 1.2",
    "uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
    "printableUri" : "https://developer.arm.com/documentation/dsi0007/c/en",
    "clickUri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en",
    "excerpt" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
    "firstSentences" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks owned by ARM ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Accessing the Documentation",
      "uri" : "https://developer.arm.com/documentation/dsi0007/c/en/accessing-the-documentation",
      "printableUri" : "https://developer.arm.com/documentation/dsi0007/c/en/accessing-the-documentation",
      "clickUri" : "https://developer.arm.com/documentation/dsi0007/c/accessing-the-documentation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en/accessing-the-documentation",
      "excerpt" : "Accessing the Documentation This section describes how to access the following documentation provided with TDT: the Online Help, as ... Accessing the Documentation Debug Visibility and Trace",
      "firstSentences" : "Accessing the Documentation This section describes how to access the following documentation provided with TDT: the Online Help, as WinHelp 4.0 files the User Guide, as Adobe PDF and DynaText.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Trace Debug Tools Version 1.2",
        "uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en",
        "excerpt" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "firstSentences" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks owned by ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Trace Debug Tools Version 1.2 ",
          "document_number" : "dsi0007",
          "document_version" : "c",
          "content_type" : "guide",
          "systopparent" : "4992454",
          "sysurihash" : "V63skh7pð2KVXGgð",
          "urihash" : "V63skh7pð2KVXGgð",
          "sysuri" : "https://developer.arm.com/documentation/dsi0007/c/en",
          "systransactionid" : 864225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1196216197000,
          "topparentid" : 4992454,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586775441000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147033000,
          "permanentid" : "f205a5440ac83fec7ed84a0268403701a47521fa030e8a82e98c0de6fc5a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9445918259fe2368e2bb1f",
          "transactionid" : 864225,
          "title" : "Trace Debug Tools Version 1.2 ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649147033000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsi0007:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147033612108251,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1259,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146697231,
          "syssize" : 1259,
          "sysdate" : 1649147033000,
          "haslayout" : "1",
          "topparent" : "4992454",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992454,
          "content_description" : "This document describes how to install the Trace Debug Tools (TDT Version 1.2) onto a PC workstation.",
          "wordcount" : 106,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147033000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsi0007/c/?lang=en",
          "modified" : 1640085731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147033612108251,
          "uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
          "syscollection" : "default"
        },
        "Title" : "Trace Debug Tools Version 1.2",
        "Uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en",
        "Excerpt" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "FirstSentences" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks owned by ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Accessing the Documentation ",
        "document_number" : "dsi0007",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4992454",
        "sysurihash" : "BbFBJsLvmUJxQ8gR",
        "urihash" : "BbFBJsLvmUJxQ8gR",
        "sysuri" : "https://developer.arm.com/documentation/dsi0007/c/en/accessing-the-documentation",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1196216197000,
        "topparentid" : 4992454,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586775441000,
        "sysconcepts" : "documentation ; User Guide ; Online Help ; DynaText ; Adobe ; WinHelp",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4992454,
        "parentitem" : "5e9445918259fe2368e2bb1f",
        "concepts" : "documentation ; User Guide ; Online Help ; DynaText ; Adobe ; WinHelp",
        "documenttype" : "html",
        "isattachment" : "4992454",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147033000,
        "permanentid" : "40c7b3a7aa6bdbe90a8c0709c227e3d1f8ed768ed8db05d2e3d318952c02",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9445918259fe2368e2bb39",
        "transactionid" : 864225,
        "title" : "Accessing the Documentation ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649147033000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsi0007:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147033537509264,
        "sysisattachment" : "4992454",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4992454,
        "size" : 247,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsi0007/c/accessing-the-documentation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146697231,
        "syssize" : 247,
        "sysdate" : 1649147033000,
        "haslayout" : "1",
        "topparent" : "4992454",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992454,
        "content_description" : "This document describes how to install the Trace Debug Tools (TDT Version 1.2) onto a PC workstation.",
        "wordcount" : 29,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147033000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsi0007/c/accessing-the-documentation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsi0007/c/accessing-the-documentation?lang=en",
        "modified" : 1640085731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147033537509264,
        "uri" : "https://developer.arm.com/documentation/dsi0007/c/en/accessing-the-documentation",
        "syscollection" : "default"
      },
      "Title" : "Accessing the Documentation",
      "Uri" : "https://developer.arm.com/documentation/dsi0007/c/en/accessing-the-documentation",
      "PrintableUri" : "https://developer.arm.com/documentation/dsi0007/c/en/accessing-the-documentation",
      "ClickUri" : "https://developer.arm.com/documentation/dsi0007/c/accessing-the-documentation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en/accessing-the-documentation",
      "Excerpt" : "Accessing the Documentation This section describes how to access the following documentation provided with TDT: the Online Help, as ... Accessing the Documentation Debug Visibility and Trace",
      "FirstSentences" : "Accessing the Documentation This section describes how to access the following documentation provided with TDT: the Online Help, as WinHelp 4.0 files the User Guide, as Adobe PDF and DynaText."
    }, {
      "title" : "Software requirements",
      "uri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/software-requirements",
      "printableUri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/software-requirements",
      "clickUri" : "https://developer.arm.com/documentation/dsi0007/c/installing-tdt-version-1-2/software-requirements?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/software-requirements",
      "excerpt" : "Software requirements You must have one of the following operating systems to install and run TDT: Windows 95 Windows 98 ... You must also have the ARM Developer Suite (ADS) 1.2 installed.",
      "firstSentences" : "Software requirements You must have one of the following operating systems to install and run TDT: Windows 95 Windows 98 Windows Me Windows NT version 4.0 or higher (Intel x86) Windows 2000 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Trace Debug Tools Version 1.2",
        "uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en",
        "excerpt" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "firstSentences" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks owned by ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Trace Debug Tools Version 1.2 ",
          "document_number" : "dsi0007",
          "document_version" : "c",
          "content_type" : "guide",
          "systopparent" : "4992454",
          "sysurihash" : "V63skh7pð2KVXGgð",
          "urihash" : "V63skh7pð2KVXGgð",
          "sysuri" : "https://developer.arm.com/documentation/dsi0007/c/en",
          "systransactionid" : 864225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1196216197000,
          "topparentid" : 4992454,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586775441000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147033000,
          "permanentid" : "f205a5440ac83fec7ed84a0268403701a47521fa030e8a82e98c0de6fc5a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9445918259fe2368e2bb1f",
          "transactionid" : 864225,
          "title" : "Trace Debug Tools Version 1.2 ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649147033000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsi0007:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147033612108251,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1259,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146697231,
          "syssize" : 1259,
          "sysdate" : 1649147033000,
          "haslayout" : "1",
          "topparent" : "4992454",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992454,
          "content_description" : "This document describes how to install the Trace Debug Tools (TDT Version 1.2) onto a PC workstation.",
          "wordcount" : 106,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147033000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsi0007/c/?lang=en",
          "modified" : 1640085731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147033612108251,
          "uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
          "syscollection" : "default"
        },
        "Title" : "Trace Debug Tools Version 1.2",
        "Uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en",
        "Excerpt" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "FirstSentences" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks owned by ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Software requirements ",
        "document_number" : "dsi0007",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4992454",
        "sysurihash" : "bzqenBMR2IPE1Ii1",
        "urihash" : "bzqenBMR2IPE1Ii1",
        "sysuri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/software-requirements",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1196216197000,
        "topparentid" : 4992454,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586775441000,
        "sysconcepts" : "Multi-ICE ; v1 ; ADS ; run ; Adobe Acrobat Reader ; User Guide ; ARM Trace ; manual suite ; interface unit ; operating systems ; Software requirements",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4992454,
        "parentitem" : "5e9445918259fe2368e2bb1f",
        "concepts" : "Multi-ICE ; v1 ; ADS ; run ; Adobe Acrobat Reader ; User Guide ; ARM Trace ; manual suite ; interface unit ; operating systems ; Software requirements",
        "documenttype" : "html",
        "isattachment" : "4992454",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147030000,
        "permanentid" : "43cb73274889974dd5d78c3a303735820b0a87de4276675c8f8df2764a93",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9445918259fe2368e2bb2a",
        "transactionid" : 864225,
        "title" : "Software requirements ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649147030000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsi0007:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147030836077868,
        "sysisattachment" : "4992454",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4992454,
        "size" : 1121,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsi0007/c/installing-tdt-version-1-2/software-requirements?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146697231,
        "syssize" : 1121,
        "sysdate" : 1649147030000,
        "haslayout" : "1",
        "topparent" : "4992454",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992454,
        "content_description" : "This document describes how to install the Trace Debug Tools (TDT Version 1.2) onto a PC workstation.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147030000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsi0007/c/installing-tdt-version-1-2/software-requirements?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsi0007/c/installing-tdt-version-1-2/software-requirements?lang=en",
        "modified" : 1640085731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147030836077868,
        "uri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/software-requirements",
        "syscollection" : "default"
      },
      "Title" : "Software requirements",
      "Uri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/software-requirements",
      "PrintableUri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/software-requirements",
      "ClickUri" : "https://developer.arm.com/documentation/dsi0007/c/installing-tdt-version-1-2/software-requirements?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/software-requirements",
      "Excerpt" : "Software requirements You must have one of the following operating systems to install and run TDT: Windows 95 Windows 98 ... You must also have the ARM Developer Suite (ADS) 1.2 installed.",
      "FirstSentences" : "Software requirements You must have one of the following operating systems to install and run TDT: Windows 95 Windows 98 Windows Me Windows NT version 4.0 or higher (Intel x86) Windows 2000 ..."
    }, {
      "title" : "Modifying, repairing, or removing TDT",
      "uri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt",
      "printableUri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt",
      "clickUri" : "https://developer.arm.com/documentation/dsi0007/c/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt",
      "excerpt" : "The setup program starts. ... When complete, the Maintenance Complete dialog page is displayed. ... Click Finish. ... Modifying, repairing, or removing TDT Debug Visibility and Trace",
      "firstSentences" : "Modifying, repairing, or removing TDT You can use the Windows installer to add or remove selected components, reinstall all components, or remove all components of TDT. After you have successfully ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Trace Debug Tools Version 1.2",
        "uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "printableUri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "clickUri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en",
        "excerpt" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "firstSentences" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks owned by ARM ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Trace Debug Tools Version 1.2 ",
          "document_number" : "dsi0007",
          "document_version" : "c",
          "content_type" : "guide",
          "systopparent" : "4992454",
          "sysurihash" : "V63skh7pð2KVXGgð",
          "urihash" : "V63skh7pð2KVXGgð",
          "sysuri" : "https://developer.arm.com/documentation/dsi0007/c/en",
          "systransactionid" : 864225,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1196216197000,
          "topparentid" : 4992454,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586775441000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649147033000,
          "permanentid" : "f205a5440ac83fec7ed84a0268403701a47521fa030e8a82e98c0de6fc5a",
          "syslanguage" : [ "English" ],
          "itemid" : "5e9445918259fe2368e2bb1f",
          "transactionid" : 864225,
          "title" : "Trace Debug Tools Version 1.2 ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649147033000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dsi0007:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649147033612108251,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1259,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146697231,
          "syssize" : 1259,
          "sysdate" : 1649147033000,
          "haslayout" : "1",
          "topparent" : "4992454",
          "label_version" : "1.2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992454,
          "content_description" : "This document describes how to install the Trace Debug Tools (TDT Version 1.2) onto a PC workstation.",
          "wordcount" : 106,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649147033000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dsi0007/c/?lang=en",
          "modified" : 1640085731000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649147033612108251,
          "uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
          "syscollection" : "default"
        },
        "Title" : "Trace Debug Tools Version 1.2",
        "Uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dsi0007/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en",
        "Excerpt" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "FirstSentences" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks owned by ARM ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Modifying, repairing, or removing TDT ",
        "document_number" : "dsi0007",
        "document_version" : "c",
        "content_type" : "guide",
        "systopparent" : "4992454",
        "sysurihash" : "U1hqNUZDWztsNgDu",
        "urihash" : "U1hqNUZDWztsNgDu",
        "sysuri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt",
        "systransactionid" : 864225,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1196216197000,
        "topparentid" : 4992454,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586775441000,
        "sysconcepts" : "removing ; installation ; setup ; CD-ROM ; reinstall ; window ; progress ; warning message ; Note Extra ; root directory ; cancellation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4992454,
        "parentitem" : "5e9445918259fe2368e2bb1f",
        "concepts" : "removing ; installation ; setup ; CD-ROM ; reinstall ; window ; progress ; warning message ; Note Extra ; root directory ; cancellation",
        "documenttype" : "html",
        "isattachment" : "4992454",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649147030000,
        "permanentid" : "065455d7659e2366dc00713b70d7ca20ee5a4052ddc8377644e14fd4bb02",
        "syslanguage" : [ "English" ],
        "itemid" : "5e9445918259fe2368e2bb2e",
        "transactionid" : 864225,
        "title" : "Modifying, repairing, or removing TDT ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649147030000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dsi0007:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649147030449348950,
        "sysisattachment" : "4992454",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4992454,
        "size" : 1956,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dsi0007/c/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146697231,
        "syssize" : 1956,
        "sysdate" : 1649147030000,
        "haslayout" : "1",
        "topparent" : "4992454",
        "label_version" : "1.2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992454,
        "content_description" : "This document describes how to install the Trace Debug Tools (TDT Version 1.2) onto a PC workstation.",
        "wordcount" : 123,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649147030000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dsi0007/c/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dsi0007/c/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt?lang=en",
        "modified" : 1640085731000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649147030449348950,
        "uri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt",
        "syscollection" : "default"
      },
      "Title" : "Modifying, repairing, or removing TDT",
      "Uri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt",
      "PrintableUri" : "https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt",
      "ClickUri" : "https://developer.arm.com/documentation/dsi0007/c/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en/installing-tdt-version-1-2/modifying--repairing--or-removing-tdt",
      "Excerpt" : "The setup program starts. ... When complete, the Maintenance Complete dialog page is displayed. ... Click Finish. ... Modifying, repairing, or removing TDT Debug Visibility and Trace",
      "FirstSentences" : "Modifying, repairing, or removing TDT You can use the Windows installer to add or remove selected components, reinstall all components, or remove all components of TDT. After you have successfully ..."
    } ],
    "totalNumberOfChildResults" : 19,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Trace Debug Tools Version 1.2 ",
      "document_number" : "dsi0007",
      "document_version" : "c",
      "content_type" : "guide",
      "systopparent" : "4992454",
      "sysurihash" : "V63skh7pð2KVXGgð",
      "urihash" : "V63skh7pð2KVXGgð",
      "sysuri" : "https://developer.arm.com/documentation/dsi0007/c/en",
      "systransactionid" : 864225,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1196216197000,
      "topparentid" : 4992454,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586775441000,
      "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; continuous developments ; copyright holder ; written permission ; material form ; omission",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649147033000,
      "permanentid" : "f205a5440ac83fec7ed84a0268403701a47521fa030e8a82e98c0de6fc5a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e9445918259fe2368e2bb1f",
      "transactionid" : 864225,
      "title" : "Trace Debug Tools Version 1.2 ",
      "products" : [ "Debug Visibility and Trace" ],
      "date" : 1649147033000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dsi0007:c:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649147033612108251,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 1259,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146697231,
      "syssize" : 1259,
      "sysdate" : 1649147033000,
      "haslayout" : "1",
      "topparent" : "4992454",
      "label_version" : "1.2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4992454,
      "content_description" : "This document describes how to install the Trace Debug Tools (TDT Version 1.2) onto a PC workstation.",
      "wordcount" : 106,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649147033000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dsi0007/c/?lang=en",
      "modified" : 1640085731000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649147033612108251,
      "uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
      "syscollection" : "default"
    },
    "Title" : "Trace Debug Tools Version 1.2",
    "Uri" : "https://developer.arm.com/documentation/dsi0007/c/en",
    "PrintableUri" : "https://developer.arm.com/documentation/dsi0007/c/en",
    "ClickUri" : "https://developer.arm.com/documentation/dsi0007/c/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dsi0007/c/en",
    "Excerpt" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
    "FirstSentences" : "Installation Guide Copyright 2000-2002 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks owned by ARM ..."
  }, {
    "title" : "Burst conversions",
    "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "excerpt" : "The read is unaligned Non-modifiable. If the bridge splits a burst, then it issues multiple INCR bursts. ... NONSEQ - hburst == SINGLE - 1KB border crossing beat. - Sparse AXI beat.",
    "firstSentences" : "Burst conversions The AXI5 to AHB5 bridge converts the AXI transactions into AHB transfers. To indicate the type of AHB transfer, the bridge sets the value of the hburst, hsize, and htrans signals.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "DSVts84blfmfWZñ1",
        "urihash" : "DSVts84blfmfWZñ1",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084574000,
        "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad86",
        "transactionid" : 863760,
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1649084574000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084574126306695,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4440,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084413358,
        "syssize" : 4440,
        "sysdate" : 1649084574000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084574000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084574126306695,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
      "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
    },
    "childResults" : [ {
      "title" : "AMBA bus properties",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "excerpt" : "AMBA bus properties The AMBA protocols define multiple property types that indicate the capabilities of a device. The following table lists the AXI5 properties of the AXI5 to AHB5 bridge.",
      "firstSentences" : "AMBA bus properties The AMBA protocols define multiple property types that indicate the capabilities of a device. The following table lists the AXI5 properties of the AXI5 to AHB5 bridge. Table 2- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AMBA bus properties ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "45EAps0HzxVyðgJW",
        "urihash" : "45EAps0HzxVyðgJW",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
        "systransactionid" : 857202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "AXI5 properties ; AHB5 bridge ; bus ; AMBA ; Exclusive Transfers ; AHB ; AXI ; endianness ; master interface ; sideband signals ; Identifiers ; Transactions ; Untranslated ; capabilities",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "AXI5 properties ; AHB5 bridge ; bus ; AMBA ; Exclusive Transfers ; AHB ; AXI ; endianness ; master interface ; sideband signals ; Identifiers ; Transactions ; Untranslated ; capabilities",
        "documenttype" : "html",
        "isattachment" : "3466992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648147337000,
        "permanentid" : "fdecdce104154837a85a481c06139b6520878ef32ebaa963c4bd8718bb35",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad90",
        "transactionid" : 857202,
        "title" : "AMBA bus properties ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1648147337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648147337608173142,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 1486,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648147325533,
        "syssize" : 1486,
        "sysdate" : 1648147337000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 116,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648147337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648147337608173142,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
        "syscollection" : "default"
      },
      "Title" : "AMBA bus properties",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/AMBA-bus-properties",
      "Excerpt" : "AMBA bus properties The AMBA protocols define multiple property types that indicate the capabilities of a device. The following table lists the AXI5 properties of the AXI5 to AHB5 bridge.",
      "FirstSentences" : "AMBA bus properties The AMBA protocols define multiple property types that indicate the capabilities of a device. The following table lists the AXI5 properties of the AXI5 to AHB5 bridge. Table 2- ..."
    }, {
      "title" : "Address alignment",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "clickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Address-alignment?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "excerpt" : "Address alignment The AXI and AHB protocols handle transaction addresses differently, ... The AHB protocol does not support unaligned transfers. ... The bridge also calculates wrap addresses.",
      "firstSentences" : "Address alignment The AXI and AHB protocols handle transaction addresses differently, so the AXI5 to AHB5 bridge must perform address alignment. The AHB protocol does not support unaligned transfers.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Address alignment ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysurihash" : "CG1zoUkaXhdw5vHG",
        "urihash" : "CG1zoUkaXhdw5vHG",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
        "systransactionid" : 857202,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1596206982000,
        "sysconcepts" : "first beat ; AXI ; bridge ; transaction ; AHB ; alignment ; master ; AXI5 ; Device memory ; awsparse HIGH ; incoming single ; responsibility of the slave ; consistent ; determines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "first beat ; AXI ; bridge ; transaction ; AHB ; alignment ; master ; AXI5 ; Device memory ; awsparse HIGH ; incoming single ; responsibility of the slave ; consistent ; determines",
        "documenttype" : "html",
        "isattachment" : "3466992",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648147337000,
        "permanentid" : "c422ab8ad9d09d0b9932aa99d39c78d9dc2bf4cfc27c6361c1a16c97cc9f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fad96",
        "transactionid" : 857202,
        "title" : "Address alignment ",
        "products" : [ "CoreLink XHB-500" ],
        "date" : 1648147337000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648147337341639041,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 1982,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Address-alignment?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648147325533,
        "syssize" : 1982,
        "sysdate" : 1648147337000,
        "haslayout" : "1",
        "topparent" : "3466992",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 124,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "document_revision" : "02",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648147337000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Address-alignment?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Address-alignment?lang=en",
        "modified" : 1645005036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648147337341639041,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
        "syscollection" : "default"
      },
      "Title" : "Address alignment",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Address-alignment?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Address-alignment",
      "Excerpt" : "Address alignment The AXI and AHB protocols handle transaction addresses differently, ... The AHB protocol does not support unaligned transfers. ... The bridge also calculates wrap addresses.",
      "FirstSentences" : "Address alignment The AXI and AHB protocols handle transaction addresses differently, so the AXI5 to AHB5 bridge must perform address alignment. The AHB protocol does not support unaligned transfers."
    }, {
      "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2018, 2019 Arm Limited (or its affiliates).",
      "firstSentences" : "Arm® CoreLink™ XHB-500 Bridge Technical Reference Manual Revision: r0p0 AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Copyright © 2018, 2019 Arm Limited or its affiliates. All rights reserved.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "printableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "clickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "firstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "document_number" : "101375",
          "document_version" : "0000",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3466992",
          "sysurihash" : "DSVts84blfmfWZñ1",
          "urihash" : "DSVts84blfmfWZñ1",
          "sysuri" : "https://developer.arm.com/documentation/101375/0000/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1573545906000,
          "topparentid" : 3466992,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1596206982000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084574000,
          "permanentid" : "613f36d0f2f13c63138d7cbc408db363b5cd24854e104470be00965c3f7a",
          "syslanguage" : [ "English" ],
          "itemid" : "5f242f86da9f9552000fad86",
          "transactionid" : 863760,
          "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
          "products" : [ "CoreLink XHB-500" ],
          "date" : 1649084574000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101375:0000:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084574126306695,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4440,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084413358,
          "syssize" : 4440,
          "sysdate" : 1649084574000,
          "haslayout" : "1",
          "topparent" : "3466992",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3466992,
          "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
          "document_revision" : "02",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084574000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101375/0000/?lang=en",
          "modified" : 1645005036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084574126306695,
          "uri" : "https://developer.arm.com/documentation/101375/0000/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
        "Uri" : "https://developer.arm.com/documentation/101375/0000/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en",
        "ClickUri" : "https://developer.arm.com/documentation/101375/0000/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions ... This document may be translated into other languages for convenience, and you agree ... Arm Limited.",
        "FirstSentences" : "Arm\\u00AE CoreLink\\u2122 XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Revision r0p0 Copyright \\u00A9 2018, 2019 Arm Limited or its affiliates. All rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "document_number" : "101375",
        "document_version" : "0000",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3466992",
        "sysauthor" : "ARM",
        "sysurihash" : "hwrOAñlXv3dFHYBl",
        "urihash" : "hwrOAñlXv3dFHYBl",
        "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
        "keywords" : "axi peripherals, ahb peripherals",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1573545906000,
        "topparentid" : 3466992,
        "numberofpages" : 59,
        "sysconcepts" : "signals ; arbitration ; transactions ; bridge ; AHB5 bridge ; configuration ; shareability domains ; transfers ; non-sparse ; priority ; register slices ; timing isolation ; wait states ; reverse directions ; master interface ; error responses",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
        "attachmentparentid" : 3466992,
        "parentitem" : "5f242f86da9f9552000fad86",
        "concepts" : "signals ; arbitration ; transactions ; bridge ; AHB5 bridge ; configuration ; shareability domains ; transfers ; non-sparse ; priority ; register slices ; timing isolation ; wait states ; reverse directions ; master interface ; error responses",
        "documenttype" : "pdf",
        "isattachment" : "3466992",
        "sysindexeddate" : 1649084660000,
        "permanentid" : "c6b347f11e245252564fd871f8f612d5b30e25fe2132008cebd172cea3e3",
        "syslanguage" : [ "English" ],
        "itemid" : "5f242f86da9f9552000fadb0",
        "transactionid" : 863761,
        "title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge ",
        "subject" : "This book describes the functionality of the bridges in the Arm® CoreLink XHB-500 product. It also provides the signal descriptions.",
        "date" : 1649084660000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101375:0000:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084660087999063,
        "sysisattachment" : "3466992",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3466992,
        "size" : 551479,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084415787,
        "syssubject" : "This book describes the functionality of the bridges in the Arm® CoreLink XHB-500 product. It also provides the signal descriptions.",
        "syssize" : 551479,
        "sysdate" : 1649084660000,
        "topparent" : "3466992",
        "author" : "ARM",
        "label_version" : "r0p0",
        "systopparentid" : 3466992,
        "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
        "wordcount" : 1346,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084660000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084660087999063,
        "uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreLink XHB-500 Bridge Technical Reference Manual AXI5 to AHB5 bridge and AHB5 to AXI5 bridge",
      "Uri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f242f86da9f9552000fadb0",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/pdf/corelink_xhb500_bridge_technical_reference_manual_101375_0000_02_en.pdf",
      "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2018, 2019 Arm Limited (or its affiliates).",
      "FirstSentences" : "Arm® CoreLink™ XHB-500 Bridge Technical Reference Manual Revision: r0p0 AXI5 to AHB5 bridge and AHB5 to AXI5 bridge Copyright © 2018, 2019 Arm Limited or its affiliates. All rights reserved."
    } ],
    "totalNumberOfChildResults" : 29,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Burst conversions ",
      "document_number" : "101375",
      "document_version" : "0000",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3466992",
      "sysurihash" : "df7fLKCuMn6VpM0H",
      "urihash" : "df7fLKCuMn6VpM0H",
      "sysuri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
      "systransactionid" : 857202,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1573545906000,
      "topparentid" : 3466992,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1596206982000,
      "sysconcepts" : "bursts ; AHB transfers ; AXI ; bridge ; hsize ; AXI5 ; htrans ; hburst ; unaligned non-modifiable ; previously listed ; awsparse ; crossing",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|60b9f975237e4e09d0d3cd28", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f22e24a5e02d07b2621|60b9f975237e4e09d0d3cd28" ],
      "attachmentparentid" : 3466992,
      "parentitem" : "5f242f86da9f9552000fad86",
      "concepts" : "bursts ; AHB transfers ; AXI ; bridge ; hsize ; AXI5 ; htrans ; hburst ; unaligned non-modifiable ; previously listed ; awsparse ; crossing",
      "documenttype" : "html",
      "isattachment" : "3466992",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648147338000,
      "permanentid" : "17ad0b0a4db8728acb926d6c5f73be1f613b8e648656294bae92f84cf7e1",
      "syslanguage" : [ "English" ],
      "itemid" : "5f242f86da9f9552000fad91",
      "transactionid" : 857202,
      "title" : "Burst conversions ",
      "products" : [ "CoreLink XHB-500" ],
      "date" : 1648147338000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101375:0000:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648147338491417745,
      "sysisattachment" : "3466992",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3466992,
      "size" : 3114,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648147325533,
      "syssize" : 3114,
      "sysdate" : 1648147338000,
      "haslayout" : "1",
      "topparent" : "3466992",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3466992,
      "content_description" : "This book is written for system designers and programmers who are designing or programming a System on Chip (SoC) that uses the XHB-500.",
      "wordcount" : 164,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Network Interconnect Family|CoreLink XHB-500", "IP Products|System IP|CoreLink Interconnect|CoreLink XHB-500" ],
      "document_revision" : "02",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648147338000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions?lang=en",
      "modified" : 1645005036000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648147338491417745,
      "uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
      "syscollection" : "default"
    },
    "Title" : "Burst conversions",
    "Uri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "PrintableUri" : "https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "ClickUri" : "https://developer.arm.com/documentation/101375/0000/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101375/0000/en/Functional-description--AXI5-to-AHB5-bridge/Burst-conversions",
    "Excerpt" : "The read is unaligned Non-modifiable. If the bridge splits a burst, then it issues multiple INCR bursts. ... NONSEQ - hburst == SINGLE - 1KB border crossing beat. - Sparse AXI beat.",
    "FirstSentences" : "Burst conversions The AXI5 to AHB5 bridge converts the AXI transactions into AHB transfers. To indicate the type of AHB transfer, the bridge sets the value of the hburst, hsize, and htrans signals."
  }, {
    "title" : "CoreSight ETM11 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "excerpt" : "Appendix A revised. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ...",
    "firstSentences" : "CoreSight ETM11 ... Revision: r1p1 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0318E ii Date 19 July 2004 13 May 2005 10 October 2006 08 December 2006 17 ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM11 Technical Reference Manual ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "ZdpakHKN5IZbhVKm",
        "urihash" : "ZdpakHKN5IZbhVKm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8b",
        "transactionid" : 861297,
        "title" : "CoreSight ETM11 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403192683640,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2245,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396744,
        "syssize" : 2245,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403192683640,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "CoreSight ETM11 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM11 Technical Reference Manual ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "ZdpakHKN5IZbhVKm",
        "urihash" : "ZdpakHKN5IZbhVKm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3046fd977155116a7b8b",
        "transactionid" : 861297,
        "title" : "CoreSight ETM11 Technical Reference Manual ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403192683640,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2245,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396744,
        "syssize" : 2245,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 169,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403192683640,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM11 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
      "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "Context ID tracing",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "excerpt" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "firstSentences" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates the appropriate number of bytes as a context ID packet instead of a normal data packet. As ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM11 Technical Reference Manual ",
          "document_number" : "ddi0318",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985974",
          "sysurihash" : "ZdpakHKN5IZbhVKm",
          "urihash" : "ZdpakHKN5IZbhVKm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "systransactionid" : 861297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180566170000,
          "topparentid" : 4985974,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719406000,
          "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8b",
          "transactionid" : 861297,
          "title" : "CoreSight ETM11 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648719403000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0318:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719403192683640,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2245,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719396744,
          "syssize" : 2245,
          "sysdate" : 1648719403000,
          "haslayout" : "1",
          "topparent" : "4985974",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985974,
          "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719406000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0318/e/?lang=en",
          "modified" : 1639043149000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719403192683640,
          "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Context ID tracing ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "U2Pðñ4WY3B7fwBHE",
        "urihash" : "U2Pðñ4WY3B7fwBHE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "sysconcepts" : "context ID ; secure ; packet ; instruction ; ETM11 ; nonsecure ; switching ; ARM1176JZ",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 4985974,
        "parentitem" : "5e8e3046fd977155116a7b8b",
        "concepts" : "context ID ; secure ; packet ; instruction ; ETM11 ; nonsecure ; switching ; ARM1176JZ",
        "documenttype" : "html",
        "isattachment" : "4985974",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "399f7f45e262e54278c689745eebd2c4573a9969028469086b6dfd2f3b0e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3047fd977155116a7bd0",
        "transactionid" : 861297,
        "title" : "Context ID tracing ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403158482679,
        "sysisattachment" : "4985974",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985974,
        "size" : 522,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396713,
        "syssize" : 522,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 47,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403158482679,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
        "syscollection" : "default"
      },
      "Title" : "Context ID tracing",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/implementation-defined-behavior/context-id-tracing?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/implementation-defined-behavior/context-id-tracing",
      "Excerpt" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates ... As a result, if context ID tracing is enabled, an MCR instruction that changes the ...",
      "FirstSentences" : "Context ID tracing CoreSight ETM11 detects the MCR instruction that changes the context ID, and generates the appropriate number of bytes as a context ID packet instead of a normal data packet. As ..."
    }, {
      "title" : "Signals Lists",
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "excerpt" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals.",
      "firstSentences" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals. Signals Lists CoreSight ETM11",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM11 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "firstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM11 Technical Reference Manual ",
          "document_number" : "ddi0318",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4985974",
          "sysurihash" : "ZdpakHKN5IZbhVKm",
          "urihash" : "ZdpakHKN5IZbhVKm",
          "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "systransactionid" : 861297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1180566170000,
          "topparentid" : 4985974,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376774000,
          "sysconcepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
          "concepts" : "proprietary notice ; ARM ; History Revision ; corrections ; release ; warranties implied ; copyright holder ; material form ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648719406000,
          "permanentid" : "65e98dac1f3d555910a20af3052431af80f733c9f37a136751bb0127f2e0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3046fd977155116a7b8b",
          "transactionid" : 861297,
          "title" : "CoreSight ETM11 Technical Reference Manual ",
          "products" : [ "CoreSight ETM11" ],
          "date" : 1648719403000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0318:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648719403192683640,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2245,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648719396744,
          "syssize" : 2245,
          "sysdate" : 1648719403000,
          "haslayout" : "1",
          "topparent" : "4985974",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4985974,
          "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
          "wordcount" : 169,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648719406000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0318/e/?lang=en",
          "modified" : 1639043149000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648719403192683640,
          "uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM11 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... Appendix A revised. ... CoreSight ETM11 Technical Reference Manual CoreSight ETM11",
        "FirstSentences" : "CoreSight ETM11 Technical Reference Manual Copyright 2004-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Signals Lists ",
        "document_number" : "ddi0318",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4985974",
        "sysurihash" : "UCcBJjñYJwikZð1q",
        "urihash" : "UCcBJjñYJwikZð1q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
        "systransactionid" : 861297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1180566170000,
        "topparentid" : 4985974,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376774000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
        "attachmentparentid" : 4985974,
        "parentitem" : "5e8e3046fd977155116a7b8b",
        "documenttype" : "html",
        "isattachment" : "4985974",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719406000,
        "permanentid" : "b01e1c96ec53aab38e7eac690f6f69be8b1c0d7d4ca3d0a26c627a464b05",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3048fd977155116a7bf8",
        "transactionid" : 861297,
        "title" : "Signals Lists ",
        "products" : [ "CoreSight ETM11" ],
        "date" : 1648719403000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0318:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719403159616820,
        "sysisattachment" : "4985974",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4985974,
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719396666,
        "syssize" : 195,
        "sysdate" : 1648719403000,
        "haslayout" : "1",
        "topparent" : "4985974",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4985974,
        "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
        "wordcount" : 17,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719406000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0318/e/signals-lists?lang=en",
        "modified" : 1639043149000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719403159616820,
        "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
        "syscollection" : "default"
      },
      "Title" : "Signals Lists",
      "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0318/e/signals-lists?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/signals-lists",
      "Excerpt" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals.",
      "FirstSentences" : "Appendix A. Signals Lists This appendix describes the signals used in the CoreSight ETM11. It contains the following sections: ETM11CSSingle Signals ETM11CS Signals. Signals Lists CoreSight ETM11"
    } ],
    "totalNumberOfChildResults" : 4,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight ETM11 Technical Reference Manual ",
      "document_number" : "ddi0318",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4985974",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "sp099JbWm3pJKlSU",
      "urihash" : "sp099JbWm3pJKlSU",
      "sysuri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
      "systransactionid" : 861297,
      "copyright" : "Copyright © 2004-2007 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1180566170000,
      "topparentid" : 4985974,
      "numberofpages" : 104,
      "sysconcepts" : "CoreSight ETM11 ; signals ; instructions ; functionality ; ARM Limited ; ETM11CSSingle ; ETM ; ARM11 processors ; APB interface ; registers ; memory ; documentation ; timing diagrams ; ARM11 family ; commands ; conventions",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba106cd74e712c449723b" ],
      "attachmentparentid" : 4985974,
      "parentitem" : "5e8e3046fd977155116a7b8b",
      "concepts" : "CoreSight ETM11 ; signals ; instructions ; functionality ; ARM Limited ; ETM11CSSingle ; ETM ; ARM11 processors ; APB interface ; registers ; memory ; documentation ; timing diagrams ; ARM11 family ; commands ; conventions",
      "documenttype" : "pdf",
      "isattachment" : "4985974",
      "sysindexeddate" : 1648719406000,
      "permanentid" : "0ad43f7f2a1db751c7609bd032d8909e716eca119116624a8ae2d96a304e",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3048fd977155116a7c11",
      "transactionid" : 861297,
      "title" : "CoreSight ETM11 Technical Reference Manual ",
      "date" : 1648719404000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0318:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719404118938346,
      "sysisattachment" : "4985974",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4985974,
      "size" : 641936,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719398575,
      "syssize" : 641936,
      "sysdate" : 1648719404000,
      "topparent" : "4985974",
      "author" : "ARM Limited",
      "label_version" : "r1p1",
      "systopparentid" : 4985974,
      "content_description" : "This is the Technical Reference Manual (TRM) for CoreSight ETM11.",
      "wordcount" : 1717,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719406000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719404118938346,
      "uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM11 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3048fd977155116a7c11",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0318/e/en/pdf/DDI0318E_cs_etm11_r1p1_trm.pdf",
    "Excerpt" : "Appendix A revised. ... The product described in this document is subject to continuous developments and ... Product Status The information in this document is final, that is for a developed ...",
    "FirstSentences" : "CoreSight ETM11 ... Revision: r1p1 Technical Reference Manual Copyright © 2004-2007 ARM Limited. All rights reserved. ARM DDI 0318E ii Date 19 July 2004 13 May 2005 10 October 2006 08 December 2006 17 ..."
  }, {
    "title" : "About this book",
    "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "clickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, and ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). About this book Cortex-A65",
    "firstSentences" : "About this book This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision status The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "sGvZaXu8GBWBOwTE",
        "urihash" : "sGvZaXu8GBWBOwTE",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6224",
        "transactionid" : 864221,
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848472124536,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4412,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 4412,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848472124536,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Feedback",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "firstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100441",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466519",
          "sysurihash" : "sGvZaXu8GBWBOwTE",
          "urihash" : "sGvZaXu8GBWBOwTE",
          "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585315140000,
          "topparentid" : 4466519,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612442756000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146848000,
          "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
          "syslanguage" : [ "English" ],
          "itemid" : "601bec84873dd96c4dea6224",
          "transactionid" : 864221,
          "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649146848000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100441:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146848472124536,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4412,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146491130,
          "syssize" : 4412,
          "sysdate" : 1649146848000,
          "haslayout" : "1",
          "topparent" : "4466519",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466519,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146848000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100441/0102/?lang=en",
          "modified" : 1636366229000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146848472124536,
          "uri" : "https://developer.arm.com/documentation/100441/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Feedback ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "vn1HI3XfEf9OMGIg",
        "urihash" : "vn1HI3XfEf9OMGIg",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
        "systransactionid" : 864222,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Extension Technical Reference Manual ; Core Cryptographic ; diagnostic procedures",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466519,
        "parentitem" : "601bec84873dd96c4dea6224",
        "concepts" : "arm ; comments ; Feedback Feedback ; explanation ; reader ; represented document ; welcomes general ; Extension Technical Reference Manual ; Core Cryptographic ; diagnostic procedures",
        "documenttype" : "html",
        "isattachment" : "4466519",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146864000,
        "permanentid" : "1ba29499896358e7d6962ddc68f2ede3b640669fdf57c5d331269557be91",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6228",
        "transactionid" : 864222,
        "title" : "Feedback ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146864000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146864978996232,
        "sysisattachment" : "4466519",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466519,
        "size" : 868,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 868,
        "sysdate" : 1649146864000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 88,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146864000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/Preface/Feedback?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146864978996232,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
        "syscollection" : "default"
      },
      "Title" : "Feedback",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/Feedback?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/Feedback",
      "Excerpt" : "Feedback Feedback on this product If you have any comments or suggestions about this ... The product revision or version. An explanation with as much information as you can provide.",
      "FirstSentences" : "Feedback Feedback on this product If you have any comments or suggestions about this product, contact your supplier and give: The product name. The product revision or version. An explanation with ..."
    }, {
      "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "sGvZaXu8GBWBOwTE",
        "urihash" : "sGvZaXu8GBWBOwTE",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea6224",
        "transactionid" : 864221,
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848472124536,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4412,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 4412,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848472124536,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    }, {
      "title" : "Revisions",
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "printableUri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "clickUri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r1p0 Second release. There are no technical changes. ... r1p1 Third release.",
      "firstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. For more information, see ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "printableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "clickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100441",
          "document_version" : "0102",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4466519",
          "sysurihash" : "sGvZaXu8GBWBOwTE",
          "urihash" : "sGvZaXu8GBWBOwTE",
          "sysuri" : "https://developer.arm.com/documentation/100441/0102/en",
          "systransactionid" : 864221,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1585315140000,
          "topparentid" : 4466519,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1612442756000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146848000,
          "permanentid" : "50ccfb590365ad758eba21f4021f165e51d135b72ad99fe93b47660e123a",
          "syslanguage" : [ "English" ],
          "itemid" : "601bec84873dd96c4dea6224",
          "transactionid" : 864221,
          "title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A65" ],
          "date" : 1649146848000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100441:0102:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146848472124536,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4412,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146491130,
          "syssize" : 4412,
          "sysdate" : 1649146848000,
          "haslayout" : "1",
          "topparent" : "4466519",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4466519,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146848000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100441/0102/?lang=en",
          "modified" : 1636366229000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146848472124536,
          "uri" : "https://developer.arm.com/documentation/100441/0102/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A65 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100441/0102/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en",
        "ClickUri" : "https://developer.arm.com/documentation/100441/0102/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of any ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A65 Core Cryptographic Extension Technical ...",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A65 Core Cryptographic Extension Technical Reference Manual Revision r1p2 Copyright \\u00A9 2018-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Revisions ",
        "document_number" : "100441",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466519",
        "sysurihash" : "tfC3vsMlARB9iCRB",
        "urihash" : "tfC3vsMlARB9iCRB",
        "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
        "systransactionid" : 864221,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1585315140000,
        "topparentid" : 4466519,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612442756000,
        "sysconcepts" : "technical changes ; see Revisions ; release ; r1p0 Second ; r1p2 ; functionality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
        "attachmentparentid" : 4466519,
        "parentitem" : "601bec84873dd96c4dea6224",
        "concepts" : "technical changes ; see Revisions ; release ; r1p0 Second ; r1p2 ; functionality",
        "documenttype" : "html",
        "isattachment" : "4466519",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146848000,
        "permanentid" : "c9cf70609c0c35331b60bba912b9e3135fdcd8015e628da4ac857bc00fb0",
        "syslanguage" : [ "English" ],
        "itemid" : "601bec84873dd96c4dea622b",
        "transactionid" : 864221,
        "title" : "Revisions ",
        "products" : [ "Cortex-A65" ],
        "date" : 1649146848000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100441:0102:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146848438880036,
        "sysisattachment" : "4466519",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4466519,
        "size" : 402,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146491130,
        "syssize" : 402,
        "sysdate" : 1649146848000,
        "haslayout" : "1",
        "topparent" : "4466519",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466519,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146848000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100441/0102/Functional-description/Revisions?lang=en",
        "modified" : 1636366229000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146848438880036,
        "uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
        "syscollection" : "default"
      },
      "Title" : "Revisions",
      "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Functional-description/Revisions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Functional-description/Revisions",
      "Excerpt" : "Revisions This section describes the differences in functionality between product ... r0p0 First release. r1p0 Second release. There are no technical changes. ... r1p1 Third release.",
      "FirstSentences" : "Revisions This section describes the differences in functionality between product revisions. r0p0 First release. r1p0 Second release. There are no technical changes. For more information, see ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "About this book ",
      "document_number" : "100441",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466519",
      "sysurihash" : "RvoMzXWngUOdatZT",
      "urihash" : "RvoMzXWngUOdatZT",
      "sysuri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
      "systransactionid" : 864222,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1585315140000,
      "topparentid" : 4466519,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1612442756000,
      "sysconcepts" : "Cryptographic Extension ; documentation ; core ; designers ; Glossary The Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2568" ],
      "attachmentparentid" : 4466519,
      "parentitem" : "601bec84873dd96c4dea6224",
      "concepts" : "Cryptographic Extension ; documentation ; core ; designers ; Glossary The Arm Glossary ; monospace ; commands ; meaning ; assembler syntax ; language keywords ; industry standard ; Intended audience ; abbreviation ; System-on-Chip ; programmers",
      "documenttype" : "html",
      "isattachment" : "4466519",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146865000,
      "permanentid" : "16260d32a8f9cccbf839ba546ab9032d43ffffce113788bbb05541d19b7b",
      "syslanguage" : [ "English" ],
      "itemid" : "601bec84873dd96c4dea6227",
      "transactionid" : 864222,
      "title" : "About this book ",
      "products" : [ "Cortex-A65" ],
      "date" : 1649146865000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100441:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146865159439900,
      "sysisattachment" : "4466519",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466519,
      "size" : 2942,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146491130,
      "syssize" : 2942,
      "sysdate" : 1649146865000,
      "haslayout" : "1",
      "topparent" : "4466519",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4466519,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A65 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 213,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A65", "Cortex-A|Cortex-A65" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A65" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146865000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100441/0102/Preface/About-this-book?lang=en",
      "modified" : 1636366229000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146865159439900,
      "uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
      "syscollection" : "default"
    },
    "Title" : "About this book",
    "Uri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "PrintableUri" : "https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "ClickUri" : "https://developer.arm.com/documentation/100441/0102/Preface/About-this-book?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100441/0102/en/Preface/About-this-book",
    "Excerpt" : "monospace Denotes text that you can enter at the keyboard, such as commands, file and program names, and ... Secure Hash Standard (SHS) (FIPS 180-4, March 2012). About this book Cortex-A65",
    "FirstSentences" : "About this book This document describes the optional cryptographic features of the core. It includes descriptions of the registers used by the Cryptographic Extension. Product revision status The ..."
  }, {
    "title" : "FIFO",
    "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "excerpt" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle ...",
    "firstSentences" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle and ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-R4 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "B02fðJAwwpjrDTdM",
        "urihash" : "B02fðJAwwpjrDTdM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "systransactionid" : 864279,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649149792000,
        "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff53",
        "transactionid" : 864279,
        "title" : "CoreSight ETM-R4 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1649149792000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649149792282933227,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1945,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649149775357,
        "syssize" : 1945,
        "sysdate" : 1649149792000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 153,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649149792000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649149792282933227,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-R4 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
      "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ETM-R4 input and output signal timing parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "excerpt" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock ... For inputs this is the delay between the input port and the first register.",
      "firstSentences" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock period taken up by internal logic. For inputs this is the delay between the input ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM-R4 input and output signal timing parameters ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "5RsrTdDzChcI6gZ1",
        "urihash" : "5RsrTdDzChcI6gZ1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "delays ; timing parameters ; register ; port ; ETM ; clock ; R4 ; process technologies ; constraints ; internal logic",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "delays ; timing parameters ; register ; port ; ETM ; clock ; R4 ; process technologies ; constraints ; internal logic",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "9185a67c87b3c56678b4932ecf83e226030ebab1b15caa5906c5a447e72b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ffa2",
        "transactionid" : 861296,
        "title" : "ETM-R4 input and output signal timing parameters ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380682075750,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 2184,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 2184,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 131,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380682075750,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
        "syscollection" : "default"
      },
      "Title" : "ETM-R4 input and output signal timing parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/AC-Characteristics/ETM-R4-input-and-output-signal-timing-parameters",
      "Excerpt" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock ... For inputs this is the delay between the input port and the first register.",
      "FirstSentences" : "ETM-R4 input and output signal timing parameters Signals are classified according to the percentage of the clock period taken up by internal logic. For inputs this is the delay between the input ..."
    }, {
      "title" : "PortMode and PortSize",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "excerpt" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port ... In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "firstSentences" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port mode. In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PortMode and PortSize ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "ZEKvCvYALxEPtrpY",
        "urihash" : "ZEKvCvYALxEPtrpY",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "port mode ; PortSize ; PortMode ; b000 ; b0100 ; reset ; ETMCR",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "port mode ; PortSize ; PortMode ; b000 ; b0100 ; reset ; ETMCR",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "1d280b897346370066e3444dc4a8665f8b560730b6395f352715f482087a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff84",
        "transactionid" : 861296,
        "title" : "PortMode and PortSize ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380665918967,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 410,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 410,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380665918967,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
        "syscollection" : "default"
      },
      "Title" : "PortMode and PortSize",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/PortMode-and-PortSize",
      "Excerpt" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port ... In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ...",
      "FirstSentences" : "PortMode and PortSize The macrocell only supports a 32-bit port size, and only supports the dynamic port mode. In the ETMCR, at offset 0x0, from reset: the PortSize bits, bits[21, 6:4], take the ..."
    }, {
      "title" : "Trace limitations",
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "excerpt" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "firstSentences" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-R4 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-R4 Technical Reference Manual ",
          "document_number" : "ddi0367",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484533",
          "sysurihash" : "B02fðJAwwpjrDTdM",
          "urihash" : "B02fðJAwwpjrDTdM",
          "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "systransactionid" : 864279,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1302542073000,
          "topparentid" : 3484533,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1602751994000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649149792000,
          "permanentid" : "eb288f8bdbce7ba43e81c7ef6a312f7d9bca10a772ef58818e67cf4f2948",
          "syslanguage" : [ "English" ],
          "itemid" : "5f880dfa405d955c5176ff53",
          "transactionid" : 864279,
          "title" : "CoreSight ETM-R4 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-R4" ],
          "date" : 1649149792000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0367:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649149792282933227,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1945,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649149775357,
          "syssize" : 1945,
          "sysdate" : 1649149792000,
          "haslayout" : "1",
          "topparent" : "3484533",
          "label_version" : "r2p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484533,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
          "wordcount" : 153,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649149792000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0367/d/?lang=en",
          "modified" : 1639048775000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649149792282933227,
          "uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-R4 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en",
        "Excerpt" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-R4 Technical Reference Manual Copyright 2005-2011 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace limitations ",
        "document_number" : "ddi0367",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484533",
        "sysurihash" : "koTj2one5SIKRExU",
        "urihash" : "koTj2one5SIKRExU",
        "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
        "systransactionid" : 861296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1302542073000,
        "topparentid" : 3484533,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602751994000,
        "sysconcepts" : "trace limitations",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
        "attachmentparentid" : 3484533,
        "parentitem" : "5f880dfa405d955c5176ff53",
        "concepts" : "trace limitations",
        "documenttype" : "html",
        "isattachment" : "3484533",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719380000,
        "permanentid" : "72e11dd9348aa7973c40d55e85fff11018f31dc6a7a68905357780c3d5a8",
        "syslanguage" : [ "English" ],
        "itemid" : "5f880dfa405d955c5176ff83",
        "transactionid" : 861296,
        "title" : "Trace limitations ",
        "products" : [ "CoreSight ETM-R4" ],
        "date" : 1648719380000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0367:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719380634589512,
        "sysisattachment" : "3484533",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484533,
        "size" : 84,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719376791,
        "syssize" : 84,
        "sysdate" : 1648719380000,
        "haslayout" : "1",
        "topparent" : "3484533",
        "label_version" : "r2p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484533,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
        "wordcount" : 8,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719380000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
        "modified" : 1639048775000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719380634589512,
        "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
        "syscollection" : "default"
      },
      "Title" : "Trace limitations",
      "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/Constraints-and-limitations-of-use/Trace-limitations",
      "Excerpt" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4",
      "FirstSentences" : "Trace limitations There are no trace limitations. Trace limitations CoreSight ETM-R4"
    } ],
    "totalNumberOfChildResults" : 61,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "FIFO ",
      "document_number" : "ddi0367",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484533",
      "sysurihash" : "gRS1XMc3bfXu6xAM",
      "urihash" : "gRS1XMc3bfXu6xAM",
      "sysuri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
      "systransactionid" : 861296,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1302542073000,
      "topparentid" : 3484533,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1602751994000,
      "sysconcepts" : "trace packets ; FIFO ; ATCLK domain ; buffers bursts ; cycle",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba107cd74e712c449723c" ],
      "attachmentparentid" : 3484533,
      "parentitem" : "5f880dfa405d955c5176ff53",
      "concepts" : "trace packets ; FIFO ; ATCLK domain ; buffers bursts ; cycle",
      "documenttype" : "html",
      "isattachment" : "3484533",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719380000,
      "permanentid" : "27f731c05b00896b9de4ad4423fcd09f7cee31a443de16d9b7751ed70826",
      "syslanguage" : [ "English" ],
      "itemid" : "5f880dfa405d955c5176ff71",
      "transactionid" : 861296,
      "title" : "FIFO ",
      "products" : [ "CoreSight ETM-R4" ],
      "date" : 1648719380000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0367:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719380885384420,
      "sysisattachment" : "3484533",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3484533,
      "size" : 242,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719376791,
      "syssize" : 242,
      "sysdate" : 1648719380000,
      "haslayout" : "1",
      "topparent" : "3484533",
      "label_version" : "r2p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484533,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell for the Cortex-R4 and Cortex-R4F processors.",
      "wordcount" : 34,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-R4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719380000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
      "modified" : 1639048775000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719380885384420,
      "uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
      "syscollection" : "default"
    },
    "Title" : "FIFO",
    "Uri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0367/d/Functional-Description/About-the-functions/FIFO?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0367/d/en/Functional-Description/About-the-functions/FIFO",
    "Excerpt" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle ...",
    "FirstSentences" : "FIFO This block buffers bursts of trace packets and manages the transfer of them into the ATCLK domain. Up to 23 bytes of trace packet information can be written into the FIFO in one cycle and ..."
  }, {
    "title" : "Arm Neoverse V1 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "firstSentences" : "Arm® Neoverse™ V1 Core Revision: r1p1 Technical Reference Manual Copyright © 2019–2021 Arm Limited or its affiliates. All rights reserved. 101427_0101_05_en Arm® Neoverse™ V1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse V1 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "3ztEQ7KSdQlLYb4N",
        "urihash" : "3ztEQ7KSdQlLYb4N",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
        "systransactionid" : 977154,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1664448704000,
        "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335385368c4c2b1c237f",
        "transactionid" : 977154,
        "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
        "products" : [ "Neoverse V1" ],
        "date" : 1664448704000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1664448704618631454,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4971,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1664448699616,
        "syssize" : 4971,
        "sysdate" : 1664448704000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 322,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1664448704000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1664448704618631454,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
      "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "TRCIDR1, ID Register 1",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "excerpt" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. ... RES0, [23:16] RES0 Reserved.",
      "firstSentences" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. Figure D12-27 TRCIDR1 bit assignments DESIGNER, [31:24] ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977154,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977154,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCIDR1, ID Register 1 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "F5YS6zsd3omk814k",
        "urihash" : "F5YS6zsd3omk814k",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "trace unit ; TRCIDR1 ; ETMv4 ; RES1 ; RES0 ; assignments DESIGNER ; Figure D12 ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "trace unit ; TRCIDR1 ; ETMv4 ; RES1 ; RES0 ; assignments DESIGNER ; Figure D12 ; interface",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "e59596d3b52dec0709224a5dec701c5d74b00c1673a726e7f085c124bc8c",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c255f",
        "transactionid" : 864220,
        "title" : "TRCIDR1, ID Register 1 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758761048120,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 745,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476038,
        "syssize" : 745,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 76,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758761048120,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
        "syscollection" : "default"
      },
      "Title" : "TRCIDR1, ID Register 1",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCIDR1--ID-Register-1",
      "Excerpt" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. ... RES0, [23:16] RES0 Reserved.",
      "FirstSentences" : "TRCIDR1, ID Register 1 The TRCIDR1 returns the base architecture of the trace unit. Bit field descriptions The TRCIDR1 is a 32-bit register. Figure D12-27 TRCIDR1 bit assignments DESIGNER, [31:24] ..."
    }, {
      "title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "excerpt" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators ... Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register.",
      "firstSentences" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators. Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register. Figure ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977154,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977154,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "OuHUrqeFuNE55NvI",
        "urihash" : "OuHUrqeFuNE55NvI",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "trace unit ; Context ID ; TRCCIDCVR0 ; RES0 ; Specification ETMv4 ; Figure D12 ; interface",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "trace unit ; Context ID ; TRCCIDCVR0 ; RES0 ; Specification ETMv4 ; Figure D12 ; interface",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "35de5fdf16367325f2b072a1467eba0f61268496d78138a86f073ed5daed",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c2549",
        "transactionid" : 864220,
        "title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758722594280,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 934,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476069,
        "syssize" : 934,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 75,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758722594280,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCCIDCCTLR0--Context-ID-Comparator-Control-Register-0",
      "Excerpt" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators ... Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register.",
      "FirstSentences" : "TRCCIDCCTLR0, Context ID Comparator Control Register 0 The TRCCIDCCTLR0 controls the mask value for the context ID comparators. Bit field descriptions The TRCCIDCCTLR0 is a 32-bit register. Figure ..."
    }, {
      "title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0",
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "printableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "clickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "excerpt" : "ARC, [19:16] Selects one or more address range comparators for single-shot control. ... RES0, [15:8] RES0 Reserved. ... TRCSSCCR0, Single-Shot Comparator Control Register 0 Neoverse V1",
      "firstSentences" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 The TRCSSCCR0 controls the single-shot comparator. Bit field descriptions The TRCSSCCR0 is a 32-bit register. Figure D12-62 TRCSSCCR0 bit ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "firstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "document_number" : "101427",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5042696",
          "sysurihash" : "3ztEQ7KSdQlLYb4N",
          "urihash" : "3ztEQ7KSdQlLYb4N",
          "sysuri" : "https://developer.arm.com/documentation/101427/0101/en",
          "systransactionid" : 977154,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1618480587000,
          "topparentid" : 5042696,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1619538771000,
          "sysconcepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
          "concepts" : "Confidential First ; Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; inclusive communities ; internal classification ; usage guidelines ; corporate logo ; subsidiaries ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1664448704000,
          "permanentid" : "e76850aed95728b32af72383d91e328d2b297c70c7452060188c336b792f",
          "syslanguage" : [ "English" ],
          "itemid" : "6088335385368c4c2b1c237f",
          "transactionid" : 977154,
          "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
          "products" : [ "Neoverse V1" ],
          "date" : 1664448704000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101427:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1664448704618631454,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4971,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1664448699616,
          "syssize" : 4971,
          "sysdate" : 1664448704000,
          "haslayout" : "1",
          "topparent" : "5042696",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5042696,
          "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
          "wordcount" : 322,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
          "document_revision" : "05",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1664448704000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101427/0101/?lang=en",
          "modified" : 1636628691000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1664448704618631454,
          "uri" : "https://developer.arm.com/documentation/101427/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101427/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101427/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... The right to use, copy and disclose this document may be subject to license ...",
        "FirstSentences" : "Arm\\u00AE Neoverse\\u2122 V1 Core Technical Reference Manual Revision r1p1 Copyright \\u00A9 2019-2021 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 ",
        "document_number" : "101427",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5042696",
        "sysurihash" : "SM2pCiZQ8P5w575Z",
        "urihash" : "SM2pCiZQ8P5w575Z",
        "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1618480587000,
        "topparentid" : 5042696,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1619538771000,
        "sysconcepts" : "comparators ; reset ; TRCSSCCR0 ; single-shot ; single address ; RES0 ; Specification ETMv4 ; Multiple matches",
        "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
        "attachmentparentid" : 5042696,
        "parentitem" : "6088335385368c4c2b1c237f",
        "concepts" : "comparators ; reset ; TRCSSCCR0 ; single-shot ; single address ; RES0 ; Specification ETMv4 ; Multiple matches",
        "documenttype" : "html",
        "isattachment" : "5042696",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146758000,
        "permanentid" : "3f88d7cf69cc82825cc11a10ab96d87c98952a3da522d808f2db0543bfa6",
        "syslanguage" : [ "English" ],
        "itemid" : "6088335885368c4c2b1c2583",
        "transactionid" : 864220,
        "title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 ",
        "products" : [ "Neoverse V1" ],
        "date" : 1649146758000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101427:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146758403613077,
        "sysisattachment" : "5042696",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5042696,
        "size" : 1130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146476024,
        "syssize" : 1130,
        "sysdate" : 1649146758000,
        "haslayout" : "1",
        "topparent" : "5042696",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5042696,
        "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
        "wordcount" : 92,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
        "document_revision" : "05",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146758000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
        "modified" : 1636628691000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146758403613077,
        "uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
        "syscollection" : "default"
      },
      "Title" : "TRCSSCCR0, Single-Shot Comparator Control Register 0",
      "Uri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "ClickUri" : "https://developer.arm.com/documentation/101427/0101/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/Debug-registers/Memory-mapped-ETM-registers/TRCSSCCR0--Single-Shot-Comparator-Control-Register-0",
      "Excerpt" : "ARC, [19:16] Selects one or more address range comparators for single-shot control. ... RES0, [15:8] RES0 Reserved. ... TRCSSCCR0, Single-Shot Comparator Control Register 0 Neoverse V1",
      "FirstSentences" : "TRCSSCCR0, Single-Shot Comparator Control Register 0 The TRCSSCCR0 controls the single-shot comparator. Bit field descriptions The TRCSSCCR0 is a 32-bit register. Figure D12-62 TRCSSCCR0 bit ..."
    } ],
    "totalNumberOfChildResults" : 12,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse V1 Core Technical Reference Manual ",
      "document_number" : "101427",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5042696",
      "sysauthor" : "ARM",
      "sysurihash" : "UeQWVpuYmbq9pY0d",
      "urihash" : "UeQWVpuYmbq9pY0d",
      "sysuri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Neoverse processors",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1618480587000,
      "topparentid" : 5042696,
      "numberofpages" : 746,
      "sysconcepts" : "instructions ; registers ; functional groups ; EL1 ; cores ; interfaces ; configuration notes ; architecture profile ; Neoverse V1 ; arm ; reset ; Exception level ; Manual Armv8 ; translations ; Reference Manual Armv8 ; Advanced SIMD",
      "navigationhierarchies" : [ "5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214", "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5fbba07b8e527a03a85ed214" ],
      "attachmentparentid" : 5042696,
      "parentitem" : "6088335385368c4c2b1c237f",
      "concepts" : "instructions ; registers ; functional groups ; EL1 ; cores ; interfaces ; configuration notes ; architecture profile ; Neoverse V1 ; arm ; reset ; Exception level ; Manual Armv8 ; translations ; Reference Manual Armv8 ; Advanced SIMD",
      "documenttype" : "pdf",
      "isattachment" : "5042696",
      "sysindexeddate" : 1649146763000,
      "permanentid" : "05493464f8f17a203df80b95540a34da05c0f7e2a06861659491c3299089",
      "syslanguage" : [ "English" ],
      "itemid" : "6088335985368c4c2b1c266d",
      "transactionid" : 864220,
      "title" : "Arm Neoverse V1 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Neoverse V1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649146762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101427:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Software Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "softwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146762792581333,
      "sysisattachment" : "5042696",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5042696,
      "size" : 2936548,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146480990,
      "syssubject" : "This Technical Reference Manual is for the Neoverse V1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2936548,
      "sysdate" : 1649146762000,
      "topparent" : "5042696",
      "author" : "ARM",
      "label_version" : "r1p1",
      "systopparentid" : 5042696,
      "content_description" : "This document provides an overview of the Neoverse V1 core and its features.",
      "wordcount" : 5687,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Neoverse|Neoverse V1", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse V1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146763000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146762792581333,
      "uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse V1 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6088335985368c4c2b1c266d",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101427/0101/en/pdf/arm_neoverse_v1_trm_101427_0101_05_en.pdf",
    "Excerpt" : "THIS DOCUMENT IS PROVIDED “AS IS”. ARM PROVIDES NO REPRESENTATIONS AND NO WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, ... DAMAGES. This document consists solely of commercial items.",
    "FirstSentences" : "Arm® Neoverse™ V1 Core Revision: r1p1 Technical Reference Manual Copyright © 2019–2021 Arm Limited or its affiliates. All rights reserved. 101427_0101_05_en Arm® Neoverse™ V1 Core Technical ..."
  }, {
    "title" : "enable and match signals",
    "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "excerpt" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following ... Where: <n> Is a number, from 0 to 7, that identifies a CPU Interface D_ID_WIDTH Is ...",
    "firstSentences" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following signals: enable_d<n>[D_ID_WIDTH-1:0] match_d<n>[D_ID_WIDTH-1:0] enable_c<n>[C_ID_WIDTH-1:0] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
      "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "aAngtqoP4nqwKC4x",
        "urihash" : "aAngtqoP4nqwKC4x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d362e9",
        "transactionid" : 864220,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751638560806,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 1979,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 152,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751638560806,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
      "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "excerpt" : "Contents ... PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0416B ... ID012510 ... Preface",
      "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Revision: r0p0 Technical Reference Manual Copyright © 2008, 2009 ARM Limited. All rights reserved. ARM DDI 0416B (ID012510) ARM DDI 0416B ID012510",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "43Btl8OuFGOIPXHm",
        "urihash" : "43Btl8OuFGOIPXHm",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
        "keywords" : "PrimeCell, ARM, GIC, PL390, Generic Interrupt\nController, AMBA, AXI, AHB-Lite, irq, fiq, Distributor, CPU Interface,\nSecurity Extensions, cfgsdisable, IP",
        "systransactionid" : 864220,
        "copyright" : "Copyright ©€2008, 2009 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "numberofpages" : 105,
        "sysconcepts" : "GIC ; Distributor ; registers ; signals ; security states ; CPU Interfaces ; ID tag ; assignments ; ARM ; Security Extensions ; functionality ; Designer documentation ; priority levels ; base address ; interfaces ; address map",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "GIC ; Distributor ; registers ; signals ; security states ; CPU Interfaces ; ID tag ; assignments ; ARM ; Security Extensions ; functionality ; Designer documentation ; priority levels ; base address ; interfaces ; address map",
        "documenttype" : "pdf",
        "isattachment" : "3480049",
        "sysindexeddate" : 1649146753000,
        "permanentid" : "2e2058a51cf46fecfb2111e609140a8c661b3497ff978acbb35405bf5d94",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3588295d1e18d3635c",
        "transactionid" : 864220,
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
        "subject" : "PrimeCell Generic Interrupt Controller (PL390)\nTechnical Reference Manual documentation. This datasheet describes\nthe operation of the GIC and provides the register information in\nthe programmers guide section. Includes the AXI, AHB-Lite, and interrupt\nsignals. PDF format.",
        "date" : 1649146753000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146753424867727,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 990797,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146365982,
        "syssubject" : "PrimeCell Generic Interrupt Controller (PL390)\nTechnical Reference Manual documentation. This datasheet describes\nthe operation of the GIC and provides the register information in\nthe programmers guide section. Includes the AXI, AHB-Lite, and interrupt\nsignals. PDF format.",
        "syssize" : 990797,
        "sysdate" : 1649146753000,
        "topparent" : "3480049",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 1594,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146753000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146753424867727,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e1d3588295d1e18d3635c",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/pdf/DDI0416B_gic_pl390_r0p0_trm.pdf",
      "Excerpt" : "Contents ... PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... Chapter 4 ... ARM DDI 0416B ... ID012510 ... Preface",
      "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Revision: r0p0 Technical Reference Manual Copyright © 2008, 2009 ARM Limited. All rights reserved. ARM DDI 0416B (ID012510) ARM DDI 0416B ID012510"
    }, {
      "title" : "Implementation-defined behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "excerpt" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic ... It contains the following sections: Number of CPU Interfaces Number of interrupt inputs ...",
      "firstSentences" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic Interrupt Controller Architecture Specification defines as being Implementation-defined. It ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Implementation-defined behavior ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "zPTpXmRrñiðctKgk",
        "urihash" : "zPTpXmRrñiðctKgk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "priority levels ; CPU Interfaces ; registers ; Implementation-defined ; Access restrictions ; multiple processors ; Lockable SPI ; Programmable trigger-mode ; Controller Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "priority levels ; CPU Interfaces ; registers ; Implementation-defined ; Access restrictions ; multiple processors ; Lockable SPI ; Programmable trigger-mode ; Controller Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3480049",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "a1888a1f0786d1daa8e8610fda63a11f1c84c64e5ba3b410b75a101a1b65",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d36308",
        "transactionid" : 864220,
        "title" : "Implementation-defined behavior ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751827328621,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 786,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 786,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751827328621,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
        "syscollection" : "default"
      },
      "Title" : "Implementation-defined behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior",
      "Excerpt" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic ... It contains the following sections: Number of CPU Interfaces Number of interrupt inputs ...",
      "FirstSentences" : "Implementation-defined behavior This section describes the behavior of the GIC which the ARM Generic Interrupt Controller Architecture Specification defines as being Implementation-defined. It ..."
    }, {
      "title" : "Number of priority levels",
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "excerpt" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see ...",
      "firstSentences" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see Additional reading.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "document_number" : "ddi0416",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3480049",
          "sysurihash" : "aAngtqoP4nqwKC4x",
          "urihash" : "aAngtqoP4nqwKC4x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "systransactionid" : 864220,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1264433082000,
          "topparentid" : 3480049,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371892000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146751000,
          "permanentid" : "cb409c828c393f4f7d81ab04777610f90204d2b038747099607ec44f99ce",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1d3488295d1e18d362e9",
          "transactionid" : 864220,
          "title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual ",
          "products" : [ "CoreLink GIC-390" ],
          "date" : 1649146751000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0416:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146751638560806,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146364011,
          "syssize" : 1979,
          "sysdate" : 1649146751000,
          "haslayout" : "1",
          "topparent" : "3480049",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3480049,
          "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146751000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0416/b/?lang=en",
          "modified" : 1639128675000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146751638560806,
          "uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en",
        "Excerpt" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Generic Interrupt Controller (PL390) Technical Reference Manual Copyright 2008, 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Number of priority levels ",
        "document_number" : "ddi0416",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3480049",
        "sysurihash" : "JVPkñNfQy2GirsðM",
        "urihash" : "JVPkñNfQy2GirsðM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
        "systransactionid" : 864220,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1264433082000,
        "topparentid" : 3480049,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371892000,
        "sysconcepts" : "GIC ; priority ; Designer documentation ; reading",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
        "attachmentparentid" : 3480049,
        "parentitem" : "5e8e1d3488295d1e18d362e9",
        "concepts" : "GIC ; priority ; Designer documentation ; reading",
        "documenttype" : "html",
        "isattachment" : "3480049",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146751000,
        "permanentid" : "529cc2f884733a89428e4c0f02ce19de827d51c23eb3616266be36fc2e5d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1d3488295d1e18d3630e",
        "transactionid" : 864220,
        "title" : "Number of priority levels ",
        "products" : [ "CoreLink GIC-390" ],
        "date" : 1649146751000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0416:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146751749085549,
        "sysisattachment" : "3480049",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3480049,
        "size" : 241,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146364011,
        "syssize" : 241,
        "sysdate" : 1649146751000,
        "haslayout" : "1",
        "topparent" : "3480049",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3480049,
        "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146751000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
        "modified" : 1639128675000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146751749085549,
        "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
        "syscollection" : "default"
      },
      "Title" : "Number of priority levels",
      "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/implementation-defined-behavior/number-of-priority-levels?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/implementation-defined-behavior/number-of-priority-levels",
      "Excerpt" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see ...",
      "FirstSentences" : "Number of priority levels The number of priority levels that the GIC supports is configurable. The AMBA Designer documentation provides information about configuring the GIC, see Additional reading."
    } ],
    "totalNumberOfChildResults" : 103,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "enable and match signals ",
      "document_number" : "ddi0416",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3480049",
      "sysurihash" : "xFyeU0mt96crRq56",
      "urihash" : "xFyeU0mt96crRq56",
      "sysuri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
      "systransactionid" : 864220,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1264433082000,
      "topparentid" : 3480049,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586371892000,
      "sysconcepts" : "CPU Interfaces ; banked registers ; signals ; GIC ; Non-secure state ; Distributor ; Unpredictable ; awid ; mask select",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b263a|5eec6f45e24a5e02d07b263b" ],
      "attachmentparentid" : 3480049,
      "parentitem" : "5e8e1d3488295d1e18d362e9",
      "concepts" : "CPU Interfaces ; banked registers ; signals ; GIC ; Non-secure state ; Distributor ; Unpredictable ; awid ; mask select",
      "documenttype" : "html",
      "isattachment" : "3480049",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146753000,
      "permanentid" : "99fbd6eee187fa7503800489485a121d08ad2f5cf2aaeee918d3621fd469",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1d3488295d1e18d36307",
      "transactionid" : 864220,
      "title" : "enable and match signals ",
      "products" : [ "CoreLink GIC-390" ],
      "date" : 1649146753000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0416:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146753614208634,
      "sysisattachment" : "3480049",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3480049,
      "size" : 2210,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146364011,
      "syssize" : 2210,
      "sysdate" : 1649146753000,
      "haslayout" : "1",
      "topparent" : "3480049",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3480049,
      "content_description" : "This is the TRM for the PrimeCell Generic Interrupt Controller (PL390). The Generic Interrupt Controller (GIC) is a configurable interrupt controller that supports uniprocessor or multiprocessor systems.",
      "wordcount" : 103,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Interrupt Controllers", "System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390", "System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers", "IP Products|System IP|System Controllers|Interrupt Controllers|CoreLink GIC-390" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146753000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
      "modified" : 1639128675000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146753614208634,
      "uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
      "syscollection" : "default"
    },
    "Title" : "enable and match signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0416/b/functional-overview/functional-interfaces/enable-and-match-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0416/b/en/functional-overview/functional-interfaces/enable-and-match-signals",
    "Excerpt" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following ... Where: <n> Is a number, from 0 to 7, that identifies a CPU Interface D_ID_WIDTH Is ...",
    "FirstSentences" : "enable and match signals When the GIC contains two or more CPU Interfaces then it provides the following signals: enable_d<n>[D_ID_WIDTH-1:0] match_d<n>[D_ID_WIDTH-1:0] enable_c<n>[C_ID_WIDTH-1:0] ..."
  }, {
    "title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111",
    "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "excerpt" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ... DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 Cortex-A72",
    "firstSentences" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ignored and treated as if 0b11111111. DBGWCRn_EL1.MASK!=00000 and DBGWCRn_ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
      "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "Yt4owbUlOnmAOjzR",
        "urihash" : "Yt4owbUlOnmAOjzR",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146702000,
        "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
        "syslanguage" : [ "English" ],
        "itemid" : "60368cdc8f952d2e4134d9a6",
        "transactionid" : 864218,
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146702000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146702132535665,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4492,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 4492,
        "sysdate" : 1649146702000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 296,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146702000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146702132535665,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
      "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
    },
    "childResults" : [ {
      "title" : "A32 BKPT instruction with condition code not AL",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "excerpt" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "firstSentences" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "A32 BKPT instruction with condition code not AL ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "dgñUYsAnVO6yVnZx",
        "urihash" : "dgñUYsAnVO6yVnZx",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "Executed unconditionally ; preferred option ; condition code ; instruction ; A32",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "Executed unconditionally ; preferred option ; condition code ; instruction ; A32",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146726000,
        "permanentid" : "19d1ee142a7df0818ec2ae336ee87222f9b772652e366683b1ad60648fd9",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbb1",
        "transactionid" : 864219,
        "title" : "A32 BKPT instruction with condition code not AL ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146726000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146726525752140,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 188,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 188,
        "sysdate" : 1649146726000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146726000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146726525752140,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
        "syscollection" : "default"
      },
      "Title" : "A32 BKPT instruction with condition code not AL",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/A32-BKPT-instruction-with-condition-code-not-AL",
      "Excerpt" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72",
      "FirstSentences" : "A32 BKPT instruction with condition code not AL The processor implements the preferred option, that is: Executed unconditionally. A32 BKPT instruction with condition code not AL Cortex-A72"
    }, {
      "title" : "Debug unpredictable behaviors",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "excerpt" : "DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword. ... Accessing reserved debug registers. ... Debug unpredictable behaviors Cortex-A72",
      "firstSentences" : "DebugUNPREDICTABLE behaviors This section describes the behavior that the Cortex-A72 processor implements when: A topic has multiple options. The behavior differs from either or both of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug unpredictable behaviors ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "1fvomLvacwNuHg1R",
        "urihash" : "1fvomLvacwNuHg1R",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "breakpoints ; instruction ; behaviors ; second halfword ; condition code ; accesses ; registers ; Unlinked Context ; non-contiguous set ; doubleword ; context-aware ; subsections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "breakpoints ; instruction ; behaviors ; second halfword ; condition code ; accesses ; registers ; Unlinked Context ; non-contiguous set ; doubleword ; context-aware ; subsections",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146725000,
        "permanentid" : "c882048abe3d1033a5856375a1966c832089949164304be0ce38ec363f1a",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbb0",
        "transactionid" : 864219,
        "title" : "Debug unpredictable behaviors ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146725000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146725934949915,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 2586,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 2586,
        "sysdate" : 1649146725000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 171,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146725000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146725934949915,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Debug unpredictable behaviors",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors",
      "Excerpt" : "DBGWCRn_EL1.BAS specifies a non-contiguous set of bytes within a doubleword. ... Accessing reserved debug registers. ... Debug unpredictable behaviors Cortex-A72",
      "FirstSentences" : "DebugUNPREDICTABLE behaviors This section describes the behavior that the Cortex-A72 processor implements when: A topic has multiple options. The behavior differs from either or both of the ..."
    }, {
      "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "printableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "clickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "firstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "printableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "clickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "firstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "document_number" : "100095",
          "document_version" : "0003",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5040166",
          "sysurihash" : "Yt4owbUlOnmAOjzR",
          "urihash" : "Yt4owbUlOnmAOjzR",
          "sysuri" : "https://developer.arm.com/documentation/100095/0003/en",
          "systransactionid" : 864218,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1480715344000,
          "topparentid" : 5040166,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1614187740000,
          "sysconcepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
          "concepts" : "Non-Confidential First ; r0p2 ; Proprietary ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; partnership relationship ; trademark-usage-guidelines ; translation ; convenience",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146702000,
          "permanentid" : "c28abf6557bc3ebd1c8c5358f6f4a0245834af3109cd6b48c677cb36c5df",
          "syslanguage" : [ "English" ],
          "itemid" : "60368cdc8f952d2e4134d9a6",
          "transactionid" : 864218,
          "title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual ",
          "products" : [ "Cortex-A72" ],
          "date" : 1649146702000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100095:0003:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146702132535665,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4492,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146355669,
          "syssize" : 4492,
          "sysdate" : 1649146702000,
          "haslayout" : "1",
          "topparent" : "5040166",
          "label_version" : "r0p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5040166,
          "content_description" : "This document describes the ARM Cortex-A72 processor.",
          "wordcount" : 296,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
          "document_revision" : "06",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146702000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100095/0003/?lang=en",
          "modified" : 1637571842000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146702132535665,
          "uri" : "https://developer.arm.com/documentation/100095/0003/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A72 MPCore Processor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100095/0003/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en",
        "ClickUri" : "https://developer.arm.com/documentation/100095/0003/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM Cortex-A72 MPCore Processor Technical Reference Manual Cortex- ...",
        "FirstSentences" : "ARM\\u00AE Cortex\\u00AE-A72 MPCore Processor Technical Reference Manual Revision r0p3 Copyright \\u00A9 2014-2016 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "document_number" : "100095",
        "document_version" : "0003",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5040166",
        "sysurihash" : "FðvñmVz4belk8qt9",
        "urihash" : "FðvñmVz4belk8qt9",
        "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
        "systransactionid" : 864219,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1480715344000,
        "topparentid" : 5040166,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1614187740000,
        "sysconcepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A72",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
        "attachmentparentid" : 5040166,
        "parentitem" : "60368cdc8f952d2e4134d9a6",
        "concepts" : "instruction ; Halting ; EL ; Synchronization operation ; Cortex ; CSO ; A72",
        "documenttype" : "html",
        "isattachment" : "5040166",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146724000,
        "permanentid" : "b2ce83458b99acd863b2cc5cdf90d493dcaf775824ef6fefe2606be508ac",
        "syslanguage" : [ "English" ],
        "itemid" : "60368ce38f952d2e4134dbc1",
        "transactionid" : 864219,
        "title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed ",
        "products" : [ "Cortex-A72" ],
        "date" : 1649146724000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100095:0003:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146724431589733,
        "sysisattachment" : "5040166",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5040166,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146355669,
        "syssize" : 383,
        "sysdate" : 1649146724000,
        "haslayout" : "1",
        "topparent" : "5040166",
        "label_version" : "r0p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5040166,
        "content_description" : "This document describes the ARM Cortex-A72 processor.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
        "document_revision" : "06",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146724000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
        "modified" : 1637571842000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146724431589733,
        "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
        "syscollection" : "default"
      },
      "Title" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed",
      "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/Execute-instruction-at-a-given-EL-when-the-corresponding-EDECCR-bit-is-1-and-Halting-is-allowed",
      "Excerpt" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ...",
      "FirstSentences" : "Execute instruction at a given EL when the corresponding EDECCR bit is 1 and Halting is allowed The processor behaves as follows: Generates debug event and Halt no later than the instruction ..."
    } ],
    "totalNumberOfChildResults" : 401,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 ",
      "document_number" : "100095",
      "document_version" : "0003",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5040166",
      "sysurihash" : "VkRCftLV3qkCC54Q",
      "urihash" : "VkRCftLV3qkCC54Q",
      "sysuri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
      "systransactionid" : 864219,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1480715344000,
      "topparentid" : 5040166,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1614187740000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564", "5eec6e37e24a5e02d07b2559|5eec6e54e24a5e02d07b2564" ],
      "attachmentparentid" : 5040166,
      "parentitem" : "60368cdc8f952d2e4134d9a6",
      "documenttype" : "html",
      "isattachment" : "5040166",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146728000,
      "permanentid" : "8f10c96233183073ca39510847ee22e1d15b2d08e1a3e3a7473051177b41",
      "syslanguage" : [ "English" ],
      "itemid" : "60368ce38f952d2e4134dbba",
      "transactionid" : 864219,
      "title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 ",
      "products" : [ "Cortex-A72" ],
      "date" : 1649146728000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100095:0003:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146728964949920,
      "sysisattachment" : "5040166",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5040166,
      "size" : 224,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146355669,
      "syssize" : 224,
      "sysdate" : 1649146728000,
      "haslayout" : "1",
      "topparent" : "5040166",
      "label_version" : "r0p3",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5040166,
      "content_description" : "This document describes the ARM Cortex-A72 processor.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A72", "Cortex-A|Cortex-A72" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A72" ],
      "document_revision" : "06",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146728000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
      "modified" : 1637571842000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146728964949920,
      "uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
      "syscollection" : "default"
    },
    "Title" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111",
    "Uri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "PrintableUri" : "https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "ClickUri" : "https://developer.arm.com/documentation/100095/0003/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100095/0003/en/AArch32-Unpredictable-Behaviors/Debug-unpredictable-behaviors/DBGWCRn-EL1-MASK--00000-and-DBGWCRn-EL1-BAS--11111111",
    "Excerpt" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ... DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 Cortex-A72",
    "FirstSentences" : "DBGWCRn_EL1.MASK!=00000 and DBGWCRn_EL1.BAS!=11111111 The processor implements the preferred behavior: DBGWCRn_EL1.BAS is ignored and treated as if 0b11111111. DBGWCRn_EL1.MASK!=00000 and DBGWCRn_ ..."
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
      "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "IHiCyDkñGspHfyYW",
        "urihash" : "IHiCyDkñGspHfyYW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146625000,
        "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e64fd977155116a73e0",
        "transactionid" : 864217,
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146625000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146625812968684,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1967,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 1967,
        "sysdate" : 1649146625000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146625000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146625812968684,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
      "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "DMC",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "firstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMC ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "FEG8uOIRGQ9a4EFD",
        "urihash" : "FEG8uOIRGQ9a4EFD",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
        "systransactionid" : 864218,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; manager APB ; maximum latency ; robin arbitration ; transaction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "ports ; scheduling algorithm ; interface ; transfers ; bandwidth ; queue ; memory ; higher priority ; manager APB ; maximum latency ; robin arbitration ; transaction",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146672000,
        "permanentid" : "bfcbde74d0fad03e44cd1a8f1df782d84958597a5293ddb004586964e965",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e64fd977155116a73fd",
        "transactionid" : 864218,
        "title" : "DMC ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146672000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146672852799752,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 1198,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 1198,
        "sysdate" : 1649146672000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 111,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146672000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/functional-overview/dmc?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146672852799752,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
        "syscollection" : "default"
      },
      "Title" : "DMC",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview/dmc?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview/dmc",
      "Excerpt" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ... DMC SRAM NOR/NAND Flash Memory Controller",
      "FirstSentences" : "DMC Figure 2.3 shows a block diagram of the DMC. Figure 2.3. DMC block diagram The DMC interface processes the incoming transfers from the AHB ports. It can only add a read or write to the queue ..."
    }, {
      "title" : "DMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "excerpt" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the ... DMC and memory initialization sheet 1 of 2 Figure 5.2.",
      "firstSentences" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMC memory initialization ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "zVc3LzLyQC7IAdfa",
        "urihash" : "zVc3LzLyQC7IAdfa",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "memory initialization ; show the sequence of events ; configuration",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "memory initialization ; show the sequence of events ; configuration",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146639000,
        "permanentid" : "9b3913f0881ee60f6b0c5d2fa41e86b0a465b5355f2d01d5abc518e7389c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e65fd977155116a745b",
        "transactionid" : 864217,
        "title" : "DMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146639663115927,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 398,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 398,
        "sysdate" : 1649146639000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146639663115927,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "DMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/dmc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/dmc-memory-initialization",
      "Excerpt" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the ... DMC and memory initialization sheet 1 of 2 Figure 5.2.",
      "FirstSentences" : "DMC memory initialization Figure 5.1 and Figure 5.2 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ..."
    }, {
      "title" : "SMC memory initialization",
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "firstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "document_number" : "ddi0393",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3497737",
          "sysurihash" : "IHiCyDkñGspHfyYW",
          "urihash" : "IHiCyDkñGspHfyYW",
          "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "systransactionid" : 864217,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1173289407000,
          "topparentid" : 3497737,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586376292000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146625000,
          "permanentid" : "d28362d3e2041739bad654b7f849cac82d80b402c64f30677d4b1bc79b03",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2e64fd977155116a73e0",
          "transactionid" : 864217,
          "title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual ",
          "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
          "date" : 1649146625000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0393:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146625812968684,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1967,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146302599,
          "syssize" : 1967,
          "sysdate" : 1649146625000,
          "haslayout" : "1",
          "topparent" : "3497737",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3497737,
          "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
          "wordcount" : 147,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146625000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0393/b/?lang=en",
          "modified" : 1639049815000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146625812968684,
          "uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell AHB DDR and SRAM/NOR Memory Controller (PL245) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en",
        "Excerpt" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell AHB DDR and SRAM\\/NOR Memory Controller (PL245) Technical Reference Manual Copyright 2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SMC memory initialization ",
        "document_number" : "ddi0393",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3497737",
        "sysurihash" : "dGE1tzñwDvbwðZxG",
        "urihash" : "dGE1tzñwDvbwðZxG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
        "systransactionid" : 864217,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1173289407000,
        "topparentid" : 3497737,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586376292000,
        "sysconcepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3497737,
        "parentitem" : "5e8e2e64fd977155116a73e0",
        "concepts" : "memory initialization ; mode register ; sheet ; accesses ; configuration ; sequence ; chip select",
        "documenttype" : "html",
        "isattachment" : "3497737",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146639000,
        "permanentid" : "2958ec003e5375779a4e590b9bb65247c09e607ad155b7559aca35b615c9",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2e65fd977155116a745c",
        "transactionid" : 864217,
        "title" : "SMC memory initialization ",
        "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
        "date" : 1649146639000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0393:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146639587475097,
        "sysisattachment" : "3497737",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3497737,
        "size" : 867,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146302599,
        "syssize" : 867,
        "sysdate" : 1649146639000,
        "haslayout" : "1",
        "topparent" : "3497737",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3497737,
        "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
        "wordcount" : 68,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146639000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
        "modified" : 1639049815000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146639587475097,
        "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
        "syscollection" : "default"
      },
      "Title" : "SMC memory initialization",
      "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/device-driver-requirements/smc-memory-initialization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/device-driver-requirements/smc-memory-initialization",
      "Excerpt" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver ... Typically, PSRAM devices can have the mode register programmed using the address bus ...",
      "FirstSentences" : "SMC memory initialization Figure 5.3 to Figure 5.5 show the sequence of events that a device driver must carry out to initialize the memory controller and a memory device to ensure the ..."
    } ],
    "totalNumberOfChildResults" : 77,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0393",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3497737",
      "sysurihash" : "ðHk4vcnñOCdIXjCp",
      "urihash" : "ðHk4vcnñOCdIXjCp",
      "sysuri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
      "systransactionid" : 864218,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1173289407000,
      "topparentid" : 3497737,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586376292000,
      "sysconcepts" : "functional operation ; major components",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3497737,
      "parentitem" : "5e8e2e64fd977155116a73e0",
      "concepts" : "functional operation ; major components",
      "documenttype" : "html",
      "isattachment" : "3497737",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146680000,
      "permanentid" : "2e2f202c7a47732174505d85edb93d423ada68244bfb987ffad89358f50a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2e64fd977155116a73f6",
      "transactionid" : 864218,
      "title" : "Functional Overview ",
      "products" : [ "SRAM NOR/NAND Flash Memory Controller" ],
      "date" : 1649146680000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0393:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146680518978692,
      "sysisattachment" : "3497737",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3497737,
      "size" : 307,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146302599,
      "syssize" : 307,
      "sysdate" : 1649146680000,
      "haslayout" : "1",
      "topparent" : "3497737",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3497737,
      "content_description" : "This is the Technical Reference Manual (TRM) for the PrimeCell AHB DDR and SRAM/NOR Memory Controller.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146680000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0393/b/functional-overview?lang=en",
      "modified" : 1639049815000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146680518978692,
      "uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0393/b/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0393/b/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they ... It contains the following sections: Functional description DMC SMC Functional ...",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major components of the AHB MC and how they operate. It contains the following sections: Functional description DMC SMC Functional ..."
  }, {
    "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "excerpt" : "Second release for r4p1. ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "firstSentences" : "ARM® Cortex®-A9 MPCore Revision: r4p1 Technical Reference Manual Copyright © 2008-2012, 2016 ARM. All rights reserved. ARM 100486_0401_10_en ARM® Cortex®-A9 MPCore Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "xpfsO3XRLtB88qjC",
        "urihash" : "xpfsO3XRLtB88qjC",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146589000,
        "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
        "transactionid" : 864216,
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146589139011755,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4650,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146208019,
        "syssize" : 4650,
        "sysdate" : 1649146589000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146589139011755,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
    },
    "childResults" : [ {
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "xpfsO3XRLtB88qjC",
        "urihash" : "xpfsO3XRLtB88qjC",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146589000,
        "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
        "transactionid" : 864216,
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146589000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146589139011755,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4650,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146208019,
        "syssize" : 4650,
        "sysdate" : 1649146589000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 313,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146589000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146589139011755,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "syscollection" : "default"
      },
      "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
      "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
    }, {
      "title" : "Security extensions",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "excerpt" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "firstSentences" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "100486",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453457",
          "sysurihash" : "xpfsO3XRLtB88qjC",
          "urihash" : "xpfsO3XRLtB88qjC",
          "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
          "systransactionid" : 864216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459860230000,
          "topparentid" : 3453457,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146589000,
          "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
          "transactionid" : 864216,
          "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649146589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100486:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146589139011755,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4650,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146208019,
          "syssize" : 4650,
          "sysdate" : 1649146589000,
          "haslayout" : "1",
          "topparent" : "3453457",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453457,
          "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100486/0401/?lang=en",
          "modified" : 1636368348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146589139011755,
          "uri" : "https://developer.arm.com/documentation/100486/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Security extensions ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "NXnXKH3MS3aJ5ega",
        "urihash" : "NXnXKH3MS3aJ5ega",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "Security ; Non-secure Access Control ; timers",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3453457,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
        "concepts" : "Security ; Non-secure Access Control ; timers",
        "documenttype" : "html",
        "isattachment" : "3453457",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146588000,
        "permanentid" : "65348ae5538cf524437038ea88005e99daffe63d64637f12c493ed045830",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a3642",
        "transactionid" : 864216,
        "title" : "Security extensions ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146588963044724,
        "sysisattachment" : "3453457",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453457,
        "size" : 159,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146207988,
        "syssize" : 159,
        "sysdate" : 1649146588000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146588963044724,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
        "syscollection" : "default"
      },
      "Title" : "Security extensions",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/about-the-private-timer-and-watchdog-blocks/security-extensions",
      "Excerpt" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9",
      "FirstSentences" : "Security extensions The SCU Non-secure Access Control Register section describes how to use timers in Secure or Non-secure state. Security extensions Cortex-A9"
    }, {
      "title" : "Global timer registers",
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "printableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "clickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "excerpt" : "Global timer registers Summary of global timer registers with information on bit assignments for each ... This section contains the following subsections: Global timer register summary.",
      "firstSentences" : "Global timer registers Summary of global timer registers with information on bit assignments for each register. This section contains the following subsections: Global timer register summary.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "firstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "document_number" : "100486",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453457",
          "sysurihash" : "xpfsO3XRLtB88qjC",
          "urihash" : "xpfsO3XRLtB88qjC",
          "sysuri" : "https://developer.arm.com/documentation/100486/0401/en",
          "systransactionid" : 864216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1459860230000,
          "topparentid" : 3453457,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585323854000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; Non-Confidential ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146589000,
          "permanentid" : "56746dcd2669b4d19be0642dc585c871b319f6af15dbdb3560a74e91f837",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e1f4eb2608e4d7f0a35d9",
          "transactionid" : 864216,
          "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
          "products" : [ "Cortex-A9" ],
          "date" : 1649146589000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100486:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146589139011755,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4650,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146208019,
          "syssize" : 4650,
          "sysdate" : 1649146589000,
          "haslayout" : "1",
          "topparent" : "3453457",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453457,
          "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
          "wordcount" : 313,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
          "document_revision" : "10",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146589000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100486/0401/?lang=en",
          "modified" : 1636368348000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146589139011755,
          "uri" : "https://developer.arm.com/documentation/100486/0401/en",
          "syscollection" : "default"
        },
        "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100486/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100486/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. If any of the provisions contained in these terms conflict with any of the provisions of any signed ... ARM Limited.",
        "FirstSentences" : "ARM Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality Change A 04 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Global timer registers ",
        "document_number" : "100486",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453457",
        "sysurihash" : "6KdLUa1ZONññm6pF",
        "urihash" : "6KdLUa1ZONññm6pF",
        "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
        "systransactionid" : 864216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1459860230000,
        "topparentid" : 3453457,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585323854000,
        "sysconcepts" : "global timer ; register summary ; subsections ; assignments",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
        "attachmentparentid" : 3453457,
        "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
        "concepts" : "global timer ; register summary ; subsections ; assignments",
        "documenttype" : "html",
        "isattachment" : "3453457",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146588000,
        "permanentid" : "ba8f639bf9c9181fd9147d76204a4c72fd579c6ed075a6efa1aeb698e53f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e1f4eb2608e4d7f0a3650",
        "transactionid" : 864216,
        "title" : "Global timer registers ",
        "products" : [ "Cortex-A9" ],
        "date" : 1649146588000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100486:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146588507049447,
        "sysisattachment" : "3453457",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453457,
        "size" : 416,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146207988,
        "syssize" : 416,
        "sysdate" : 1649146588000,
        "haslayout" : "1",
        "topparent" : "3453457",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453457,
        "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
        "wordcount" : 35,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
        "document_revision" : "10",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146588000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
        "modified" : 1636368348000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146588507049447,
        "uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
        "syscollection" : "default"
      },
      "Title" : "Global timer registers",
      "Uri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "ClickUri" : "https://developer.arm.com/documentation/100486/0401/global-timer--private-timers--and-watchdog-registers/global-timer-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/global-timer--private-timers--and-watchdog-registers/global-timer-registers",
      "Excerpt" : "Global timer registers Summary of global timer registers with information on bit assignments for each ... This section contains the following subsections: Global timer register summary.",
      "FirstSentences" : "Global timer registers Summary of global timer registers with information on bit assignments for each register. This section contains the following subsections: Global timer register summary."
    } ],
    "totalNumberOfChildResults" : 90,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
      "document_number" : "100486",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3453457",
      "sysauthor" : "ARM",
      "sysurihash" : "qcYc6bBE715IHeLl",
      "urihash" : "qcYc6bBE715IHeLl",
      "sysuri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
      "keywords" : "Cortex-A9, Cortex-A",
      "systransactionid" : 864217,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1459860230000,
      "topparentid" : 3453457,
      "numberofpages" : 131,
      "sysconcepts" : "Cortex ; A9 processors ; configurations ; subsections ; registers ; interfaces ; assignments ; memory regions ; ACP ; master ports ; distributor ; controller ; private timers ; signals ; arm ; Individual Cortex",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c", "5eec6e37e24a5e02d07b2559|5eec6e5fe24a5e02d07b257c" ],
      "attachmentparentid" : 3453457,
      "parentitem" : "5e7e1f4eb2608e4d7f0a35d9",
      "concepts" : "Cortex ; A9 processors ; configurations ; subsections ; registers ; interfaces ; assignments ; memory regions ; ACP ; master ports ; distributor ; controller ; private timers ; signals ; arm ; Individual Cortex",
      "documenttype" : "pdf",
      "isattachment" : "3453457",
      "sysindexeddate" : 1649146613000,
      "permanentid" : "50c7ba26233b5d437f386370af328c69d60de7b69ef7ef27a35eaf20425c",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e1f4fb2608e4d7f0a369f",
      "transactionid" : 864217,
      "title" : "ARM Cortex-A9 MPCore Technical Reference Manual ",
      "subject" : "This book is for the Cortex®‑A9 MPCore. The Cortex‑A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "date" : 1649146613000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100486:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146613198541587,
      "sysisattachment" : "3453457",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3453457,
      "size" : 863444,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146210064,
      "syssubject" : "This book is for the Cortex®‑A9 MPCore. The Cortex‑A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "syssize" : 863444,
      "sysdate" : 1649146613000,
      "topparent" : "3453457",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3453457,
      "content_description" : "This book is for the Cortex-A9 MPCore. The Cortex-A9 MPCore consists of between one and four Cortex-A9 processors and a Snoop Control Unit (SCU) and other peripherals.",
      "wordcount" : 2407,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A9", "Cortex-A|Cortex-A9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146613000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146613198541587,
      "uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM Cortex-A9 MPCore Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7e1f4fb2608e4d7f0a369f",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100486/0401/en/pdf/cortex_a9_mpcore_trm_100486_0401_10_en.pdf",
    "Excerpt" : "Second release for r4p1. ... This document is protected by copyright and other related rights and the practice or ... This document may include technical inaccuracies or typographical errors.",
    "FirstSentences" : "ARM® Cortex®-A9 MPCore Revision: r4p1 Technical Reference Manual Copyright © 2008-2012, 2016 ARM. All rights reserved. ARM 100486_0401_10_en ARM® Cortex®-A9 MPCore Technical Reference Manual"
  }, {
    "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
    "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
    "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Exception disabled",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "excerpt" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], ... Exception disabled Arm11",
      "firstSentences" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], to 1. Exception disabled Arm11",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Exception disabled ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "2Sð9NrV06lYðtWHM",
        "urihash" : "2Sð9NrV06lYðtWHM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "IXC flag ; destination register ; VFP11 coprocessor ; Exception disabled ; IXE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "IXC flag ; destination register ; VFP11 coprocessor ; Exception disabled ; IXE",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "fcef435de4ba5a4fb51e940255892bf701123633523e2dfd3558fbaadcd3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d3778f",
        "transactionid" : 864215,
        "title" : "Exception disabled ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509575439248,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 194,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 194,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509575439248,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
        "syscollection" : "default"
      },
      "Title" : "Exception disabled",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/inexact-exception/exception-disabled?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/inexact-exception/exception-disabled",
      "Excerpt" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], ... Exception disabled Arm11",
      "FirstSentences" : "Exception disabled If the IXE bit, FPSCR[12], is not set to 1, the VFP11 coprocessor writes the result to the destination register and sets the IXC flag, FPSCR[4], to 1. Exception disabled Arm11"
    }, {
      "title" : "Invalid Operation exception",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "excerpt" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the ... Table 5.4 shows the operand combinations that produce Invalid Operation exceptions.",
      "firstSentences" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the result is not defined. Table 5.4 shows the operand combinations that produce Invalid Operation ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Invalid Operation exception ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "FtD5j6RmU5N25m6f",
        "urihash" : "FtD5j6RmU5N25m6f",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "Operation exceptions ; operands ; FNMAC ; FMAC ; FMUL ; u2264 ; Rounded ; subsequent ; u00B1infinity ; subnormal input ; flush-to-zero mode ; instruction",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "Operation exceptions ; operands ; FNMAC ; FMAC ; FMUL ; u2264 ; Rounded ; subsequent ; u00B1infinity ; subnormal input ; flush-to-zero mode ; instruction",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "dd0011f33748f0656a3feb4b49abd9d8ff3cb2d490e5a8cb96c2c0e54e95",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d37781",
        "transactionid" : 864215,
        "title" : "Invalid Operation exception ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509500468505,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 1695,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 1695,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 100,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509500468505,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
        "syscollection" : "default"
      },
      "Title" : "Invalid Operation exception",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/invalid-operation-exception?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/invalid-operation-exception",
      "Excerpt" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the ... Table 5.4 shows the operand combinations that produce Invalid Operation exceptions.",
      "FirstSentences" : "Invalid Operation exception An operation is invalid if the result cannot be represented, or if the result is not defined. Table 5.4 shows the operand combinations that produce Invalid Operation ..."
    }, {
      "title" : "Division by Zero exception",
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "excerpt" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a ... In flush-to-zero mode, a subnormal input is treated as a positive zero for detection of a ...",
      "firstSentences" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a normal or subnormal value. In flush-to-zero mode, a subnormal input is treated as a positive zero ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "firstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "document_number" : "ddi0274",
          "document_version" : "h",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3484614",
          "sysurihash" : "zñqkgE39UYkðHð6I",
          "urihash" : "zñqkgE39UYkðHð6I",
          "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "systransactionid" : 864215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185270143000,
          "topparentid" : 3484614,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586373243000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146509000,
          "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e227b88295d1e18d376b4",
          "transactionid" : 864215,
          "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1649146509000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0274:h:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146509606066493,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2568,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146147075,
          "syssize" : 2568,
          "sysdate" : 1649146509000,
          "haslayout" : "1",
          "topparent" : "3484614",
          "label_version" : "r1p5",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3484614,
          "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
          "wordcount" : 190,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "h",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146509000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0274/h/?lang=en",
          "modified" : 1638977941000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146509606066493,
          "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
          "syscollection" : "default"
        },
        "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
        "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
        "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Division by Zero exception ",
        "document_number" : "ddi0274",
        "document_version" : "h",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3484614",
        "sysurihash" : "ku8zi54QQm9ShLtM",
        "urihash" : "ku8zi54QQm9ShLtM",
        "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
        "systransactionid" : 864215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185270143000,
        "topparentid" : 3484614,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586373243000,
        "sysconcepts" : "exception ; Invalid Operation ; flush-to-zero mode ; detection",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 3484614,
        "parentitem" : "5e8e227b88295d1e18d376b4",
        "concepts" : "exception ; Invalid Operation ; flush-to-zero mode ; detection",
        "documenttype" : "html",
        "isattachment" : "3484614",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146509000,
        "permanentid" : "6360a4bed030c306cbb046b3cdf6241e2f1056de83ba6b6b2872bc56a157",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e227c88295d1e18d37784",
        "transactionid" : 864215,
        "title" : "Division by Zero exception ",
        "products" : [ "Arm11" ],
        "date" : 1649146509000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0274:h:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146509435229181,
        "sysisattachment" : "3484614",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3484614,
        "size" : 349,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146147041,
        "syssize" : 349,
        "sysdate" : 1649146509000,
        "haslayout" : "1",
        "topparent" : "3484614",
        "label_version" : "r1p5",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3484614,
        "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "h",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146509000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
        "modified" : 1638977941000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146509435229181,
        "uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
        "syscollection" : "default"
      },
      "Title" : "Division by Zero exception",
      "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/exception-handling/division-by-zero-exception?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en/exception-handling/division-by-zero-exception",
      "Excerpt" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a ... In flush-to-zero mode, a subnormal input is treated as a positive zero for detection of a ...",
      "FirstSentences" : "Division by Zero exception The Division by Zero exception is generated for a division by zero of a normal or subnormal value. In flush-to-zero mode, a subnormal input is treated as a positive zero ..."
    } ],
    "totalNumberOfChildResults" : 127,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
      "document_number" : "ddi0274",
      "document_version" : "h",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3484614",
      "sysurihash" : "zñqkgE39UYkðHð6I",
      "urihash" : "zñqkgE39UYkðHð6I",
      "sysuri" : "https://developer.arm.com/documentation/ddi0274/h/en",
      "systransactionid" : 864215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185270143000,
      "topparentid" : 3484614,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586373243000,
      "sysconcepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "concepts" : "proprietary notice ; ARM ; IEEE ; described manner ; Floating-Point Arithmetic ; warranties implied ; copyright holder ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146509000,
      "permanentid" : "0b3902557c9b055bae12f4dc0863d7817bf318aba057116c9cad0646f93d",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e227b88295d1e18d376b4",
      "transactionid" : 864215,
      "title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual ",
      "products" : [ "Arm11" ],
      "date" : 1649146509000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0274:h:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146509606066493,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 2568,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146147075,
      "syssize" : 2568,
      "sysdate" : 1649146509000,
      "haslayout" : "1",
      "topparent" : "3484614",
      "label_version" : "r1p5",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3484614,
      "content_description" : "This is the technical reference manual for the VFP11 coprocessor.",
      "wordcount" : 190,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "h",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146509000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0274/h/?lang=en",
      "modified" : 1638977941000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146509606066493,
      "uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
      "syscollection" : "default"
    },
    "Title" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0274/h/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0274/h/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0274/h/en",
    "Excerpt" : "The IEEE disclaims any responsibility or liability resulting from the placement and ... No change to functionality. VFP11 Vector Floating-point Coprocessor Technical Reference Manual Arm11",
    "FirstSentences" : "VFP11 Vector Floating-point Coprocessor Technical Reference Manual for ARM1136JF-S processor r1p5 Copyright 2002, 2003, 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary ..."
  }, {
    "title" : "Armv8 Topology",
    "uri" : "https://developer.arm.com/documentation/102589/0100/en/Armv8-Topology",
    "printableUri" : "https://developer.arm.com/documentation/102589/0100/en/Armv8-Topology",
    "clickUri" : "https://developer.arm.com/documentation/102589/0100/Armv8-Topology?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en/Armv8-Topology",
    "excerpt" : "Read-only registers. ... External Debug Processor Status Register (EDPRSR) 0x314 Contains status information ... Individual core debug region offset is 0x00010000. EDSCR at offset 0x088.",
    "firstSentences" : "Armv8 Topology Armv8 platforms use a debug infrastructure called CoreSight to provide visibility into a SoC (System on Chip) for debug purposes. CSAT directly interacts with the CoreSight ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT",
      "uri" : "https://developer.arm.com/documentation/102589/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102589/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en",
      "excerpt" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool ( ... Low-level debug allows you to: Manipulate individual registers, including Debug ...",
      "firstSentences" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target. Low-level debug allows you to: Manipulate individual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT ",
        "document_number" : "102589",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4706210",
        "sysurihash" : "kQðpbOyWBñ6ñF1Ru",
        "urihash" : "kQðpbOyWBñ6ñF1Ru",
        "sysuri" : "https://developer.arm.com/documentation/102589/0100/en",
        "systransactionid" : 864297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1615216537000,
        "topparentid" : 4706210,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627381527000,
        "sysconcepts" : "CoreSight SoC ; Access Tool ; targets ; registers ; CSAT ; low-level ; setting breakpoints ; application-level debugger ; watchpoints",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "CoreSight SoC ; Access Tool ; targets ; registers ; CSAT ; low-level ; setting breakpoints ; application-level debugger ; watchpoints",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150613000,
        "permanentid" : "745f4785971fa3e51dc205bdc77bcbac0c0976fba20f582a66b6740d01a0",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffdf179ebe3a7dbd3a794e",
        "transactionid" : 864297,
        "title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649150613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102589:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150613106259677,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 726,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150568050,
        "syssize" : 726,
        "sysdate" : 1649150613000,
        "haslayout" : "1",
        "topparent" : "4706210",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706210,
        "content_description" : "This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150613000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102589/0100/?lang=en",
        "modified" : 1637924453000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150613106259677,
        "uri" : "https://developer.arm.com/documentation/102589/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT",
      "Uri" : "https://developer.arm.com/documentation/102589/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102589/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en",
      "Excerpt" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool ( ... Low-level debug allows you to: Manipulate individual registers, including Debug ...",
      "FirstSentences" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target. Low-level debug allows you to: Manipulate individual ..."
    },
    "childResults" : [ {
      "title" : "Conclusion",
      "uri" : "https://developer.arm.com/documentation/102589/0100/en/Conclusion",
      "printableUri" : "https://developer.arm.com/documentation/102589/0100/en/Conclusion",
      "clickUri" : "https://developer.arm.com/documentation/102589/0100/Conclusion?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en/Conclusion",
      "excerpt" : "Conclusion In this tutorial, you learned how to use CSAT with an Armv8 target to: Halt one or more cores. Restart one or more cores. Set a breakpoint. Set a watchpoint.",
      "firstSentences" : "Conclusion In this tutorial, you learned how to use CSAT with an Armv8 target to: Halt one or more cores. Restart one or more cores. Set a breakpoint. Set a watchpoint. Conclusion Debug Visibility ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT",
        "uri" : "https://developer.arm.com/documentation/102589/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102589/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en",
        "excerpt" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool ( ... Low-level debug allows you to: Manipulate individual registers, including Debug ...",
        "firstSentences" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target. Low-level debug allows you to: Manipulate individual ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT ",
          "document_number" : "102589",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4706210",
          "sysurihash" : "kQðpbOyWBñ6ñF1Ru",
          "urihash" : "kQðpbOyWBñ6ñF1Ru",
          "sysuri" : "https://developer.arm.com/documentation/102589/0100/en",
          "systransactionid" : 864297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1615216537000,
          "topparentid" : 4706210,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627381527000,
          "sysconcepts" : "CoreSight SoC ; Access Tool ; targets ; registers ; CSAT ; low-level ; setting breakpoints ; application-level debugger ; watchpoints",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "CoreSight SoC ; Access Tool ; targets ; registers ; CSAT ; low-level ; setting breakpoints ; application-level debugger ; watchpoints",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150613000,
          "permanentid" : "745f4785971fa3e51dc205bdc77bcbac0c0976fba20f582a66b6740d01a0",
          "syslanguage" : [ "English" ],
          "itemid" : "60ffdf179ebe3a7dbd3a794e",
          "transactionid" : 864297,
          "title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649150613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102589:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150613106259677,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 726,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150568050,
          "syssize" : 726,
          "sysdate" : 1649150613000,
          "haslayout" : "1",
          "topparent" : "4706210",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706210,
          "content_description" : "This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target.",
          "wordcount" : 74,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102589/0100/?lang=en",
          "modified" : 1637924453000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150613106259677,
          "uri" : "https://developer.arm.com/documentation/102589/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT",
        "Uri" : "https://developer.arm.com/documentation/102589/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102589/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en",
        "Excerpt" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool ( ... Low-level debug allows you to: Manipulate individual registers, including Debug ...",
        "FirstSentences" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target. Low-level debug allows you to: Manipulate individual ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Conclusion ",
        "document_number" : "102589",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4706210",
        "sysurihash" : "ud0rEF6pw2w9vMxc",
        "urihash" : "ud0rEF6pw2w9vMxc",
        "sysuri" : "https://developer.arm.com/documentation/102589/0100/en/Conclusion",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.25,
        "published" : 1615216537000,
        "topparentid" : 4706210,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627381527000,
        "sysconcepts" : "cores ; Armv8 target ; breakpoint ; CSAT",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4706210,
        "parentitem" : "60ffdf179ebe3a7dbd3a794e",
        "concepts" : "cores ; Armv8 target ; breakpoint ; CSAT",
        "documenttype" : "html",
        "isattachment" : "4706210",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150684000,
        "permanentid" : "1b4039cdb3ccc63918104d98a0cb53702bfd34381e0896cc0071584f15cf",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffdf179ebe3a7dbd3a7952",
        "transactionid" : 864299,
        "title" : "Conclusion ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649150684000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102589:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150684029678166,
        "sysisattachment" : "4706210",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706210,
        "size" : 206,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102589/0100/Conclusion?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150568050,
        "syssize" : 206,
        "sysdate" : 1649150684000,
        "haslayout" : "1",
        "topparent" : "4706210",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706210,
        "content_description" : "This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target.",
        "wordcount" : 28,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150684000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102589/0100/Conclusion?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102589/0100/Conclusion?lang=en",
        "modified" : 1637924453000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150684029678166,
        "uri" : "https://developer.arm.com/documentation/102589/0100/en/Conclusion",
        "syscollection" : "default"
      },
      "Title" : "Conclusion",
      "Uri" : "https://developer.arm.com/documentation/102589/0100/en/Conclusion",
      "PrintableUri" : "https://developer.arm.com/documentation/102589/0100/en/Conclusion",
      "ClickUri" : "https://developer.arm.com/documentation/102589/0100/Conclusion?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en/Conclusion",
      "Excerpt" : "Conclusion In this tutorial, you learned how to use CSAT with an Armv8 target to: Halt one or more cores. Restart one or more cores. Set a breakpoint. Set a watchpoint.",
      "FirstSentences" : "Conclusion In this tutorial, you learned how to use CSAT with an Armv8 target to: Halt one or more cores. Restart one or more cores. Set a breakpoint. Set a watchpoint. Conclusion Debug Visibility ..."
    }, {
      "title" : "Further Information",
      "uri" : "https://developer.arm.com/documentation/102589/0100/en/Further-Information",
      "printableUri" : "https://developer.arm.com/documentation/102589/0100/en/Further-Information",
      "clickUri" : "https://developer.arm.com/documentation/102589/0100/Further-Information?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en/Further-Information",
      "excerpt" : "Further Information Read the following documents for further information on topics related to this ... Arm CoreSight Architecture Specification Specification containing information on the ...",
      "firstSentences" : "Further Information Read the following documents for further information on topics related to this tutorial: Arm Architecture Reference Manual Armv8-A Architecture reference manual for Armv8-A ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT",
        "uri" : "https://developer.arm.com/documentation/102589/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102589/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en",
        "excerpt" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool ( ... Low-level debug allows you to: Manipulate individual registers, including Debug ...",
        "firstSentences" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target. Low-level debug allows you to: Manipulate individual ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT ",
          "document_number" : "102589",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4706210",
          "sysurihash" : "kQðpbOyWBñ6ñF1Ru",
          "urihash" : "kQðpbOyWBñ6ñF1Ru",
          "sysuri" : "https://developer.arm.com/documentation/102589/0100/en",
          "systransactionid" : 864297,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1615216537000,
          "topparentid" : 4706210,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627381527000,
          "sysconcepts" : "CoreSight SoC ; Access Tool ; targets ; registers ; CSAT ; low-level ; setting breakpoints ; application-level debugger ; watchpoints",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
          "concepts" : "CoreSight SoC ; Access Tool ; targets ; registers ; CSAT ; low-level ; setting breakpoints ; application-level debugger ; watchpoints",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150613000,
          "permanentid" : "745f4785971fa3e51dc205bdc77bcbac0c0976fba20f582a66b6740d01a0",
          "syslanguage" : [ "English" ],
          "itemid" : "60ffdf179ebe3a7dbd3a794e",
          "transactionid" : 864297,
          "title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT ",
          "products" : [ "Debug Visibility and Trace" ],
          "date" : 1649150613000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102589:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150613106259677,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 726,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150568050,
          "syssize" : 726,
          "sysdate" : 1649150613000,
          "haslayout" : "1",
          "topparent" : "4706210",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4706210,
          "content_description" : "This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target.",
          "wordcount" : 74,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150613000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102589/0100/?lang=en",
          "modified" : 1637924453000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150613106259677,
          "uri" : "https://developer.arm.com/documentation/102589/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT",
        "Uri" : "https://developer.arm.com/documentation/102589/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102589/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en",
        "Excerpt" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool ( ... Low-level debug allows you to: Manipulate individual registers, including Debug ...",
        "FirstSentences" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target. Low-level debug allows you to: Manipulate individual ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Further Information ",
        "document_number" : "102589",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4706210",
        "sysurihash" : "ArFOQCr1im0eðtpp",
        "urihash" : "ArFOQCr1im0eðtpp",
        "sysuri" : "https://developer.arm.com/documentation/102589/0100/en/Further-Information",
        "systransactionid" : 864297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1615216537000,
        "topparentid" : 4706210,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627381527000,
        "sysconcepts" : "user guide ; reference manual ; CSAT ; CoreSight ; CSAT600 ; trace ; usage instructions ; KBA ; implementations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "attachmentparentid" : 4706210,
        "parentitem" : "60ffdf179ebe3a7dbd3a794e",
        "concepts" : "user guide ; reference manual ; CSAT ; CoreSight ; CSAT600 ; trace ; usage instructions ; KBA ; implementations",
        "documenttype" : "html",
        "isattachment" : "4706210",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150618000,
        "permanentid" : "6995077ebc744ecb7ed3b3a17fc4a4f7b24822e58412255a94dbae17b897",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffdf179ebe3a7dbd3a7953",
        "transactionid" : 864297,
        "title" : "Further Information ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649150618000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102589:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150618371763442,
        "sysisattachment" : "4706210",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4706210,
        "size" : 964,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102589/0100/Further-Information?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150568050,
        "syssize" : 964,
        "sysdate" : 1649150618000,
        "haslayout" : "1",
        "topparent" : "4706210",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706210,
        "content_description" : "This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target.",
        "wordcount" : 65,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150618000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102589/0100/Further-Information?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102589/0100/Further-Information?lang=en",
        "modified" : 1637924453000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150618371763442,
        "uri" : "https://developer.arm.com/documentation/102589/0100/en/Further-Information",
        "syscollection" : "default"
      },
      "Title" : "Further Information",
      "Uri" : "https://developer.arm.com/documentation/102589/0100/en/Further-Information",
      "PrintableUri" : "https://developer.arm.com/documentation/102589/0100/en/Further-Information",
      "ClickUri" : "https://developer.arm.com/documentation/102589/0100/Further-Information?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en/Further-Information",
      "Excerpt" : "Further Information Read the following documents for further information on topics related to this ... Arm CoreSight Architecture Specification Specification containing information on the ...",
      "FirstSentences" : "Further Information Read the following documents for further information on topics related to this tutorial: Arm Architecture Reference Manual Armv8-A Architecture reference manual for Armv8-A ..."
    }, {
      "title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT",
      "uri" : "https://developer.arm.com/documentation/102589/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102589/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en",
      "excerpt" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool ( ... Low-level debug allows you to: Manipulate individual registers, including Debug ...",
      "firstSentences" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target. Low-level debug allows you to: Manipulate individual ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT ",
        "document_number" : "102589",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4706210",
        "sysurihash" : "kQðpbOyWBñ6ñF1Ru",
        "urihash" : "kQðpbOyWBñ6ñF1Ru",
        "sysuri" : "https://developer.arm.com/documentation/102589/0100/en",
        "systransactionid" : 864297,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1615216537000,
        "topparentid" : 4706210,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627381527000,
        "sysconcepts" : "CoreSight SoC ; Access Tool ; targets ; registers ; CSAT ; low-level ; setting breakpoints ; application-level debugger ; watchpoints",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
        "concepts" : "CoreSight SoC ; Access Tool ; targets ; registers ; CSAT ; low-level ; setting breakpoints ; application-level debugger ; watchpoints",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150613000,
        "permanentid" : "745f4785971fa3e51dc205bdc77bcbac0c0976fba20f582a66b6740d01a0",
        "syslanguage" : [ "English" ],
        "itemid" : "60ffdf179ebe3a7dbd3a794e",
        "transactionid" : 864297,
        "title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT ",
        "products" : [ "Debug Visibility and Trace" ],
        "date" : 1649150613000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102589:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150613106259677,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 726,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150568050,
        "syssize" : 726,
        "sysdate" : 1649150613000,
        "haslayout" : "1",
        "topparent" : "4706210",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4706210,
        "content_description" : "This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target.",
        "wordcount" : 74,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150613000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102589/0100/?lang=en",
        "modified" : 1637924453000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150613106259677,
        "uri" : "https://developer.arm.com/documentation/102589/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Development Studio Guide: Debugging Armv8 platforms with CSAT",
      "Uri" : "https://developer.arm.com/documentation/102589/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102589/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102589/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en",
      "Excerpt" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool ( ... Low-level debug allows you to: Manipulate individual registers, including Debug ...",
      "FirstSentences" : "Introduction This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target. Low-level debug allows you to: Manipulate individual ..."
    } ],
    "totalNumberOfChildResults" : 6,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Armv8 Topology ",
      "document_number" : "102589",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4706210",
      "sysurihash" : "yjphhXQfUmqbKCFX",
      "urihash" : "yjphhXQfUmqbKCFX",
      "sysuri" : "https://developer.arm.com/documentation/102589/0100/en/Armv8-Topology",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1615216537000,
      "topparentid" : 4706210,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627381527000,
      "sysconcepts" : "triggers ; registers ; CoreSight ; ROM ; Reference Manual Armv8 ; CSAT ; SoC ; channel events ; external debugger ; base address ; cross-trigger network ; implementations ; watchpoints",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec73c8e24a5e02d07b275a" ],
      "attachmentparentid" : 4706210,
      "parentitem" : "60ffdf179ebe3a7dbd3a794e",
      "concepts" : "triggers ; registers ; CoreSight ; ROM ; Reference Manual Armv8 ; CSAT ; SoC ; channel events ; external debugger ; base address ; cross-trigger network ; implementations ; watchpoints",
      "documenttype" : "html",
      "isattachment" : "4706210",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150684000,
      "permanentid" : "c5669a849566f27c4f05788d3f5f87c9a91d0d80419010e3306bda1a6d0a",
      "syslanguage" : [ "English" ],
      "itemid" : "60ffdf179ebe3a7dbd3a7950",
      "transactionid" : 864299,
      "title" : "Armv8 Topology ",
      "products" : [ "Debug Visibility and Trace" ],
      "date" : 1649150684000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102589:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150684065789157,
      "sysisattachment" : "4706210",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4706210,
      "size" : 8344,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102589/0100/Armv8-Topology?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150568050,
      "syssize" : 8344,
      "sysdate" : 1649150684000,
      "haslayout" : "1",
      "topparent" : "4706210",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4706210,
      "content_description" : "This tutorial gives an overview of performing low-level debug using the CoreSight Access Tool (CSAT) with an Armv8 target.",
      "wordcount" : 339,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|Debug Visibility and Trace" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150684000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102589/0100/Armv8-Topology?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102589/0100/Armv8-Topology?lang=en",
      "modified" : 1637924453000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150684065789157,
      "uri" : "https://developer.arm.com/documentation/102589/0100/en/Armv8-Topology",
      "syscollection" : "default"
    },
    "Title" : "Armv8 Topology",
    "Uri" : "https://developer.arm.com/documentation/102589/0100/en/Armv8-Topology",
    "PrintableUri" : "https://developer.arm.com/documentation/102589/0100/en/Armv8-Topology",
    "ClickUri" : "https://developer.arm.com/documentation/102589/0100/Armv8-Topology?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102589/0100/en/Armv8-Topology",
    "Excerpt" : "Read-only registers. ... External Debug Processor Status Register (EDPRSR) 0x314 Contains status information ... Individual core debug region offset is 0x00010000. EDSCR at offset 0x088.",
    "FirstSentences" : "Armv8 Topology Armv8 platforms use a debug infrastructure called CoreSight to provide visibility into a SoC (System on Chip) for debug purposes. CSAT directly interacts with the CoreSight ..."
  }, {
    "title" : "Appendices",
    "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices",
    "excerpt" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "firstSentences" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A77 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
      "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "VC3VfSdDñIEyetun",
        "urihash" : "VC3VfSdDñIEyetun",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085706000,
        "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c6fa57aac7b03f73105",
        "transactionid" : 863781,
        "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085706000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085706740301163,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4507,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 4507,
        "sysdate" : 1649085706000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 295,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085706000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085706740301163,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
      "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "excerpt" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in ... It contains the following sections: Use of R15 by Instruction. ... Armv8 Debug UNPREDICTABLE behaviors.",
      "firstSentences" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex-A77 core implementation diverges from the preferred behavior described in Armv8 AArch32 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "ivQn7eKmLwUNPyaX",
        "urihash" : "ivQn7eKmLwUNPyaX",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "UNPREDICTABLE behaviors ; A77 core ; Armv8 ; Cortex ; accesses crossing ; Use of R15 ; boundaries ; Load",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "UNPREDICTABLE behaviors ; A77 core ; Armv8 ; Cortex ; accesses crossing ; Use of R15 ; boundaries ; Load",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085784000,
        "permanentid" : "f1f952db82fa192b393dde4e72d6ae68db25457ef25b44b23524d4bcc8ed",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c4",
        "transactionid" : 863782,
        "title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085784000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085784734563071,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 451,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 451,
        "sysdate" : 1649085784000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 37,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085784000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085784734563071,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors",
      "Excerpt" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in ... It contains the following sections: Use of R15 by Instruction. ... Armv8 Debug UNPREDICTABLE behaviors.",
      "FirstSentences" : "Cortex-A77 Core AArch32 UNPREDICTABLE behaviors This appendix describes the cases in which the Cortex-A77 core implementation diverges from the preferred behavior described in Armv8 AArch32 ..."
    }, {
      "title" : "Other UNPREDICTABLE behaviors",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "excerpt" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not ...",
      "firstSentences" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not implemented.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Other UNPREDICTABLE behaviors ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "m9azojLnñSyGcf6w",
        "urihash" : "m9azojLnñSyGcf6w",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "unpredictable behaviors ; CCSIDR read ; cache ; CRC32C instruction ; CRC32 ; core ; counters ; Executed unconditionally ; A1 encoding ; unknown non-zero ; Non-secure EL0",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "unpredictable behaviors ; CCSIDR read ; cache ; CRC32C instruction ; CRC32 ; core ; counters ; Executed unconditionally ; A1 encoding ; unknown non-zero ; Non-secure EL0",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "af3e76fa632d8200df2d0074031ba5f97dd3d58b9a72d245c19c453f13f0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c8",
        "transactionid" : 863782,
        "title" : "Other UNPREDICTABLE behaviors ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781074039321,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 1531,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 1531,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 105,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781074039321,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
        "syscollection" : "default"
      },
      "Title" : "Other UNPREDICTABLE behaviors",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/other-unpredictable-behaviors",
      "Excerpt" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not ...",
      "FirstSentences" : "Other UNPREDICTABLE behaviors This section describes other unpredictable behaviors. Table A-2 Other unpredictable behaviors Scenario Description CSSELR indicates a cache that is not implemented."
    }, {
      "title" : "Use of R15 by Instruction",
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "printableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "clickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "firstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the value used by the load or store using R15 as a base register is the Program Counter (PC) ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "printableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "clickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "firstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "document_number" : "101111",
          "document_version" : "0101",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3465155",
          "sysurihash" : "VC3VfSdDñIEyetun",
          "urihash" : "VC3VfSdDñIEyetun",
          "sysuri" : "https://developer.arm.com/documentation/101111/0101/en",
          "systransactionid" : 863781,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1572637681000,
          "topparentid" : 3465155,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585814639000,
          "sysconcepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
          "concepts" : "Non-Confidential ; r1p1 ; arm ; written agreement ; export laws ; party patents ; provisions ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085706000,
          "permanentid" : "68b691cce8dbd4b948979f1fd4741fa15e54edef79bda77a4bdb4428ce3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e859c6fa57aac7b03f73105",
          "transactionid" : 863781,
          "title" : "Arm Cortex-A77 Core Technical Reference Manual ",
          "products" : [ "Cortex-A77" ],
          "date" : 1649085706000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101111:0101:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085706740301163,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4507,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085630900,
          "syssize" : 4507,
          "sysdate" : 1649085706000,
          "haslayout" : "1",
          "topparent" : "3465155",
          "label_version" : "r1p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3465155,
          "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
          "wordcount" : 295,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
          "document_revision" : "04",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085706000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101111/0101/?lang=en",
          "modified" : 1636547036000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085706740301163,
          "uri" : "https://developer.arm.com/documentation/101111/0101/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A77 Core Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101111/0101/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en",
        "ClickUri" : "https://developer.arm.com/documentation/101111/0101/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address www.arm.com Arm Cortex-A77 Core Technical Reference Manual Cortex-A77",
        "FirstSentences" : "Arm Cortex-A77 Core Technical Reference Manual Copyright 2018, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Use of R15 by Instruction ",
        "document_number" : "101111",
        "document_version" : "0101",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3465155",
        "sysurihash" : "2eXhkGE0tOcm2hxf",
        "urihash" : "2eXhkGE0tOcm2hxf",
        "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1572637681000,
        "topparentid" : 3465155,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585814639000,
        "sysconcepts" : "use of R15 ; instructions ; store ; load ; Writeback ; A77 core ; word alignment ; usual offset ; Program Counter",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
        "attachmentparentid" : 3465155,
        "parentitem" : "5e859c6fa57aac7b03f73105",
        "concepts" : "use of R15 ; instructions ; store ; load ; Writeback ; A77 core ; word alignment ; usual offset ; Program Counter",
        "documenttype" : "html",
        "isattachment" : "3465155",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085776000,
        "permanentid" : "a6da01c095fbc2f98815fb86c9f6b888353d17a5ac8c6af23eec8619faf7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e859c74a57aac7b03f732c5",
        "transactionid" : 863782,
        "title" : "Use of R15 by Instruction ",
        "products" : [ "Cortex-A77" ],
        "date" : 1649085776000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101111:0101:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085776082841904,
        "sysisattachment" : "3465155",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3465155,
        "size" : 610,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085630900,
        "syssize" : 610,
        "sysdate" : 1649085776000,
        "haslayout" : "1",
        "topparent" : "3465155",
        "label_version" : "r1p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3465155,
        "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 59,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
        "document_revision" : "04",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085776000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
        "modified" : 1636547036000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085776082841904,
        "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
        "syscollection" : "default"
      },
      "Title" : "Use of R15 by Instruction",
      "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices/cortex-a77-core-aarch32-unpredictable-behaviors/use-of-r15-by-instruction",
      "Excerpt" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the ... In this case, if the instruction specifies Writeback, then the load or store is ...",
      "FirstSentences" : "Use of R15 by Instruction If the use of R15 as a base register for a load or store is unpredictable, the value used by the load or store using R15 as a base register is the Program Counter (PC) ..."
    } ],
    "totalNumberOfChildResults" : 197,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Appendices ",
      "document_number" : "101111",
      "document_version" : "0101",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3465155",
      "sysurihash" : "NFA1RbddEPzAdJhz",
      "urihash" : "NFA1RbddEPzAdJhz",
      "sysuri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
      "systransactionid" : 863782,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1572637681000,
      "topparentid" : 3465155,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585814639000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a", "5eec6e37e24a5e02d07b2559|5eec6e45e24a5e02d07b255a" ],
      "attachmentparentid" : 3465155,
      "parentitem" : "5e859c6fa57aac7b03f73105",
      "documenttype" : "html",
      "isattachment" : "3465155",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085784000,
      "permanentid" : "d57d2c0ca4bb4c9b4f06805cd170d0edd1ee2ad0d5e1b55ede1c2229ca1a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e859c74a57aac7b03f732c3",
      "transactionid" : 863782,
      "title" : "Appendices ",
      "products" : [ "Cortex-A77" ],
      "date" : 1649085784000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101111:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085784825450398,
      "sysisattachment" : "3465155",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3465155,
      "size" : 256,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085630900,
      "syssize" : 256,
      "sysdate" : 1649085784000,
      "haslayout" : "1",
      "topparent" : "3465155",
      "label_version" : "r1p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3465155,
      "content_description" : "This Technical Reference Manual is for the Cortex-A77 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 24,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A77", "Cortex-A|Cortex-A77" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A77" ],
      "document_revision" : "04",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085784000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/101111/0101/appendices?lang=en",
      "modified" : 1636547036000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085784825450398,
      "uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
      "syscollection" : "default"
    },
    "Title" : "Appendices",
    "Uri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "PrintableUri" : "https://developer.arm.com/documentation/101111/0101/en/appendices",
    "ClickUri" : "https://developer.arm.com/documentation/101111/0101/appendices?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101111/0101/en/appendices",
    "Excerpt" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ...",
    "FirstSentences" : "Appendices Table of Contents Cortex-A77 Core AArch32 UNPREDICTABLE behaviors Use of R15 by Instruction Load\\/Store accesses crossing page boundaries Armv8 Debug UNPREDICTABLE behaviors Other ..."
  }, {
    "title" : "MTB-M33 Discovery",
    "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "clickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "excerpt" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in ... MTB-M33 occupies two separate regions of the processor memory map: SFR Trace control ...",
    "firstSentences" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in the System. MTB-M33 occupies two separate regions of the processor memory map: SFR Trace ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
      "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "XzaBIyASñ2E2LP9L",
        "urihash" : "XzaBIyASñ2E2LP9L",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
        "systransactionid" : 863780,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085686000,
        "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31ce",
        "transactionid" : 863780,
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085686000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085686109800626,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4217,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 4217,
        "sysdate" : 1649085686000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 280,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085686000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085686109800626,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
      "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
    },
    "childResults" : [ {
      "title" : "Interfaces",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "excerpt" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "firstSentences" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interfaces ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "f5Dg42elmlrmbtIe",
        "urihash" : "f5Dg42elmlrmbtIe",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085783000,
        "permanentid" : "4a78286f37f5ac8c4eab7fbd6c43289154a491cab84b0adf2cf5d28d97e1",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31e0",
        "transactionid" : 863782,
        "title" : "Interfaces ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085783000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085783246022031,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 111,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 111,
        "sysdate" : 1649085783000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 11,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085783000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085783246022031,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
        "syscollection" : "default"
      },
      "Title" : "Interfaces",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces",
      "Excerpt" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33",
      "FirstSentences" : "Interfaces The MTB-M33 has the following interfaces: AHB slave interface. SRAM interface. Interfaces Cortex-M33"
    }, {
      "title" : "Trace Disable Programming Sequence",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "excerpt" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to ... ; Read MTB_POSITION register\\r\\nLSRS r1, #3 ... ; MTB_POSITION.POINTER value. \\r\\n",
      "firstSentences" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to disable trace: LDR r2, =MTB_SFRBASE ; MTB SFR Base Addr\\r\\nLDR r1, [r2, #4] ; Read MTB_MASTER ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Trace Disable Programming Sequence ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "Ni0cVImGq8BKf9ðW",
        "urihash" : "Ni0cVImGq8BKf9ðW",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "d6657ec67d57f921f3de8ebb586bfce0b135c226c5e0007964c6adb91c39",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31f9",
        "transactionid" : 863782,
        "title" : "Trace Disable Programming Sequence ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781803194384,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 551,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 551,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 45,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781803194384,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
        "syscollection" : "default"
      },
      "Title" : "Trace Disable Programming Sequence",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/trace-disable-programming-sequence?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/trace-disable-programming-sequence",
      "Excerpt" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to ... ; Read MTB_POSITION register\\r\\nLSRS r1, #3 ... ; MTB_POSITION.POINTER value. \\r\\n",
      "FirstSentences" : "Trace Disable Programming Sequence The following is an example programming sequence showing how to disable trace: LDR r2, =MTB_SFRBASE ; MTB SFR Base Addr\\r\\nLDR r1, [r2, #4] ; Read MTB_MASTER ..."
    }, {
      "title" : "AHB slave interface",
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "printableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "clickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "excerpt" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. ... AHB slave interface Cortex-M33",
      "firstSentences" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. SRAM accesses can be either byte, halfword, or word ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "printableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "clickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "firstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "document_number" : "100231",
          "document_version" : "0002",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3443027",
          "sysurihash" : "XzaBIyASñ2E2LP9L",
          "urihash" : "XzaBIyASñ2E2LP9L",
          "sysuri" : "https://developer.arm.com/documentation/100231/0002/en",
          "systransactionid" : 863780,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1495100722000,
          "topparentid" : 3443027,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585223949000,
          "sysconcepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
          "concepts" : "arm ; written agreement ; export laws ; party patents ; provisions ; English ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085686000,
          "permanentid" : "8786359f080427514383ffe73b0915cc2774bd7b93ac867db610e78adc3c",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7c990d7158f500bd5c31ce",
          "transactionid" : 863780,
          "title" : "ARM CoreSight MTB-M33 Technical Reference Manual ",
          "products" : [ "Cortex-M33" ],
          "date" : 1649085686000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100231:0002:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085686109800626,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4217,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085632693,
          "syssize" : 4217,
          "sysdate" : 1649085686000,
          "haslayout" : "1",
          "topparent" : "3443027",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3443027,
          "content_description" : "This book is for the MTB-M33.",
          "wordcount" : 280,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085686000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100231/0002/?lang=en",
          "modified" : 1636098687000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085686109800626,
          "uri" : "https://developer.arm.com/documentation/100231/0002/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M33 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100231/0002/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en",
        "ClickUri" : "https://developer.arm.com/documentation/100231/0002/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight MTB-M33 Technical Reference Manual Cortex-M33",
        "FirstSentences" : "ARM CoreSight MTB-M33 Technical Reference Manual Copyright 2016, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information Document History Issue Date ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AHB slave interface ",
        "document_number" : "100231",
        "document_version" : "0002",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3443027",
        "sysurihash" : "Dp3uhgjtvfCUjHyD",
        "urihash" : "Dp3uhgjtvfCUjHyD",
        "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
        "systransactionid" : 863782,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1495100722000,
        "topparentid" : 3443027,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585223949000,
        "sysconcepts" : "slave interface ; wait states ; trace packet ; SRAM accesses ; buffer ; address phases ; takes priority ; Protocol Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
        "attachmentparentid" : 3443027,
        "parentitem" : "5e7c990d7158f500bd5c31ce",
        "concepts" : "slave interface ; wait states ; trace packet ; SRAM accesses ; buffer ; address phases ; takes priority ; Protocol Specification",
        "documenttype" : "html",
        "isattachment" : "3443027",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085781000,
        "permanentid" : "4f2674ef10b6206f9537ce86bd2bab9cd664c46c2668cbbbb17cdd027c18",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7c990d7158f500bd5c31e1",
        "transactionid" : 863782,
        "title" : "AHB slave interface ",
        "products" : [ "Cortex-M33" ],
        "date" : 1649085781000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100231:0002:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085781693150923,
        "sysisattachment" : "3443027",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3443027,
        "size" : 1099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085632693,
        "syssize" : 1099,
        "sysdate" : 1649085781000,
        "haslayout" : "1",
        "topparent" : "3443027",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3443027,
        "content_description" : "This book is for the MTB-M33.",
        "wordcount" : 82,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085781000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
        "modified" : 1636098687000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085781693150923,
        "uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
        "syscollection" : "default"
      },
      "Title" : "AHB slave interface",
      "Uri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "ClickUri" : "https://developer.arm.com/documentation/100231/0002/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/mtb-m33-functional-description/functional-description/interfaces/ahb-slave-interface",
      "Excerpt" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. ... AHB slave interface Cortex-M33",
      "FirstSentences" : "AHB slave interface This section describes the AHB slave interface as used by the MTB-M33. The AHB slave interface provides access to the SRAM. SRAM accesses can be either byte, halfword, or word ..."
    } ],
    "totalNumberOfChildResults" : 31,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "MTB-M33 Discovery ",
      "document_number" : "100231",
      "document_version" : "0002",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3443027",
      "sysurihash" : "H3UðuJmXDXScuraa",
      "urihash" : "H3UðuJmXDXScuraa",
      "sysuri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
      "systransactionid" : 863782,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1495100722000,
      "topparentid" : 3443027,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585223949000,
      "sysconcepts" : "SRAM ; base address ; M33 discovery ; memory ; registers ; CoreSight ; trace ; using word ; POINTER field ; programming sequences ; 2MTBAWIDTH",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594", "5eec6e66e24a5e02d07b2591|5eec6e66e24a5e02d07b2594" ],
      "attachmentparentid" : 3443027,
      "parentitem" : "5e7c990d7158f500bd5c31ce",
      "concepts" : "SRAM ; base address ; M33 discovery ; memory ; registers ; CoreSight ; trace ; using word ; POINTER field ; programming sequences ; 2MTBAWIDTH",
      "documenttype" : "html",
      "isattachment" : "3443027",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085783000,
      "permanentid" : "1b6e616bf93ff44cd482d8f320bb6101378474e110247b5f5651edce1a4f",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7c990d7158f500bd5c31f7",
      "transactionid" : 863782,
      "title" : "MTB-M33 Discovery ",
      "products" : [ "Cortex-M33" ],
      "date" : 1649085783000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100231:0002:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085783273986360,
      "sysisattachment" : "3443027",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3443027,
      "size" : 1541,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085632693,
      "syssize" : 1541,
      "sysdate" : 1649085783000,
      "haslayout" : "1",
      "topparent" : "3443027",
      "label_version" : "r0p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3443027,
      "content_description" : "This book is for the MTB-M33.",
      "wordcount" : 113,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M33", "Cortex-M|Cortex-M33" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M33" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085783000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
      "modified" : 1636098687000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085783273986360,
      "uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
      "syscollection" : "default"
    },
    "Title" : "MTB-M33 Discovery",
    "Uri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "PrintableUri" : "https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "ClickUri" : "https://developer.arm.com/documentation/100231/0002/appendices/example-programming-sequences/mtb-m33-discovery?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100231/0002/en/appendices/example-programming-sequences/mtb-m33-discovery",
    "Excerpt" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in ... MTB-M33 occupies two separate regions of the processor memory map: SFR Trace control ...",
    "FirstSentences" : "MTB-M33 Discovery This section introduces example programming sequences for the MTB-M33 discovery in the System. MTB-M33 occupies two separate regions of the processor memory map: SFR Trace ..."
  }, {
    "title" : "Timing",
    "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "excerpt" : "After the MBISTRESULT[2] flag goes HIGH, stop the test by putting the PLL in bypass ... To begin shifting out the data log on MBISTRESULT[0], drive MBISTDSHIFT HIGH. ... Failing data bits.",
    "firstSentences" : "Timing A 46-bit instruction, loaded serially at the start of each test, controls the operation of the L220 MBIST Controller. MBIST Instruction Register describes how to write the instruction. The ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "L220 MBIST Controller Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "L220 MBIST Controller Technical Reference Manual ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "iy0EMXgsXb8CvSñe",
        "urihash" : "iy0EMXgsXb8CvSñe",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "systransactionid" : 863760,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084606000,
        "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324e88295d1e18d38ee4",
        "transactionid" : 863760,
        "title" : "L220 MBIST Controller Technical Reference Manual ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1649084606000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084606086584430,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2002,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084447054,
        "syssize" : 2002,
        "sysdate" : 1649084606000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 160,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084606000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084606086584430,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "syscollection" : "default"
      },
      "Title" : "L220 MBIST Controller Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
      "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
      "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Introduction",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "excerpt" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions.",
      "firstSentences" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions. Introduction ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introduction ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "JcmY2dlwSfpgLnnW",
        "urihash" : "JcmY2dlwSfpgLnnW",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "dba2735cfa93d41e2c5380c5556be1fa04bcac43a5db61f502ead07e21d3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f09",
        "transactionid" : 861294,
        "title" : "Introduction ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246703188899,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 221,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239047,
        "syssize" : 221,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/introduction?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246703188899,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
        "syscollection" : "default"
      },
      "Title" : "Introduction",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction",
      "Excerpt" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions.",
      "FirstSentences" : "Chapter 1. Introduction This chapter introduces the MBIST Controller. It contains the following sections: About the L220 MBIST Controller MBIST Controller interface Product revisions. Introduction ..."
    }, {
      "title" : "About the L220 MBIST Controller",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "excerpt" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a ...",
      "firstSentences" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a test ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the L220 MBIST Controller ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "DcmDAzc5PdSfSDcñ",
        "urihash" : "DcmDAzc5PdSfSDcñ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "Cache Controller ; test algorithms ; sequences of reads ; memories ; RAM ; industry-standard ; L2 ; signal LOW ; takes priority ; integration files ; operating correctly",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "concepts" : "Cache Controller ; test algorithms ; sequences of reads ; memories ; RAM ; industry-standard ; L2 ; signal LOW ; takes priority ; integration files ; operating correctly",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "e9e21882f1d65ea4ad72c12e3085fccd492d40d57ecf87e628515fa04cd5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f0a",
        "transactionid" : 861294,
        "title" : "About the L220 MBIST Controller ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246642120562,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 1290,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239047,
        "syssize" : 1290,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246642120562,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
        "syscollection" : "default"
      },
      "Title" : "About the L220 MBIST Controller",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/introduction/about-the-l220-mbist-controller?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/introduction/about-the-l220-mbist-controller",
      "Excerpt" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a ...",
      "FirstSentences" : "About the L220 MBIST Controller MBIST is the industry-standard method of testing embedded memories. MBIST works by performing sequences of reads and writes to the memory according to a test ..."
    }, {
      "title" : "Data seed field, MBIR[19:16]",
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "excerpt" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm ... Note In the Go\\/No-Go algorithm, the Read Write Read March (y-fast) and Bang ...",
      "firstSentences" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm at instruction load. Note In the Go\\/No-Go algorithm, the Read Write Read March (y- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "L220 MBIST Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "firstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "L220 MBIST Controller Technical Reference Manual ",
          "document_number" : "ddi0330",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3499415",
          "sysurihash" : "iy0EMXgsXb8CvSñe",
          "urihash" : "iy0EMXgsXb8CvSñe",
          "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "systransactionid" : 863760,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1172755857000,
          "topparentid" : 3499415,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586377294000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084606000,
          "permanentid" : "0043e5e1969d183e39428235cae0896d732d4d088d8b244a0135913b3726",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e324e88295d1e18d38ee4",
          "transactionid" : 863760,
          "title" : "L220 MBIST Controller Technical Reference Manual ",
          "products" : [ "L220 L2 Cache Controller" ],
          "date" : 1649084606000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0330:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084606086584430,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2002,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084447054,
          "syssize" : 2002,
          "sysdate" : 1649084606000,
          "haslayout" : "1",
          "topparent" : "3499415",
          "label_version" : "r1p7",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3499415,
          "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
          "wordcount" : 160,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084606000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0330/f/?lang=en",
          "modified" : 1639043291000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084606086584430,
          "uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
          "syscollection" : "default"
        },
        "Title" : "L220 MBIST Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en",
        "Excerpt" : "Confidentiality Status This document is Non-Confidential. ... Revision F 08 Sep 2006 Updated to r1p7. L220 MBIST Controller Technical Reference Manual L220 L2 Cache Controller",
        "FirstSentences" : "MBIST Controller Technical Reference Manual Copyright 2004-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Data seed field, MBIR[19:16] ",
        "document_number" : "ddi0330",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3499415",
        "sysurihash" : "bQðFXdpIZuqLvhvG",
        "urihash" : "bQðFXdpIZuqLvhvG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
        "systransactionid" : 861294,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1172755857000,
        "topparentid" : 3499415,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586377294000,
        "sysconcepts" : "data seed ; algorithm ; MBIST interface ; engine replicates ; unexpected sensitivities ; instruction load ; Go ; MBIR",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
        "attachmentparentid" : 3499415,
        "parentitem" : "5e8e324e88295d1e18d38ee4",
        "concepts" : "data seed ; algorithm ; MBIST interface ; engine replicates ; unexpected sensitivities ; instruction load ; Go ; MBIR",
        "documenttype" : "html",
        "isattachment" : "3499415",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648719246000,
        "permanentid" : "f172c3d79d1f20e77ada8ed9a8eff1b803ea5e15e559caaa3ca4d163fab8",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e324f88295d1e18d38f3f",
        "transactionid" : 861294,
        "title" : "Data seed field, MBIR[19:16] ",
        "products" : [ "L220 L2 Cache Controller" ],
        "date" : 1648719246000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0330:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719246394161632,
        "sysisattachment" : "3499415",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3499415,
        "size" : 700,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719239027,
        "syssize" : 700,
        "sysdate" : 1648719246000,
        "haslayout" : "1",
        "topparent" : "3499415",
        "label_version" : "r1p7",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3499415,
        "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
        "wordcount" : 78,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719246000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
        "modified" : 1639043291000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719246394161632,
        "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
        "syscollection" : "default"
      },
      "Title" : "Data seed field, MBIR[19:16]",
      "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/mbist-instruction-register/field-descriptions/data-seed-field--mbir-19-16-",
      "Excerpt" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm ... Note In the Go\\/No-Go algorithm, the Read Write Read March (y-fast) and Bang ...",
      "FirstSentences" : "Data seed field, MBIR[19:16] The four-bit data seed field supplies the background data for the test algorithm at instruction load. Note In the Go\\/No-Go algorithm, the Read Write Read March (y- ..."
    } ],
    "totalNumberOfChildResults" : 36,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Timing ",
      "document_number" : "ddi0330",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3499415",
      "sysurihash" : "17MSgBSofMVñðmKl",
      "urihash" : "17MSgBSofMVñðmKl",
      "sysuri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
      "systransactionid" : 861294,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1172755857000,
      "topparentid" : 3499415,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586377294000,
      "sysconcepts" : "clock driven ; MBIST Controller ; timing diagrams ; on-chip ; speeds ; start ; data log ; flag goes ; failing location ; driving MBISTRUN ; bypass mode ; doubleword select",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2632|5fbba0b7cd74e712c4497221" ],
      "attachmentparentid" : 3499415,
      "parentitem" : "5e8e324e88295d1e18d38ee4",
      "concepts" : "clock driven ; MBIST Controller ; timing diagrams ; on-chip ; speeds ; start ; data log ; flag goes ; failing location ; driving MBISTRUN ; bypass mode ; doubleword select",
      "documenttype" : "html",
      "isattachment" : "3499415",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648719247000,
      "permanentid" : "8a409c38f7efae203737a98915c319ebddbe85b015b402e588042c3e1186",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e324f88295d1e18d38f12",
      "transactionid" : 861294,
      "title" : "Timing ",
      "products" : [ "L220 L2 Cache Controller" ],
      "date" : 1648719247000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0330:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719247447056422,
      "sysisattachment" : "3499415",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3499415,
      "size" : 3299,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719239058,
      "syssize" : 3299,
      "sysdate" : 1648719247000,
      "haslayout" : "1",
      "topparent" : "3499415",
      "label_version" : "r1p7",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3499415,
      "content_description" : "This is the Technical Reference Manual (TRM) for the L220 MBIST Controller.",
      "wordcount" : 209,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers", "System IP|System Controllers|Cache Controllers|CoreLink Level 2 Cache Controller" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Cache Controllers" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719247000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0330/f/functional-description/functional-operation/timing?lang=en",
      "modified" : 1639043291000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719247447056422,
      "uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
      "syscollection" : "default"
    },
    "Title" : "Timing",
    "Uri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0330/f/functional-description/functional-operation/timing?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0330/f/en/functional-description/functional-operation/timing",
    "Excerpt" : "After the MBISTRESULT[2] flag goes HIGH, stop the test by putting the PLL in bypass ... To begin shifting out the data log on MBISTRESULT[0], drive MBISTDSHIFT HIGH. ... Failing data bits.",
    "FirstSentences" : "Timing A 46-bit instruction, loaded serially at the start of each test, controls the operation of the L220 MBIST Controller. MBIST Instruction Register describes how to write the instruction. The ..."
  }, {
    "title" : "CoreSight ETM-A5 Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "excerpt" : "C ... Copyright © 2009, 2010 ARM. ... Non-Confidential ii ... Contents ... CoreSight ETM-A5 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0435C ... ID101810",
    "firstSentences" : "CoreSight ETM-A5 Revision: r0p2 Technical Reference Manual Copyright © 2009, 2010 ARM. All rights reserved. ARM DDI 0435C (ID101810) ARM DDI 0435C ID101810 CoreSight ETM-A5 Technical Reference Manual",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "CoreSight ETM-A5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "9kavñYhpTM4iktwn",
        "urihash" : "9kavñYhpTM4iktwn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39a",
        "transactionid" : 864212,
        "title" : "CoreSight ETM-A5 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355945064958,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 1953,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355945064958,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-A5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the functions Interfaces Clocking and ...",
      "firstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the macrocell. It contains the following sections: About the functions Interfaces ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
          "document_number" : "ddi0435",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4176503",
          "sysurihash" : "9kavñYhpTM4iktwn",
          "urihash" : "9kavñYhpTM4iktwn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "systransactionid" : 864212,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427193000,
          "topparentid" : 4176503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594065104000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146355000,
          "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0380d0cafe527e86f5c39a",
          "transactionid" : 864212,
          "title" : "CoreSight ETM-A5 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-A5" ],
          "date" : 1649146355000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0435:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146355945064958,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146064393,
          "syssize" : 1953,
          "sysdate" : 1649146355000,
          "haslayout" : "1",
          "topparent" : "4176503",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4176503,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146355000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0435/c/?lang=en",
          "modified" : 1639130625000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146355945064958,
          "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "aW7IgD5ñoXhmgV0y",
        "urihash" : "aW7IgD5ñoXhmgV0y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "clocking ; interfaces ; limitations of use ; macrocell",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "attachmentparentid" : 4176503,
        "parentitem" : "5f0380d0cafe527e86f5c39a",
        "concepts" : "clocking ; interfaces ; limitations of use ; macrocell",
        "documenttype" : "html",
        "isattachment" : "4176503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146357000,
        "permanentid" : "156c3229290304b1bb29c46a81ea71be048cba8dd5f278fa2976d2bcc1ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c3b2",
        "transactionid" : 864212,
        "title" : "Functional Description ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146357000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146357473342698,
        "sysisattachment" : "4176503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4176503,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 298,
        "sysdate" : 1649146357000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146357000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/Functional-Description?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146357473342698,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/Functional-Description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Functional-Description",
      "Excerpt" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and ... It contains the following sections: About the functions Interfaces Clocking and ...",
      "FirstSentences" : "Chapter 2. Functional Description This chapter describes the interfaces, operation, and clocking and resets of the macrocell. It contains the following sections: About the functions Interfaces ..."
    }, {
      "title" : "CoreSight ETM-A5 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "9kavñYhpTM4iktwn",
        "urihash" : "9kavñYhpTM4iktwn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39a",
        "transactionid" : 864212,
        "title" : "CoreSight ETM-A5 Technical Reference Manual ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355945064958,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1953,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064393,
        "syssize" : 1953,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355945064958,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "syscollection" : "default"
      },
      "Title" : "CoreSight ETM-A5 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
      "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "About this book",
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "excerpt" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "firstSentences" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreSight ETM-A5 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
          "document_number" : "ddi0435",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4176503",
          "sysurihash" : "9kavñYhpTM4iktwn",
          "urihash" : "9kavñYhpTM4iktwn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "systransactionid" : 864212,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1287427193000,
          "topparentid" : 4176503,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594065104000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146355000,
          "permanentid" : "670bb1c7201894baf26a0d55576457e1cdfc50ae29e5392f0ee9d0fbdfff",
          "syslanguage" : [ "English" ],
          "itemid" : "5f0380d0cafe527e86f5c39a",
          "transactionid" : 864212,
          "title" : "CoreSight ETM-A5 Technical Reference Manual ",
          "products" : [ "CoreSight ETM-A5" ],
          "date" : 1649146355000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0435:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146355945064958,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1953,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649146064393,
          "syssize" : 1953,
          "sysdate" : 1649146355000,
          "haslayout" : "1",
          "topparent" : "4176503",
          "label_version" : "r0p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4176503,
          "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146355000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0435/c/?lang=en",
          "modified" : 1639130625000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146355945064958,
          "uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
          "syscollection" : "default"
        },
        "Title" : "CoreSight ETM-A5 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en",
        "Excerpt" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "CoreSight ETM-A5 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About this book ",
        "document_number" : "ddi0435",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4176503",
        "sysurihash" : "80CsksdmlMRtKOaQ",
        "urihash" : "80CsksdmlMRtKOaQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
        "systransactionid" : 864212,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1287427193000,
        "topparentid" : 4176503,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594065104000,
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
        "attachmentparentid" : 4176503,
        "parentitem" : "5f0380d0cafe527e86f5c39a",
        "documenttype" : "html",
        "isattachment" : "4176503",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146355000,
        "permanentid" : "7ea08b026512e02281584a4510748a64e03fd052e712d96beb24df85c06b",
        "syslanguage" : [ "English" ],
        "itemid" : "5f0380d0cafe527e86f5c39d",
        "transactionid" : 864212,
        "title" : "About this book ",
        "products" : [ "CoreSight ETM-A5" ],
        "date" : 1649146355000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0435:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146355872503466,
        "sysisattachment" : "4176503",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4176503,
        "size" : 173,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649146064361,
        "syssize" : 173,
        "sysdate" : 1649146355000,
        "haslayout" : "1",
        "topparent" : "4176503",
        "label_version" : "r0p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4176503,
        "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146355000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0435/c/Preface/About-this-book?lang=en",
        "modified" : 1639130625000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146355872503466,
        "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
        "syscollection" : "default"
      },
      "Title" : "About this book",
      "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0435/c/Preface/About-this-book?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/Preface/About-this-book",
      "Excerpt" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5",
      "FirstSentences" : "About this book This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5. About this book CoreSight ETM-A5"
    } ],
    "totalNumberOfChildResults" : 39,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreSight ETM-A5 Technical Reference Manual ",
      "document_number" : "ddi0435",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4176503",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "GiyñS2z3eXDFAgKp",
      "urihash" : "GiyñS2z3eXDFAgKp",
      "sysuri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
      "keywords" : "CoreSight, Cortex-A, Cortex-A5, Trace Macrocells (ETM)",
      "systransactionid" : 864212,
      "copyright" : "Copyright ©€2009, 2010 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1287427193000,
      "topparentid" : 4176503,
      "numberofpages" : 78,
      "sysconcepts" : "instructions ; ETM ; macrocell ; programming ; tracing ; external inputs ; controls ; assignments ; signals ; ARM ; interfaces ; implementation-defined features ; resources ; TraceEnable ; integration test ; registers",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba10acd74e712c449723e" ],
      "attachmentparentid" : 4176503,
      "parentitem" : "5f0380d0cafe527e86f5c39a",
      "concepts" : "instructions ; ETM ; macrocell ; programming ; tracing ; external inputs ; controls ; assignments ; signals ; ARM ; interfaces ; implementation-defined features ; resources ; TraceEnable ; integration test ; registers",
      "documenttype" : "pdf",
      "isattachment" : "4176503",
      "sysindexeddate" : 1649146371000,
      "permanentid" : "64d51cd74838948fafd85be9b69af1ecdc5e2a7e297feb49b15ee507fa94",
      "syslanguage" : [ "English" ],
      "itemid" : "5f0380d1cafe527e86f5c3f1",
      "transactionid" : 864212,
      "title" : "CoreSight ETM-A5 Technical Reference Manual ",
      "subject" : "ARM CoreSight ETM-A5 Technical Reference Manual. This book describes the external functionality of the Embedded Trace Macrocell (ETM). It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the ETM.",
      "date" : 1649146371000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0435:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146371294355809,
      "sysisattachment" : "4176503",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4176503,
      "size" : 755056,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649146066218,
      "syssubject" : "ARM CoreSight ETM-A5 Technical Reference Manual. This book describes the external functionality of the Embedded Trace Macrocell (ETM). It is written for system designers, system integrators, and verification engineers who are designing a System-on-Chip (SoC) device that uses the ETM.",
      "syssize" : 755056,
      "sysdate" : 1649146371000,
      "topparent" : "4176503",
      "author" : "ARM Limited",
      "label_version" : "r0p2",
      "systopparentid" : 4176503,
      "content_description" : "This book is for the CoreSight Embedded Trace Macrocell (ETM) for the Cortex-A5 and Cortex-A5 MPCore processors, the ETM-A5.",
      "wordcount" : 1901,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM-A5" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146371000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146371294355809,
      "uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
      "syscollection" : "default"
    },
    "Title" : "CoreSight ETM-A5 Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f0380d1cafe527e86f5c3f1",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0435/c/en/pdf/DDI0435C_coresight_etm_a5_r0p2_trm.pdf",
    "Excerpt" : "C ... Copyright © 2009, 2010 ARM. ... Non-Confidential ii ... Contents ... CoreSight ETM-A5 Technical Reference Manual ... Chapter 1 ... Chapter 2 ... Chapter 3 ... ARM DDI 0435C ... ID101810",
    "FirstSentences" : "CoreSight ETM-A5 Revision: r0p2 Technical Reference Manual Copyright © 2009, 2010 ARM. All rights reserved. ARM DDI 0435C (ID101810) ARM DDI 0435C ID101810 CoreSight ETM-A5 Technical Reference Manual"
  }, {
    "title" : "Structure of CoreSight SoC-400",
    "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "excerpt" : "Replicator. Trace funnel. ... Examples include: Timestamp generator. Timestamp encoder. Timestamp decoder. Structure of CoreSight SoC-400 CoreSight SoC-400",
    "firstSentences" : "Structure of CoreSight SoC-400 The CoreSight SoC-400 components are grouped into categories for control and access components, sources, links, sinks, and timestamp. Control and access components ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "sTooHkLAb9h4yIwP",
        "urihash" : "sTooHkLAb9h4yIwP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
        "transactionid" : 864210,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241052927017,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 4566,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241052927017,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    },
    "childResults" : [ {
      "title" : "Typical CoreSight SoC-400 system",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "excerpt" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately.",
      "firstSentences" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately. The ETB and Embedded Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "100536",
          "document_version" : "0302",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453618",
          "sysurihash" : "sTooHkLAb9h4yIwP",
          "urihash" : "sTooHkLAb9h4yIwP",
          "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
          "systransactionid" : 864210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467029035000,
          "topparentid" : 3453618,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327011000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146241000,
          "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
          "transactionid" : 864210,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649146241000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100536:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146241052927017,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145954414,
          "syssize" : 4566,
          "sysdate" : 1649146241000,
          "haslayout" : "1",
          "topparent" : "3453618",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453618,
          "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146241000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100536/0302/?lang=en",
          "modified" : 1636371564000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146241052927017,
          "uri" : "https://developer.arm.com/documentation/100536/0302/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Typical CoreSight SoC-400 system ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "zsbxpNoWxp92LTKP",
        "urihash" : "zsbxpNoWxp92LTKP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 3453618,
        "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
        "documenttype" : "html",
        "isattachment" : "3453618",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146248000,
        "permanentid" : "d3446a2c3ec5cdf57e9f5025fe84ac0f050038fc1b5c645aec70e7a5b321",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38cf",
        "transactionid" : 864210,
        "title" : "Typical CoreSight SoC-400 system ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146248000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146248170824857,
        "sysisattachment" : "3453618",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453618,
        "size" : 353,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 353,
        "sysdate" : 1649146248000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146248000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146248170824857,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
        "syscollection" : "default"
      },
      "Title" : "Typical CoreSight SoC-400 system",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/typical-coresight-soc-400-system",
      "Excerpt" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately.",
      "FirstSentences" : "Typical CoreSight SoC-400 system An example of CoreSight SoC-400 components in a SoC. Figure 1-1 CoreSight SoC-400 system Note The STM and TMC are licensed separately. The ETB and Embedded Trace ..."
    }, {
      "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "sTooHkLAb9h4yIwP",
        "urihash" : "sTooHkLAb9h4yIwP",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
        "transactionid" : 864210,
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241052927017,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4566,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 4566,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 302,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241052927017,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
      "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
    }, {
      "title" : "About CoreSight SoC-400",
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "printableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "clickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "excerpt" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces.",
      "firstSentences" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces. Configurable options. Test features.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "printableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "clickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "firstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "document_number" : "100536",
          "document_version" : "0302",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3453618",
          "sysurihash" : "sTooHkLAb9h4yIwP",
          "urihash" : "sTooHkLAb9h4yIwP",
          "sysuri" : "https://developer.arm.com/documentation/100536/0302/en",
          "systransactionid" : 864210,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1467029035000,
          "topparentid" : 3453618,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585327011000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; revision r3p2 ; provisions ; Non-Confidential ; English ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146241000,
          "permanentid" : "d77821981644613b6c0fc0e85ff76fd42728c2345245faa74453c153c3af",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7e2ba3b2608e4d7f0a38c6",
          "transactionid" : 864210,
          "title" : "ARM CoreSight SoC-400 Technical Reference Manual ",
          "products" : [ "CoreSight SoC-400" ],
          "date" : 1649146241000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100536:0302:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146241052927017,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4566,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145954414,
          "syssize" : 4566,
          "sysdate" : 1649146241000,
          "haslayout" : "1",
          "topparent" : "3453618",
          "label_version" : "r3p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3453618,
          "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
          "wordcount" : 302,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146241000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100536/0302/?lang=en",
          "modified" : 1636371564000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146241052927017,
          "uri" : "https://developer.arm.com/documentation/100536/0302/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight SoC-400 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100536/0302/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en",
        "ClickUri" : "https://developer.arm.com/documentation/100536/0302/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreSight SoC-400 Technical Reference Manual CoreSight SoC-400",
        "FirstSentences" : "ARM CoreSight SoC-400 Technical Reference Manual Copyright 2011-2013, 2015, 2016 ARM. All rights reserved. Proprietary notices Release Information Document History Issue Date Confidentiality ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About CoreSight SoC-400 ",
        "document_number" : "100536",
        "document_version" : "0302",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3453618",
        "sysurihash" : "9bK708FICQifaV4s",
        "urihash" : "9bK708FICQifaV4s",
        "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1467029035000,
        "topparentid" : 3453618,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585327011000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
        "attachmentparentid" : 3453618,
        "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
        "documenttype" : "html",
        "isattachment" : "3453618",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146241000,
        "permanentid" : "9fcac6f7e855ce7529c25374e3ed5bc6208a4da70860a38fec889c6ca9f5",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7e2ba3b2608e4d7f0a38cb",
        "transactionid" : 864210,
        "title" : "About CoreSight SoC-400 ",
        "products" : [ "CoreSight SoC-400" ],
        "date" : 1649146241000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100536:0302:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146241009173148,
        "sysisattachment" : "3453618",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3453618,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145954414,
        "syssize" : 298,
        "sysdate" : 1649146241000,
        "haslayout" : "1",
        "topparent" : "3453618",
        "label_version" : "r3p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3453618,
        "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146241000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100536/0302/about-coresight-soc-400?lang=en",
        "modified" : 1636371564000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146241009173148,
        "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
        "syscollection" : "default"
      },
      "Title" : "About CoreSight SoC-400",
      "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400",
      "Excerpt" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces.",
      "FirstSentences" : "About CoreSight SoC-400 This chapter introduces CoreSight SoC-400. It contains the following sections: About CoreSight SoC-400. Compliance. Features. Interfaces. Configurable options. Test features."
    } ],
    "totalNumberOfChildResults" : 488,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Structure of CoreSight SoC-400 ",
      "document_number" : "100536",
      "document_version" : "0302",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3453618",
      "sysurihash" : "ojcKu1g1tUðnl3QW",
      "urihash" : "ojcKu1g1tUðnl3QW",
      "sysuri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1467029035000,
      "topparentid" : 3453618,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585327011000,
      "sysconcepts" : "trace data ; access components ; CoreSight SoC ; timestamp ; control ; ATB ; triggering ; sinks ; documented separately ; Synchronous ; connection",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d", "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5eec6f7be24a5e02d07b265d" ],
      "attachmentparentid" : 3453618,
      "parentitem" : "5e7e2ba3b2608e4d7f0a38c6",
      "concepts" : "trace data ; access components ; CoreSight SoC ; timestamp ; control ; ATB ; triggering ; sinks ; documented separately ; Synchronous ; connection",
      "documenttype" : "html",
      "isattachment" : "3453618",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146248000,
      "permanentid" : "decfd0ef775fbf05731088d8e0a5ef7f63a593fda03c4ef72da0bec50b49",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7e2ba3b2608e4d7f0a38cd",
      "transactionid" : 864210,
      "title" : "Structure of CoreSight SoC-400 ",
      "products" : [ "CoreSight SoC-400" ],
      "date" : 1649146248000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100536:0302:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146248290861505,
      "sysisattachment" : "3453618",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3453618,
      "size" : 1084,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145954414,
      "syssize" : 1084,
      "sysdate" : 1649146248000,
      "haslayout" : "1",
      "topparent" : "3453618",
      "label_version" : "r3p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3453618,
      "content_description" : "ARM CoreSight SoC-400 Technical Reference Manual (TRM). This book describes how to incorporate CoreSight System Components into designs and produce real-time instruction and data trace information from a SoC.",
      "wordcount" : 74,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400", "CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-400" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146248000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
      "modified" : 1636371564000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146248290861505,
      "uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
      "syscollection" : "default"
    },
    "Title" : "Structure of CoreSight SoC-400",
    "Uri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "PrintableUri" : "https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "ClickUri" : "https://developer.arm.com/documentation/100536/0302/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100536/0302/en/about-coresight-soc-400/about-coresight-soc-400/structure-of-coresight-soc-400",
    "Excerpt" : "Replicator. Trace funnel. ... Examples include: Timestamp generator. Timestamp encoder. Timestamp decoder. Structure of CoreSight SoC-400 CoreSight SoC-400",
    "FirstSentences" : "Structure of CoreSight SoC-400 The CoreSight SoC-400 components are grouped into categories for control and access components, sources, links, sinks, and timestamp. Control and access components ..."
  }, {
    "title" : "The ARM-Thumb Procedure Call Standard Specification",
    "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "printableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9043",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "excerpt" : "4.2 ... 4.3 ... Design goals ... Conformance ... Processes, the memory model, and the stack ... The stack Pre-conditions and post-conditions ... THE BASE STANDARD ... 4.4.1 ... 4.5 ... 4.8",
    "firstSentences" : "Document number: Date of Issue: Author: Authorized by: Abstract The ARM-THUMB Procedure Call Standard The ARM-THUMB Procedure Call Standard SWS ESPC 0002 B-01 24 October, 2000 ... Development Systems ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "The ARM-Thumb Procedure Call Standard Specification",
      "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en",
      "excerpt" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a ... Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "firstSentences" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a PDF version. Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The ARM-Thumb Procedure Call Standard Specification ",
        "document_number" : "espc0002",
        "document_version" : "1-0",
        "content_type" : "guide",
        "systopparent" : "3686580",
        "sysurihash" : "p3CKZeoZurñ6dkyT",
        "urihash" : "p3CKZeoZurñ6dkyT",
        "sysuri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1270774861000,
        "topparentid" : 3686580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590762872000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146228000,
        "permanentid" : "cb7e7ce2b0f5729d0bff1d4bc8df185e9d265f9502ae9e408045849b69fa",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11d78ca06a95ce53f903f",
        "transactionid" : 864210,
        "title" : "The ARM-Thumb Procedure Call Standard Specification ",
        "products" : [ "Software standard" ],
        "date" : 1649146228000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "espc0002:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146228935256520,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145948579,
        "syssize" : 195,
        "sysdate" : 1649146228000,
        "haslayout" : "1",
        "topparent" : "3686580",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686580,
        "content_description" : "This document defines a family of procedure call standards for the ARM and THUMB instruction sets.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146228000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/espc0002/1-0/?lang=en",
        "modified" : 1642521414000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146228935256520,
        "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "The ARM-Thumb Procedure Call Standard Specification",
      "Uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en",
      "Excerpt" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a ... Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "FirstSentences" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a PDF version. Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard"
    },
    "childResults" : [ {
      "title" : "The ARM-Thumb Procedure Call Standard Specification",
      "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "printableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "clickUri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en",
      "excerpt" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a ... Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "firstSentences" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a PDF version. Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The ARM-Thumb Procedure Call Standard Specification ",
        "document_number" : "espc0002",
        "document_version" : "1-0",
        "content_type" : "guide",
        "systopparent" : "3686580",
        "sysurihash" : "p3CKZeoZurñ6dkyT",
        "urihash" : "p3CKZeoZurñ6dkyT",
        "sysuri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
        "systransactionid" : 864210,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1270774861000,
        "topparentid" : 3686580,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1590762872000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649146228000,
        "permanentid" : "cb7e7ce2b0f5729d0bff1d4bc8df185e9d265f9502ae9e408045849b69fa",
        "syslanguage" : [ "English" ],
        "itemid" : "5ed11d78ca06a95ce53f903f",
        "transactionid" : 864210,
        "title" : "The ARM-Thumb Procedure Call Standard Specification ",
        "products" : [ "Software standard" ],
        "date" : 1649146228000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "espc0002:1-0:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146228935256520,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 195,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145948579,
        "syssize" : 195,
        "sysdate" : 1649146228000,
        "haslayout" : "1",
        "topparent" : "3686580",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3686580,
        "content_description" : "This document defines a family of procedure call standards for the ARM and THUMB instruction sets.",
        "wordcount" : 21,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
        "document_revision" : "1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146228000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/espc0002/1-0/?lang=en",
        "modified" : 1642521414000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146228935256520,
        "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
        "syscollection" : "default"
      },
      "Title" : "The ARM-Thumb Procedure Call Standard Specification",
      "Uri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "PrintableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en",
      "ClickUri" : "https://developer.arm.com/documentation/espc0002/1-0/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en",
      "Excerpt" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a ... Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard",
      "FirstSentences" : "The ARM-Thumb Procedure Call Standard Specification This document is only available in a PDF version. Click Download to view. The ARM-Thumb Procedure Call Standard Specification Software standard"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "The ARM-Thumb Procedure Call Standard Specification ",
      "document_number" : "espc0002",
      "document_version" : "1-0",
      "content_type" : "guide",
      "systopparent" : "3686580",
      "sysurihash" : "WapqhkXqoAYOxCve",
      "urihash" : "WapqhkXqoAYOxCve",
      "sysuri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
      "systransactionid" : 864210,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1270774861000,
      "topparentid" : 3686580,
      "numberofpages" : 37,
      "sysconcepts" : "floating-point ; machine-level ; instructions ; Thumb-state ; routines ; frame pointer ; activation records ; shared library ; base standard ; ARM-state ; compatibility ; calling standard ; Thumb instruction ; ARM ; stack pointer ; special roles",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec73ebe24a5e02d07b2760|5eec7447e24a5e02d07b2772" ],
      "attachmentparentid" : 3686580,
      "parentitem" : "5ed11d78ca06a95ce53f903f",
      "concepts" : "floating-point ; machine-level ; instructions ; Thumb-state ; routines ; frame pointer ; activation records ; shared library ; base standard ; ARM-state ; compatibility ; calling standard ; Thumb instruction ; ARM ; stack pointer ; special roles",
      "documenttype" : "pdf",
      "isattachment" : "3686580",
      "sysindexeddate" : 1649146231000,
      "permanentid" : "247f6c8936a587add9479c91700a7cb5d88d3163007578e70abb9111778b",
      "syslanguage" : [ "English" ],
      "itemid" : "5ed11d78ca06a95ce53f9043",
      "transactionid" : 864210,
      "title" : "The ARM-Thumb Procedure Call Standard Specification ",
      "date" : 1649146231000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "espc0002:1-0:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146231293929034,
      "sysisattachment" : "3686580",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3686580,
      "size" : 169394,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9043",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145950187,
      "syssize" : 169394,
      "sysdate" : 1649146231000,
      "topparent" : "3686580",
      "label_version" : "1.0",
      "systopparentid" : 3686580,
      "content_description" : "This document defines a family of procedure call standards for the ARM and THUMB instruction sets.",
      "wordcount" : 1576,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|System Architecture|Software Standards" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|System Architecture", "Architectures|System Architecture|Software Standards" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146231000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9043",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146231293929034,
      "uri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
      "syscollection" : "default"
    },
    "Title" : "The ARM-Thumb Procedure Call Standard Specification",
    "Uri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5ed11d78ca06a95ce53f9043",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/espc0002/1-0/en/pdf/ATPCS.pdf",
    "Excerpt" : "4.2 ... 4.3 ... Design goals ... Conformance ... Processes, the memory model, and the stack ... The stack Pre-conditions and post-conditions ... THE BASE STANDARD ... 4.4.1 ... 4.5 ... 4.8",
    "FirstSentences" : "Document number: Date of Issue: Author: Authorized by: Abstract The ARM-THUMB Procedure Call Standard The ARM-THUMB Procedure Call Standard SWS ESPC 0002 B-01 24 October, 2000 ... Development Systems ..."
  }, {
    "title" : "Disable interrupts",
    "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "excerpt" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "firstSentences" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
      "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "IVNgoXlkgVB7qCuB",
        "urihash" : "IVNgoXlkgVB7qCuB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "systransactionid" : 863777,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "sysindexeddate" : 1649085548000,
        "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3603fd977155116a8e1e",
        "transactionid" : 863777,
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085548000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085548333594964,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2029,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 2029,
        "sysdate" : 1649085548000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085548000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085548333594964,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
      "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
      "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
    },
    "childResults" : [ {
      "title" : "Enable interrupts",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "excerpt" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ... ; where IntCntlBase is a predefined constant\\r\\n \\r\\n",
      "firstSentences" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ; where IntCntlBase is a predefined constant\\r\\n \\r\\n ; for example, IntCntlBase EQU ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Enable interrupts ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "XMeDztxEvUñmI8CZ",
        "urihash" : "XMeDztxEvUñmI8CZ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085733000,
        "permanentid" : "bbd96e19ef1fed68933cafd38f7bb19c6469d327792a0234a254c2f77fef",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e64",
        "transactionid" : 863781,
        "title" : "Enable interrupts ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085733000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085733276732509,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 409,
        "sysdate" : 1649085733000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 31,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085733000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085733276732509,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
        "syscollection" : "default"
      },
      "Title" : "Enable interrupts",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/enable-interrupts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/enable-interrupts",
      "Excerpt" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ... ; where IntCntlBase is a predefined constant\\r\\n \\r\\n",
      "FirstSentences" : "Enable interrupts Example B.1 gives an example of the enable interrupt code. \\r\\n LDR r0, =IntCntlBase ; where IntCntlBase is a predefined constant\\r\\n \\r\\n ; for example, IntCntlBase EQU ..."
    }, {
      "title" : "Example Code",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "excerpt" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ... It contains the following section: About the example code. Example Code ARM PrimeCell",
      "firstSentences" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ARM PrimeCell Vectored Interrupt Controller (PL190). It contains the following section: About the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example Code ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "m63x2quCkUðWM6cJ",
        "urihash" : "m63x2quCkUðWM6cJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085708000,
        "permanentid" : "1b16b6e91087cae1b77d37bae37006643e053a1e3b848cd1f9750d667b71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e62",
        "transactionid" : 863781,
        "title" : "Example Code ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085708851348492,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 236,
        "sysdate" : 1649085708000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085708851348492,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
        "syscollection" : "default"
      },
      "Title" : "Example Code",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code",
      "Excerpt" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ... It contains the following section: About the example code. Example Code ARM PrimeCell",
      "FirstSentences" : "Appendix B. Example Code This appendix provides examples of the code required when setting up the ARM PrimeCell Vectored Interrupt Controller (PL190). It contains the following section: About the ..."
    }, {
      "title" : "FIQ interrupt handler",
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "excerpt" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n ...",
      "firstSentences" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n \\r\\ ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "firstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "document_number" : "ddi0181",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3503168",
          "sysurihash" : "IVNgoXlkgVB7qCuB",
          "urihash" : "IVNgoXlkgVB7qCuB",
          "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "systransactionid" : 863777,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158954527000,
          "topparentid" : 3503168,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586378243000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM Limited ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "sysindexeddate" : 1649085548000,
          "permanentid" : "4c70e4adb75c8da96a00423dd3419db7391426d2af436776e1f2fdb80ccd",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3603fd977155116a8e1e",
          "transactionid" : 863777,
          "title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649085548000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0181:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085548333594964,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2029,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085497347,
          "syssize" : 2029,
          "sysdate" : 1649085548000,
          "haslayout" : "1",
          "topparent" : "3503168",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3503168,
          "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085548000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0181/e/?lang=en",
          "modified" : 1638975117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085548333594964,
          "uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en",
        "Excerpt" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright ... All rights reserved. ... Neither the whole nor any part of the information contained in, or the product ...",
        "FirstSentences" : "PrimeCell Vectored Interrupt Controller (PL190) Technical Reference Manual Copyright 2000, 2003-2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "FIQ interrupt handler ",
        "document_number" : "ddi0181",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3503168",
        "sysurihash" : "PujgñkRhl3UlvXwE",
        "urihash" : "PujgñkRhl3UlvXwE",
        "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
        "systransactionid" : 863781,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158954527000,
        "topparentid" : 3503168,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586378243000,
        "sysconcepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3503168,
        "parentitem" : "5e8e3603fd977155116a8e1e",
        "concepts" : "FIQ ; handler ; ARM PrimeCell ; service routine ; automatically masked ; r14 ; SUBS ; request",
        "documenttype" : "html",
        "isattachment" : "3503168",
        "sysindexeddate" : 1649085708000,
        "permanentid" : "ca44056df2c1874fe3b952bda335723d943c669627aabb8c92f0baff1b8e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3604fd977155116a8e6a",
        "transactionid" : 863781,
        "title" : "FIQ interrupt handler ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649085708000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0181:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085708822403805,
        "sysisattachment" : "3503168",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3503168,
        "size" : 351,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085497347,
        "syssize" : 351,
        "sysdate" : 1649085708000,
        "haslayout" : "1",
        "topparent" : "3503168",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3503168,
        "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085708000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
        "modified" : 1638975117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085708822403805,
        "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
        "syscollection" : "default"
      },
      "Title" : "FIQ interrupt handler",
      "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/fiq-interrupt-handler?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/fiq-interrupt-handler",
      "Excerpt" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n ...",
      "FirstSentences" : "FIQ interrupt handler Example B.7 gives an example of the FIQ interrupt handler code. \\r\\n ; IRQ and FIQ interrupts are automatically masked until return from interrupt performed\\r\\n \\r\\n\\r\\n \\r\\ ..."
    } ],
    "totalNumberOfChildResults" : 84,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Disable interrupts ",
      "document_number" : "ddi0181",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3503168",
      "sysurihash" : "5ALjcG5V3gðybUx8",
      "urihash" : "5ALjcG5V3gðybUx8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
      "systransactionid" : 863781,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1158954527000,
      "topparentid" : 3503168,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586378243000,
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3503168,
      "parentitem" : "5e8e3603fd977155116a8e1e",
      "documenttype" : "html",
      "isattachment" : "3503168",
      "sysindexeddate" : 1649085733000,
      "permanentid" : "ce9fb504c56559c7208dfebc059446b18b1485bb57054eb36c136fb2442a",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3604fd977155116a8e65",
      "transactionid" : 863781,
      "title" : "Disable interrupts ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649085733000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0181:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085733544635454,
      "sysisattachment" : "3503168",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3503168,
      "size" : 250,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085497347,
      "syssize" : 250,
      "sysdate" : 1649085733000,
      "haslayout" : "1",
      "topparent" : "3503168",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3503168,
      "content_description" : "This is the Technical Reference Manual for the ARM PrimeCell Vectored Interrupt Controller (VIC).",
      "wordcount" : 23,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085733000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
      "modified" : 1638975117000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085733544635454,
      "uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
      "syscollection" : "default"
    },
    "Title" : "Disable interrupts",
    "Uri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0181/e/example-code/about-the-example-code/disable-interrupts?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0181/e/en/example-code/about-the-example-code/disable-interrupts",
    "Excerpt" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ...",
    "FirstSentences" : "Disable interrupts Example B.2 gives an example of the disable interrupt code. \\r\\n LDR r0, =IntCntlBase\\r\\n \\r\\n MOV r1, #<interrupt to disable>\\r\\n \\r\\n STR r1, [r0, #IntEnableClearOffset] ..."
  }, {
    "title" : "What is NEON?",
    "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "clickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-NEON-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "excerpt" : "What is NEON? ARMv7 architecture introduced the Advanced SIMD extension as an optional extension to ... It extends the SIMD concept by defining groups of instructions operating on vectors ...",
    "firstSentences" : "What is NEON? ARMv7 architecture introduced the Advanced SIMD extension as an optional extension to the ARMv7-A and ARMv7-R profiles. It extends the SIMD concept by defining groups of instructions ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Introducing NEON Development Article",
      "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
      "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
      "clickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
      "excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "firstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Introducing NEON Development Article ",
        "document_number" : "dht0002",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "5026229",
        "sysurihash" : "54f99MxhZlTDeZhx",
        "urihash" : "54f99MxhZlTDeZhx",
        "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "systransactionid" : 864207,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1244539568000,
        "topparentid" : 5026229,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594913141000,
        "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146096000,
        "permanentid" : "d4de603525640b80c7afa5e073740c1e24ce9f679cb1378f3d656bdb3610",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1071750daa596235e831fa",
        "transactionid" : 864207,
        "title" : "Introducing NEON Development Article ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649146095000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0002:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146096004269867,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 1837,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145912398,
        "syssize" : 1837,
        "sysdate" : 1649146095000,
        "haslayout" : "1",
        "topparent" : "5026229",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026229,
        "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146096000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0002/a/?lang=en",
        "modified" : 1640083542000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146096004269867,
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "syscollection" : "default"
      },
      "Title" : "Introducing NEON Development Article",
      "Uri" : "https://developer.arm.com/documentation/dht0002/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
      "Excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "FirstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
    },
    "childResults" : [ {
      "title" : "What is SIMD?",
      "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "clickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-SIMD-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "excerpt" : "What is SIMD? Some modern software, particularly media codecs and graphics accelerators, operate on large ... To make better use of the available resources, SIMD technology uses a single ...",
      "firstSentences" : "What is SIMD? Some modern software, particularly media codecs and graphics accelerators, operate on large amounts of data that is less than word-sized. 16-bit data is common in audio applications, ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introducing NEON Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introducing NEON Development Article ",
          "document_number" : "dht0002",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "5026229",
          "sysurihash" : "54f99MxhZlTDeZhx",
          "urihash" : "54f99MxhZlTDeZhx",
          "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1244539568000,
          "topparentid" : 5026229,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594913141000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146096000,
          "permanentid" : "d4de603525640b80c7afa5e073740c1e24ce9f679cb1378f3d656bdb3610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1071750daa596235e831fa",
          "transactionid" : 864207,
          "title" : "Introducing NEON Development Article ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1649146095000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0002:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146096004269867,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1837,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145912398,
          "syssize" : 1837,
          "sysdate" : 1649146095000,
          "haslayout" : "1",
          "topparent" : "5026229",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026229,
          "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146096000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0002/a/?lang=en",
          "modified" : 1640083542000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146096004269867,
          "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "syscollection" : "default"
        },
        "Title" : "Introducing NEON Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "Excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "What is SIMD? ",
        "document_number" : "dht0002",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "5026229",
        "sysurihash" : "tVaðCESbñMtZOmcK",
        "urihash" : "tVaðCESbñMtZOmcK",
        "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1244539568000,
        "topparentid" : 5026229,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594913141000,
        "sysconcepts" : "common ; amounts ; graphics ; single instruction ; SIMD technology ; computation units ; audio applications ; media codecs ; modern software ; microprocessor",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 5026229,
        "parentitem" : "5f1071750daa596235e831fa",
        "concepts" : "common ; amounts ; graphics ; single instruction ; SIMD technology ; computation units ; audio applications ; media codecs ; modern software ; microprocessor",
        "documenttype" : "html",
        "isattachment" : "5026229",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146202000,
        "permanentid" : "e85c9b58ca0deae6cfb7568dd1a160cca323aa68ecb6e47d61ce1e9e7ee0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1071760daa596235e831fd",
        "transactionid" : 864209,
        "title" : "What is SIMD? ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649146202000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0002:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146202493109169,
        "sysisattachment" : "5026229",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5026229,
        "size" : 738,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-SIMD-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145912398,
        "syssize" : 738,
        "sysdate" : 1649146202000,
        "haslayout" : "1",
        "topparent" : "5026229",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026229,
        "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
        "wordcount" : 81,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146202000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-SIMD-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0002/a/Introducing-NEON/What-is-SIMD-?lang=en",
        "modified" : 1640083542000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146202493109169,
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
        "syscollection" : "default"
      },
      "Title" : "What is SIMD?",
      "Uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-SIMD-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-SIMD-",
      "Excerpt" : "What is SIMD? Some modern software, particularly media codecs and graphics accelerators, operate on large ... To make better use of the available resources, SIMD technology uses a single ...",
      "FirstSentences" : "What is SIMD? Some modern software, particularly media codecs and graphics accelerators, operate on large amounts of data that is less than word-sized. 16-bit data is common in audio applications, ..."
    }, {
      "title" : "Intrinsics",
      "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "clickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Intrinsics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "excerpt" : "Intrinsics Intrinsic functions and data types, or intrinsics, provide similar functionality to inline ... An intrinsic function appears as a function call in C or C++, but is replaced during ...",
      "firstSentences" : "Intrinsics Intrinsic functions and data types, or intrinsics, provide similar functionality to inline assembly, and provide additional features like type checking and automatic register allocation.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introducing NEON Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introducing NEON Development Article ",
          "document_number" : "dht0002",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "5026229",
          "sysurihash" : "54f99MxhZlTDeZhx",
          "urihash" : "54f99MxhZlTDeZhx",
          "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1244539568000,
          "topparentid" : 5026229,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594913141000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146096000,
          "permanentid" : "d4de603525640b80c7afa5e073740c1e24ce9f679cb1378f3d656bdb3610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1071750daa596235e831fa",
          "transactionid" : 864207,
          "title" : "Introducing NEON Development Article ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1649146095000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0002:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146096004269867,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1837,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145912398,
          "syssize" : 1837,
          "sysdate" : 1649146095000,
          "haslayout" : "1",
          "topparent" : "5026229",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026229,
          "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146096000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0002/a/?lang=en",
          "modified" : 1640083542000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146096004269867,
          "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "syscollection" : "default"
        },
        "Title" : "Introducing NEON Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "Excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Intrinsics ",
        "document_number" : "dht0002",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "5026229",
        "sysurihash" : "GIxCtkr7XHcl8rqV",
        "urihash" : "GIxCtkr7XHcl8rqV",
        "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1244539568000,
        "topparentid" : 5026229,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594913141000,
        "sysconcepts" : "intrinsics ; compilation ; high-level language ; register allocation ; instructions ; assembler ; low-level ; syntax ; target processor ; development tools ; direct access ; architectural behavior ; optimize the operation ; ARM-NEON-Intrinsics ; arm-none-linux-gnueabi-gcc",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 5026229,
        "parentitem" : "5f1071750daa596235e831fa",
        "concepts" : "intrinsics ; compilation ; high-level language ; register allocation ; instructions ; assembler ; low-level ; syntax ; target processor ; development tools ; direct access ; architectural behavior ; optimize the operation ; ARM-NEON-Intrinsics ; arm-none-linux-gnueabi-gcc",
        "documenttype" : "html",
        "isattachment" : "5026229",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146190000,
        "permanentid" : "3aac94ae62c38863d1626b2de50f57d3d9bb80c9544246b7f1dd53ec7976",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1071760daa596235e83206",
        "transactionid" : 864209,
        "title" : "Intrinsics ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649146190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0002:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146190920022315,
        "sysisattachment" : "5026229",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5026229,
        "size" : 2391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Intrinsics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145912398,
        "syssize" : 2391,
        "sysdate" : 1649146190000,
        "haslayout" : "1",
        "topparent" : "5026229",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026229,
        "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146190000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Intrinsics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0002/a/Introducing-NEON/Developing-for-NEON/Intrinsics?lang=en",
        "modified" : 1640083542000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146190920022315,
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
        "syscollection" : "default"
      },
      "Title" : "Intrinsics",
      "Uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Intrinsics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Intrinsics",
      "Excerpt" : "Intrinsics Intrinsic functions and data types, or intrinsics, provide similar functionality to inline ... An intrinsic function appears as a function call in C or C++, but is replaced during ...",
      "FirstSentences" : "Intrinsics Intrinsic functions and data types, or intrinsics, provide similar functionality to inline assembly, and provide additional features like type checking and automatic register allocation."
    }, {
      "title" : "Using NEON optimized libraries",
      "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "clickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "excerpt" : "Using NEON optimized libraries The easiest way of utilizing the NEON technology in your system is to ... OpenMAX OpenMAX is a royalty-free cross platform API standard created and distributed ...",
      "firstSentences" : "Using NEON optimized libraries The easiest way of utilizing the NEON technology in your system is to simply use libraries that are optimized for NEON. OpenMAX OpenMAX is a royalty-free cross ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Introducing NEON Development Article",
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "printableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "clickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "firstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Introducing NEON Development Article ",
          "document_number" : "dht0002",
          "document_version" : "a",
          "content_type" : "guide",
          "systopparent" : "5026229",
          "sysurihash" : "54f99MxhZlTDeZhx",
          "urihash" : "54f99MxhZlTDeZhx",
          "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "systransactionid" : 864207,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1244539568000,
          "topparentid" : 5026229,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1594913141000,
          "sysconcepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "proprietary notice ; ARM ; internal classification ; Unrestricted Access ; warranties implied ; copyright holder ; written permission ; material form ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146096000,
          "permanentid" : "d4de603525640b80c7afa5e073740c1e24ce9f679cb1378f3d656bdb3610",
          "syslanguage" : [ "English" ],
          "itemid" : "5f1071750daa596235e831fa",
          "transactionid" : 864207,
          "title" : "Introducing NEON Development Article ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1649146095000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "dht0002:a:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146096004269867,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 1837,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145912398,
          "syssize" : 1837,
          "sysdate" : 1649146095000,
          "haslayout" : "1",
          "topparent" : "5026229",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5026229,
          "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "a",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146096000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/dht0002/a/?lang=en",
          "modified" : 1640083542000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146096004269867,
          "uri" : "https://developer.arm.com/documentation/dht0002/a/en",
          "syscollection" : "default"
        },
        "Title" : "Introducing NEON Development Article",
        "Uri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en",
        "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en",
        "Excerpt" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "FirstSentences" : "Introducing NEON Development Article Copyright 2009 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Using NEON optimized libraries ",
        "document_number" : "dht0002",
        "document_version" : "a",
        "content_type" : "guide",
        "systopparent" : "5026229",
        "sysurihash" : "7V0Kv9O49GoNBhoW",
        "urihash" : "7V0Kv9O49GoNBhoW",
        "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1244539568000,
        "topparentid" : 5026229,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594913141000,
        "sysconcepts" : "NEON optimized ; OpenMAX ; arm ; libraries ; function omxSP ; dot product ; Development Layer ; Khronos Group ; standard created",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 5026229,
        "parentitem" : "5f1071750daa596235e831fa",
        "concepts" : "NEON optimized ; OpenMAX ; arm ; libraries ; function omxSP ; dot product ; Development Layer ; Khronos Group ; standard created",
        "documenttype" : "html",
        "isattachment" : "5026229",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146190000,
        "permanentid" : "a5a1f2afb4c98e2b091f89460d7d1ced508d1041bbb47e72069b8abc9eba",
        "syslanguage" : [ "English" ],
        "itemid" : "5f1071760daa596235e83208",
        "transactionid" : 864209,
        "title" : "Using NEON optimized libraries ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1649146190000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "dht0002:a:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146190699529012,
        "sysisattachment" : "5026229",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 5026229,
        "size" : 1053,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145912398,
        "syssize" : 1053,
        "sysdate" : 1649146190000,
        "haslayout" : "1",
        "topparent" : "5026229",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5026229,
        "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146190000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/dht0002/a/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries?lang=en",
        "modified" : 1640083542000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146190699529012,
        "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
        "syscollection" : "default"
      },
      "Title" : "Using NEON optimized libraries",
      "Uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/Developing-for-NEON/Using-NEON-optimized-libraries",
      "Excerpt" : "Using NEON optimized libraries The easiest way of utilizing the NEON technology in your system is to ... OpenMAX OpenMAX is a royalty-free cross platform API standard created and distributed ...",
      "FirstSentences" : "Using NEON optimized libraries The easiest way of utilizing the NEON technology in your system is to simply use libraries that are optimized for NEON. OpenMAX OpenMAX is a royalty-free cross ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "What is NEON? ",
      "document_number" : "dht0002",
      "document_version" : "a",
      "content_type" : "guide",
      "systopparent" : "5026229",
      "sysurihash" : "7ayFH0LQKTv7CTOU",
      "urihash" : "7ayFH0LQKTv7CTOU",
      "sysuri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1244539568000,
      "topparentid" : 5026229,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1594913141000,
      "sysconcepts" : "instructions ; SIMD extension ; NEON ; ARM ; registers ; ARMv7 ; architecture ; Q2 ; program flow ; external accelerator ; software development ; terminology used ; synchronization ; integration ; doubleword",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
      "attachmentparentid" : 5026229,
      "parentitem" : "5f1071750daa596235e831fa",
      "concepts" : "instructions ; SIMD extension ; NEON ; ARM ; registers ; ARMv7 ; architecture ; Q2 ; program flow ; external accelerator ; software development ; terminology used ; synchronization ; integration ; doubleword",
      "documenttype" : "html",
      "isattachment" : "5026229",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146209000,
      "permanentid" : "5e2a53fb498d359d0ad462c806595ab2d9967f588c28d5b09608c26e2b4c",
      "syslanguage" : [ "English" ],
      "itemid" : "5f1071760daa596235e831ff",
      "transactionid" : 864209,
      "title" : "What is NEON? ",
      "products" : [ "Neon Intrinsics" ],
      "date" : 1649146208000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "dht0002:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146208965287219,
      "sysisattachment" : "5026229",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 5026229,
      "size" : 1207,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-NEON-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145912398,
      "syssize" : 1207,
      "sysdate" : 1649146208000,
      "haslayout" : "1",
      "topparent" : "5026229",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5026229,
      "content_description" : "This article introduces the NEON technology first implemented in the ARM Cortex-A8 processor. It introduces the generic Single Instruction Multiple Data (SIMD) concept in addition to the NEON architecture and gives a high-level description of how to utilize it.",
      "wordcount" : 114,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
      "document_revision" : "a",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146209000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-NEON-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/dht0002/a/Introducing-NEON/What-is-NEON-?lang=en",
      "modified" : 1640083542000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146208965287219,
      "uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
      "syscollection" : "default"
    },
    "Title" : "What is NEON?",
    "Uri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "PrintableUri" : "https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "ClickUri" : "https://developer.arm.com/documentation/dht0002/a/Introducing-NEON/What-is-NEON-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/dht0002/a/en/Introducing-NEON/What-is-NEON-",
    "Excerpt" : "What is NEON? ARMv7 architecture introduced the Advanced SIMD extension as an optional extension to ... It extends the SIMD concept by defining groups of instructions operating on vectors ...",
    "FirstSentences" : "What is NEON? ARMv7 architecture introduced the Advanced SIMD extension as an optional extension to the ARMv7-A and ARMv7-R profiles. It extends the SIMD concept by defining groups of instructions ..."
  }, {
    "title" : "EmbeddedICE-RT logic",
    "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "excerpt" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either ...",
    "firstSentences" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either the ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7EJ-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7EJ-S Technical Reference Manual ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "Zoa4tQN0mSSRG47R",
        "urihash" : "Zoa4tQN0mSSRG47R",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "systransactionid" : 863758,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "sysindexeddate" : 1649084544000,
        "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a5fd977155116ab13d",
        "transactionid" : 863758,
        "title" : "ARM7EJ-S Technical Reference Manual ",
        "products" : [ "Arm7" ],
        "date" : 1649084544000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084544649079841,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1979,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084401268,
        "syssize" : 1979,
        "sysdate" : 1649084544000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 151,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084544000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084544649079841,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7EJ-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
      "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "SCAN_N (b0010)",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "excerpt" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In ... In the SHIFT-DR state, the ID number of the desired scan path is shifted into the ...",
      "firstSentences" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In the CAPTURE-DR state, the fixed value 1000 is loaded into the register. In the SHIFT-DR ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "SCAN_N (b0010) ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "TDXQjbJ214nkwSGP",
        "urihash" : "TDXQjbJ214nkwSGP",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "scan path ; select register ; instruction ; reset ; ID ; b0010",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "scan path ; select register ; instruction ; reset ; ID ; b0010",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "28e7e0760aab37ea0124934511bebf3d2c197b9240e98b0558e1c614bb74",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a6fd977155116ab211",
        "transactionid" : 861291,
        "title" : "SCAN_N (b0010) ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149524495451,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141009,
        "syssize" : 643,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 54,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149524495451,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
        "syscollection" : "default"
      },
      "Title" : "SCAN_N (b0010)",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/public-instructions/scan-n--b0010-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/public-instructions/scan-n--b0010-",
      "Excerpt" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In ... In the SHIFT-DR state, the ID number of the desired scan path is shifted into the ...",
      "FirstSentences" : "SCAN_N (b0010) The SCAN_N instruction connects the scan path select register between DBGTDI and DBGTDO: In the CAPTURE-DR state, the fixed value 1000 is loaded into the register. In the SHIFT-DR ..."
    }, {
      "title" : "Debug control register",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "excerpt" : "This extra logic is set by debug reset and is automatically reset on the first access to scan chain 2. 4 Monitor ... Table C-8 shows interrupt signal control. ... Debug control register Arm7",
      "firstSentences" : "Debug control register The debug control register is 6 bits wide. Writing control bits occurs during a register write access (with the read\\/write bit HIGH). Reading control bits occurs during a ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug control register ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "0clñTA8FESDvob2v",
        "urihash" : "0clñTA8FESDvob2v",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "control register ; accesses ; functionality ; monitor mode ; reset ; data comparators ; Embedded-ICE logic ; core ; cause Prefetch ; breakpoints ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "control register ; accesses ; functionality ; monitor mode ; reset ; data comparators ; Embedded-ICE logic ; core ; cause Prefetch ; breakpoints ; EmbeddedICE",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "b3bd2f8a44f449ca2dc0269e93ce34231ef8e839011afffbea00fd161685",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a7fd977155116ab232",
        "transactionid" : 861291,
        "title" : "Debug control register ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149484770120,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 2424,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141027,
        "syssize" : 2424,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149484770120,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
        "syscollection" : "default"
      },
      "Title" : "Debug control register",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic/debug-control-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic/debug-control-register",
      "Excerpt" : "This extra logic is set by debug reset and is automatically reset on the first access to scan chain 2. 4 Monitor ... Table C-8 shows interrupt signal control. ... Debug control register Arm7",
      "FirstSentences" : "Debug control register The debug control register is 6 bits wide. Writing control bits occurs during a register write access (with the read\\/write bit HIGH). Reading control bits occurs during a ..."
    }, {
      "title" : "Interrupt sensitivity",
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "excerpt" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5.",
      "firstSentences" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5. Figure 10.5. Interrupt sensitivity ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7EJ-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7EJ-S Technical Reference Manual ",
          "document_number" : "ddi0214",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3511026",
          "sysurihash" : "Zoa4tQN0mSSRG47R",
          "urihash" : "Zoa4tQN0mSSRG47R",
          "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "systransactionid" : 863758,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158929155000,
          "topparentid" : 3511026,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382245000,
          "sysconcepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
          "concepts" : "proprietary notice ; ARM Limited ; permission ; IEEE ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; continuous developments ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "sysindexeddate" : 1649084544000,
          "permanentid" : "c0d03c320887aeb4fb7eb97cf852bd77f8497d5243247f0936e791fe8ffc",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e45a5fd977155116ab13d",
          "transactionid" : 863758,
          "title" : "ARM7EJ-S Technical Reference Manual ",
          "products" : [ "Arm7" ],
          "date" : 1649084544000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0214:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084544649079841,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1979,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084401268,
          "syssize" : 1979,
          "sysdate" : 1649084544000,
          "haslayout" : "1",
          "topparent" : "3511026",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3511026,
          "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
          "wordcount" : 151,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084544000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0214/b/?lang=en",
          "modified" : 1645014077000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084544649079841,
          "uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7EJ-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en",
        "Excerpt" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7EJ-S Technical Reference Manual (Rev 1) Copyright 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Interrupt sensitivity ",
        "document_number" : "ddi0214",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3511026",
        "sysurihash" : "ZamjpD9kwOjGWfUo",
        "urihash" : "ZamjpD9kwOjGWfUo",
        "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
        "systransactionid" : 861291,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158929155000,
        "topparentid" : 3511026,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382245000,
        "sysconcepts" : "timing parameters ; sensitivity",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
        "attachmentparentid" : 3511026,
        "parentitem" : "5e8e45a5fd977155116ab13d",
        "concepts" : "timing parameters ; sensitivity",
        "documenttype" : "html",
        "isattachment" : "3511026",
        "sysindexeddate" : 1648719149000,
        "permanentid" : "724e24a91a5ebb739fdafd798cd9a0f94944b15074393fa63599dc7efa64",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e45a6fd977155116ab1fb",
        "transactionid" : 861291,
        "title" : "Interrupt sensitivity ",
        "products" : [ "Arm7" ],
        "date" : 1648719149000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0214:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648719149461724516,
        "sysisattachment" : "3511026",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3511026,
        "size" : 383,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648719141057,
        "syssize" : 383,
        "sysdate" : 1648719149000,
        "haslayout" : "1",
        "topparent" : "3511026",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3511026,
        "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
        "wordcount" : 30,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648719149000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
        "modified" : 1645014077000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648719149461724516,
        "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
        "syscollection" : "default"
      },
      "Title" : "Interrupt sensitivity",
      "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/ac-parameters/interrupt-sensitivity?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/ac-parameters/interrupt-sensitivity",
      "Excerpt" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5.",
      "FirstSentences" : "Interrupt sensitivity Sensitivity to interrupt timing parameters are shown in Figure 10.5. The timing parameters used in Figure 10.5 are shown in Table 10.5. Figure 10.5. Interrupt sensitivity ..."
    } ],
    "totalNumberOfChildResults" : 249,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "EmbeddedICE-RT logic ",
      "document_number" : "ddi0214",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3511026",
      "sysurihash" : "RGs9wB1PBaAbLcLy",
      "urihash" : "RGs9wB1PBaAbLcLy",
      "sysuri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
      "systransactionid" : 861291,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158929155000,
      "topparentid" : 3511026,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382245000,
      "sysconcepts" : "watchpoint units ; memory interface ; registers ; instruction ; control ; masks ; EmbeddedICE-RT logic ; general arrangement ; internal IBREAKPT ; hardware breakpoint",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa" ],
      "attachmentparentid" : 3511026,
      "parentitem" : "5e8e45a5fd977155116ab13d",
      "concepts" : "watchpoint units ; memory interface ; registers ; instruction ; control ; masks ; EmbeddedICE-RT logic ; general arrangement ; internal IBREAKPT ; hardware breakpoint",
      "documenttype" : "html",
      "isattachment" : "3511026",
      "sysindexeddate" : 1648719149000,
      "permanentid" : "3b35a6b1651f9fabe48214cb965a420b2427ca685b208f51334a3e0062ff",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e45a7fd977155116ab22d",
      "transactionid" : 861291,
      "title" : "EmbeddedICE-RT logic ",
      "products" : [ "Arm7" ],
      "date" : 1648719149000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0214:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648719149525887963,
      "sysisattachment" : "3511026",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3511026,
      "size" : 1105,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648719141027,
      "syssize" : 1105,
      "sysdate" : 1648719149000,
      "haslayout" : "1",
      "topparent" : "3511026",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3511026,
      "content_description" : "This document is the Technical Reference Manual for the ARM7EJ-S processor.",
      "wordcount" : 92,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7", "Classic Processors|Arm7" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648719149000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
      "modified" : 1645014077000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648719149525887963,
      "uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
      "syscollection" : "default"
    },
    "Title" : "EmbeddedICE-RT logic",
    "Uri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0214/b/debug-in-depth/embeddedice-rt-logic?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0214/b/en/debug-in-depth/embeddedice-rt-logic",
    "Excerpt" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either ...",
    "FirstSentences" : "EmbeddedICE-RT logic The EmbeddedICE-RT logic is integral to the ARM7EJ-S processor. It has two hardware breakpoint or watchpoint units, each of which can be configured to monitor either the ..."
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "excerpt" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "firstSentences" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "TGZvbiHsT4KZbzCr",
        "urihash" : "TGZvbiHsT4KZbzCr",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715495000,
        "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f0b",
        "transactionid" : 861216,
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715495000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715495757281112,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4657,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 4657,
        "sysdate" : 1648715495000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 310,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715495000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715495757281112,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "About the Cryptographic Extension",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "excerpt" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional.",
      "firstSentences" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For more ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the Cryptographic Extension ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "vdjeññZ0uwLpaOEL",
        "urihash" : "vdjeññZ0uwLpaOEL",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A76 core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; encryption ; instructions ; SHA ; A76 core ; base product ; Hash Algorithm ; new A64 ; decryption",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "cb008818f6ac38353062c1c6340320856ae47c6eb5c98f1f28681ec0f4b5",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f11",
        "transactionid" : 861216,
        "title" : "About the Cryptographic Extension ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498318571729,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 906,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 906,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 73,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498318571729,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
        "syscollection" : "default"
      },
      "Title" : "About the Cryptographic Extension",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description/About-the-Cryptographic-Extension?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description/About-the-Cryptographic-Extension",
      "Excerpt" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional.",
      "FirstSentences" : "About the Cryptographic Extension The Cortex-A76 core Cryptographic Extension supports the Armv8-A Cryptographic Extension. Some parts of the Armv8-A Cryptographic Extension are optional. For more ..."
    }, {
      "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "excerpt" : "This is the value if the core implementation does not include the Cryptographic Extension. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_ ...",
      "firstSentences" : "2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "a8jlfEQMWf8sRhXj",
        "urihash" : "a8jlfEQMWf8sRhXj",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; core implementation ; instructions ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU1",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "cb7e1149d278e7183767b521a542ce5288cebf9fe30cc3b7dae368cd1571",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f17",
        "transactionid" : 861216,
        "title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498206084802,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 2788,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 2788,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 159,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498206084802,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
        "syscollection" : "default"
      },
      "Title" : "ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/ID-AA64ISAR0-EL1--AArch64-Instruction-Set-Attribute-Register-0--EL1",
      "Excerpt" : "This is the value if the core implementation does not include the Cryptographic Extension. ... Usage constraints Accessing the ID_AA64ISAR0_EL1 To access the ID_AA64ISAR0_EL1: MRS <Xt>, ID_ ...",
      "FirstSentences" : "2.4 ID_AA64ISAR0_EL1, AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 provides information about the instructions that are implemented in AArch64 state, including the ..."
    }, {
      "title" : "Register summary",
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "printableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "clickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes.",
      "firstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "printableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "clickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100801",
          "document_version" : "0401",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4868609",
          "sysurihash" : "TGZvbiHsT4KZbzCr",
          "urihash" : "TGZvbiHsT4KZbzCr",
          "sysuri" : "https://developer.arm.com/documentation/100801/0401/en",
          "systransactionid" : 861216,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1595679965000,
          "topparentid" : 4868609,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598974885000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; express ; corporate logo ; partnership relationship ; portion thereof ; Confidentiality ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715495000,
          "permanentid" : "db840d9a985a8837077e74e2af836ef301fb4e475927e741150ae0edc5c9",
          "syslanguage" : [ "English" ],
          "itemid" : "5f4e6ba5ca7b6a3399377f0b",
          "transactionid" : 861216,
          "title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A76" ],
          "date" : 1648715495000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100801:0401:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715495757281112,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4657,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715492533,
          "syssize" : 4657,
          "sysdate" : 1648715495000,
          "haslayout" : "1",
          "topparent" : "4868609",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4868609,
          "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 310,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715495000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100801/0401/?lang=en",
          "modified" : 1636452621000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715495757281112,
          "uri" : "https://developer.arm.com/documentation/100801/0401/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A76 Core Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100801/0401/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en",
        "ClickUri" : "https://developer.arm.com/documentation/100801/0401/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE Cortex\\u00AE-A76 Core Cryptographic Extension Technical Reference Manual Revision r4p1 Copyright \\u00A9 2016-2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Register summary ",
        "document_number" : "100801",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4868609",
        "sysurihash" : "ZF2W3M3n9CBCWsul",
        "urihash" : "ZF2W3M3n9CBCWsul",
        "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
        "systransactionid" : 861216,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1595679965000,
        "topparentid" : 4868609,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598974885000,
        "sysconcepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AArch64 ; AA64ISAR0 ; ID ; core ; Execution state ; usage constraints ; configurations",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "attachmentparentid" : 4868609,
        "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
        "concepts" : "Cryptographic Extension ; instruction identification ; register summary ; EL1 ; AArch64 ; AA64ISAR0 ; ID ; core ; Execution state ; usage constraints ; configurations",
        "documenttype" : "html",
        "isattachment" : "4868609",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715498000,
        "permanentid" : "ae0141f6c7a32297b5dcc50c8fcf3cfef5494b27fa8cba02f45eebeca3e0",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4e6ba5ca7b6a3399377f16",
        "transactionid" : 861216,
        "title" : "Register summary ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715498000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100801:0401:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715498207107327,
        "sysisattachment" : "4868609",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4868609,
        "size" : 584,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715492533,
        "syssize" : 584,
        "sysdate" : 1648715498000,
        "haslayout" : "1",
        "topparent" : "4868609",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4868609,
        "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715498000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100801/0401/Register-descriptions/Register-summary?lang=en",
        "modified" : 1636452621000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715498207107327,
        "uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
        "syscollection" : "default"
      },
      "Title" : "Register summary",
      "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Register-descriptions/Register-summary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Register-descriptions/Register-summary",
      "Excerpt" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes.",
      "FirstSentences" : "Register summary The core has two instruction identification registers. Each register has a specific purpose, usage constraints, configurations, and attributes. The following table lists the ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "100801",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4868609",
      "sysurihash" : "iVGkphwGvMzVfgcG",
      "urihash" : "iVGkphwGvMzVfgcG",
      "sysuri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1595679965000,
      "topparentid" : 4868609,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598974885000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 4868609,
      "parentitem" : "5f4e6ba5ca7b6a3399377f0b",
      "documenttype" : "html",
      "isattachment" : "4868609",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715498000,
      "permanentid" : "370c8aa40db29441303f0351e84388e87eff25078542fb70769940a10c4e",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4e6ba5ca7b6a3399377f10",
      "transactionid" : 861216,
      "title" : "Functional description ",
      "products" : [ "Cortex-A76" ],
      "date" : 1648715498000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100801:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715498348126106,
      "sysisattachment" : "4868609",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4868609,
      "size" : 206,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715492533,
      "syssize" : 206,
      "sysdate" : 1648715498000,
      "haslayout" : "1",
      "topparent" : "4868609",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4868609,
      "content_description" : "This document describes the optional cryptographic features of the Cortex-A76 core. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 17,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715498000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100801/0401/Functional-description?lang=en",
      "modified" : 1636452621000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715498348126106,
      "uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100801/0401/Functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100801/0401/en/Functional-description",
    "Excerpt" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "FirstSentences" : "Functional description This chapter describes the Cortex-A76 core Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional description ..."
  }, {
    "title" : "Functional Overview",
    "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example ...",
    "firstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example MPMC system ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "65yswqEXREtojñG8",
        "urihash" : "65yswqEXREtojñG8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac4f",
        "transactionid" : 864209,
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181214899543,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826854,
        "syssize" : 2343,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181214899543,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "65yswqEXREtojñG8",
        "urihash" : "65yswqEXREtojñG8",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac4f",
        "transactionid" : 864209,
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181214899543,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2343,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826854,
        "syssize" : 2343,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 182,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181214899543,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
      "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
      "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    }, {
      "title" : "About this manual",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "excerpt" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "firstSentences" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "document_number" : "ddi0215",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5116381",
          "sysurihash" : "65yswqEXREtojñG8",
          "urihash" : "65yswqEXREtojñG8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257469000,
          "topparentid" : 5116381,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382389000,
          "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e463588295d1e18d3ac4f",
          "transactionid" : 864209,
          "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0215:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181214899543,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145826854,
          "syssize" : 2343,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "5116381",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5116381,
          "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
          "wordcount" : 182,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0215/e/?lang=en",
          "modified" : 1645014179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181214899543,
          "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About this manual ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "eA823VVB4W5fNF4t",
        "urihash" : "eA823VVB4W5fNF4t",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "technical reference ; PL172 ; PrimeCell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 5116381,
        "parentitem" : "5e8e463588295d1e18d3ac4f",
        "concepts" : "technical reference ; PL172 ; PrimeCell",
        "documenttype" : "html",
        "isattachment" : "5116381",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "10295eedac6970c4eb456a44f3f9085eea3b45cfa5e97062478e33c16d3d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac52",
        "transactionid" : 864209,
        "title" : "About this manual ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181178119344,
        "sysisattachment" : "5116381",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5116381,
        "size" : 130,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826810,
        "syssize" : 130,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/preface/about-this-manual?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181178119344,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
        "syscollection" : "default"
      },
      "Title" : "About this manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/preface/about-this-manual?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/preface/about-this-manual",
      "Excerpt" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller",
      "FirstSentences" : "About this manual This document is the technical reference manual for the PrimeCell MPMC (PL172). About this manual DMA Controller"
    }, {
      "title" : "About the programmers model",
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "excerpt" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, ... However, the offset of any particular register from the base address is fixed.",
      "firstSentences" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, and can be different for any particular system implementation. However, the offset of ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "firstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "document_number" : "ddi0215",
          "document_version" : "e",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "5116381",
          "sysurihash" : "65yswqEXREtojñG8",
          "urihash" : "65yswqEXREtojñG8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "systransactionid" : 864209,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158257469000,
          "topparentid" : 5116381,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586382389000,
          "sysconcepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
          "concepts" : "proprietary notice ; ARM ; See Configuration Register ; controller supports ; synchronous memory ; MPMCCLKOUT ratio ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649146181000,
          "permanentid" : "07873c66948dfdc222f087e3f8582d4a4ae15fd1c56ca5abffeb78259bb6",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e463588295d1e18d3ac4f",
          "transactionid" : 864209,
          "title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual ",
          "products" : [ "DMA Controller" ],
          "date" : 1649146181000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0215:e:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649146181214899543,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2343,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649145826854,
          "syssize" : 2343,
          "sysdate" : 1649146181000,
          "haslayout" : "1",
          "topparent" : "5116381",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 5116381,
          "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
          "wordcount" : 182,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
          "document_revision" : "e",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649146181000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0215/e/?lang=en",
          "modified" : 1645014179000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649146181214899543,
          "uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en",
        "Excerpt" : "All rights reserved. ... The right to use, copy and disclose this document may be subject to license ... PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual DMA Controller",
        "FirstSentences" : "PrimeCell MultiPort Memory Controller (PL172) Technical Reference Manual Copyright 2002-2006 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the programmers model ",
        "document_number" : "ddi0215",
        "document_version" : "e",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "5116381",
        "sysurihash" : "w9Spve94ñlNUmwTV",
        "urihash" : "w9Spve94ñlNUmwTV",
        "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
        "systransactionid" : 864209,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158257469000,
        "topparentid" : 5116381,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586382389000,
        "sysconcepts" : "interface ports ; system implementation ; AHB decoder ; base address ; memory ; registers ; offset ; programmer",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
        "attachmentparentid" : 5116381,
        "parentitem" : "5e8e463588295d1e18d3ac4f",
        "concepts" : "interface ports ; system implementation ; AHB decoder ; base address ; memory ; registers ; offset ; programmer",
        "documenttype" : "html",
        "isattachment" : "5116381",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649146181000,
        "permanentid" : "bec0c3260ed61099e69318f33f6fedb74ab32cd4f13a89a1a7d44646eb71",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e463588295d1e18d3ac8f",
        "transactionid" : 864209,
        "title" : "About the programmers model ",
        "products" : [ "DMA Controller" ],
        "date" : 1649146181000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0215:e:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649146181138403762,
        "sysisattachment" : "5116381",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 5116381,
        "size" : 780,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649145826810,
        "syssize" : 780,
        "sysdate" : 1649146181000,
        "haslayout" : "1",
        "topparent" : "5116381",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 5116381,
        "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
        "wordcount" : 58,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
        "document_revision" : "e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649146181000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
        "modified" : 1645014179000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649146181138403762,
        "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
        "syscollection" : "default"
      },
      "Title" : "About the programmers model",
      "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/programmer-s-model/about-the-programmer-s-model?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/programmer-s-model/about-the-programmer-s-model",
      "Excerpt" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, ... However, the offset of any particular register from the base address is fixed.",
      "FirstSentences" : "About the programmer's model The base address of the MPMC is not fixed, but is determined by the AHB decoder, and can be different for any particular system implementation. However, the offset of ..."
    } ],
    "totalNumberOfChildResults" : 116,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Overview ",
      "document_number" : "ddi0215",
      "document_version" : "e",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "5116381",
      "sysurihash" : "Bp0WYF4ty3F4oiyo",
      "urihash" : "Bp0WYF4ty3F4oiyo",
      "sysuri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
      "systransactionid" : 864209,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1158257469000,
      "topparentid" : 5116381,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586382389000,
      "sysconcepts" : "memory ; interface signals ; Arbitration Worst-case ; Busy transfer ; Locked accesses ; Low-power operation",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f34e24a5e02d07b2634" ],
      "attachmentparentid" : 5116381,
      "parentitem" : "5e8e463588295d1e18d3ac4f",
      "concepts" : "memory ; interface signals ; Arbitration Worst-case ; Busy transfer ; Locked accesses ; Low-power operation",
      "documenttype" : "html",
      "isattachment" : "5116381",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649146182000,
      "permanentid" : "0018e72eebd0dca8242bbfc485b2302a9f19e1318713ab5d0c5e0379d308",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e463588295d1e18d3ac6c",
      "transactionid" : 864209,
      "title" : "Functional Overview ",
      "products" : [ "DMA Controller" ],
      "date" : 1649146182000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0215:e:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649146182564008950,
      "sysisattachment" : "5116381",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 5116381,
      "size" : 402,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649145826854,
      "syssize" : 402,
      "sysdate" : 1649146182000,
      "haslayout" : "1",
      "topparent" : "5116381",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 5116381,
      "content_description" : "This document is the technical reference manual for the PrimeCell MPMC (PL172).",
      "wordcount" : 43,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Peripheral Controllers", "System IP|System Controllers|Peripheral Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Peripheral Controllers" ],
      "document_revision" : "e",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649146182000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0215/e/functional-overview?lang=en",
      "modified" : 1645014179000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649146182564008950,
      "uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
      "syscollection" : "default"
    },
    "Title" : "Functional Overview",
    "Uri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0215/e/functional-overview?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0215/e/en/functional-overview",
    "Excerpt" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example ...",
    "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the major functional blocks of the MPMC. It contains the following sections: MPMC functional description Overview of an example MPMC system ..."
  }, {
    "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2019, 2020 Arm Limited (or its affiliates).",
    "firstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101883_0100_00_en Arm® CoreSight™ ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
      "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "MhYDZwwK0QJRJmGð",
        "urihash" : "MhYDZwwK0QJRJmGð",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
        "systransactionid" : 932251,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1659519552000,
        "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71160a93e65927c7bb6",
        "transactionid" : 932251,
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1659519552000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1659519552324777943,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4379,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1659519523980,
        "syssize" : 4379,
        "sysdate" : 1659519552000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "wordcount" : 293,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1659519552000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "false",
        "language" : [ "English" ],
        "sysrowid" : 1659519552324777943,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
      "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
      "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
    },
    "childResults" : [ {
      "title" : "Error response",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "excerpt" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error ...",
      "firstSentences" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error response A ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Error response ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "HtYvh2fBFDL5V61U",
        "urihash" : "HtYvh2fBFDL5V61U",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "error response ; slave interface ; CoreSight SoC",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "error response ; slave interface ; CoreSight SoC",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "415a426b6e0b87c411c81b3d2ab5383487da73ae4da9260a4608dd803748",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bd4",
        "transactionid" : 785876,
        "title" : "Error response ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940117734931,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 313,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 313,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940117734931,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
        "syscollection" : "default"
      },
      "Title" : "Error response",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-interconnect/Error-response?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-interconnect/Error-response",
      "Excerpt" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error ...",
      "FirstSentences" : "Error response The APB interconnect returns an error on its slave interface under certain conditions. An error response is returned when either: The targeted APB slave returns an error response A ..."
    }, {
      "title" : "APB synchronous bridge",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "excerpt" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a ... The APB asynchronous bridge provides the following features: Two synchronous clock ...",
      "firstSentences" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks. The APB asynchronous bridge provides the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "APB synchronous bridge ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "OxSDZl9lyeTxYfcf",
        "urihash" : "OxSDZl9lyeTxYfcf",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "clock domains ; bridge ; common ; deep ; external connections ; separate slave ; Two-part meta-component ; skew balanced ; frequency difference ; apbsyncbridge",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "clock domains ; bridge ; common ; deep ; external connections ; separate slave ; Two-part meta-component ; skew balanced ; frequency difference ; apbsyncbridge",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "dcc8d6973f48b4e0c076dc54b2a42a2194cedefceeec42530b33d2d056e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bd7",
        "transactionid" : 785876,
        "title" : "APB synchronous bridge ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940041643906,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 801,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 801,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940041643906,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
        "syscollection" : "default"
      },
      "Title" : "APB synchronous bridge",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/APB-infrastructure-components-functional-description/APB-synchronous-bridge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/APB-infrastructure-components-functional-description/APB-synchronous-bridge",
      "Excerpt" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a ... The APB asynchronous bridge provides the following features: Two synchronous clock ...",
      "FirstSentences" : "APB synchronous bridge The css600_apbsyncbridge is used where an AMBA APB4 bus is required to cross a clock domain boundary between two synchronous clocks. The APB asynchronous bridge provides the ..."
    }, {
      "title" : "TPIU pattern generator",
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "printableUri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "clickUri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "excerpt" : "Ground bounce. ... This behavior is primarily intended for manual refinement of electrical ... Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.",
      "firstSentences" : "TPIU pattern generator A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences. Analysis ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "firstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "document_number" : "101883",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3849123",
          "sysurihash" : "MhYDZwwK0QJRJmGð",
          "urihash" : "MhYDZwwK0QJRJmGð",
          "sysuri" : "https://developer.arm.com/documentation/101883/0100/en",
          "systransactionid" : 932251,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1596801392000,
          "topparentid" : 3849123,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1597417233000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; corporate logo ; partnership relationship ; portion thereof ; subsidiaries ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1659519552000,
          "permanentid" : "51f1fd94d09e95f2a6c4e5dc99f61ae71602e18b4e25584107310af33bcb",
          "syslanguage" : [ "English" ],
          "itemid" : "5f36a71160a93e65927c7bb6",
          "transactionid" : 932251,
          "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
          "products" : [ "CoreSight SoC-600M" ],
          "date" : 1659519552000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "101883:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
          "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1659519552324777943,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4379,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1659519523980,
          "syssize" : 4379,
          "sysdate" : 1659519552000,
          "haslayout" : "1",
          "topparent" : "3849123",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3849123,
          "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
          "wordcount" : 293,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1659519552000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/101883/0100/?lang=en",
          "modified" : 1637243839000,
          "latest_version" : "false",
          "language" : [ "English" ],
          "sysrowid" : 1659519552324777943,
          "uri" : "https://developer.arm.com/documentation/101883/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/101883/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/101883/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en",
        "Excerpt" : "This document may be translated into other languages for convenience, and you agree that if there is ... All rights reserved. ... Company 02557590 registered in England. ... (LES-PRE-20349)",
        "FirstSentences" : "Arm\\u00AE CoreSight\\u2122 System-on-Chip SoC-600M Technical Reference Manual Revision r1p0 Copyright \\u00A9 2019, 2020 Arm Limited or its affiliates. All rights reserved. Proprietary notices ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TPIU pattern generator ",
        "document_number" : "101883",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3849123",
        "sysurihash" : "hsQvLIAwL5VL3dxA",
        "urihash" : "hsQvLIAwL5VL3dxA",
        "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
        "systransactionid" : 785876,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1596801392000,
        "topparentid" : 3849123,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1597417233000,
        "sysconcepts" : "trace port ; pattern generator ; capture devices ; outputting ; timing ; TPIU ; sequences ; reliability ; cross talk ; voltage levels ; alternating ; synchronization ; supply stability ; selected bus ; ground lift ; faulty cables",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
        "attachmentparentid" : 3849123,
        "parentitem" : "5f36a71160a93e65927c7bb6",
        "concepts" : "trace port ; pattern generator ; capture devices ; outputting ; timing ; TPIU ; sequences ; reliability ; cross talk ; voltage levels ; alternating ; synchronization ; supply stability ; selected bus ; ground lift ; faulty cables",
        "documenttype" : "html",
        "isattachment" : "3849123",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1644611950000,
        "permanentid" : "414b29ee78db13783644ee04a22f64b0b3f1982dc0417f88cda5a00ba3e7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f36a71260a93e65927c7bf3",
        "transactionid" : 785876,
        "title" : "TPIU pattern generator ",
        "products" : [ "CoreSight SoC-600M" ],
        "date" : 1644611940000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101883:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
        "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1644611940012125345,
        "sysisattachment" : "3849123",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3849123,
        "size" : 3843,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1644611936980,
        "syssize" : 3843,
        "sysdate" : 1644611940000,
        "haslayout" : "1",
        "topparent" : "3849123",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3849123,
        "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1644611950000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
        "modified" : 1637243839000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1644611940012125345,
        "uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
        "syscollection" : "default"
      },
      "Title" : "TPIU pattern generator",
      "Uri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "ClickUri" : "https://developer.arm.com/documentation/101883/0100/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/AMBA-Trace-Bus-infrastructure-components-functional-description/Trace-Port-Interface-Unit/TPIU-pattern-generator",
      "Excerpt" : "Ground bounce. ... This behavior is primarily intended for manual refinement of electrical ... Walking 1s can also be used as a simple way to test for broken or faulty cables and data signals.",
      "FirstSentences" : "TPIU pattern generator A simple set of defined bit sequences or patterns can be output over the trace port. The TPA, or other associated trace capture device, can detect these sequences. Analysis ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "document_number" : "101883",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3849123",
      "sysauthor" : "ARM",
      "sysurihash" : "LMPs6WYXyMJin98c",
      "urihash" : "LMPs6WYXyMJin98c",
      "sysuri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
      "keywords" : "CoreSight, CoreSight SoC Components, CoreSight SoC-600M",
      "systransactionid" : 861216,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1596801392000,
      "topparentid" : 3849123,
      "numberofpages" : 584,
      "sysconcepts" : "assignments ; registers ; Should-Be-Zero-or-Preserved ; identification registers ; architecture ; implementer ; functionality ; claim tag ; cross references ; continuation code ; indication ; reusable IP ; PIDR2 ; configurations ; interfaces ; integration",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5f96bda5cd74e712c44971e0" ],
      "attachmentparentid" : 3849123,
      "parentitem" : "5f36a71160a93e65927c7bb6",
      "concepts" : "assignments ; registers ; Should-Be-Zero-or-Preserved ; identification registers ; architecture ; implementer ; functionality ; claim tag ; cross references ; continuation code ; indication ; reusable IP ; PIDR2 ; configurations ; interfaces ; integration",
      "documenttype" : "pdf",
      "isattachment" : "3849123",
      "sysindexeddate" : 1648715476000,
      "permanentid" : "921f4b2de962b25cd735c4b2093f9ff72fcb0cea5e1fb33bec8b8ff2a3aa",
      "syslanguage" : [ "English" ],
      "itemid" : "5f36a71560a93e65927c7dcb",
      "transactionid" : 861216,
      "title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual ",
      "subject" : "This book describes the CoreSight SoC-600M System Components.",
      "date" : 1648715475000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101883:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Application Developers" ],
      "audience" : [ "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "applicationDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715475904294412,
      "sysisattachment" : "3849123",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3849123,
      "size" : 3082265,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715451951,
      "syssubject" : "This book describes the CoreSight SoC-600M System Components.",
      "syssize" : 3082265,
      "sysdate" : 1648715475000,
      "topparent" : "3849123",
      "author" : "ARM",
      "label_version" : "r1p0",
      "systopparentid" : 3849123,
      "content_description" : "This book is written for hardware and software engineers who want to incorporate CoreSight SoC-600M into their design and produce real-time instruction and data trace information from a SoC, and software engineers writing tools to use CoreSight SoC-600M. This book assumes that readers are familiar with AMBA bus design and JTAG methodology.",
      "wordcount" : 3622,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components|CoreSight SoC-600M" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715476000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715475904294412,
      "uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight System-on-Chip SoC-600M Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f36a71560a93e65927c7dcb",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101883/0100/en/pdf/coresight_soc600m_technical_reference_manual__101883_0100_00_en.pdf",
    "Excerpt" : "Date ... DAMAGES. ... Use of the word “partner” in reference to Arm’s customers is not intended to create ... All rights reserved. ... Copyright © 2019, 2020 Arm Limited (or its affiliates).",
    "FirstSentences" : "Arm® CoreSight™ System-on-Chip SoC-600M Revision: r1p0 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101883_0100_00_en Arm® CoreSight™ ..."
  }, {
    "title" : "ARM9TDMI Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Debug signals",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "firstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug signals ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "BeDsIWvnjGA6Hhtv",
        "urihash" : "BeDsIWvnjGA6Hhtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "comms channel ; ARM9TDMI ; Output Communications ; buffer ; EmbeddedICE macrocell ; watchpoint unit ; instruction ; control buses ; request cycle ; breakpoints",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "6f19b789721c080a001242382b9e97c1bd038e37c84b78a9c4ed7bc50e87",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6560",
        "transactionid" : 861215,
        "title" : "Debug signals ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431162515205,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 3129,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417401,
        "syssize" : 3129,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 166,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431162515205,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
        "syscollection" : "default"
      },
      "Title" : "Debug signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-signal-descriptions/debug-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-signal-descriptions/debug-signals",
      "Excerpt" : "EXTERN1 Input External Input 1. ... IEBKPT Input Instruction Breakpoint. ... This signal is independent of the state of the watchpoint's enable control bit. ... TBE Input Test Bus Enable.",
      "FirstSentences" : "Debug signals Name Direction Description COMMRX Output Communications Channel Receive. When HIGH, this signal denotes that the comms channel receive buffer contains data waiting to be read by the ..."
    }, {
      "title" : "ARM9TDMI AC Characteristics",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ARM9TDMI AC Characteristics Arm9",
      "firstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM9TDMI AC Characteristics ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "6m71WOZZNAU81YIJ",
        "urihash" : "6m71WOZZNAU81YIJ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "timing diagrams ; ARM9TDMI ; AC Characteristics",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "2945061de207a86c464919befbd6709c6abb5f53f4cf59b81ac15e1b3edd",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a6558",
        "transactionid" : 861215,
        "title" : "ARM9TDMI AC Characteristics ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431132830945,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 204,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417433,
        "syssize" : 204,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 14,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431132830945,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
        "syscollection" : "default"
      },
      "Title" : "ARM9TDMI AC Characteristics",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/arm9tdmi-ac-characteristics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/arm9tdmi-ac-characteristics",
      "Excerpt" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ... ARM9TDMI timing parameters. ARM9TDMI AC Characteristics Arm9",
      "FirstSentences" : "Chapter 8. ARM9TDMI AC Characteristics This chapter gives the timing diagrams and timing parameters for the ARM9TDMI: ARM9TDMI timing diagrams. ARM9TDMI timing parameters. ARM9TDMI AC ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "firstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM9TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "firstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM9TDMI Technical Reference Manual ",
          "document_number" : "ddi0145",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3494277",
          "sysurihash" : "THGGUyevuO76aSN8",
          "urihash" : "THGGUyevuO76aSN8",
          "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "systransactionid" : 861215,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176306888000,
          "topparentid" : 3494277,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374782000,
          "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
          "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715431000,
          "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e287efd977155116a64f5",
          "transactionid" : 861215,
          "title" : "ARM9TDMI Technical Reference Manual ",
          "products" : [ "Arm9" ],
          "date" : 1648715431000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0145:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715431253038249,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1642,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715417433,
          "syssize" : 1642,
          "sysdate" : 1648715431000,
          "haslayout" : "1",
          "topparent" : "3494277",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3494277,
          "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
          "wordcount" : 133,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715431000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0145/b/?lang=en",
          "modified" : 1638973986000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715431253038249,
          "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM9TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
        "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
        "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "ddi0145",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3494277",
        "sysurihash" : "L8Lñgr9nD78mk6AB",
        "urihash" : "L8Lñgr9nD78mk6AB",
        "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176306888000,
        "topparentid" : 3494277,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374782000,
        "sysconcepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "attachmentparentid" : 3494277,
        "parentitem" : "5e8e287efd977155116a64f5",
        "concepts" : "core ; ARM9TDMI ; extensions ; hardware ; instructions ; pipeline ; interface ; request ; EmbeddedICE macrocell ; functional unit ; execution resumed ; debugging features ; explanation of the terms ; store-multiple",
        "documenttype" : "html",
        "isattachment" : "3494277",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715431000,
        "permanentid" : "942d8578b8ab7bea1cf81b66539695b2c41f030776ec5eaca1a0501ec46a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e287ffd977155116a651d",
        "transactionid" : 861215,
        "title" : "About debug ",
        "products" : [ "Arm9" ],
        "date" : 1648715431000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0145:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715431078623204,
        "sysisattachment" : "3494277",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3494277,
        "size" : 1692,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715417391,
        "syssize" : 1692,
        "sysdate" : 1648715431000,
        "haslayout" : "1",
        "topparent" : "3494277",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3494277,
        "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
        "wordcount" : 138,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715431000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0145/b/debug-support/about-debug?lang=en",
        "modified" : 1638973986000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715431078623204,
        "uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/debug-support/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en/debug-support/about-debug",
      "Excerpt" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port ... Please refer to this standard for an explanation of the terms used in this chapter ...",
      "FirstSentences" : "About debug The ARM9TDMI debug interface is based on IEEE Std. 1149.1- 1990, Standard Test Access Port and Boundary-Scan Architecture. Please refer to this standard for an explanation of the terms ..."
    } ],
    "totalNumberOfChildResults" : 98,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM9TDMI Technical Reference Manual ",
      "document_number" : "ddi0145",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3494277",
      "sysurihash" : "THGGUyevuO76aSN8",
      "urihash" : "THGGUyevuO76aSN8",
      "sysuri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176306888000,
      "topparentid" : 3494277,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374782000,
      "sysconcepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "concepts" : "trademarks of ARM Limited ; Open Access ; warranties implied ; copyright holder ; written permission ; material form ; services mentioned ; distribution ; Confidentiality ; EmbeddedICE",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715431000,
      "permanentid" : "63c29f522838dc7cca05e43aea8295ea9e91475c5961fe29eadf0125b811",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e287efd977155116a64f5",
      "transactionid" : 861215,
      "title" : "ARM9TDMI Technical Reference Manual ",
      "products" : [ "Arm9" ],
      "date" : 1648715431000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0145:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715431253038249,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1642,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715417433,
      "syssize" : 1642,
      "sysdate" : 1648715431000,
      "haslayout" : "1",
      "topparent" : "3494277",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3494277,
      "content_description" : "This document is a reference manual for the ARM9TDMI microprocessor.",
      "wordcount" : 133,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715431000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0145/b/?lang=en",
      "modified" : 1638973986000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715431253038249,
      "uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM9TDMI Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0145/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0145/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0145/b/en",
    "Excerpt" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are ...",
    "FirstSentences" : "ARM9TDMI Technical Reference Manual Copyright 1998, 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, the ARM Powered logo, Thumb and StrongARM are registered ..."
  }, {
    "title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "firstSentences" : "Arm® Cortex®-A76 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en Arm® Cortex®-A76 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yñk9jh3scqwsB",
        "urihash" : "6Y3yñk9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "printableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "clickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "document_number" : "100798",
        "document_version" : "0401",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3874104",
        "sysurihash" : "6Y3yñk9jh3scqwsB",
        "urihash" : "6Y3yñk9jh3scqwsB",
        "sysuri" : "https://developer.arm.com/documentation/100798/0401/en",
        "systransactionid" : 861215,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1599479651000,
        "topparentid" : 3874104,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1599479939000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1648715426000,
        "permanentid" : "42c6083d58fcba64d5d743aef403847b8797fff678e6ba65ad602411157e",
        "syslanguage" : [ "English" ],
        "itemid" : "5f562083235b3560a01e03ba",
        "transactionid" : 861215,
        "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
        "products" : [ "Cortex-A76" ],
        "date" : 1648715426000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100798:0401:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715426136357359,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 178,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715422276,
        "syssize" : 178,
        "sysdate" : 1648715426000,
        "haslayout" : "1",
        "topparent" : "3874104",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3874104,
        "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715426000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100798/0401/?lang=en",
        "modified" : 1636391940000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715426136357359,
        "uri" : "https://developer.arm.com/documentation/100798/0401/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100798/0401/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en",
      "ClickUri" : "https://developer.arm.com/documentation/100798/0401/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en",
      "Excerpt" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Cortex-A76 Core Technical Reference Manual This document is only available in a PDF version. Click Download to view. Arm Cortex-A76 Core Technical Reference Manual Cortex-A76"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "document_number" : "100798",
      "document_version" : "0401",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3874104",
      "sysauthor" : "ARM",
      "sysurihash" : "bcegoðnbZNKYTbIQ",
      "urihash" : "bcegoðnbZNKYTbIQ",
      "sysuri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "keywords" : "Processors, Application Processor, Cortex-A, Cortex-A76",
      "systransactionid" : 861215,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1599479651000,
      "topparentid" : 3874104,
      "numberofpages" : 620,
      "sysconcepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e", "5eec6e37e24a5e02d07b2559|5eec6e51e24a5e02d07b255e" ],
      "attachmentparentid" : 3874104,
      "parentitem" : "5f562083235b3560a01e03ba",
      "concepts" : "instructions ; registers ; configuration notes ; functional groups ; EL1 ; architecture profile ; A76 cores ; Arm ; reset ; translations ; Exception levels ; Manual Armv8 ; assignments ; Cortex ; interfaces ; Specification ETMv4",
      "documenttype" : "pdf",
      "isattachment" : "3874104",
      "sysindexeddate" : 1648715430000,
      "permanentid" : "42540a37c5bf5bff3fba0dfa50378f07ae2a4b0edb86e49c896a87d8299f",
      "syslanguage" : [ "English" ],
      "itemid" : "5f562083235b3560a01e03bc",
      "transactionid" : 861215,
      "title" : "Arm Cortex-A76 Core Technical Reference Manual ",
      "subject" : "This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1648715429000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100798:0401:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715429760471574,
      "sysisattachment" : "3874104",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3874104,
      "size" : 2527677,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715424315,
      "syssubject" : "This Technical Reference Manual is for the Cortex®‑A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2527677,
      "sysdate" : 1648715429000,
      "topparent" : "3874104",
      "author" : "ARM",
      "label_version" : "r4p1",
      "systopparentid" : 3874104,
      "content_description" : "This Technical Reference Manual is for the Cortex-A76 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 5121,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A76", "Cortex-A|Cortex-A76" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A76" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715430000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715429760471574,
      "uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Cortex-A76 Core Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f562083235b3560a01e03bc",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100798/0401/en/pdf/arm_cortex_a76_trm_100798_0401_00_en.pdf",
    "Excerpt" : "Change ... First release for r3p1 ... First release for r4p1 ... THIS DOCUMENT IS PROVIDED “AS IS”. ... MERCHANTABILITY, SATISFACTORY QUALITY, NON-INFRINGEMENT OR FITNESS FOR A PARTICULAR ...",
    "FirstSentences" : "Arm® Cortex®-A76 Core Revision: r4p1 Technical Reference Manual Copyright © 2016–2020 Arm Limited or its affiliates. All rights reserved. 100798_0401_00_en Arm® Cortex®-A76 Core Technical ..."
  }, {
    "title" : "Functional Description",
    "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "firstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "CvUk9mdFfjl11NLE",
        "urihash" : "CvUk9mdFfjl11NLE",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150681000,
        "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734acf",
        "transactionid" : 864299,
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150681000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150681098201052,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4391,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 4391,
        "sysdate" : 1649150681000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 289,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150681000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150681098201052,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
      "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
      "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    }, {
      "title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "firstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "5xKRamH9ñVGQNxgF",
        "urihash" : "5xKRamH9ñVGQNxgF",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extension ; base product ; PMULL ; AESMC ; AESD ; AESE ; SHA1SU0 ; SHA1M ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "61649ee3916eda3ac76ba239f3042a11a23e0e5196a26773f2f62abbf09c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adb",
        "transactionid" : 864299,
        "title" : "AArch64 Instruction Set Attribute Register 0, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680884277169,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2500,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2500,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 147,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680884277169,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch64 Instruction Set Attribute Register 0, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch64-instruction-set-attribute-register-0--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch64-instruction-set-attribute-register-0--el1",
      "Excerpt" : "SHA1, [11:8] Indicates whether SHA1 instructions are implemented. ... [3:0] Reserved, res0. ... Register access is encoded as follows: Table 2-2 ID_AA64ISAR0_EL1 access encoding op0 op1 ...",
      "FirstSentences" : "AArch64 Instruction Set Attribute Register 0, EL1 The ID_AA64ISAR0_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch64 state, including the ..."
    }, {
      "title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "printableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "clickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "firstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "firstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "document_number" : "100237",
          "document_version" : "0100",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3439483",
          "sysurihash" : "CvUk9mdFfjl11NLE",
          "urihash" : "CvUk9mdFfjl11NLE",
          "sysuri" : "https://developer.arm.com/documentation/100237/0100/en",
          "systransactionid" : 864299,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1549006552000,
          "topparentid" : 3439483,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585300535000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; corporate logo ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150681000,
          "permanentid" : "97298f633728dd059216d40d86086983d3fa7e5b6d672236093aa8c9b332",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7dc43799dba00e4b734acf",
          "transactionid" : 864299,
          "title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual ",
          "products" : [ "Cortex-A35" ],
          "date" : 1649150681000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100237:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150681098201052,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4391,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150330809,
          "syssize" : 4391,
          "sysdate" : 1649150681000,
          "haslayout" : "1",
          "topparent" : "3439483",
          "label_version" : "r1p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3439483,
          "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
          "wordcount" : 289,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150681000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100237/0100/?lang=en",
          "modified" : 1636099413000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150681098201052,
          "uri" : "https://developer.arm.com/documentation/100237/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100237/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100237/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en",
        "Excerpt" : "If any of the provisions contained in these terms conflict with any of the provisions of ... Arm Limited. ... Web Address http:\\/\\/www.arm.com Arm Cortex-A35 Processor Cryptographic Extension ...",
        "FirstSentences" : "Arm Cortex-A35 Processor Cryptographic Extension Technical Reference Manual Copyright 2015-2017, 2019 Arm Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "document_number" : "100237",
        "document_version" : "0100",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3439483",
        "sysurihash" : "HðvnwP5yHp1omLcI",
        "urihash" : "HðvnwP5yHp1omLcI",
        "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1549006552000,
        "topparentid" : 3439483,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585300535000,
        "sysconcepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
        "attachmentparentid" : 3439483,
        "parentitem" : "5e7dc43799dba00e4b734acf",
        "concepts" : "Cryptographic Extensions ; EL1 ; EL3 ; register ; RO RO ; instructions ; SEVL ; SHA2 ; event local ; AArch32 state ; Usage constraints ; base product ; licensees",
        "documenttype" : "html",
        "isattachment" : "3439483",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150680000,
        "permanentid" : "7bfef71fb82978396dc3f2c7381bc5ab17683659b102d867e4a9a3558e48",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7dc43799dba00e4b734adc",
        "transactionid" : 864299,
        "title" : "AArch32 Instruction Set Attribute Register 5, EL1 ",
        "products" : [ "Cortex-A35" ],
        "date" : 1649150680000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100237:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150680806309996,
        "sysisattachment" : "3439483",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3439483,
        "size" : 2116,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150330809,
        "syssize" : 2116,
        "sysdate" : 1649150680000,
        "haslayout" : "1",
        "topparent" : "3439483",
        "label_version" : "r1p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3439483,
        "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150680000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
        "modified" : 1636099413000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150680806309996,
        "uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
        "syscollection" : "default"
      },
      "Title" : "AArch32 Instruction Set Attribute Register 5, EL1",
      "Uri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "ClickUri" : "https://developer.arm.com/documentation/100237/0100/register-descriptions/aarch32-instruction-set-attribute-register-5--el1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/register-descriptions/aarch32-instruction-set-attribute-register-5--el1",
      "Excerpt" : "The possible values are: 0x0 Cryptographic Extensions are not implemented or are disabled. ... To access the ID_ISAR5_EL1: MRS <Xt>, ID_ISAR5_EL1 ; Read ID_ISAR5_EL1 into Xt Register access is ...",
      "FirstSentences" : "AArch32 Instruction Set Attribute Register 5, EL1 The ID_ISAR5_EL1 characteristics are: Purpose Provides information about the instructions implemented in AArch32 state, including the instructions ..."
    } ],
    "totalNumberOfChildResults" : 17,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional Description ",
      "document_number" : "100237",
      "document_version" : "0100",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3439483",
      "sysurihash" : "sFfcKjKMU47ñGyXR",
      "urihash" : "sFfcKjKMU47ñGyXR",
      "sysuri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1549006552000,
      "topparentid" : 3439483,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1585300535000,
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570", "5eec6e37e24a5e02d07b2559|5eec6e55e24a5e02d07b2570" ],
      "attachmentparentid" : 3439483,
      "parentitem" : "5e7dc43799dba00e4b734acf",
      "documenttype" : "html",
      "isattachment" : "3439483",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150681000,
      "permanentid" : "bcb46f9b00cc0bc017c22daa7edc3b71883c5830e03971b3ee2573c05ecb",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7dc43799dba00e4b734ad4",
      "transactionid" : 864299,
      "title" : "Functional Description ",
      "products" : [ "Cortex-A35" ],
      "date" : 1649150681000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100237:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150681144457571,
      "sysisattachment" : "3439483",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3439483,
      "size" : 201,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150330809,
      "syssize" : 201,
      "sysdate" : 1649150681000,
      "haslayout" : "1",
      "topparent" : "3439483",
      "label_version" : "r1p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3439483,
      "content_description" : "A technical reference document that describes the optional cryptographic features of the Cortex-A35 processor. It includes descriptions of the registers used by the Cryptographic Extension.",
      "wordcount" : 16,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-A|Cortex-A35", "Cortex-A|Cortex-A35" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-A", "IP Products|Processors|Cortex-A|Cortex-A35" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150681000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100237/0100/functional-description?lang=en",
      "modified" : 1636099413000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150681144457571,
      "uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional Description",
    "Uri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/100237/0100/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100237/0100/en/functional-description",
    "Excerpt" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions.",
    "FirstSentences" : "Functional Description This chapter describes the Cortex-A35 Cryptographic Extension. It contains the following sections: About the Cryptographic Extension. Revisions. Functional Description ..."
  }, {
    "title" : "Security in ARMv8-A systems.",
    "uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "printableUri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "clickUri" : "https://developer.arm.com/documentation/100935/0100/Security-in-ARMv8-A-systems-?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "excerpt" : "For example, passwords and cryptographic keys. ... Availability. ... Mobile devices can be used to view videos, listen to music, play games, or for ... Security in ARMv8-A systems. Armv8-A",
    "firstSentences" : "Security in an ARMv8-A system A secure or trusted system is one that protects assets, for example passwords or credit card details from a range of plausible attacks, to prevent them from being ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Security in ARMv8-A systems",
      "uri" : "https://developer.arm.com/documentation/100935/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/100935/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
      "excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
      "firstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Security in ARMv8-A systems ",
        "document_number" : "100935",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706494",
        "sysurihash" : "NX2r37gnWRkñ95ðX",
        "urihash" : "NX2r37gnWRkñ95ðX",
        "sysuri" : "https://developer.arm.com/documentation/100935/0100/en",
        "systransactionid" : 864296,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593448948000,
        "topparentid" : 3706494,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449053000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150567000,
        "permanentid" : "1e780d0a19ef2302389d723b85c2b4b04d98fc787b0b5e9e14fcf19e8608",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1a5ddbdee951c1ccdeb1",
        "transactionid" : 864296,
        "title" : "Security in ARMv8-A systems ",
        "products" : [ "Armv8-A" ],
        "date" : 1649150567000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100935:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150567933941066,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 211,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150480109,
        "syssize" : 211,
        "sysdate" : 1649150567000,
        "haslayout" : "1",
        "topparent" : "3706494",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706494,
        "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
        "wordcount" : 18,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150567000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100935/0100/?lang=en",
        "modified" : 1636455353000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150567933941066,
        "uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Security in ARMv8-A systems",
      "Uri" : "https://developer.arm.com/documentation/100935/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
      "Excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
      "FirstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ..."
    },
    "childResults" : [ {
      "title" : "Security in clusters.",
      "uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "printableUri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "clickUri" : "https://developer.arm.com/documentation/100935/0100/Security-in-clusters-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "excerpt" : "Security in clusters Each core in a cluster system has the same security features. Any number of the cores in the cluster can be executing in the Secure world at any point in ... Armv8-A",
      "firstSentences" : "Security in clusters Each core in a cluster system has the same security features. Any number of the cores in the cluster can be executing in the Secure world at any point in time, and cores are ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Security in ARMv8-A systems",
        "uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "firstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Security in ARMv8-A systems ",
          "document_number" : "100935",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706494",
          "sysurihash" : "NX2r37gnWRkñ95ðX",
          "urihash" : "NX2r37gnWRkñ95ðX",
          "sysuri" : "https://developer.arm.com/documentation/100935/0100/en",
          "systransactionid" : 864296,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593448948000,
          "topparentid" : 3706494,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593449053000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150567000,
          "permanentid" : "1e780d0a19ef2302389d723b85c2b4b04d98fc787b0b5e9e14fcf19e8608",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1a5ddbdee951c1ccdeb1",
          "transactionid" : 864296,
          "title" : "Security in ARMv8-A systems ",
          "products" : [ "Armv8-A" ],
          "date" : 1649150567000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100935:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150567933941066,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 211,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150480109,
          "syssize" : 211,
          "sysdate" : 1649150567000,
          "haslayout" : "1",
          "topparent" : "3706494",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706494,
          "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150567000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100935/0100/?lang=en",
          "modified" : 1636455353000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150567933941066,
          "uri" : "https://developer.arm.com/documentation/100935/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Security in ARMv8-A systems",
        "Uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "Excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "FirstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Security in clusters. ",
        "document_number" : "100935",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706494",
        "sysurihash" : "GWevy26mg4hriqMF",
        "urihash" : "GWevy26mg4hriqMF",
        "sysuri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593448948000,
        "topparentid" : 3706494,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449053000,
        "sysconcepts" : "security ; clusters ; controls ; cores ; worlds ; trace ; JTAG ; hardware ; Performance Monitor ; configuration options ; provision ; Similarly ; transition",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706494,
        "parentitem" : "5efa1a5ddbdee951c1ccdeb1",
        "concepts" : "security ; clusters ; controls ; cores ; worlds ; trace ; JTAG ; hardware ; Performance Monitor ; configuration options ; provision ; Similarly ; transition",
        "documenttype" : "html",
        "isattachment" : "3706494",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150679000,
        "permanentid" : "d7d191ed094627ca9692e214603eec82f1eae7830896497e08000696971a",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1a5ddbdee951c1ccdeb7",
        "transactionid" : 864299,
        "title" : "Security in clusters. ",
        "products" : [ "Armv8-A" ],
        "date" : 1649150679000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100935:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150679772711596,
        "sysisattachment" : "3706494",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706494,
        "size" : 1055,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100935/0100/Security-in-clusters-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150480109,
        "syssize" : 1055,
        "sysdate" : 1649150679000,
        "haslayout" : "1",
        "topparent" : "3706494",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706494,
        "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
        "wordcount" : 94,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150679000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/Security-in-clusters-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100935/0100/Security-in-clusters-?lang=en",
        "modified" : 1636455353000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150679772711596,
        "uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
        "syscollection" : "default"
      },
      "Title" : "Security in clusters.",
      "Uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "ClickUri" : "https://developer.arm.com/documentation/100935/0100/Security-in-clusters-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Security-in-clusters-",
      "Excerpt" : "Security in clusters Each core in a cluster system has the same security features. Any number of the cores in the cluster can be executing in the Secure world at any point in ... Armv8-A",
      "FirstSentences" : "Security in clusters Each core in a cluster system has the same security features. Any number of the cores in the cluster can be executing in the Secure world at any point in time, and cores are ..."
    }, {
      "title" : "Switching betwen the Normal and Secure worlds.",
      "uri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "printableUri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "clickUri" : "https://developer.arm.com/documentation/100935/0100/Switching-betwen-the-Normal-and-Secure-worlds-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "excerpt" : "EL1 is used for the secure OS. ... There is explicit support for Secure interrupts in the form of controls for redirecting ... Switching betwen the Normal and Secure worlds. Armv8-A",
      "firstSentences" : "Switching between the Secure and Normal worlds With the ARMv7 Security Extensions, Monitor mode is used by software to switch between the Secure and Non-secure state. This mode is a peer of the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Security in ARMv8-A systems",
        "uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "firstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Security in ARMv8-A systems ",
          "document_number" : "100935",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706494",
          "sysurihash" : "NX2r37gnWRkñ95ðX",
          "urihash" : "NX2r37gnWRkñ95ðX",
          "sysuri" : "https://developer.arm.com/documentation/100935/0100/en",
          "systransactionid" : 864296,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593448948000,
          "topparentid" : 3706494,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593449053000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150567000,
          "permanentid" : "1e780d0a19ef2302389d723b85c2b4b04d98fc787b0b5e9e14fcf19e8608",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1a5ddbdee951c1ccdeb1",
          "transactionid" : 864296,
          "title" : "Security in ARMv8-A systems ",
          "products" : [ "Armv8-A" ],
          "date" : 1649150567000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100935:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150567933941066,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 211,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150480109,
          "syssize" : 211,
          "sysdate" : 1649150567000,
          "haslayout" : "1",
          "topparent" : "3706494",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706494,
          "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150567000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100935/0100/?lang=en",
          "modified" : 1636455353000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150567933941066,
          "uri" : "https://developer.arm.com/documentation/100935/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Security in ARMv8-A systems",
        "Uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "Excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "FirstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Switching betwen the Normal and Secure worlds. ",
        "document_number" : "100935",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706494",
        "sysurihash" : "rJdPfL2JVZG7YjYG",
        "urihash" : "rJdPfL2JVZG7YjYG",
        "sysuri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
        "systransactionid" : 864299,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593448948000,
        "topparentid" : 3706494,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449053000,
        "sysconcepts" : "security ; EL3 ; AArch32 ; privileged modes ; monitor ; architecture ; ARMv8 ; controller ; instruction ; protected data ; key material ; trusted kernel ; relevant peripheral ; encryption ; Implementations ; reconfiguring",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706494,
        "parentitem" : "5efa1a5ddbdee951c1ccdeb1",
        "concepts" : "security ; EL3 ; AArch32 ; privileged modes ; monitor ; architecture ; ARMv8 ; controller ; instruction ; protected data ; key material ; trusted kernel ; relevant peripheral ; encryption ; Implementations ; reconfiguring",
        "documenttype" : "html",
        "isattachment" : "3706494",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150672000,
        "permanentid" : "505b199185477e47ce1786c930baad9b531d77540bd97d4c4f51f1299f2b",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1a5ddbdee951c1ccdeb6",
        "transactionid" : 864299,
        "title" : "Switching betwen the Normal and Secure worlds. ",
        "products" : [ "Armv8-A" ],
        "date" : 1649150672000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100935:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150672264901392,
        "sysisattachment" : "3706494",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706494,
        "size" : 2910,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100935/0100/Switching-betwen-the-Normal-and-Secure-worlds-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150480109,
        "syssize" : 2910,
        "sysdate" : 1649150672000,
        "haslayout" : "1",
        "topparent" : "3706494",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706494,
        "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
        "wordcount" : 183,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150672000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/Switching-betwen-the-Normal-and-Secure-worlds-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100935/0100/Switching-betwen-the-Normal-and-Secure-worlds-?lang=en",
        "modified" : 1636455353000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150672264901392,
        "uri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
        "syscollection" : "default"
      },
      "Title" : "Switching betwen the Normal and Secure worlds.",
      "Uri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "ClickUri" : "https://developer.arm.com/documentation/100935/0100/Switching-betwen-the-Normal-and-Secure-worlds-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Switching-betwen-the-Normal-and-Secure-worlds-",
      "Excerpt" : "EL1 is used for the secure OS. ... There is explicit support for Secure interrupts in the form of controls for redirecting ... Switching betwen the Normal and Secure worlds. Armv8-A",
      "FirstSentences" : "Switching between the Secure and Normal worlds With the ARMv7 Security Extensions, Monitor mode is used by software to switch between the Secure and Non-secure state. This mode is a peer of the ..."
    }, {
      "title" : "The TrustZone hardware architecture.",
      "uri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "printableUri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "clickUri" : "https://developer.arm.com/documentation/100935/0100/The-TrustZone-hardware-architecture-?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "excerpt" : "The memory system is divided by an extra bit that accompanies the physical address of ... The EL1 translation table registers are not banked between security states and therefore ... Armv8-A",
      "firstSentences" : "The TrustZone hardware architecture The TrustZone architecture provides a means for system designers to help secure systems, using the TrustZone Security Extensions, and Secure peripherals. Low- ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Security in ARMv8-A systems",
        "uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "firstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Security in ARMv8-A systems ",
          "document_number" : "100935",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "3706494",
          "sysurihash" : "NX2r37gnWRkñ95ðX",
          "urihash" : "NX2r37gnWRkñ95ðX",
          "sysuri" : "https://developer.arm.com/documentation/100935/0100/en",
          "systransactionid" : 864296,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 0.75,
          "published" : 1593448948000,
          "topparentid" : 3706494,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1593449053000,
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649150567000,
          "permanentid" : "1e780d0a19ef2302389d723b85c2b4b04d98fc787b0b5e9e14fcf19e8608",
          "syslanguage" : [ "English" ],
          "itemid" : "5efa1a5ddbdee951c1ccdeb1",
          "transactionid" : 864296,
          "title" : "Security in ARMv8-A systems ",
          "products" : [ "Armv8-A" ],
          "date" : 1649150567000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100935:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
          "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649150567933941066,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 211,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649150480109,
          "syssize" : 211,
          "sysdate" : 1649150567000,
          "haslayout" : "1",
          "topparent" : "3706494",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3706494,
          "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
          "wordcount" : 18,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649150567000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100935/0100/?lang=en",
          "modified" : 1636455353000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649150567933941066,
          "uri" : "https://developer.arm.com/documentation/100935/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Security in ARMv8-A systems",
        "Uri" : "https://developer.arm.com/documentation/100935/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/100935/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en",
        "Excerpt" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters.",
        "FirstSentences" : "Security in ARMv8-A systems. The TrustZone hardware architecture. Interaction of Normal and Secure worlds. Switching betwen the Normal and Secure worlds. Security in clusters. Security in ARMv8-A ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The TrustZone hardware architecture. ",
        "document_number" : "100935",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "3706494",
        "sysurihash" : "2ZWPN3VNIRrXMcSc",
        "urihash" : "2ZWPN3VNIRrXMcSc",
        "sysuri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
        "systransactionid" : 864298,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1593448948000,
        "topparentid" : 3706494,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449053000,
        "sysconcepts" : "security ; peripherals ; designers ; TrustZone architecture ; resources ; means ; hardware ; Non-secure accesses ; physical address ; translations ; Exception levels ; context switching ; transactions ; responsiveness ; functionality",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "attachmentparentid" : 3706494,
        "parentitem" : "5efa1a5ddbdee951c1ccdeb1",
        "concepts" : "security ; peripherals ; designers ; TrustZone architecture ; resources ; means ; hardware ; Non-secure accesses ; physical address ; translations ; Exception levels ; context switching ; transactions ; responsiveness ; functionality",
        "documenttype" : "html",
        "isattachment" : "3706494",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649150652000,
        "permanentid" : "e7571c45bdcaa9a4bb620be7f64de6d190aafa8503e5a2cc6d2f54c8d4c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1a5ddbdee951c1ccdeb4",
        "transactionid" : 864298,
        "title" : "The TrustZone hardware architecture. ",
        "products" : [ "Armv8-A" ],
        "date" : 1649150652000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100935:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649150652836909280,
        "sysisattachment" : "3706494",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 3706494,
        "size" : 6677,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100935/0100/The-TrustZone-hardware-architecture-?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649150480109,
        "syssize" : 6677,
        "sysdate" : 1649150652000,
        "haslayout" : "1",
        "topparent" : "3706494",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3706494,
        "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
        "wordcount" : 348,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649150652000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/The-TrustZone-hardware-architecture-?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100935/0100/The-TrustZone-hardware-architecture-?lang=en",
        "modified" : 1636455353000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649150652836909280,
        "uri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
        "syscollection" : "default"
      },
      "Title" : "The TrustZone hardware architecture.",
      "Uri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "ClickUri" : "https://developer.arm.com/documentation/100935/0100/The-TrustZone-hardware-architecture-?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/The-TrustZone-hardware-architecture-",
      "Excerpt" : "The memory system is divided by an extra bit that accompanies the physical address of ... The EL1 translation table registers are not banked between security states and therefore ... Armv8-A",
      "FirstSentences" : "The TrustZone hardware architecture The TrustZone architecture provides a means for system designers to help secure systems, using the TrustZone Security Extensions, and Secure peripherals. Low- ..."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Security in ARMv8-A systems. ",
      "document_number" : "100935",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "3706494",
      "sysurihash" : "fijpS5RD9yql0pcJ",
      "urihash" : "fijpS5RD9yql0pcJ",
      "sysuri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
      "systransactionid" : 864299,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1593448948000,
      "topparentid" : 3706494,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1593449053000,
      "sysconcepts" : "preventing unauthorized ; attacks ; assets ; passwords ; keys ; financial services ; downloading ; techniques ; vulnerabilities ; protection ; TrustZone Extension ; run-control units ; logic probes ; memory partitioning ; play games ; electronics",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "attachmentparentid" : 3706494,
      "parentitem" : "5efa1a5ddbdee951c1ccdeb1",
      "concepts" : "preventing unauthorized ; attacks ; assets ; passwords ; keys ; financial services ; downloading ; techniques ; vulnerabilities ; protection ; TrustZone Extension ; run-control units ; logic probes ; memory partitioning ; play games ; electronics",
      "documenttype" : "html",
      "isattachment" : "3706494",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649150679000,
      "permanentid" : "662f406cff83e86ebcb32fd888977ca1a9dfe43a79107021df9cf463edb0",
      "syslanguage" : [ "English" ],
      "itemid" : "5efa1a5ddbdee951c1ccdeb3",
      "transactionid" : 864299,
      "title" : "Security in ARMv8-A systems. ",
      "products" : [ "Armv8-A" ],
      "date" : 1649150679000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100935:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649150679828959574,
      "sysisattachment" : "3706494",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 3706494,
      "size" : 2753,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/100935/0100/Security-in-ARMv8-A-systems-?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649150480109,
      "syssize" : 2753,
      "sysdate" : 1649150679000,
      "haslayout" : "1",
      "topparent" : "3706494",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3706494,
      "content_description" : "This guide describes how TrustZone technology protects against software attacks and simple hardware attacks.",
      "wordcount" : 214,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "document_revision" : "00",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649150679000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/100935/0100/Security-in-ARMv8-A-systems-?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/100935/0100/Security-in-ARMv8-A-systems-?lang=en",
      "modified" : 1636455353000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649150679828959574,
      "uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
      "syscollection" : "default"
    },
    "Title" : "Security in ARMv8-A systems.",
    "Uri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "PrintableUri" : "https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "ClickUri" : "https://developer.arm.com/documentation/100935/0100/Security-in-ARMv8-A-systems-?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100935/0100/en/Security-in-ARMv8-A-systems-",
    "Excerpt" : "For example, passwords and cryptographic keys. ... Availability. ... Mobile devices can be used to view videos, listen to music, play games, or for ... Security in ARMv8-A systems. Armv8-A",
    "FirstSentences" : "Security in an ARMv8-A system A secure or trusted system is one that protects assets, for example passwords or credit card details from a range of plausible attacks, to prevent them from being ..."
  }, {
    "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ...",
    "firstSentences" : "ARM® CoreLink™ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARM® ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RñS0Uq00z2zvFpOa",
        "urihash" : "RñS0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    },
    "childResults" : [ {
      "title" : "Debug and Trace Bus",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "firstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RñS0Uq00z2zvFpOa",
          "urihash" : "RñS0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Debug and Trace Bus ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "5HVifOCFpHOhy2RZ",
        "urihash" : "5HVifOCFpHOhy2RZ",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "clockwise direction ; Travels ; PMU events ; watchpoint compare ; bus ; pass-through ; config ; separate ; flexibility ; originating ; register effectively ; required visibility ; logic means ; concurrently active ; neighboring ; clockwise-adjacent",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b611fc8ccce60c136f1ef7daf18bee863f6d2830f2777bcab44de2de326",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404243",
        "transactionid" : 861214,
        "title" : "Debug and Trace Bus ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400607202132,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 3456,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 3456,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 195,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/debug-and-trace-bus?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400607202132,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
        "syscollection" : "default"
      },
      "Title" : "Debug and Trace Bus",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/debug-and-trace-bus?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/debug-and-trace-bus",
      "Excerpt" : "This is XP6 in the CCN-502. ... The PMU also uses the DTB to transmit performance events from each of the components to centralized performance monitor ... Debug and Trace Bus CoreLink CCN-502",
      "FirstSentences" : "Debug and Trace Bus The Debug and Trace Bus (DTB) is an 8-bit ring-bus. The DTB: Originates at the XP clockwise-adjacent to the XP to which the MN is connected. This is XP6 in the CCN-502. Travels ..."
    }, {
      "title" : "About debug",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "firstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "document_number" : "100052",
          "document_version" : "0001",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3436005",
          "sysurihash" : "RñS0Uq00z2zvFpOa",
          "urihash" : "RñS0Uq00z2zvFpOa",
          "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1504021151000,
          "topparentid" : 3436005,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1585147481000,
          "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
          "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715399000,
          "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
          "syslanguage" : [ "English" ],
          "itemid" : "5e7b6e5916d2907d59404109",
          "transactionid" : 861214,
          "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
          "products" : [ "CoreLink CCN-502" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "100052:0001:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398992497976,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4337,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715390922,
          "syssize" : 4337,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3436005",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3436005,
          "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
          "wordcount" : 285,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715399000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/100052/0001/?lang=en",
          "modified" : 1635935346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398992497976,
          "uri" : "https://developer.arm.com/documentation/100052/0001/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
        "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
        "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About debug ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "mVSGORHðb2xTkzfN",
        "urihash" : "mVSGORHðb2xTkzfN",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "trace ; at-speed self-hosted",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "attachmentparentid" : 3436005,
        "parentitem" : "5e7b6e5916d2907d59404109",
        "concepts" : "trace ; at-speed self-hosted",
        "documenttype" : "html",
        "isattachment" : "3436005",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "cfc4ebe026161a2f83f20eeeae42f0e49cf86858411298bdfa3b1bdd8178",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5b16d2907d59404241",
        "transactionid" : 861214,
        "title" : "About debug ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400022839274,
        "sysisattachment" : "3436005",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3436005,
        "size" : 250,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 250,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 24,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/debug/about-debug?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400022839274,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
        "syscollection" : "default"
      },
      "Title" : "About debug",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/debug/about-debug?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/debug/about-debug",
      "Excerpt" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug ... Debug and Trace Bus.",
      "FirstSentences" : "About debug The CCN-502 provides at-speed self-hosted debug and trace capabilities. The debug and trace functionality is provided by the following modules: Debug Watchpoint Module. Debug and Trace ..."
    }, {
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "printableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "clickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "firstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "document_number" : "100052",
        "document_version" : "0001",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3436005",
        "sysurihash" : "RñS0Uq00z2zvFpOa",
        "urihash" : "RñS0Uq00z2zvFpOa",
        "sysuri" : "https://developer.arm.com/documentation/100052/0001/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1504021151000,
        "topparentid" : 3436005,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1585147481000,
        "sysconcepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
        "concepts" : "arm ; written agreement ; export laws ; third party ; provisions ; English ; conflicting ; express ; internal classification ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; trademark-usage-guidelines",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715399000,
        "permanentid" : "ab878d55cf10f00ed1d14f4b1ca64ba278e85c583019d3b70b5bb0117932",
        "syslanguage" : [ "English" ],
        "itemid" : "5e7b6e5916d2907d59404109",
        "transactionid" : 861214,
        "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
        "products" : [ "CoreLink CCN-502" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100052:0001:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398992497976,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4337,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715390922,
        "syssize" : 4337,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3436005",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3436005,
        "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
        "wordcount" : 285,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715399000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100052/0001/?lang=en",
        "modified" : 1635935346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398992497976,
        "uri" : "https://developer.arm.com/documentation/100052/0001/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/100052/0001/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en",
      "ClickUri" : "https://developer.arm.com/documentation/100052/0001/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... All rights reserved. ARM Limited. ... Web Address http:\\/\\/www.arm.com ARM CoreLink CCN-502 Cache Coherent Network ...",
      "FirstSentences" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual Copyright 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. Proprietary notices Release Information ..."
    } ],
    "totalNumberOfChildResults" : 105,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "document_number" : "100052",
      "document_version" : "0001",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3436005",
      "sysauthor" : "ARM",
      "sysurihash" : "0B0xZw7aBðlOw2S4",
      "urihash" : "0B0xZw7aBðlOw2S4",
      "sysuri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "keywords" : "Interconnect, AXI Interconnect, ACE, AMBA 5 CHI",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1504021151000,
      "topparentid" : 3436005,
      "numberofpages" : 295,
      "sysconcepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f02e24a5e02d07b260b|5eec6f10e24a5e02d07b2613|5eec6f10e24a5e02d07b2614" ],
      "attachmentparentid" : 3436005,
      "parentitem" : "5e7b6e5916d2907d59404109",
      "concepts" : "assignments ; configurations ; usage constraints ; registers ; transactions ; signals ; interfacing ; control register ; capabilities ; qos ; requests ; memory controllers ; identification information ; functionality ; Related references ; power states",
      "documenttype" : "pdf",
      "isattachment" : "3436005",
      "sysindexeddate" : 1648715402000,
      "permanentid" : "cebd889c472f50b7f5381855ad0de186c5cc2985e28129d93c2cf6eeeb02",
      "syslanguage" : [ "English" ],
      "itemid" : "5e7b6e5b16d2907d59404282",
      "transactionid" : 861214,
      "title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual ",
      "subject" : "This book is for the ARM® CoreLink CCN-502 Cache Coherent Network.",
      "date" : 1648715402000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100052:0001:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715402117982882,
      "sysisattachment" : "3436005",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3436005,
      "size" : 1885885,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715393818,
      "syssubject" : "This book is for the ARM® CoreLink CCN-502 Cache Coherent Network.",
      "syssize" : 1885885,
      "sysdate" : 1648715402000,
      "topparent" : "3436005",
      "author" : "ARM",
      "label_version" : "r0p1",
      "systopparentid" : 3436005,
      "content_description" : "This book is for the ARM CoreLink CCN-502 Cache Coherent Network. The CCN-502 is a scalable coherent interconnect based on the AMBA 5 CHI architecture. It is designed for use in high-end networking and enterprise compute systems.",
      "wordcount" : 3447,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreLink Interconnect", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family", "IP Products|System IP|CoreLink Interconnect|CoreLink Cache Coherent Network Family|CoreLink CCN-502" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715402000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715402117982882,
      "uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink CCN-502 Cache Coherent Network Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e7b6e5b16d2907d59404282",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100052/0001/en/pdf/corelink_ccn502_cache_coherent_network_technical_reference_manual_100052_0001_00_en.pdf",
    "Excerpt" : "Date ... OUT OF ANY USE OF THIS DOCUMENT, EVEN IF ARM HAS BEEN ADVISED OF THE POSSIBILITY OF ... DAMAGES. ... Words and logos marked with ® or ™ are registered trademarks or trademarks of ARM ...",
    "FirstSentences" : "ARM® CoreLink™ CCN-502 Cache Coherent Network Revision: r0p1 Technical Reference Manual Copyright © 2014, 2015, 2017 ARM Limited or its affiliates. All rights reserved. ARM 100052_0001_00_en ARM® ..."
  }, {
    "title" : "ARM7TDMI-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "firstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright © ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright © ARM Limited 1998-2000. All ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7TDMI-S Technical Reference Manual ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OUL37XcgglpuZAJH",
        "urihash" : "OUL37XcgglpuZAJH",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715398000,
        "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf7fd977155116a457f",
        "transactionid" : 861214,
        "title" : "ARM7TDMI-S Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715398000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715398491308955,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1808,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 1808,
        "sysdate" : 1648715398000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 140,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715398000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715398491308955,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
      "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
    },
    "childResults" : [ {
      "title" : "The ARM7TDMI-S",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "firstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "The ARM7TDMI-S ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "8Nn9gxULKfðvY4el",
        "urihash" : "8Nn9gxULKfðvY4el",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "coprocessor instruction ; pipeline ; ARM7TDMI ; execution ; CPnCPI LOW ; met ; CPA",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "3b0f6cf74f1b0f18024222cb805099d23b9346f3806fc6e0176aacc1de3f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45d8",
        "transactionid" : 861214,
        "title" : "The ARM7TDMI-S ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400130151533,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 643,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 643,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 55,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400130151533,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
        "syscollection" : "default"
      },
      "Title" : "The ARM7TDMI-S",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/coprocessor-interface-handshaking/the-arm7tdmi-s",
      "Excerpt" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor ... A coprocessor instruction is executed if the following are true: The coprocessor ...",
      "FirstSentences" : "The ARM7TDMI-S Coprocessor instructions progress down the ARM7TDMI-S pipeline in step with the coprocessor pipeline. A coprocessor instruction is executed if the following are true: The ..."
    }, {
      "title" : "Timing diagrams",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "firstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Timing diagrams ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "ws4MkBe5n07YTKqy",
        "urihash" : "ws4MkBe5n07YTKqy",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "timing ; data access ; cycle ; transaction ; data-dependent breakpoints ; rising clock ; Note DBGBREAK ; WDATA port ; watchpoints",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "7e8aecd7f9209e1fc66467d5089f22508ba58b9f091e7d93e7682760fe4e",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a460b",
        "transactionid" : 861214,
        "title" : "Timing diagrams ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715400000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715400082610878,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 873,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 873,
        "sysdate" : 1648715400000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 79,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715400082610878,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
        "syscollection" : "default"
      },
      "Title" : "Timing diagrams",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/ac-parameters/timing-diagrams?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/ac-parameters/timing-diagrams",
      "Excerpt" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7 ... Timing parameters Note The timing for both read and write data access are ... Figure 7.5.",
      "FirstSentences" : "Timing diagrams The timing diagrams in this section are: Figure 7.1 Figure 7.2 Figure 7.3 Figure 7.4 Figure 7.5. Figure 7.1. Timing parameters Note The timing for both read and write data access ..."
    }, {
      "title" : "Connecting multiple coprocessors",
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "firstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI-S Technical Reference Manual ",
          "document_number" : "ddi0084",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3481045",
          "sysurihash" : "OUL37XcgglpuZAJH",
          "urihash" : "OUL37XcgglpuZAJH",
          "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176381829000,
          "topparentid" : 3481045,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586371575000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; Preliminary ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715398000,
          "permanentid" : "68a0bd00720afaeaff33e0b87cc931dec40897c359f0835e41722487331f",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e1bf7fd977155116a457f",
          "transactionid" : 861214,
          "title" : "ARM7TDMI-S Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1648715398000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0084:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715398491308955,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1808,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715388998,
          "syssize" : 1808,
          "sysdate" : 1648715398000,
          "haslayout" : "1",
          "topparent" : "3481045",
          "label_version" : "3.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3481045,
          "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
          "wordcount" : 140,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715398000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0084/f/?lang=en",
          "modified" : 1638964352000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715398491308955,
          "uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en",
        "Excerpt" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM7TDMI-S Technical Reference Manual (Rev 3) Copyright ARM Limited 1998-2000. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Connecting multiple coprocessors ",
        "document_number" : "ddi0084",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3481045",
        "sysurihash" : "OMDbyn07BrewrUFS",
        "urihash" : "OMDbyn07BrewrUFS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176381829000,
        "topparentid" : 3481045,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586371575000,
        "sysconcepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3481045,
        "parentitem" : "5e8e1bf7fd977155116a457f",
        "concepts" : "multiple coprocessors ; CPA ; signals ; ARM7TDMI ; ANDed",
        "documenttype" : "html",
        "isattachment" : "3481045",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715400000,
        "permanentid" : "e4cfee23be1e40dee9a60482d01858f262589a50a9102685dca714c9aeaf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e1bf8fd977155116a45e0",
        "transactionid" : 861214,
        "title" : "Connecting multiple coprocessors ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1648715399000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0084:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715399988916155,
        "sysisattachment" : "3481045",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3481045,
        "size" : 481,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715388998,
        "syssize" : 481,
        "sysdate" : 1648715399000,
        "haslayout" : "1",
        "topparent" : "3481045",
        "label_version" : "3.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3481045,
        "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
        "wordcount" : 46,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715400000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
        "modified" : 1638964352000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715399988916155,
        "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
        "syscollection" : "default"
      },
      "Title" : "Connecting multiple coprocessors",
      "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0084/f/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/coprocessor-interface/connecting-coprocessors/connecting-multiple-coprocessors",
      "Excerpt" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake ... Signal Connection CPnCPI Connect this signal to all coprocessors present in the ...",
      "FirstSentences" : "Connecting multiple coprocessors If you have multiple coprocessors in your system, connect the handshake signals as listed in Table 4.3. Signal Connection CPnCPI Connect this signal to all ..."
    } ],
    "totalNumberOfChildResults" : 177,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM7TDMI-S Technical Reference Manual ",
      "document_number" : "ddi0084",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3481045",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "3PP9PTtMoppH9IEs",
      "urihash" : "3PP9PTtMoppH9IEs",
      "sysuri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "systransactionid" : 861214,
      "copyright" : "Copyright © ARM Limited 1998-2000. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1176381829000,
      "topparentid" : 3481045,
      "numberofpages" : 216,
      "sysconcepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3481045,
      "parentitem" : "5e8e1bf7fd977155116a457f",
      "concepts" : "ARM7TDMI ; instructions ; coprocessors ; execution ; exceptions ; registers ; signals ; cores ; debugging ; EmbeddedICE ; rising edge ; memory ; ARM state ; cycles ; busy-waiting ; scan chains",
      "documenttype" : "pdf",
      "isattachment" : "3481045",
      "sysindexeddate" : 1648715400000,
      "permanentid" : "7655b5570015e5824b747648b9dbfa347144653f43b144c7ded6b9861bfd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e1bf9fd977155116a4658",
      "transactionid" : 861214,
      "title" : "ARM7TDMI-S Technical Reference Manual ",
      "date" : 1648715400000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0084:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715400546670568,
      "sysisattachment" : "3481045",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3481045,
      "size" : 1125789,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715391962,
      "syssize" : 1125789,
      "sysdate" : 1648715400000,
      "topparent" : "3481045",
      "author" : "ARM Limited",
      "label_version" : "3.0",
      "systopparentid" : 3481045,
      "content_description" : "This document is a reference manual for the ARM7TDMI-S (Rev 3).",
      "wordcount" : 2415,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715400000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715400546670568,
      "uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM7TDMI-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e1bf9fd977155116a4658",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0084/f/en/pdf/DDI0084.pdf",
    "Excerpt" : "Chapter 2 ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... 1.2 ... 1.3 ... 1.4 ... About the ARM7TDMI-S ... 1-2 ARM7TDMI-S architecture",
    "FirstSentences" : "ARM7TDMI-S (Rev 3) Technical Reference Manual Copyright © ARM Limited 1998-2000. All rights reserved. ARM DDI 0084F ii ARM7TDMI-S Technical Reference Manual Copyright © ARM Limited 1998-2000. All ..."
  }, {
    "title" : "Page table walk cache",
    "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "firstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "R8dU3ffo4vw1Epcb",
        "urihash" : "R8dU3ffo4vw1Epcb",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715371000,
        "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a52",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715371000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715371257434733,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 3988,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 3988,
        "sysdate" : 1648715371000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 275,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715371000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715371257434733,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
    },
    "childResults" : [ {
      "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "E390Ib0M7MdKIU37",
        "urihash" : "E390Ib0M7MdKIU37",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "keywords" : "CoreLink 500, Controllers",
        "systransactionid" : 861214,
        "copyright" : "Copyright ©€2013, 2014, 2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "numberofpages" : 105,
        "sysconcepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "MMU ; transactions ; registers ; shows ; signals ; integration ; TBU ; configurations ; assignments ; address translations ; documentation ; security states ; clocks ; translations ; slave interface ; TCU",
        "documenttype" : "pdf",
        "isattachment" : "4374535",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "0f8e5771f22bebcfd54d55d96a11673cd5d050bb4f48206ac618c6810c32",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca6c8052b1608761ab4",
        "transactionid" : 861214,
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
        "subject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377504460737,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 929056,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715369619,
        "syssubject" : "CoreLink System Memory Management Unit MMU-500 Technical Reference Manual. This manual describes the operation of the MMU-500 and provides the register information in the programmers guide section. Includes the AMBA and non-AMBA signals. PDF format.",
        "syssize" : 929056,
        "sysdate" : 1648715377000,
        "topparent" : "4374535",
        "author" : "ARM Limited",
        "label_version" : "r2p4",
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 1939,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377504460737,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e908ca6c8052b1608761ab4",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/pdf/corelink_mmu500_memory_management_unit_r2p4_technical_reference_manual_DDI0517F_en.pdf",
      "Excerpt" : "No license, express or implied, by estoppel or otherwise to any intellectual property ... CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ... ARM Limited.",
      "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Revision: r2p4 Technical Reference Manual Copyright © 2013, 2014, 2016 ARM. All rights reserved. ARM DDI 0517F (ID041216) ARM DDI 0517F ID041216"
    }, {
      "title" : "Micro TLB",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "firstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Micro TLB ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "Gd5gpMHorrR7GzMI",
        "urihash" : "Gd5gpMHorrR7GzMI",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "micro ; TBU ; TCU ; caches ; incoming transactions ; entries",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715377000,
        "permanentid" : "f2e7b3c4f9c6da6dc61ed566a11626618cade3de022a573149c2b17b7cc7",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a78",
        "transactionid" : 861214,
        "title" : "Micro TLB ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715377000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715377868737646,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 484,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 484,
        "sysdate" : 1648715377000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 48,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715377000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715377868737646,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
        "syscollection" : "default"
      },
      "Title" : "Micro TLB",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/micro-tlb?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/micro-tlb",
      "Excerpt" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing ...",
      "FirstSentences" : "Micro TLB The micro TLB in the TBU caches the PTW results returned by the TCU. The TBU compares the PTW results of incoming transactions with the entries in the micro TLB before performing a TCU PTW."
    }, {
      "title" : "About the functions",
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "firstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "firstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0517",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4374535",
          "sysurihash" : "R8dU3ffo4vw1Epcb",
          "urihash" : "R8dU3ffo4vw1Epcb",
          "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "systransactionid" : 861214,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1460490449000,
          "topparentid" : 4374535,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531493000,
          "sysconcepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
          "concepts" : "arm ; express ; Proprietary ; patents ; implementations ; export laws ; provisions ; guidelines ; partnership relationship ; portion thereof ; commercial items ; Non-Confidential ; Confidentiality ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715371000,
          "permanentid" : "5b1399a946bfa1cc2cd54cbfa1d42ceb231127e2108de444066042211ec0",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908ca5c8052b1608761a52",
          "transactionid" : 861214,
          "title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-500" ],
          "date" : 1648715371000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0517:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715371257434733,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 3988,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715367514,
          "syssize" : 3988,
          "sysdate" : 1648715371000,
          "haslayout" : "1",
          "topparent" : "4374535",
          "label_version" : "r2p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4374535,
          "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
          "wordcount" : 275,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715371000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0517/f/?lang=en",
          "modified" : 1639139088000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715371257434733,
          "uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en",
        "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... All rights reserved. ... Product Status The information in this document is final, that is for a developed ...",
        "FirstSentences" : "ARM CoreLink MMU-500 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014, 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About the functions ",
        "document_number" : "ddi0517",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4374535",
        "sysurihash" : "bHSCNkdFcl33BLHu",
        "urihash" : "bHSCNkdFcl33BLHu",
        "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "systransactionid" : 861214,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1460490449000,
        "topparentid" : 4374535,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531493000,
        "sysconcepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
        "attachmentparentid" : 4374535,
        "parentitem" : "5e908ca5c8052b1608761a52",
        "concepts" : "security state ; block diagram ; frequently used ; MMU ; transaction ; TBU ; TCU ; determination ; register slices ; reports statistics ; required fault ; maximum efficiency ; best-case hit ; incoming StreamID ; logical processing",
        "documenttype" : "html",
        "isattachment" : "4374535",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715376000,
        "permanentid" : "8e4dceacc2877f591a5724e856c1ba156ee0a59e682a978121a64442fabb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908ca5c8052b1608761a6c",
        "transactionid" : 861214,
        "title" : "About the functions ",
        "products" : [ "CoreLink MMU-500" ],
        "date" : 1648715376000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0517:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715376267519592,
        "sysisattachment" : "4374535",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4374535,
        "size" : 1718,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715367514,
        "syssize" : 1718,
        "sysdate" : 1648715376000,
        "haslayout" : "1",
        "topparent" : "4374535",
        "label_version" : "r2p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4374535,
        "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
        "wordcount" : 132,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715376000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0517/f/functional-description/about-the-functions?lang=en",
        "modified" : 1639139088000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715376267519592,
        "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
        "syscollection" : "default"
      },
      "Title" : "About the functions",
      "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/about-the-functions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/about-the-functions",
      "Excerpt" : "The best-case hit latency of this caching is two clocks when the TBU address slave ... Applies the required fault handling for every transaction. ... About the functions CoreLink MMU-500",
      "FirstSentences" : "About the functions The TBU and TCU are the major functional blocks of the MMU-500. The TBU caches frequently used address ranges and the TCU performs the page table walk. Figure 2.1 shows the ..."
    } ],
    "totalNumberOfChildResults" : 27,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Page table walk cache ",
      "document_number" : "ddi0517",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4374535",
      "sysurihash" : "EH5uV1iDY0hUzhaq",
      "urihash" : "EH5uV1iDY0hUzhaq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "systransactionid" : 861214,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1460490449000,
      "topparentid" : 4374535,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531493000,
      "sysconcepts" : "caches ; TCU",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f58e24a5e02d07b264b" ],
      "attachmentparentid" : 4374535,
      "parentitem" : "5e908ca5c8052b1608761a52",
      "concepts" : "caches ; TCU",
      "documenttype" : "html",
      "isattachment" : "4374535",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715377000,
      "permanentid" : "4eb30e5fa32254ed1ec93f624eb8a19c8992579ab892870ccaa4f3b65058",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908ca5c8052b1608761a7b",
      "transactionid" : 861214,
      "title" : "Page table walk cache ",
      "products" : [ "CoreLink MMU-500" ],
      "date" : 1648715377000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0517:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers", "Embedded Software Developers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers", "embeddedSoftwareDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715377934583246,
      "sysisattachment" : "4374535",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4374535,
      "size" : 235,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715367514,
      "syssize" : 235,
      "sysdate" : 1648715377000,
      "haslayout" : "1",
      "topparent" : "4374535",
      "label_version" : "r2p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4374535,
      "content_description" : "This technical reference manual is for the CoreLink MMU-500 System Memory Management Unit.",
      "wordcount" : 30,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-500" ],
      "document_revision" : "f",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715377000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
      "modified" : 1639139088000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715377934583246,
      "uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
      "syscollection" : "default"
    },
    "Title" : "Page table walk cache",
    "Uri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0517/f/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0517/f/en/functional-description/cache-structures-of-the-mmu-500/page-table-walk-cache",
    "Excerpt" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the ...",
    "FirstSentences" : "Page table walk cache The MMU-500 caches partial PTWs to reduce the number of PTWs on a TLB miss. The PTW cache exists in the TCU, and stage 1 and stage 2 level 2 PTWs are cached in the PTW cache."
  }, {
    "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
    "uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "excerpt" : "5.2.1 PE Level 1 ... 6.1 Introduction ... 6.2 Trace Generation (STG) 6.2.1 STG Level 1 ... 6.3 Trace Capture (STC) ... 6.3.2 STC Level 2 ... Permitted Level Combinations ... Page 2 of 29",
    "firstSentences" : "Arm® CoreSight Base System Architecture 1.0 Arm Platform Design Document Copyright © 2016-2018 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM-DEN-0068 Non-conﬁdential",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "printableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "clickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "document_number" : "den0068",
        "document_version" : "v",
        "content_type" : "archDoc",
        "systopparent" : "3724082",
        "sysurihash" : "o4lbRvrNOxsF5OqH",
        "urihash" : "o4lbRvrNOxsF5OqH",
        "sysuri" : "https://developer.arm.com/documentation/den0068/v/en",
        "systransactionid" : 863775,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594030819000,
        "topparentid" : 3724082,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602692603000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085459000,
        "permanentid" : "89128bedccb39d868cc4dd20a28794087bce03b7c1d27adbaff4a01b8b23",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8725fbf86e16515cdb6c4f",
        "transactionid" : 863775,
        "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "products" : [ "CoreSight Architecture" ],
        "date" : 1649085459000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0068:v:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085459192580922,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085457581,
        "syssize" : 236,
        "sysdate" : 1649085459000,
        "haslayout" : "1",
        "topparent" : "3724082",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724082,
        "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "v1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085459000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0068/v/?lang=en",
        "modified" : 1640014972000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085459192580922,
        "uri" : "https://developer.arm.com/documentation/den0068/v/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "Uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "Excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ..."
    },
    "childResults" : [ {
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "printableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "clickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "document_number" : "den0068",
        "document_version" : "v",
        "content_type" : "archDoc",
        "systopparent" : "3724082",
        "sysurihash" : "o4lbRvrNOxsF5OqH",
        "urihash" : "o4lbRvrNOxsF5OqH",
        "sysuri" : "https://developer.arm.com/documentation/den0068/v/en",
        "systransactionid" : 863775,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594030819000,
        "topparentid" : 3724082,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1602692603000,
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085459000,
        "permanentid" : "89128bedccb39d868cc4dd20a28794087bce03b7c1d27adbaff4a01b8b23",
        "syslanguage" : [ "English" ],
        "itemid" : "5f8725fbf86e16515cdb6c4f",
        "transactionid" : 863775,
        "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
        "products" : [ "CoreSight Architecture" ],
        "date" : 1649085459000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "den0068:v:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085459192580922,
        "navigationhierarchiescontenttype" : "Architecture Document",
        "size" : 236,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085457581,
        "syssize" : 236,
        "sysdate" : 1649085459000,
        "haslayout" : "1",
        "topparent" : "3724082",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724082,
        "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "v1.0",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085459000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/den0068/v/?lang=en",
        "modified" : 1640014972000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085459192580922,
        "uri" : "https://developer.arm.com/documentation/den0068/v/en",
        "syscollection" : "default"
      },
      "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
      "Uri" : "https://developer.arm.com/documentation/den0068/v/en",
      "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en",
      "ClickUri" : "https://developer.arm.com/documentation/den0068/v/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en",
      "Excerpt" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm CoreSight Base System Architecture - Arm Platform Design Document This document is only available in a PDF version. Click Download to view. Arm CoreSight Base System Architecture - Arm ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
      "document_number" : "den0068",
      "document_version" : "v",
      "content_type" : "archDoc",
      "systopparent" : "3724082",
      "sysurihash" : "n4YKpFgMHPSHzlKm",
      "urihash" : "n4YKpFgMHPSHzlKm",
      "sysuri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
      "systransactionid" : 863775,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594030819000,
      "topparentid" : 3724082,
      "numberofpages" : 29,
      "sysconcepts" : "PE ; compliant ; trace buffers ; CoreSight ETR ; system memory ; scattering mechanism ; address space ; source ID ; Arm Limited ; system architecture ; rationale statements ; arm ; implementation notes ; hardware ; features ; specifications",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3724082,
      "parentitem" : "5f8725fbf86e16515cdb6c4f",
      "concepts" : "PE ; compliant ; trace buffers ; CoreSight ETR ; system memory ; scattering mechanism ; address space ; source ID ; Arm Limited ; system architecture ; rationale statements ; arm ; implementation notes ; hardware ; features ; specifications",
      "documenttype" : "pdf",
      "isattachment" : "3724082",
      "sysindexeddate" : 1649085460000,
      "permanentid" : "3080b93f1e27f36eb45f1dfe287b2cce37d5e1017cec139bf1a4776c0557",
      "syslanguage" : [ "English" ],
      "itemid" : "5f8725fbf86e16515cdb6c51",
      "transactionid" : 863775,
      "title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document ",
      "date" : 1649085460000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "den0068:v:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners", "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085460294607209,
      "sysisattachment" : "3724082",
      "navigationhierarchiescontenttype" : "Architecture Document",
      "sysattachmentparentid" : 3724082,
      "size" : 165891,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085458565,
      "syssize" : 165891,
      "sysdate" : 1649085460000,
      "topparent" : "3724082",
      "label_version" : "1.0",
      "systopparentid" : 3724082,
      "content_description" : "This document specifies a hardware architecture for a system designed around one or more Armv8-A PEs, where debug functionality running on an Operating System can rely on the hardware resources.",
      "wordcount" : 1203,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085460000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085460294607209,
      "uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm CoreSight Base System Architecture - Arm Platform Design Document",
    "Uri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f8725fbf86e16515cdb6c51",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/den0068/v/en/pdf/ARM-DEN-0068_coresight_base_system_architecture_1.0.pdf",
    "Excerpt" : "5.2.1 PE Level 1 ... 6.1 Introduction ... 6.2 Trace Generation (STG) 6.2.1 STG Level 1 ... 6.3 Trace Capture (STC) ... 6.3.2 STC Level 2 ... Permitted Level Combinations ... Page 2 of 29",
    "FirstSentences" : "Arm® CoreSight Base System Architecture 1.0 Arm Platform Design Document Copyright © 2016-2018 Arm Limited or its afﬁliates. All rights reserved. Document number: ARM-DEN-0068 Non-conﬁdential"
  }, {
    "title" : "DC parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "excerpt" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "firstSentences" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "sBcMaZf6RxFQLusG",
        "urihash" : "sBcMaZf6RxFQLusG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085336000,
        "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f47869e79ff4c392c0ff6dc",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085336000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085336569676404,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 2099,
        "sysdate" : 1649085336000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085336000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085336569676404,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
    },
    "childResults" : [ {
      "title" : "AC and DC Parameters",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "excerpt" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters.",
      "firstSentences" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters. AC and DC ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0210",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506474",
          "sysurihash" : "sBcMaZf6RxFQLusG",
          "urihash" : "sBcMaZf6RxFQLusG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "systransactionid" : 863773,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158928918000,
          "topparentid" : 3506474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598523038000,
          "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085336000,
          "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
          "syslanguage" : [ "English" ],
          "itemid" : "5f47869e79ff4c392c0ff6dc",
          "transactionid" : 863773,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649085336000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0210:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085336569676404,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2099,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085303275,
          "syssize" : 2099,
          "sysdate" : 1649085336000,
          "haslayout" : "1",
          "topparent" : "3506474",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506474,
          "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085336000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0210/c/?lang=en",
          "modified" : 1645013596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085336569676404,
          "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AC and DC Parameters ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "VCEbMR1XN7Bd5ZF5",
        "urihash" : "VCEbMR1XN7Bd5ZF5",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
        "systransactionid" : 863774,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "AC ; timing ; diagrams Notes ; ARM7TDMI core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3506474,
        "parentitem" : "5f47869e79ff4c392c0ff6dc",
        "concepts" : "AC ; timing ; diagrams Notes ; ARM7TDMI core",
        "documenttype" : "html",
        "isattachment" : "3506474",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085423000,
        "permanentid" : "688e65fbc1b1c4aaf1a204e80d170def74ed92a2b2e9bcb0f2cfebace003",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4786a079ff4c392c0ff772",
        "transactionid" : 863774,
        "title" : "AC and DC Parameters ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085423000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085423036956192,
        "sysisattachment" : "3506474",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506474,
        "size" : 206,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 206,
        "sysdate" : 1649085423000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 19,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085423000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/AC-and-DC-Parameters?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085423036956192,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
        "syscollection" : "default"
      },
      "Title" : "AC and DC Parameters",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters",
      "Excerpt" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters.",
      "FirstSentences" : "AC and DC Parameters This chapter gives the AC timing parameters of the ARM7TDMI core. It contains the following sections: Timing diagrams Notes on AC parameters DC parameters. AC and DC ..."
    }, {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "excerpt" : "B ... ARM DDI 0210C Contents ... ARM7TDMI Technical Reference Manual ... Chapter 2 ... ARM DDI 0210C ... Preface ... About this manual ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
      "firstSentences" : "ARM7TDMI Revision: r4p1 Technical Reference Manual Copyright © 2001, 2004 ARM Limited. All rights reserved. ARM DDI 0210C ii ARM7TDMI Technical Reference Manual Copyright © 2001, 2004 ARM Limited.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM7TDMI Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM7TDMI Technical Reference Manual ",
          "document_number" : "ddi0210",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3506474",
          "sysurihash" : "sBcMaZf6RxFQLusG",
          "urihash" : "sBcMaZf6RxFQLusG",
          "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "systransactionid" : 863773,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158928918000,
          "topparentid" : 3506474,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1598523038000,
          "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
          "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085336000,
          "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
          "syslanguage" : [ "English" ],
          "itemid" : "5f47869e79ff4c392c0ff6dc",
          "transactionid" : 863773,
          "title" : "ARM7TDMI Technical Reference Manual ",
          "products" : [ "ARM7TDMI" ],
          "date" : 1649085336000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0210:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085336569676404,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2099,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649085303275,
          "syssize" : 2099,
          "sysdate" : 1649085336000,
          "haslayout" : "1",
          "topparent" : "3506474",
          "label_version" : "r4p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3506474,
          "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
          "wordcount" : 161,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085336000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0210/c/?lang=en",
          "modified" : 1645013596000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085336569676404,
          "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM7TDMI Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
        "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
        "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "VFb5jqOkM3APagUn",
        "urihash" : "VFb5jqOkM3APagUn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
        "systransactionid" : 863773,
        "copyright" : "Copyright © 2001, 2004 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "numberofpages" : 286,
        "sysconcepts" : "instructions ; ARM7TDMI processor ; ARM Limited ; exceptions ; registers ; coprocessors ; EmbeddedICE-RT logic ; memory ; ARM7TDMI core ; breakpoints ; execution ; programming ; Thumb state ; accesses ; falling edge ; core",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "attachmentparentid" : 3506474,
        "parentitem" : "5f47869e79ff4c392c0ff6dc",
        "concepts" : "instructions ; ARM7TDMI processor ; ARM Limited ; exceptions ; registers ; coprocessors ; EmbeddedICE-RT logic ; memory ; ARM7TDMI core ; breakpoints ; execution ; programming ; Thumb state ; accesses ; falling edge ; core",
        "documenttype" : "pdf",
        "isattachment" : "3506474",
        "sysindexeddate" : 1649085340000,
        "permanentid" : "0fe72a4ecb978fe562101447910823ddccc7857bf71b08c2152b590f858a",
        "syslanguage" : [ "English" ],
        "itemid" : "5f4786a179ff4c392c0ff819",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "date" : 1649085339000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085339662416180,
        "sysisattachment" : "3506474",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3506474,
        "size" : 1669749,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085306706,
        "syssize" : 1669749,
        "sysdate" : 1649085339000,
        "topparent" : "3506474",
        "author" : "ARM Limited",
        "label_version" : "r4p1",
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 2847,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085340000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085339662416180,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5f4786a179ff4c392c0ff819",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/pdf/DDI0210B.pdf",
      "Excerpt" : "B ... ARM DDI 0210C Contents ... ARM7TDMI Technical Reference Manual ... Chapter 2 ... ARM DDI 0210C ... Preface ... About this manual ... xvi Feedback ... xx ... Introduction ... 1.1 ... 2.10",
      "FirstSentences" : "ARM7TDMI Revision: r4p1 Technical Reference Manual Copyright © 2001, 2004 ARM Limited. All rights reserved. ARM DDI 0210C ii ARM7TDMI Technical Reference Manual Copyright © 2001, 2004 ARM Limited."
    }, {
      "title" : "ARM7TDMI Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "firstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM7TDMI Technical Reference Manual ",
        "document_number" : "ddi0210",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3506474",
        "sysurihash" : "sBcMaZf6RxFQLusG",
        "urihash" : "sBcMaZf6RxFQLusG",
        "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "systransactionid" : 863773,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158928918000,
        "topparentid" : 3506474,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1598523038000,
        "sysconcepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
        "concepts" : "ARM Limited ; documentation ; permission ; Revision History Revision ; IEEE ; Maintenance ; described manner ; Boundary-Scan Architecture ; Standard Test Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085336000,
        "permanentid" : "99e125f0322792414374825bcb7272603e3dd866895c1e0334af38112b5f",
        "syslanguage" : [ "English" ],
        "itemid" : "5f47869e79ff4c392c0ff6dc",
        "transactionid" : 863773,
        "title" : "ARM7TDMI Technical Reference Manual ",
        "products" : [ "ARM7TDMI" ],
        "date" : 1649085336000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0210:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085336569676404,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2099,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649085303275,
        "syssize" : 2099,
        "sysdate" : 1649085336000,
        "haslayout" : "1",
        "topparent" : "3506474",
        "label_version" : "r4p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3506474,
        "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
        "wordcount" : 161,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085336000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0210/c/?lang=en",
        "modified" : 1645013596000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085336569676404,
        "uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM7TDMI Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en",
      "Excerpt" : "Figure reprinted with permission IEEE Std 1149.1-1990. ... Revision History Revision A 17 April 2001 First release for ARM7TDMI Rev 4. ... ARM7TDMI Technical Reference Manual ARM7TDMI",
      "FirstSentences" : "ARM7TDMI Technical Reference Manual Revision: r4p1 Copyright \\u00A9 2001, 2004 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with \\u00AE or \\u2122 ..."
    } ],
    "totalNumberOfChildResults" : 202,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "DC parameters ",
      "document_number" : "ddi0210",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3506474",
      "sysurihash" : "m4ux4ðr8jGTRECkL",
      "urihash" : "m4ux4ðr8jGTRECkL",
      "sysuri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
      "systransactionid" : 863774,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.25,
      "published" : 1158928918000,
      "topparentid" : 3506474,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1598523038000,
      "sysconcepts" : "maximum ratings ; supplier",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25aa|614c37a3d71f0e06cc73f813" ],
      "attachmentparentid" : 3506474,
      "parentitem" : "5f47869e79ff4c392c0ff6dc",
      "concepts" : "maximum ratings ; supplier",
      "documenttype" : "html",
      "isattachment" : "3506474",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085423000,
      "permanentid" : "0d790a141a4d7e7bc22d5e5615772449bb43ed4510479ce44c04a8abd321",
      "syslanguage" : [ "English" ],
      "itemid" : "5f4786a079ff4c392c0ff775",
      "transactionid" : 863774,
      "title" : "DC parameters ",
      "products" : [ "ARM7TDMI" ],
      "date" : 1649085423000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0210:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085423095202409,
      "sysisattachment" : "3506474",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3506474,
      "size" : 116,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649085303275,
      "syssize" : 116,
      "sysdate" : 1649085423000,
      "haslayout" : "1",
      "topparent" : "3506474",
      "label_version" : "r4p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3506474,
      "content_description" : "The Technical Reference Manual for the ARM7TDMI r4p1 processor.",
      "wordcount" : 13,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm7", "IP Products|Processors|Classic Processors|Arm7|ARM7TDMI" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085423000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
      "modified" : 1645013596000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085423095202409,
      "uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
      "syscollection" : "default"
    },
    "Title" : "DC parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0210/c/AC-and-DC-Parameters/DC-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0210/c/en/AC-and-DC-Parameters/DC-parameters",
    "Excerpt" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI",
    "FirstSentences" : "DC parameters Contact your supplier for information on: operating conditions maximum ratings. DC parameters ARM7TDMI"
  }, {
    "title" : "Functional description",
    "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "excerpt" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation.",
    "firstSentences" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation. Functional description Cortex ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
      "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
      "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "hTmrk12nc0oelp2x",
        "urihash" : "hTmrk12nc0oelp2x",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715317000,
        "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936ec8052b1608762031",
        "transactionid" : 861213,
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715317000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715317281388229,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 4026,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 4026,
        "sysdate" : 1648715317000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 266,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715317281388229,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
      "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
      "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
    },
    "childResults" : [ {
      "title" : "Example Programming Sequences",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "firstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Example Programming Sequences ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "Z5onyT1XSrTFfSVS",
        "urihash" : "Z5onyT1XSrTFfSVS",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "documenttype" : "html",
        "isattachment" : "3527814",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715318000,
        "permanentid" : "186d34191250622635449192b88e8343054530a7d98bf1258e02de087758",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b1608762106",
        "transactionid" : 861213,
        "title" : "Example Programming Sequences ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715318867571583,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 272,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 272,
        "sysdate" : 1648715318000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715318000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/example-programming-sequences?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715318867571583,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
        "syscollection" : "default"
      },
      "Title" : "Example Programming Sequences",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/example-programming-sequences?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/example-programming-sequences",
      "Excerpt" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences ... It contains the following sections: Discovery. Trace Enable Programming Sequence.",
      "FirstSentences" : "Appendix B. Example Programming Sequences This appendix describes some example programming sequences for the MTB. It contains the following sections: Discovery. Trace Enable Programming Sequence."
    }, {
      "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... EU and/or elsewhere. All rights reserved. ... Please follow ARM’s trademark usage guidelines at ,",
      "firstSentences" : "ARM CoreSight MTB-M23 Revision: r0p0 Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM DDI 0564C (ID112116) ARM DDI 0564C ID112116 ARM CoreSight MTB-M23 Technical Reference ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "XYfFHEARoKCjKlG2",
        "urihash" : "XYfFHEARoKCjKlG2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
        "keywords" : "CoreSight for Cortex-M, Micro Trace Buffer (MTB), CoreSight, On-chip Debug & Trace",
        "systransactionid" : 861213,
        "copyright" : "Copyright ©€2016 ARM. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "numberofpages" : 58,
        "sysconcepts" : "SRAM ; tracing ; registers ; future use ; base address ; memory map ; authentication interface ; documentation ; books ; design flow ; execution trace ; ARM ; implementations ; reference manuals ; test features ; typographical conventions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "concepts" : "SRAM ; tracing ; registers ; future use ; base address ; memory map ; authentication interface ; documentation ; books ; design flow ; execution trace ; ARM ; implementations ; reference manuals ; test features ; typographical conventions",
        "documenttype" : "pdf",
        "isattachment" : "3527814",
        "sysindexeddate" : 1648715318000,
        "permanentid" : "dc72db3d1f931b37906ccdcbdd81de6bfbef18a0bb60c902f5b2f0aa9a1c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b1608762125",
        "transactionid" : 861213,
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
        "subject" : "ARM CoreSight MTB-M23 Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M23 processor. It has very low area, and incorporates power reduction features.",
        "date" : 1648715318000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715318779472326,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 560711,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715268961,
        "syssubject" : "ARM CoreSight MTB-M23 Technical Reference Manual (TRM), provides a simple execution trace capability for the Cortex-M23 processor. It has very low area, and incorporates power reduction features.",
        "syssize" : 560711,
        "sysdate" : 1648715318000,
        "topparent" : "3527814",
        "author" : "ARM Limited",
        "label_version" : "r0p0",
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 1273,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715318000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715318779472326,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e90936fc8052b1608762125",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/pdf/coresight_mtb_m23_r0p0_technical_reference_manual_DDI0564C_en.pdf",
      "Excerpt" : "You shall be responsible for ensuring that any use, duplication or disclosure of this ... EU and/or elsewhere. All rights reserved. ... Please follow ARM’s trademark usage guidelines at ,",
      "FirstSentences" : "ARM CoreSight MTB-M23 Revision: r0p0 Technical Reference Manual Copyright © 2016 ARM. All rights reserved. ARM DDI 0564C (ID112116) ARM DDI 0564C ID112116 ARM CoreSight MTB-M23 Technical Reference ..."
    }, {
      "title" : "Operation",
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "excerpt" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "firstSentences" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "firstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "document_number" : "ddi0564",
          "document_version" : "c",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3527814",
          "sysurihash" : "hTmrk12nc0oelp2x",
          "urihash" : "hTmrk12nc0oelp2x",
          "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "systransactionid" : 861213,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1479763413000,
          "topparentid" : 3527814,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586533230000,
          "sysconcepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
          "concepts" : "arm ; express ; patents ; implementations ; export laws ; provisions ; trademark-usage-guidelines ; usage guidelines ; partnership relationship ; portion thereof ; Non-Confidential ; Confidentiality ; translation ; convenience ; regulations ; duplication",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715317000,
          "permanentid" : "5bb90374b421e3d1b8676a52ffdf2bb530037ccb15091055c16ca0121ee4",
          "syslanguage" : [ "English" ],
          "itemid" : "5e90936ec8052b1608762031",
          "transactionid" : 861213,
          "title" : "ARM CoreSight MTB-M23 Technical Reference Manual ",
          "products" : [ "Cortex-M23" ],
          "date" : 1648715317000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0564:c:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715317281388229,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 4026,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715267305,
          "syssize" : 4026,
          "sysdate" : 1648715317000,
          "haslayout" : "1",
          "topparent" : "3527814",
          "label_version" : "r0p0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3527814,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
          "wordcount" : 266,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
          "document_revision" : "c",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715317000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0564/c/?lang=en",
          "modified" : 1639141004000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715317281388229,
          "uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreSight MTB-M23 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en",
        "Excerpt" : "ARM may make changes to this document at any time and without notice. ... ARM Limited. ... Revision History Revision A 25 April 2016 First release for r0p0 Revision B 29 July 2016 Second ...",
        "FirstSentences" : "ARM CoreSight MTB-M23 Technical Reference Manual Copyright 2016 ARM. All rights reserved. Proprietary notices Proprietary Notice This document is protected by copyright and other related rights ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Operation ",
        "document_number" : "ddi0564",
        "document_version" : "c",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3527814",
        "sysurihash" : "GQoxFPVYe4LilMcg",
        "urihash" : "GQoxFPVYe4LilMcg",
        "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
        "systransactionid" : 861213,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1479763413000,
        "topparentid" : 3527814,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586533230000,
        "sysconcepts" : "packet format",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
        "attachmentparentid" : 3527814,
        "parentitem" : "5e90936ec8052b1608762031",
        "concepts" : "packet format",
        "documenttype" : "html",
        "isattachment" : "3527814",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715317000,
        "permanentid" : "89767494ca589d6bb7c9a742d2b414455125d549ed8bb6353c9cbf3b832c",
        "syslanguage" : [ "English" ],
        "itemid" : "5e90936fc8052b16087620b4",
        "transactionid" : 861213,
        "title" : "Operation ",
        "products" : [ "Cortex-M23" ],
        "date" : 1648715317000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0564:c:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715317568325171,
        "sysisattachment" : "3527814",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3527814,
        "size" : 172,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715267305,
        "syssize" : 172,
        "sysdate" : 1648715317000,
        "haslayout" : "1",
        "topparent" : "3527814",
        "label_version" : "r0p0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3527814,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
        "document_revision" : "c",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715317000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0564/c/functional-description/operation?lang=en",
        "modified" : 1639141004000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715317568325171,
        "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
        "syscollection" : "default"
      },
      "Title" : "Operation",
      "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description/operation?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description/operation",
      "Excerpt" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23",
      "FirstSentences" : "Operation This section describes the operation of the MTB. It contains the following sections: MTB execution trace packet format. Trace start and stop. Operation Cortex-M23"
    } ],
    "totalNumberOfChildResults" : 58,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Functional description ",
      "document_number" : "ddi0564",
      "document_version" : "c",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3527814",
      "sysurihash" : "rzqBhcZUErjtzgfb",
      "urihash" : "rzqBhcZUErjtzgfb",
      "sysuri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
      "systransactionid" : 861213,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 0.75,
      "published" : 1479763413000,
      "topparentid" : 3527814,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586533230000,
      "sysconcepts" : "functionality ; Interfaces",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596", "5eec6e66e24a5e02d07b2591|5eec6e6be24a5e02d07b2596" ],
      "attachmentparentid" : 3527814,
      "parentitem" : "5e90936ec8052b1608762031",
      "concepts" : "functionality ; Interfaces",
      "documenttype" : "html",
      "isattachment" : "3527814",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715321000,
      "permanentid" : "5333f730ff4618cfed0430bd9f7de1e31685c97557356ca43e2a8832ad27",
      "syslanguage" : [ "English" ],
      "itemid" : "5e90936ec8052b1608762077",
      "transactionid" : 861213,
      "title" : "Functional description ",
      "products" : [ "Cortex-M23" ],
      "date" : 1648715320000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0564:c:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715320473758892,
      "sysisattachment" : "3527814",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3527814,
      "size" : 200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715267305,
      "syssize" : 200,
      "sysdate" : 1648715320000,
      "haslayout" : "1",
      "topparent" : "3527814",
      "label_version" : "r0p0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3527814,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreSight Embedded Trace Macrocell for the Cortex-M23 processor, the CoreSight ETM-M23 macrocell.",
      "wordcount" : 20,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M23", "Cortex-M|Cortex-M23" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M23" ],
      "document_revision" : "c",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715321000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0564/c/functional-description?lang=en",
      "modified" : 1639141004000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715320473758892,
      "uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
      "syscollection" : "default"
    },
    "Title" : "Functional description",
    "Uri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0564/c/functional-description?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0564/c/en/functional-description",
    "Excerpt" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation.",
    "FirstSentences" : "Chapter 2. Functional description This chapter describes the functionality of the MTB. It contains the following sections: About the functions. Interfaces. Operation. Functional description Cortex ..."
  }, {
    "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
    "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Glossary",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "excerpt" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for ... The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "firstSentences" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Glossary ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "MSg2n8PSuKxv9zqz",
        "urihash" : "MSg2n8PSuKxv9zqz",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "ARM Glossary ; meaning ; industry standard",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "ARM Glossary ; meaning ; industry standard",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "2cc2c46449ad63553b171a6bf300452ef9a1faed545a22fdf17d66d5d479",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a886db15673561aa9db",
        "transactionid" : 863771,
        "title" : "Glossary ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244552729414,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 298,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996739,
        "syssize" : 298,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/preface/about-this-book/glossary?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244552729414,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
        "syscollection" : "default"
      },
      "Title" : "Glossary",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/preface/about-this-book/glossary?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/preface/about-this-book/glossary",
      "Excerpt" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for ... The ARM Glossary does not contain terms that are industry standard unless the ARM ...",
      "FirstSentences" : "Glossary The ARM Glossary is a list of terms used in ARM documentation, together with definitions for those terms. The ARM Glossary does not contain terms that are industry standard unless the ARM ..."
    }, {
      "title" : "Integration Test Input Register",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "excerpt" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose ... Configuration Available in all MMU-400 configurations. ... Figure 3.13 shows the bit assignments.",
      "firstSentences" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose Enables the MMU-400 to read the status of the spniden signal. Configuration Available in all MMU-400 ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Integration Test Input Register ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "QDDkECHtSiVe5TVQ",
        "urihash" : "QDDkECHtSiVe5TVQ",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "ITIP Register ; usage constraints ; assignments ; Reserved Reserved ; shows ; Integration Test Input ; spniden signal ; MMU",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "ITIP Register ; usage constraints ; assignments ; Reserved Reserved ; shows ; Integration Test Input ; spniden signal ; MMU",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "fa4fba9a37a250d42daa93987957bd0ccd326b45faf536ba35b78ac43328",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a896db15673561aaa37",
        "transactionid" : 863771,
        "title" : "Integration Test Input Register ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244516783038,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 640,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996707,
        "syssize" : 640,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244516783038,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
        "syscollection" : "default"
      },
      "Title" : "Integration Test Input Register",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/integration-registers/integration-test-input-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/integration-registers/integration-test-input-register",
      "Excerpt" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose ... Configuration Available in all MMU-400 configurations. ... Figure 3.13 shows the bit assignments.",
      "FirstSentences" : "Integration Test Input Register The characteristics of the ITIP Register are: Purpose Enables the MMU-400 to read the status of the spniden signal. Configuration Available in all MMU-400 ..."
    }, {
      "title" : "Performance Monitor Authentication Status register",
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "excerpt" : "Table 3.33. ... [6] SNE 0 This bit is RAZ, because Secure non-invasive debug features cannot be ... This bit is RAO. ... Performance Monitor Authentication Status register CoreLink MMU-400",
      "firstSentences" : "Performance Monitor Authentication Status register The characteristics of the Performance Monitor Authentication Status register are: Purpose The Performance Monitor Authentication Status ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0472",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4992074",
          "sysurihash" : "5xS3eðDcAbiOooC0",
          "urihash" : "5xS3eðDcAbiOooC0",
          "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "systransactionid" : 863771,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1395320951000,
          "topparentid" : 4992074,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586436744000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085244000,
          "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8f1a886db15673561aa9c5",
          "transactionid" : 863771,
          "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-400" ],
          "date" : 1649085244000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0472:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085244590962068,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1835,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084996754,
          "syssize" : 1835,
          "sysdate" : 1649085244000,
          "haslayout" : "1",
          "topparent" : "4992074",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4992074,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085244000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0472/b/?lang=en",
          "modified" : 1639133676000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085244590962068,
          "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
        "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Performance Monitor Authentication Status register ",
        "document_number" : "ddi0472",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4992074",
        "sysurihash" : "pLjnTmxV8JbmFP1Q",
        "urihash" : "pLjnTmxV8JbmFP1Q",
        "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
        "systransactionid" : 863771,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1395320951000,
        "topparentid" : 4992074,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586436744000,
        "sysconcepts" : "performance monitor ; usage constraints ; features ; configurations ; registers ; security ; RAZ ; Non-secure ; assignments ; permission",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
        "attachmentparentid" : 4992074,
        "parentitem" : "5e8f1a886db15673561aa9c5",
        "concepts" : "performance monitor ; usage constraints ; features ; configurations ; registers ; security ; RAZ ; Non-secure ; assignments ; permission",
        "documenttype" : "html",
        "isattachment" : "4992074",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085244000,
        "permanentid" : "a4eeb65b846e43e3343d4c77f3e21cf4d4be3315432112b44f3efc2fda21",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8f1a896db15673561aaa47",
        "transactionid" : 863771,
        "title" : "Performance Monitor Authentication Status register ",
        "products" : [ "CoreLink MMU-400" ],
        "date" : 1649085244000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0472:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085244484442001,
        "sysisattachment" : "4992074",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4992074,
        "size" : 1675,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084996694,
        "syssize" : 1675,
        "sysdate" : 1649085244000,
        "haslayout" : "1",
        "topparent" : "4992074",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4992074,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
        "wordcount" : 98,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085244000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
        "modified" : 1639133676000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085244484442001,
        "uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
        "syscollection" : "default"
      },
      "Title" : "Performance Monitor Authentication Status register",
      "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en/programmers-model/performance-monitoring-registers/performance-monitor-authentication-status-register",
      "Excerpt" : "Table 3.33. ... [6] SNE 0 This bit is RAZ, because Secure non-invasive debug features cannot be ... This bit is RAO. ... Performance Monitor Authentication Status register CoreLink MMU-400",
      "FirstSentences" : "Performance Monitor Authentication Status register The characteristics of the Performance Monitor Authentication Status register are: Purpose The Performance Monitor Authentication Status ..."
    } ],
    "totalNumberOfChildResults" : 89,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "ddi0472",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4992074",
      "sysurihash" : "5xS3eðDcAbiOooC0",
      "urihash" : "5xS3eðDcAbiOooC0",
      "sysuri" : "https://developer.arm.com/documentation/ddi0472/b/en",
      "systransactionid" : 863771,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1395320951000,
      "topparentid" : 4992074,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586436744000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5fbba0cccd74e712c4497227" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085244000,
      "permanentid" : "324935384f174e8d0989349d39ea72abfb11386229dc9be5b70f0482f8f1",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8f1a886db15673561aa9c5",
      "transactionid" : 863771,
      "title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-400" ],
      "date" : 1649085244000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0472:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085244590962068,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1835,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084996754,
      "syssize" : 1835,
      "sysdate" : 1649085244000,
      "haslayout" : "1",
      "topparent" : "4992074",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4992074,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-400 System Memory Management Unit.",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-400" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085244000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0472/b/?lang=en",
      "modified" : 1639133676000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085244590962068,
      "uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0472/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0472/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0472/b/en",
    "Excerpt" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM CoreLink MMU-400 System Memory Management Unit Technical Reference Manual Copyright 2011, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
  }, {
    "title" : "Neon Intrinsics - Getting Started on Android",
    "uri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "printableUri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/6149bf77d5c3af01554950c3",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "excerpt" : "102197 ... Issue 02 ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Copyright © 2020 Arm Limited (or its affiliates). All rights reserved.",
    "firstSentences" : "Neon Intrinsics: getting started on Android User Guide Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. Issue 02 102197 Neon Intrinsics on Android User Guide",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Neon Intrinsics - Getting Started on Android",
      "uri" : "https://developer.arm.com/documentation/102197/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102197/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
      "excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
      "firstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Neon Intrinsics - Getting Started on Android ",
        "document_number" : "102197",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4754369",
        "sysurihash" : "9lxgPLk5Q92bZY4R",
        "urihash" : "9lxgPLk5Q92bZY4R",
        "sysuri" : "https://developer.arm.com/documentation/102197/0100/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881660000,
        "topparentid" : 4754369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1632223095000,
        "sysconcepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "concepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715210000,
        "permanentid" : "a71e5d58d955cf7cf7ffc1838baa780bdcc7b4364362d5abddaa9654ab1d",
        "syslanguage" : [ "English" ],
        "itemid" : "6149bf77d5c3af01554950b7",
        "transactionid" : 861211,
        "title" : "Neon Intrinsics - Getting Started on Android ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648715210000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102197:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715210022968653,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 3226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715166263,
        "syssize" : 3226,
        "sysdate" : 1648715210000,
        "haslayout" : "1",
        "topparent" : "4754369",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4754369,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
        "wordcount" : 246,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715210000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102197/0100/?lang=en",
        "modified" : 1647358507000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715210022968653,
        "uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Neon Intrinsics - Getting Started on Android",
      "Uri" : "https://developer.arm.com/documentation/102197/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
      "Excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
      "FirstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ..."
    },
    "childResults" : [ {
      "title" : "Calculating dot products using Neon Intrinsics",
      "uri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "printableUri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "clickUri" : "https://developer.arm.com/documentation/102197/0100/Calculating-dot-products-using-Neon-Intrinsics?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "excerpt" : "Neon intrinsics directly correspond to the assembly instructions, as you can see in the ... This array is stored within the partialSumsNeon variable. ... In this case, the value is 0.",
      "firstSentences" : "Calculating dot products using Neon Intrinsics In this section of the guide, we look at calculating the dot products using Neon intrinsics. To modify the dotProduct function to benefit from Neon ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Neon Intrinsics - Getting Started on Android",
        "uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102197/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
        "excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
        "firstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Neon Intrinsics - Getting Started on Android ",
          "document_number" : "102197",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4754369",
          "sysurihash" : "9lxgPLk5Q92bZY4R",
          "urihash" : "9lxgPLk5Q92bZY4R",
          "sysuri" : "https://developer.arm.com/documentation/102197/0100/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1597881660000,
          "topparentid" : 4754369,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1632223095000,
          "sysconcepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715210000,
          "permanentid" : "a71e5d58d955cf7cf7ffc1838baa780bdcc7b4364362d5abddaa9654ab1d",
          "syslanguage" : [ "English" ],
          "itemid" : "6149bf77d5c3af01554950b7",
          "transactionid" : 861211,
          "title" : "Neon Intrinsics - Getting Started on Android ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1648715210000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Android" ],
          "document_id" : "102197:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715210022968653,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 3226,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715166263,
          "syssize" : 3226,
          "sysdate" : 1648715210000,
          "haslayout" : "1",
          "topparent" : "4754369",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4754369,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
          "wordcount" : 246,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715210000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102197/0100/?lang=en",
          "modified" : 1647358507000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715210022968653,
          "uri" : "https://developer.arm.com/documentation/102197/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Neon Intrinsics - Getting Started on Android",
        "Uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
        "Excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
        "FirstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Calculating dot products using Neon Intrinsics ",
        "document_number" : "102197",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4754369",
        "sysurihash" : "2rgLhoeWDdbVNP1W",
        "urihash" : "2rgLhoeWDdbVNP1W",
        "sysuri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881660000,
        "topparentid" : 4754369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1632223095000,
        "sysconcepts" : "Neon intrinsics ; dot products ; CPU ; loop ; sequences ; lanes ; arrays ; memory ; partialSumsNeon ; partial sums ; writing int ; Alternatively ; initialize ; convention ; dotProduct",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 4754369,
        "parentitem" : "6149bf77d5c3af01554950b7",
        "concepts" : "Neon intrinsics ; dot products ; CPU ; loop ; sequences ; lanes ; arrays ; memory ; partialSumsNeon ; partial sums ; writing int ; Alternatively ; initialize ; convention ; dotProduct",
        "documenttype" : "html",
        "isattachment" : "4754369",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715212000,
        "permanentid" : "599bd0415b23a9d228bb7a5f592207876dc10af2c354cb0769bbb465011b",
        "syslanguage" : [ "English" ],
        "itemid" : "6149bf77d5c3af01554950bc",
        "transactionid" : 861211,
        "title" : "Calculating dot products using Neon Intrinsics ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648715212000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102197:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715212594032712,
        "sysisattachment" : "4754369",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4754369,
        "size" : 4372,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102197/0100/Calculating-dot-products-using-Neon-Intrinsics?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715166263,
        "syssize" : 4372,
        "sysdate" : 1648715212000,
        "haslayout" : "1",
        "topparent" : "4754369",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4754369,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
        "wordcount" : 233,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715212000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/Calculating-dot-products-using-Neon-Intrinsics?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102197/0100/Calculating-dot-products-using-Neon-Intrinsics?lang=en",
        "modified" : 1647358507000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715212594032712,
        "uri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
        "syscollection" : "default"
      },
      "Title" : "Calculating dot products using Neon Intrinsics",
      "Uri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "ClickUri" : "https://developer.arm.com/documentation/102197/0100/Calculating-dot-products-using-Neon-Intrinsics?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/Calculating-dot-products-using-Neon-Intrinsics",
      "Excerpt" : "Neon intrinsics directly correspond to the assembly instructions, as you can see in the ... This array is stored within the partialSumsNeon variable. ... In this case, the value is 0.",
      "FirstSentences" : "Calculating dot products using Neon Intrinsics In this section of the guide, we look at calculating the dot products using Neon intrinsics. To modify the dotProduct function to benefit from Neon ..."
    }, {
      "title" : "Check your knowledge",
      "uri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "printableUri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "clickUri" : "https://developer.arm.com/documentation/102197/0100/Check-your-knowledge?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "excerpt" : "Check your knowledge What are the benefits of using Neon Intrinsics compared to using assembly code? Compilers take advantage of built-in functions called intrinsics, with mostly 1-2-1 ...",
      "firstSentences" : "Check your knowledge What are the benefits of using Neon Intrinsics compared to using assembly code? Compilers take advantage of built-in functions called intrinsics, with mostly 1-2-1 mapped ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Neon Intrinsics - Getting Started on Android",
        "uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102197/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
        "excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
        "firstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Neon Intrinsics - Getting Started on Android ",
          "document_number" : "102197",
          "document_version" : "0100",
          "content_type" : "Guide",
          "systopparent" : "4754369",
          "sysurihash" : "9lxgPLk5Q92bZY4R",
          "urihash" : "9lxgPLk5Q92bZY4R",
          "sysuri" : "https://developer.arm.com/documentation/102197/0100/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1597881660000,
          "topparentid" : 4754369,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1632223095000,
          "sysconcepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
          "concepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715210000,
          "permanentid" : "a71e5d58d955cf7cf7ffc1838baa780bdcc7b4364362d5abddaa9654ab1d",
          "syslanguage" : [ "English" ],
          "itemid" : "6149bf77d5c3af01554950b7",
          "transactionid" : 861211,
          "title" : "Neon Intrinsics - Getting Started on Android ",
          "products" : [ "Neon Intrinsics" ],
          "date" : 1648715210000,
          "confidentiality" : "Non-Confidential",
          "navigationhierarchiestopics" : [ "Android" ],
          "document_id" : "102197:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715210022968653,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 3226,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715166263,
          "syssize" : 3226,
          "sysdate" : 1648715210000,
          "haslayout" : "1",
          "topparent" : "4754369",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4754369,
          "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
          "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
          "wordcount" : 246,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
          "document_revision" : "00",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715210000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102197/0100/?lang=en",
          "modified" : 1647358507000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715210022968653,
          "uri" : "https://developer.arm.com/documentation/102197/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Neon Intrinsics - Getting Started on Android",
        "Uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
        "Excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
        "FirstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Check your knowledge ",
        "document_number" : "102197",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4754369",
        "sysurihash" : "ndSbkr1ð1MwC64bQ",
        "urihash" : "ndSbkr1ð1MwC64bQ",
        "sysuri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881660000,
        "topparentid" : 4754369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1632223095000,
        "sysconcepts" : "Neon intrinsics ; conventions ; data type ; register vectors ; image processing ; audio encoding ; SIMD architecture ; underlying hardware ; highest performance ; functions called ; take advantage",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "attachmentparentid" : 4754369,
        "parentitem" : "6149bf77d5c3af01554950b7",
        "concepts" : "Neon intrinsics ; conventions ; data type ; register vectors ; image processing ; audio encoding ; SIMD architecture ; underlying hardware ; highest performance ; functions called ; take advantage",
        "documenttype" : "html",
        "isattachment" : "4754369",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715210000,
        "permanentid" : "bf437b33d034dbe38c89ce4f1b18bec7c57962c1fef48abdbae5fa4ff87b",
        "syslanguage" : [ "English" ],
        "itemid" : "6149bf77d5c3af01554950be",
        "transactionid" : 861211,
        "title" : "Check your knowledge ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648715210000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102197:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715210802718844,
        "sysisattachment" : "4754369",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4754369,
        "size" : 934,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102197/0100/Check-your-knowledge?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715166263,
        "syssize" : 934,
        "sysdate" : 1648715210000,
        "haslayout" : "1",
        "topparent" : "4754369",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4754369,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
        "wordcount" : 90,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715210000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/Check-your-knowledge?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102197/0100/Check-your-knowledge?lang=en",
        "modified" : 1647358507000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715210802718844,
        "uri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
        "syscollection" : "default"
      },
      "Title" : "Check your knowledge",
      "Uri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "ClickUri" : "https://developer.arm.com/documentation/102197/0100/Check-your-knowledge?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/Check-your-knowledge",
      "Excerpt" : "Check your knowledge What are the benefits of using Neon Intrinsics compared to using assembly code? Compilers take advantage of built-in functions called intrinsics, with mostly 1-2-1 ...",
      "FirstSentences" : "Check your knowledge What are the benefits of using Neon Intrinsics compared to using assembly code? Compilers take advantage of built-in functions called intrinsics, with mostly 1-2-1 mapped ..."
    }, {
      "title" : "Neon Intrinsics - Getting Started on Android",
      "uri" : "https://developer.arm.com/documentation/102197/0100/en",
      "printableUri" : "https://developer.arm.com/documentation/102197/0100/en",
      "clickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
      "excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
      "firstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Neon Intrinsics - Getting Started on Android ",
        "document_number" : "102197",
        "document_version" : "0100",
        "content_type" : "Guide",
        "systopparent" : "4754369",
        "sysurihash" : "9lxgPLk5Q92bZY4R",
        "urihash" : "9lxgPLk5Q92bZY4R",
        "sysuri" : "https://developer.arm.com/documentation/102197/0100/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1597881660000,
        "topparentid" : 4754369,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1632223095000,
        "sysconcepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
        "concepts" : "Neon intrinsics ; Android Studio ; compilers ; overhead ; principles ; memory ; CPU ; SIMD ; instructions ; architecture ; search engine ; knowledge gained ; dot product ; audio encoding ; algorithms ; allocation",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715210000,
        "permanentid" : "a71e5d58d955cf7cf7ffc1838baa780bdcc7b4364362d5abddaa9654ab1d",
        "syslanguage" : [ "English" ],
        "itemid" : "6149bf77d5c3af01554950b7",
        "transactionid" : 861211,
        "title" : "Neon Intrinsics - Getting Started on Android ",
        "products" : [ "Neon Intrinsics" ],
        "date" : 1648715210000,
        "confidentiality" : "Non-Confidential",
        "navigationhierarchiestopics" : [ "Android" ],
        "document_id" : "102197:0100:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715210022968653,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 3226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715166263,
        "syssize" : 3226,
        "sysdate" : 1648715210000,
        "haslayout" : "1",
        "topparent" : "4754369",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4754369,
        "navigationhierarchiescategories" : [ "Cloud to edge, Networking" ],
        "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
        "wordcount" : 246,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715210000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102197/0100/?lang=en",
        "modified" : 1647358507000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715210022968653,
        "uri" : "https://developer.arm.com/documentation/102197/0100/en",
        "syscollection" : "default"
      },
      "Title" : "Neon Intrinsics - Getting Started on Android",
      "Uri" : "https://developer.arm.com/documentation/102197/0100/en",
      "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en",
      "ClickUri" : "https://developer.arm.com/documentation/102197/0100/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en",
      "Excerpt" : "For instance, if you are summing numbers from two one-dimensional arrays, you must add them one by one. ... Neon Intrinsics - Getting Started on Android Neon Intrinsics",
      "FirstSentences" : "Overview Check out Getting Started with Neon Intrinsics on Android on YouTube. In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon ..."
    } ],
    "totalNumberOfChildResults" : 10,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Neon Intrinsics - Getting Started on Android ",
      "document_number" : "102197",
      "document_version" : "0100",
      "content_type" : "Guide",
      "systopparent" : "4754369",
      "sysauthor" : "Ben Walshe",
      "sysurihash" : "05IJ40YkZRqtchð4",
      "urihash" : "05IJ40YkZRqtchð4",
      "sysuri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
      "systransactionid" : 861211,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1597881660000,
      "topparentid" : 4754369,
      "numberofpages" : 23,
      "sysconcepts" : "Neon intrinsics ; dot products ; Android Studio ; implementations ; arm ; vectorize ; registers ; instructions ; one-dimensional arrays ; single CPU ; written agreement ; architecture ; native-lib ; provisions ; iterations ; assembly instructions",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74efe24a5e02d07b27a4", "5fa2aad78e527a03a85ed0b1|5fa2b9818e527a03a85ed0ff|5eec74efe24a5e02d07b27a4" ],
      "attachmentparentid" : 4754369,
      "parentitem" : "6149bf77d5c3af01554950b7",
      "concepts" : "Neon intrinsics ; dot products ; Android Studio ; implementations ; arm ; vectorize ; registers ; instructions ; one-dimensional arrays ; single CPU ; written agreement ; architecture ; native-lib ; provisions ; iterations ; assembly instructions",
      "documenttype" : "pdf",
      "isattachment" : "4754369",
      "sysindexeddate" : 1648715213000,
      "permanentid" : "05f763d9f0bac031fe1c9b441b209bee1a18e2cdbf05ca8a17b3301133b5",
      "syslanguage" : [ "English" ],
      "itemid" : "6149bf77d5c3af01554950c3",
      "transactionid" : 861211,
      "title" : "Neon Intrinsics - Getting Started on Android ",
      "date" : 1648715213000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102197:0100:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers", "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715213013850126,
      "sysisattachment" : "4754369",
      "navigationhierarchiescontenttype" : "Guide",
      "sysattachmentparentid" : 4754369,
      "size" : 414189,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/6149bf77d5c3af01554950c3",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715167335,
      "syssize" : 414189,
      "sysdate" : 1648715213000,
      "topparent" : "4754369",
      "author" : "Ben Walshe",
      "label_version" : "1.0",
      "systopparentid" : 4754369,
      "content_description" : "In this guide, we describe how to set up Android Studio for native C++ development, and learn how to use Neon intrinsics for Arm-powered mobile devices.",
      "wordcount" : 901,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Neon", "Architecture|SIMD and Vector Processing Instructions|Neon" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Neon" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715213000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/6149bf77d5c3af01554950c3",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715213013850126,
      "uri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
      "syscollection" : "default"
    },
    "Title" : "Neon Intrinsics - Getting Started on Android",
    "Uri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/6149bf77d5c3af01554950c3",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102197/0100/en/pdf/Neon-Intrinsics-Getting-Started-on-Android-2-0.pdf",
    "Excerpt" : "102197 ... Issue 02 ... Please follow Arm's trademark usage guidelines at http://www.arm.com/company/policies/ ... Copyright © 2020 Arm Limited (or its affiliates). All rights reserved.",
    "FirstSentences" : "Neon Intrinsics: getting started on Android User Guide Non-Confidential Copyright © 2020 Arm Limited (or its affiliates). All rights reserved. Issue 02 102197 Neon Intrinsics on Android User Guide"
  }, {
    "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "excerpt" : "ARM delivered this document to. ... ARM DDI 0203F ARM DDI 0203F ... Web Address ... http://www.arm.com ... Copyright © 2001-2003 ARM Limited. All rights reserved. iii ... iv ... 1.5",
    "firstSentences" : "PrimeCell Static Memory Controller (PL092) Revision: r1p3 Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0203F ii PrimeCell Static Memory Controller ( ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "D5gdTLR6hhZ2yZP7",
        "urihash" : "D5gdTLR6hhZ2yZP7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa391",
        "transactionid" : 863769,
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121056448500,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 2154,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121056448500,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    },
    "childResults" : [ {
      "title" : "Byte lane control",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "excerpt" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation ... Word transfers are the largest size transfers supported by the SMC.",
      "firstSentences" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation AMBA transfer width (indicated by HSIZE[2:0]) external memory bank data bus ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "document_number" : "ddi0203",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508206",
          "sysurihash" : "D5gdTLR6hhZ2yZP7",
          "urihash" : "D5gdTLR6hhZ2yZP7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260557000,
          "topparentid" : 3508206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380697000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3f99fd977155116aa391",
          "transactionid" : 863769,
          "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0203:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121056448500,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2154,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084994310,
          "syssize" : 2154,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "3508206",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508206,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0203/f/?lang=en",
          "modified" : 1638975746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121056448500,
          "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Byte lane control ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "OGñ94ðXa0fWB4BCX",
        "urihash" : "OGñ94ðXa0fWB4BCX",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "memory bank ; accesses ; transfers ; halfword ; Register ; signals ; control ; lane ; error response ; decoded HADDR ; connections",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3508206,
        "parentitem" : "5e8e3f99fd977155116aa391",
        "concepts" : "memory bank ; accesses ; transfers ; halfword ; Register ; signals ; control ; lane ; error response ; decoded HADDR ; connections",
        "documenttype" : "html",
        "isattachment" : "3508206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085124000,
        "permanentid" : "af007a40e362fd17490423a1cf1198252ef3026b3cc087cb3f17cf600aa3",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa3f5",
        "transactionid" : 863769,
        "title" : "Byte lane control ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085124000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085124319588321,
        "sysisattachment" : "3508206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508206,
        "size" : 1097,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 1097,
        "sysdate" : 1649085124000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 104,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085124000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/functional-overview/byte-lane-control?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085124319588321,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
        "syscollection" : "default"
      },
      "Title" : "Byte lane control",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview/byte-lane-control?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview/byte-lane-control",
      "Excerpt" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation ... Word transfers are the largest size transfers supported by the SMC.",
      "FirstSentences" : "Byte lane control The SMC generates byte lane control signals nSMBLS[3:0] according to: little or big-endian operation AMBA transfer width (indicated by HSIZE[2:0]) external memory bank data bus ..."
    }, {
      "title" : "Functional Overview",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "excerpt" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller ( ... It contains the following sections: ARM PrimeCell SMC overview SMC core Memory bank ...",
      "firstSentences" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller (PL092) operation. It contains the following sections: ARM PrimeCell SMC overview SMC core Memory ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "document_number" : "ddi0203",
          "document_version" : "f",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3508206",
          "sysurihash" : "D5gdTLR6hhZ2yZP7",
          "urihash" : "D5gdTLR6hhZ2yZP7",
          "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "systransactionid" : 863769,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1158260557000,
          "topparentid" : 3508206,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586380697000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085121000,
          "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e3f99fd977155116aa391",
          "transactionid" : 863769,
          "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
          "products" : [ "Static Memory Controllers" ],
          "date" : 1649085121000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0203:f:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085121056448500,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2154,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084994310,
          "syssize" : 2154,
          "sysdate" : 1649085121000,
          "haslayout" : "1",
          "topparent" : "3508206",
          "label_version" : "r1p3",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3508206,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
          "wordcount" : 168,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
          "document_revision" : "f",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085121000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0203/f/?lang=en",
          "modified" : 1638975746000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085121056448500,
          "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
          "syscollection" : "default"
        },
        "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
        "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
        "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Overview ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "5ADmNpgsKVZSqZoT",
        "urihash" : "5ADmNpgsKVZSqZoT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "controller ; Static memory ; bus ; interface ; shadowing Test ; ARM PrimeCell",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "attachmentparentid" : 3508206,
        "parentitem" : "5e8e3f99fd977155116aa391",
        "concepts" : "controller ; Static memory ; bus ; interface ; shadowing Test ; ARM PrimeCell",
        "documenttype" : "html",
        "isattachment" : "3508206",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "bf3ffd0b410e4c513a8bbb60cf503841b99882887c3a7ad93e4bb27d867f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa3c5",
        "transactionid" : 863769,
        "title" : "Functional Overview ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121462995995,
        "sysisattachment" : "3508206",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3508206,
        "size" : 541,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 541,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 43,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/functional-overview?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121462995995,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
        "syscollection" : "default"
      },
      "Title" : "Functional Overview",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/functional-overview?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/functional-overview",
      "Excerpt" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller ( ... It contains the following sections: ARM PrimeCell SMC overview SMC core Memory bank ...",
      "FirstSentences" : "Chapter 2. Functional Overview This chapter describes the ARM PrimeCell Static Memory Controller (PL092) operation. It contains the following sections: ARM PrimeCell SMC overview SMC core Memory ..."
    }, {
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "firstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "document_number" : "ddi0203",
        "document_version" : "f",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3508206",
        "sysurihash" : "D5gdTLR6hhZ2yZP7",
        "urihash" : "D5gdTLR6hhZ2yZP7",
        "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "systransactionid" : 863769,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1158260557000,
        "topparentid" : 3508206,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586380697000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085121000,
        "permanentid" : "45bf8ab85341e7ee6f725fdeb14674f2f1e847ba06a19a4daaf768e230ad",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e3f99fd977155116aa391",
        "transactionid" : 863769,
        "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
        "products" : [ "Static Memory Controllers" ],
        "date" : 1649085121000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0203:f:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085121056448500,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084994310,
        "syssize" : 2154,
        "sysdate" : 1649085121000,
        "haslayout" : "1",
        "topparent" : "3508206",
        "label_version" : "r1p3",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3508206,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
        "wordcount" : 168,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
        "document_revision" : "f",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085121000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0203/f/?lang=en",
        "modified" : 1638975746000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085121056448500,
        "uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
        "syscollection" : "default"
      },
      "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0203/f/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en",
      "Excerpt" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ... All rights reserved. ... Confidentiality Status This document is Non-Confidential. ... Controllers",
      "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual Copyright 2001-2003 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
    } ],
    "totalNumberOfChildResults" : 56,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
      "document_number" : "ddi0203",
      "document_version" : "f",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3508206",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "hYcqJebtgXIyukqi",
      "urihash" : "hYcqJebtgXIyukqi",
      "sysuri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
      "systransactionid" : 863769,
      "copyright" : "Copyright © 2001-2003 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1158260557000,
      "topparentid" : 3508206,
      "numberofpages" : 120,
      "sysconcepts" : "transfers ; PrimeCell ; external memory ; signals ; wait states ; timing diagrams ; configurations ; registers ; chip select ; reads ; data bus ; incrementor ; ARM ; SMWAIT input ; read accesses ; connections",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f35e24a5e02d07b2636" ],
      "attachmentparentid" : 3508206,
      "parentitem" : "5e8e3f99fd977155116aa391",
      "concepts" : "transfers ; PrimeCell ; external memory ; signals ; wait states ; timing diagrams ; configurations ; registers ; chip select ; reads ; data bus ; incrementor ; ARM ; SMWAIT input ; read accesses ; connections",
      "documenttype" : "pdf",
      "isattachment" : "3508206",
      "sysindexeddate" : 1649085126000,
      "permanentid" : "9df9625d5679bd612b56d39c90a8ac1086197661fa8bd047f0defccbf7a7",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e3f9afd977155116aa461",
      "transactionid" : 863769,
      "title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual ",
      "date" : 1649085126000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0203:f:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085126719014149,
      "sysisattachment" : "3508206",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3508206,
      "size" : 862934,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084995897,
      "syssize" : 862934,
      "sysdate" : 1649085126000,
      "topparent" : "3508206",
      "author" : "ARM Limited",
      "label_version" : "r1p3",
      "systopparentid" : 3508206,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM PrimeCell Static Memory Controller (SMC).",
      "wordcount" : 1757,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Static Memory Controllers", "System IP|System Controllers|Static Memory Controllers" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Static Memory Controllers" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085126000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085126719014149,
      "uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
      "syscollection" : "default"
    },
    "Title" : "PrimeCell Static Memory Controller (PL092) Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5e8e3f9afd977155116aa461",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0203/f/en/pdf/DDI0203.pdf",
    "Excerpt" : "ARM delivered this document to. ... ARM DDI 0203F ARM DDI 0203F ... Web Address ... http://www.arm.com ... Copyright © 2001-2003 ARM Limited. All rights reserved. iii ... iv ... 1.5",
    "FirstSentences" : "PrimeCell Static Memory Controller (PL092) Revision: r1p3 Technical Reference Manual Copyright © 2001-2003 ARM Limited. All rights reserved. ARM DDI 0203F ii PrimeCell Static Memory Controller ( ..."
  }, {
    "title" : "Output ports timing parameters",
    "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "excerpt" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the ... Table 18.9 shows output port timing parameters exceptions.",
    "firstSentences" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the clock cycle. Table 18.9 shows output port timing parameters ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM1156T2-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1156T2-S Technical Reference Manual ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "BKaM35yFesswUGVn",
        "urihash" : "BKaM35yFesswUGVn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115b88295d1e18d347b3",
        "transactionid" : 861211,
        "title" : "ARM1156T2-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177905638095,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129879,
        "syssize" : 2404,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177905638095,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    },
    "childResults" : [ {
      "title" : "ARM1156T2-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM1156T2-S Technical Reference Manual ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "BKaM35yFesswUGVn",
        "urihash" : "BKaM35yFesswUGVn",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115b88295d1e18d347b3",
        "transactionid" : 861211,
        "title" : "ARM1156T2-S Technical Reference Manual ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177905638095,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2404,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129879,
        "syssize" : 2404,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 176,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177905638095,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "syscollection" : "default"
      },
      "Title" : "ARM1156T2-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
      "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
      "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
    }, {
      "title" : "About cycle timings and interlock behavior",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it ... The timings described in this chapter are accurate in most cases.",
      "firstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1156T2-S Technical Reference Manual ",
          "document_number" : "ddi0338",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4980825",
          "sysurihash" : "BKaM35yFesswUGVn",
          "urihash" : "BKaM35yFesswUGVn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976033000,
          "topparentid" : 4980825,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368859000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715177000,
          "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e115b88295d1e18d347b3",
          "transactionid" : 861211,
          "title" : "ARM1156T2-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648715177000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0338:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715177905638095,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715129879,
          "syssize" : 2404,
          "sysdate" : 1648715177000,
          "haslayout" : "1",
          "topparent" : "4980825",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4980825,
          "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715177000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0338/g/?lang=en",
          "modified" : 1639043807000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715177905638095,
          "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "About cycle timings and interlock behavior ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "3XKcO8BtOzkjSðx2",
        "urihash" : "3XKcO8BtOzkjSðx2",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; checks Definition ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 4980825,
        "parentitem" : "5e8e115b88295d1e18d347b3",
        "concepts" : "instructions ; cycle timings ; dependencies ; cache ; accesses ; checks Definition ; overview Conditional ; region boundaries ; resource conflicts ; cycle-accurate model ; system interactions",
        "documenttype" : "html",
        "isattachment" : "4980825",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "69dfd977ea858bdb0b597cc9a431a7b48440517dbb917ab4b36a9e21bee0",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115f88295d1e18d34983",
        "transactionid" : 861211,
        "title" : "About cycle timings and interlock behavior ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177492857076,
        "sysisattachment" : "4980825",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4980825,
        "size" : 993,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129848,
        "syssize" : 993,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 89,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177492857076,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
        "syscollection" : "default"
      },
      "Title" : "About cycle timings and interlock behavior",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior",
      "Excerpt" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it ... The timings described in this chapter are accurate in most cases.",
      "FirstSentences" : "About cycle timings and interlock behavior Complex instruction dependencies and memory system interactions make it impossible to describe briefly the exact cycle timing behavior for all ..."
    }, {
      "title" : "Conditional instructions",
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "excerpt" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively.",
      "firstSentences" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively. Multiplies, MSR, and some ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM1156T2-S Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "firstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM1156T2-S Technical Reference Manual ",
          "document_number" : "ddi0338",
          "document_version" : "g",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "4980825",
          "sysurihash" : "BKaM35yFesswUGVn",
          "urihash" : "BKaM35yFesswUGVn",
          "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "systransactionid" : 861211,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1185976033000,
          "topparentid" : 4980825,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586368859000,
          "sysconcepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
          "concepts" : "proprietary notice ; ARM ; IEEE ; permission ; described manner ; Boundary-Scan Architecture ; Access Port ; warranties implied ; copyright holder ; material form ; terms of the agreement ; Non-Confidential ; Confidentiality ; responsibility",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1648715177000,
          "permanentid" : "62bbb95c05f34d5c96bd986daee496d9824a0455fee543455d55ae2c3f1d",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e115b88295d1e18d347b3",
          "transactionid" : 861211,
          "title" : "ARM1156T2-S Technical Reference Manual ",
          "products" : [ "Arm11" ],
          "date" : 1648715177000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0338:g:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1648715177905638095,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2404,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1648715129879,
          "syssize" : 2404,
          "sysdate" : 1648715177000,
          "haslayout" : "1",
          "topparent" : "4980825",
          "label_version" : "r0p4",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4980825,
          "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
          "wordcount" : 176,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
          "document_revision" : "g",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1648715177000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0338/g/?lang=en",
          "modified" : 1639043807000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1648715177905638095,
          "uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
          "syscollection" : "default"
        },
        "Title" : "ARM1156T2-S Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en",
        "Excerpt" : "All rights reserved. ... Product Status The information in this document is final, that is for a developed product. ... No change to contents. ARM1156T2-S Technical Reference Manual Arm11",
        "FirstSentences" : "ARM1156T2-S Technical Reference Manual Copyright 2005-2007 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered trademarks or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Conditional instructions ",
        "document_number" : "ddi0338",
        "document_version" : "g",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4980825",
        "sysurihash" : "7Mðp0rJuRxKpDBij",
        "urihash" : "7Mðp0rJuRxKpDBij",
        "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
        "systransactionid" : 861211,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1185976033000,
        "topparentid" : 4980825,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586368859000,
        "sysconcepts" : "condition codes ; instructions ; cycles ; flags ; dependent ; NonFailingCycleCount ; FlagCycleDistance ; condition-code",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
        "attachmentparentid" : 4980825,
        "parentitem" : "5e8e115b88295d1e18d347b3",
        "concepts" : "condition codes ; instructions ; cycles ; flags ; dependent ; NonFailingCycleCount ; FlagCycleDistance ; condition-code",
        "documenttype" : "html",
        "isattachment" : "4980825",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1648715177000,
        "permanentid" : "b3455af15be39f4c3d10b8255162672a32bf5072c513f71fc97bb705f2ac",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e115f88295d1e18d34985",
        "transactionid" : 861211,
        "title" : "Conditional instructions ",
        "products" : [ "Arm11" ],
        "date" : 1648715177000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0338:g:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1648715177318054564,
        "sysisattachment" : "4980825",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 4980825,
        "size" : 1547,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1648715129848,
        "syssize" : 1547,
        "sysdate" : 1648715177000,
        "haslayout" : "1",
        "topparent" : "4980825",
        "label_version" : "r0p4",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4980825,
        "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
        "wordcount" : 107,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
        "document_revision" : "g",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1648715177000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
        "modified" : 1639043807000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1648715177318054564,
        "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
        "syscollection" : "default"
      },
      "Title" : "Conditional instructions",
      "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/cycle-timings-and-interlock-behavior/about-cycle-timings-and-interlock-behavior/conditional-instructions",
      "Excerpt" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively.",
      "FirstSentences" : "Conditional instructions Most instructions execute in one or two cycles. If these instructions fail their condition codes then they take one and two cycles respectively. Multiplies, MSR, and some ..."
    } ],
    "totalNumberOfChildResults" : 515,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Output ports timing parameters ",
      "document_number" : "ddi0338",
      "document_version" : "g",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4980825",
      "sysurihash" : "MrrkjQrPYc1804ð4",
      "urihash" : "MrrkjQrPYc1804ð4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
      "systransactionid" : 861211,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1185976033000,
      "topparentid" : 4980825,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586368859000,
      "sysconcepts" : "output ports ; timing parameters ; clock cycle ; SoC",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ae" ],
      "attachmentparentid" : 4980825,
      "parentitem" : "5e8e115b88295d1e18d347b3",
      "concepts" : "output ports ; timing parameters ; clock cycle ; SoC",
      "documenttype" : "html",
      "isattachment" : "4980825",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1648715178000,
      "permanentid" : "699f96c698190d6cfc1f61edf430593b5822b910c946be9d97224fe0adb3",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e115f88295d1e18d349a8",
      "transactionid" : 861211,
      "title" : "Output ports timing parameters ",
      "products" : [ "Arm11" ],
      "date" : 1648715178000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0338:g:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1648715178273123486,
      "sysisattachment" : "4980825",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4980825,
      "size" : 1035,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1648715129879,
      "syssize" : 1035,
      "sysdate" : 1648715178000,
      "haslayout" : "1",
      "topparent" : "4980825",
      "label_version" : "r0p4",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4980825,
      "content_description" : "This is the technical reference manual for the ARM1156T2-S processor. In this manual the generic term processor means the ARM1156T2-S processor.",
      "wordcount" : 61,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm11", "Classic Processors|Arm11" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm11" ],
      "document_revision" : "g",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1648715178000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
      "modified" : 1639043807000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1648715178273123486,
      "uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
      "syscollection" : "default"
    },
    "Title" : "Output ports timing parameters",
    "Uri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0338/g/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0338/g/en/ac-characteristics/arm1156t2-s-timing-parameters/output-ports-timing-parameters",
    "Excerpt" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the ... Table 18.9 shows output port timing parameters exceptions.",
    "FirstSentences" : "Output ports timing parameters Most output ports have a maximum output delay of 60%, that is the SoC is enabled to use 60%of the clock cycle. Table 18.9 shows output port timing parameters ..."
  }, {
    "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
    "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
    "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "DMA channel prioritization",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "excerpt" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels.",
      "firstSentences" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels. DMA channel ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "DMA channel prioritization ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "9uI5SaiNxKE3X9U3",
        "urihash" : "9uI5SaiNxKE3X9U3",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "DMA channels ; priority",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "DMA channels ; priority",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085073000,
        "permanentid" : "9693b4064292503964c5af516c08999cb9d50f5ba87b310b1934f4eea804",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59c9",
        "transactionid" : 863768,
        "title" : "DMA channel prioritization ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072998579925,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 226,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084852009,
        "syssize" : 226,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 25,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085073000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072998579925,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
        "syscollection" : "default"
      },
      "Title" : "DMA channel prioritization",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/dma-channel-prioritization",
      "Excerpt" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels.",
      "FirstSentences" : "DMA channel prioritization The DMAC responds to all active DMA channels with equal priority. It is not possible to increase the priority of a DMA channel over any other DMA channels. DMA channel ..."
    }, {
      "title" : "Instruction cache latency",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "excerpt" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly ... The latency that the DMAC adds is minimal. Instruction cache latency CoreLink DMA-330",
      "firstSentences" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly dependent on the read latency of the AXI bus. The latency that the DMAC adds is minimal.",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Instruction cache latency ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "YOVqb693eOzuly60",
        "urihash" : "YOVqb693eOzuly60",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "latency ; cache ; AXI bus ; DMAC ; dependent ; request",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "latency ; cache ; AXI bus ; DMAC ; dependent ; request",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "0e59dc0a551282402016154b390970b296ca335f4cdfbed18d7df9d0441b",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59ca",
        "transactionid" : 863768,
        "title" : "Instruction cache latency ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072939002908,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 228,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084852009,
        "syssize" : 228,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072939002908,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
        "syscollection" : "default"
      },
      "Title" : "Instruction cache latency",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/constraints-and-limitations-of-use/instruction-cache-latency",
      "Excerpt" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly ... The latency that the DMAC adds is minimal. Instruction cache latency CoreLink DMA-330",
      "FirstSentences" : "Instruction cache latency When a cache miss occurs, the latency to service the request is mainly dependent on the read latency of the AXI bus. The latency that the DMAC adds is minimal."
    }, {
      "title" : "How to set the security state for a peripheral request interface",
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "excerpt" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] ... Note When set, the security state of each peripheral request interface remains ...",
      "firstSentences" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] signals to enable you to assign each peripheral request interface to a security state as ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "firstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "document_number" : "ddi0424",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3491254",
          "sysurihash" : "3y7p7DxYmjQhXNLV",
          "urihash" : "3y7p7DxYmjQhXNLV",
          "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "systransactionid" : 863768,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1343506821000,
          "topparentid" : 3491254,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374076000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085075000,
          "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e25bcfd977155116a594a",
          "transactionid" : 863768,
          "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
          "products" : [ "CoreLink DMA-330" ],
          "date" : 1649085075000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0424:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085075123064682,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1978,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084852009,
          "syssize" : 1978,
          "sysdate" : 1649085075000,
          "haslayout" : "1",
          "topparent" : "3491254",
          "label_version" : "r1p2",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3491254,
          "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
          "wordcount" : 152,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085075000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0424/d/?lang=en",
          "modified" : 1639129798000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085075123064682,
          "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
          "syscollection" : "default"
        },
        "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
        "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
        "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "How to set the security state for a peripheral request interface ",
        "document_number" : "ddi0424",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3491254",
        "sysurihash" : "8hxOyAñlqN2Jzjtv",
        "urihash" : "8hxOyAñlqN2Jzjtv",
        "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
        "systransactionid" : 863768,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1343506821000,
        "topparentid" : 3491254,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374076000,
        "sysconcepts" : "request interfaces ; security state ; DMA ; DMAC ; DMAFLUSHP instructions ; channel thread ; aresetn ; shows",
        "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
        "attachmentparentid" : 3491254,
        "parentitem" : "5e8e25bcfd977155116a594a",
        "concepts" : "request interfaces ; security state ; DMA ; DMAC ; DMAFLUSHP instructions ; channel thread ; aresetn ; shows",
        "documenttype" : "html",
        "isattachment" : "3491254",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649085072000,
        "permanentid" : "da60bddc555d388697e5a338c1cc3c4fa17b927f3dc72a4e1cee9e82772a",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e25bdfd977155116a59a2",
        "transactionid" : 863768,
        "title" : "How to set the security state for a peripheral request interface ",
        "products" : [ "CoreLink DMA-330" ],
        "date" : 1649085072000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0424:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085072857410101,
        "sysisattachment" : "3491254",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3491254,
        "size" : 616,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084851992,
        "syssize" : 616,
        "sysdate" : 1649085072000,
        "haslayout" : "1",
        "topparent" : "3491254",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3491254,
        "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
        "wordcount" : 53,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085072000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
        "modified" : 1639129798000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085072857410101,
        "uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
        "syscollection" : "default"
      },
      "Title" : "How to set the security state for a peripheral request interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en/functional-overview/initializing-the-dmac/how-to-set-the-security-state-for-a-peripheral-request-interface",
      "Excerpt" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] ... Note When set, the security state of each peripheral request interface remains ...",
      "FirstSentences" : "How to set the security state for a peripheral request interface The DMAC provides the boot_periph_ns[x:0] signals to enable you to assign each peripheral request interface to a security state as ..."
    } ],
    "totalNumberOfChildResults" : 181,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
      "document_number" : "ddi0424",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3491254",
      "sysurihash" : "3y7p7DxYmjQhXNLV",
      "urihash" : "3y7p7DxYmjQhXNLV",
      "sysuri" : "https://developer.arm.com/documentation/ddi0424/d/en",
      "systransactionid" : 863768,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1343506821000,
      "topparentid" : 3491254,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374076000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "navigationhierarchies" : [ "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5fbba0cd8e527a03a85ed230|5fbba0ce8e527a03a85ed231", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f58e24a5e02d07b264f|5fbba0ce8e527a03a85ed231" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085075000,
      "permanentid" : "8888c2b9a32300ee830b8bed84e17d5bec9efb99275702fca76b87284f07",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e25bcfd977155116a594a",
      "transactionid" : 863768,
      "title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual ",
      "products" : [ "CoreLink DMA-330" ],
      "date" : 1649085075000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0424:d:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085075123064682,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1978,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084852009,
      "syssize" : 1978,
      "sysdate" : 1649085075000,
      "haslayout" : "1",
      "topparent" : "3491254",
      "label_version" : "r1p2",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3491254,
      "content_description" : "This is the Technical Reference Manual (TRM) for the CoreLink DMA Controller (DMA-330).",
      "wordcount" : 152,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "System IP|System Controllers|AXI Direct Memory Access Controllers|CoreLink DMA-330", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers", "IP Products|System IP|System Controllers|Direct Memory Access Controllers|CoreLink DMA-330" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085075000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0424/d/?lang=en",
      "modified" : 1639129798000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085075123064682,
      "uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
      "syscollection" : "default"
    },
    "Title" : "CoreLink DMA-330 DMA Controller Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0424/d/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0424/d/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0424/d/en",
    "Excerpt" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, ... All rights reserved. ... ARM shall not be liable for any loss or damage arising from the use of any ...",
    "FirstSentences" : "CoreLink DMA-330 DMA Controller Technical Reference Manual Copyright 2007, 2009-2010, 2012 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are ..."
  }, {
    "title" : "Armv8-A Address Translation",
    "uri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "printableUri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5efa1d23dbdee951c1ccdec5",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "excerpt" : "Page 2 of 32 ... Copyright © 2017-2019 Arm Limited or its affiliates. All rights reserved. Arm 100940_0101_en ... 2 ... 3.4 ... 4.1 ... 4.2 ... Contents ... Armv8-A Address Translation",
    "firstSentences" : "Armv8-A Address Translation Arm Connev8ct -A Adrd Gresuisd e Use Version 0.1 Translation Version 1.1 Page 1 of 32 Copyright © 2017-2019 Arm Limited or its affiliates. All rights reserved. Arm ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Armv8-A Address Translation",
      "uri" : "https://developer.arm.com/documentation/100940/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/100940/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en",
      "excerpt" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view. Armv8-A Address Translation Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8-A Address Translation ",
        "document_number" : "100940",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "4824966",
        "sysurihash" : "dVtUkMZXTxsC1txG",
        "urihash" : "dVtUkMZXTxsC1txG",
        "sysuri" : "https://developer.arm.com/documentation/100940/0101/en",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593449692000,
        "topparentid" : 4824966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085012000,
        "permanentid" : "346375bb6c54e60f237be2ffbc22838a99e77b4c3b7728bd2a844ddd6450",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1d23dbdee951c1ccdec3",
        "transactionid" : 863767,
        "title" : "Armv8-A Address Translation ",
        "products" : [ "Armv8-A" ],
        "date" : 1649085012000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100940:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085012677480583,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 137,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084976088,
        "syssize" : 137,
        "sysdate" : 1649085012000,
        "haslayout" : "1",
        "topparent" : "4824966",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4824966,
        "content_description" : "This guide describes how Armv8-A uses a Virtual Memory system where the addresses used by code (virtual addresses) are translated into physical addresses which are used by the memory system.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085012000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100940/0101/?lang=en",
        "modified" : 1636456254000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085012677480583,
        "uri" : "https://developer.arm.com/documentation/100940/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8-A Address Translation",
      "Uri" : "https://developer.arm.com/documentation/100940/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100940/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en",
      "Excerpt" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view. Armv8-A Address Translation Armv8-A"
    },
    "childResults" : [ {
      "title" : "Armv8-A Address Translation",
      "uri" : "https://developer.arm.com/documentation/100940/0101/en",
      "printableUri" : "https://developer.arm.com/documentation/100940/0101/en",
      "clickUri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en",
      "excerpt" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view. Armv8-A Address Translation Armv8-A",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Armv8-A Address Translation ",
        "document_number" : "100940",
        "document_version" : "0101",
        "content_type" : "guide",
        "systopparent" : "4824966",
        "sysurihash" : "dVtUkMZXTxsC1txG",
        "urihash" : "dVtUkMZXTxsC1txG",
        "sysuri" : "https://developer.arm.com/documentation/100940/0101/en",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1593449692000,
        "topparentid" : 4824966,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1593449763000,
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649085012000,
        "permanentid" : "346375bb6c54e60f237be2ffbc22838a99e77b4c3b7728bd2a844ddd6450",
        "syslanguage" : [ "English" ],
        "itemid" : "5efa1d23dbdee951c1ccdec3",
        "transactionid" : 863767,
        "title" : "Armv8-A Address Translation ",
        "products" : [ "Armv8-A" ],
        "date" : 1649085012000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "100940:0101:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085012677480583,
        "navigationhierarchiescontenttype" : "Guide",
        "size" : 137,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084976088,
        "syssize" : 137,
        "sysdate" : 1649085012000,
        "haslayout" : "1",
        "topparent" : "4824966",
        "label_version" : "1.1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4824966,
        "content_description" : "This guide describes how Armv8-A uses a Virtual Memory system where the addresses used by code (virtual addresses) are translated into physical addresses which are used by the memory system.",
        "wordcount" : 16,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085012000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/100940/0101/?lang=en",
        "modified" : 1636456254000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085012677480583,
        "uri" : "https://developer.arm.com/documentation/100940/0101/en",
        "syscollection" : "default"
      },
      "Title" : "Armv8-A Address Translation",
      "Uri" : "https://developer.arm.com/documentation/100940/0101/en",
      "PrintableUri" : "https://developer.arm.com/documentation/100940/0101/en",
      "ClickUri" : "https://developer.arm.com/documentation/100940/0101/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en",
      "Excerpt" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Armv8-A Address Translation This document is only available in a PDF version. Click Download to view. Armv8-A Address Translation Armv8-A"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Armv8-A Address Translation ",
      "document_number" : "100940",
      "document_version" : "0101",
      "content_type" : "guide",
      "systopparent" : "4824966",
      "sysauthor" : "Ian Fowler",
      "sysurihash" : "O6muCaEQwXgEcOqK",
      "urihash" : "O6muCaEQwXgEcOqK",
      "sysuri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1593449692000,
      "topparentid" : 4824966,
      "numberofpages" : 32,
      "sysconcepts" : "translations ; entries ; hypervisors ; physical address ; figure shows ; descriptors ; memory ; instructions ; operating systems ; virtual memory ; MMU ; granule ; VA ; hardware ; applications ; first-level",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec7371e24a5e02d07b2753|5eec7399e24a5e02d07b2754|5f90068b8e527a03a85ed09c", "5fbba155cd74e712c4497258|5f90068b8e527a03a85ed09c" ],
      "syscompany" : "Arm",
      "attachmentparentid" : 4824966,
      "parentitem" : "5efa1d23dbdee951c1ccdec3",
      "concepts" : "translations ; entries ; hypervisors ; physical address ; figure shows ; descriptors ; memory ; instructions ; operating systems ; virtual memory ; MMU ; granule ; VA ; hardware ; applications ; first-level",
      "documenttype" : "pdf",
      "isattachment" : "4824966",
      "sysindexeddate" : 1649085014000,
      "permanentid" : "cf01ed0b6895d7ef8520f4c7bab3810f873e6810fdf12a518e5b9fc21326",
      "syslanguage" : [ "English" ],
      "itemid" : "5efa1d23dbdee951c1ccdec5",
      "transactionid" : 863767,
      "title" : "Armv8-A Address Translation ",
      "date" : 1649085014000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "100940:0101:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085014128010002,
      "sysisattachment" : "4824966",
      "navigationhierarchiescontenttype" : "Guide",
      "company" : "Arm",
      "sysattachmentparentid" : 4824966,
      "size" : 316221,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5efa1d23dbdee951c1ccdec5",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084977265,
      "syssize" : 316221,
      "sysdate" : 1649085014000,
      "topparent" : "4824966",
      "author" : "Ian Fowler",
      "label_version" : "1.1",
      "systopparentid" : 4824966,
      "content_description" : "This guide describes how Armv8-A uses a Virtual Memory system where the addresses used by code (virtual addresses) are translated into physical addresses which are used by the memory system.",
      "wordcount" : 1198,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|CPU Architecture|A-Profile|Armv8-A", "Processor Architectures|Armv8-A" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|CPU Architecture", "Architectures|CPU Architecture|A-Profile", "Architectures|CPU Architecture|A-Profile|Armv8-A" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085014000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5efa1d23dbdee951c1ccdec5",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085014128010002,
      "uri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
      "syscollection" : "default"
    },
    "Title" : "Armv8-A Address Translation",
    "Uri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5efa1d23dbdee951c1ccdec5",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/100940/0101/en/pdf/armv8_a_address_translation.pdf",
    "Excerpt" : "Page 2 of 32 ... Copyright © 2017-2019 Arm Limited or its affiliates. All rights reserved. Arm 100940_0101_en ... 2 ... 3.4 ... 4.1 ... 4.2 ... Contents ... Armv8-A Address Translation",
    "FirstSentences" : "Armv8-A Address Translation Arm Connev8ct -A Adrd Gresuisd e Use Version 0.1 Translation Version 1.1 Page 1 of 32 Copyright © 2017-2019 Arm Limited or its affiliates. All rights reserved. Arm ..."
  }, {
    "title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
    "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
    "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
    "clickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
    "excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
    "firstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
      "uri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/61027a6c9ebe3a7dbd3a8285",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... from Neon ... Copyright © 2021 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
      "firstSentences" : "Helium Programmer's Guide: Migrating to Helium from Neon Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). All rights reserved. Issue 1.0 102107_0100_01 Helium Programmer's Guide: ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "firstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "document_number" : "102107a",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4716478",
          "sysurihash" : "ZU8ziWskVnñWPYfð",
          "urihash" : "ZU8ziWskVnñWPYfð",
          "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "systransactionid" : 863767,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1616457660000,
          "topparentid" : 4716478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627552364000,
          "sysconcepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
          "concepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085003000,
          "permanentid" : "3b7cbcfa52ae845c6a2b8e5b7e6a52aba72a41f64e4e35be540c21e05542",
          "syslanguage" : [ "English" ],
          "itemid" : "61027a6c9ebe3a7dbd3a8275",
          "transactionid" : 863767,
          "title" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "products" : [ "MVE Intrinsics" ],
          "date" : 1649085003000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102107a:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085003777843577,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084815174,
          "syssize" : 5156,
          "sysdate" : 1649085003000,
          "haslayout" : "1",
          "topparent" : "4716478",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4716478,
          "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085003000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102107a/0100/?lang=en",
          "modified" : 1627552364000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085003777843577,
          "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "Uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "Excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "FirstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
        "document_number" : "102107a",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4716478",
        "sysauthor" : "Arm Limited",
        "sysurihash" : "ñLBcYðlhyAKFmUuJ",
        "urihash" : "ñLBcYðlhyAKFmUuJ",
        "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
        "systransactionid" : 863767,
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1616457660000,
        "topparentid" : 4716478,
        "numberofpages" : 79,
        "sysconcepts" : "instructions ; helium ; Neon implementation ; diff output ; intrinsics ; arm ; predication ; single-precision floating-point ; conditional selection ; functionality ; floating-point ; dot product ; underlying algorithm ; direct conversion ; f32 ; neon",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
        "syscompany" : "Arm Limited",
        "attachmentparentid" : 4716478,
        "parentitem" : "61027a6c9ebe3a7dbd3a8275",
        "concepts" : "instructions ; helium ; Neon implementation ; diff output ; intrinsics ; arm ; predication ; single-precision floating-point ; conditional selection ; functionality ; floating-point ; dot product ; underlying algorithm ; direct conversion ; f32 ; neon",
        "documenttype" : "pdf",
        "isattachment" : "4716478",
        "sysindexeddate" : 1649085001000,
        "permanentid" : "b396dc3bac9202c43fc83bdd8b44bfe3159415d7def67b15d3029781d96d",
        "syslanguage" : [ "English" ],
        "itemid" : "61027a6c9ebe3a7dbd3a8285",
        "transactionid" : 863767,
        "title" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
        "date" : 1649085001000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102107a:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649085001568988933,
        "sysisattachment" : "4716478",
        "navigationhierarchiescontenttype" : "Guide",
        "company" : "Arm Limited",
        "sysattachmentparentid" : 4716478,
        "size" : 1938108,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/61027a6c9ebe3a7dbd3a8285",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084816854,
        "syssize" : 1938108,
        "sysdate" : 1649085001000,
        "topparent" : "4716478",
        "author" : "Arm Limited",
        "label_version" : "1.0",
        "systopparentid" : 4716478,
        "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
        "wordcount" : 1688,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649085001000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/61027a6c9ebe3a7dbd3a8285",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649085001568988933,
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
        "syscollection" : "default"
      },
      "Title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
      "Uri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/61027a6c9ebe3a7dbd3a8285",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/pdf/102107_0100_01_HeliumProgrammersGuide_NeonMigration.pdf",
      "Excerpt" : "Other brands and names mentioned in this document may be the trademarks of their ... from Neon ... Copyright © 2021 Arm Limited (or its affiliates). All rights reserved. Arm Limited.",
      "FirstSentences" : "Helium Programmer's Guide: Migrating to Helium from Neon Non-Confidential Copyright © 2021 Arm Limited (or its affiliates). All rights reserved. Issue 1.0 102107_0100_01 Helium Programmer's Guide: ..."
    }, {
      "title" : "AEC in WebRTC",
      "uri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "clickUri" : "https://developer.arm.com/documentation/102107a/0100/AEC-in-WebRTC?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "excerpt" : "The following code shows the implementation of vinvq_helium_f32 together with the two ... The following code shows the implementation of the vector square root function: \\r\\nstatic inline ...",
      "firstSentences" : "AEC in WebRTC This section of the guide examines the implementation of the core AEC algorithm in WebRTC. Web Real-Time Communication (WebRTC) is an open-source project that enables Real-Time ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "firstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "document_number" : "102107a",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4716478",
          "sysurihash" : "ZU8ziWskVnñWPYfð",
          "urihash" : "ZU8ziWskVnñWPYfð",
          "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "systransactionid" : 863767,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1616457660000,
          "topparentid" : 4716478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627552364000,
          "sysconcepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
          "concepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085003000,
          "permanentid" : "3b7cbcfa52ae845c6a2b8e5b7e6a52aba72a41f64e4e35be540c21e05542",
          "syslanguage" : [ "English" ],
          "itemid" : "61027a6c9ebe3a7dbd3a8275",
          "transactionid" : 863767,
          "title" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "products" : [ "MVE Intrinsics" ],
          "date" : 1649085003000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102107a:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085003777843577,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084815174,
          "syssize" : 5156,
          "sysdate" : 1649085003000,
          "haslayout" : "1",
          "topparent" : "4716478",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4716478,
          "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085003000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102107a/0100/?lang=en",
          "modified" : 1627552364000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085003777843577,
          "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "Uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "Excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "FirstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "AEC in WebRTC ",
        "document_number" : "102107a",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4716478",
        "sysurihash" : "ñMeRjQpXF8pSpH9L",
        "urihash" : "ñMeRjQpXF8pSpH9L",
        "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1616457660000,
        "topparentid" : 4716478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627552364000,
        "sysconcepts" : "AEC algorithm ; WebRTC ; echoes ; real-time ; square root ; vectorizing division ; f32 ; helium ; optimized migration ; intrinsics ; instructions ; described previously ; initialization ; iterations",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
        "attachmentparentid" : 4716478,
        "parentitem" : "61027a6c9ebe3a7dbd3a8275",
        "concepts" : "AEC algorithm ; WebRTC ; echoes ; real-time ; square root ; vectorizing division ; f32 ; helium ; optimized migration ; intrinsics ; instructions ; described previously ; initialization ; iterations",
        "documenttype" : "html",
        "isattachment" : "4716478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084985000,
        "permanentid" : "1c5801b952bf2a2eda4be384476fd948c5459e0929dbccd7569f15c75dfe",
        "syslanguage" : [ "English" ],
        "itemid" : "61027a6c9ebe3a7dbd3a8282",
        "transactionid" : 863766,
        "title" : "AEC in WebRTC ",
        "products" : [ "MVE Intrinsics" ],
        "date" : 1649084985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102107a:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084985914532297,
        "sysisattachment" : "4716478",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4716478,
        "size" : 14768,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/AEC-in-WebRTC?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084815174,
        "syssize" : 14768,
        "sysdate" : 1649084985000,
        "haslayout" : "1",
        "topparent" : "4716478",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4716478,
        "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
        "wordcount" : 376,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/AEC-in-WebRTC?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102107a/0100/AEC-in-WebRTC?lang=en",
        "modified" : 1627552364000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084985914532297,
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
        "syscollection" : "default"
      },
      "Title" : "AEC in WebRTC",
      "Uri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/AEC-in-WebRTC?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/AEC-in-WebRTC",
      "Excerpt" : "The following code shows the implementation of vinvq_helium_f32 together with the two ... The following code shows the implementation of the vector square root function: \\r\\nstatic inline ...",
      "FirstSentences" : "AEC in WebRTC This section of the guide examines the implementation of the core AEC algorithm in WebRTC. Web Real-Time Communication (WebRTC) is an open-source project that enables Real-Time ..."
    }, {
      "title" : "Next steps",
      "uri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "clickUri" : "https://developer.arm.com/documentation/102107a/0100/Next-steps?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "excerpt" : "Next steps This guide has provided examples of how to migrate code from Neon to Helium using ... The next step is for you to migrate your own Neon code to Helium. ... Next steps NeonMVEHelium",
      "firstSentences" : "Next steps This guide has provided examples of how to migrate code from Neon to Helium using intrinsics. The next step is for you to migrate your own Neon code to Helium. Arm provides extensive ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "printableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "clickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "firstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "document_number" : "102107a",
          "document_version" : "0100",
          "content_type" : "guide",
          "systopparent" : "4716478",
          "sysurihash" : "ZU8ziWskVnñWPYfð",
          "urihash" : "ZU8ziWskVnñWPYfð",
          "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "systransactionid" : 863767,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1616457660000,
          "topparentid" : 4716478,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1627552364000,
          "sysconcepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
          "concepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649085003000,
          "permanentid" : "3b7cbcfa52ae845c6a2b8e5b7e6a52aba72a41f64e4e35be540c21e05542",
          "syslanguage" : [ "English" ],
          "itemid" : "61027a6c9ebe3a7dbd3a8275",
          "transactionid" : 863767,
          "title" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
          "products" : [ "MVE Intrinsics" ],
          "date" : 1649085003000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "102107a:0100:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
          "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649085003777843577,
          "navigationhierarchiescontenttype" : "Guide",
          "size" : 5156,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084815174,
          "syssize" : 5156,
          "sysdate" : 1649085003000,
          "haslayout" : "1",
          "topparent" : "4716478",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 4716478,
          "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
          "wordcount" : 306,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
          "document_revision" : "01",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649085003000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/102107a/0100/?lang=en",
          "modified" : 1627552364000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649085003777843577,
          "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
          "syscollection" : "default"
        },
        "Title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
        "Uri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
        "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
        "Excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
        "FirstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Next steps ",
        "document_number" : "102107a",
        "document_version" : "0100",
        "content_type" : "guide",
        "systopparent" : "4716478",
        "sysurihash" : "ð9tLð7RWV5gaV1sz",
        "urihash" : "ð9tLð7RWV5gaV1sz",
        "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1616457660000,
        "topparentid" : 4716478,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1627552364000,
        "sysconcepts" : "Neon intrinsics ; real-life scenarios ; migration process ; Arm",
        "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
        "attachmentparentid" : 4716478,
        "parentitem" : "61027a6c9ebe3a7dbd3a8275",
        "concepts" : "Neon intrinsics ; real-life scenarios ; migration process ; Arm",
        "documenttype" : "html",
        "isattachment" : "4716478",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084985000,
        "permanentid" : "fb8a463884b50d6632bef97be7c6e983725fa11229182f2f4be8bbaa5358",
        "syslanguage" : [ "English" ],
        "itemid" : "61027a6c9ebe3a7dbd3a8284",
        "transactionid" : 863766,
        "title" : "Next steps ",
        "products" : [ "MVE Intrinsics" ],
        "date" : 1649084985000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "102107a:0100:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
        "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084985842202013,
        "sysisattachment" : "4716478",
        "navigationhierarchiescontenttype" : "Guide",
        "sysattachmentparentid" : 4716478,
        "size" : 510,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/Next-steps?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084815162,
        "syssize" : 510,
        "sysdate" : 1649084985000,
        "haslayout" : "1",
        "topparent" : "4716478",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4716478,
        "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
        "wordcount" : 51,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
        "document_revision" : "01",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/Next-steps?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/102107a/0100/Next-steps?lang=en",
        "modified" : 1627552364000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084985842202013,
        "uri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
        "syscollection" : "default"
      },
      "Title" : "Next steps",
      "Uri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/Next-steps?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en/Next-steps",
      "Excerpt" : "Next steps This guide has provided examples of how to migrate code from Neon to Helium using ... The next step is for you to migrate your own Neon code to Helium. ... Next steps NeonMVEHelium",
      "FirstSentences" : "Next steps This guide has provided examples of how to migrate code from Neon to Helium using intrinsics. The next step is for you to migrate your own Neon code to Helium. Arm provides extensive ..."
    } ],
    "totalNumberOfChildResults" : 16,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
      "document_number" : "102107a",
      "document_version" : "0100",
      "content_type" : "guide",
      "systopparent" : "4716478",
      "sysurihash" : "ZU8ziWskVnñWPYfð",
      "urihash" : "ZU8ziWskVnñWPYfð",
      "sysuri" : "https://developer.arm.com/documentation/102107a/0100/en",
      "systransactionid" : 863767,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1616457660000,
      "topparentid" : 4716478,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1627552364000,
      "sysconcepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
      "navigationhierarchies" : [ "5eec7371e24a5e02d07b2752|5eec74eee24a5e02d07b2797|5eec74efe24a5e02d07b27a3|5eec74f0e24a5e02d07b27a7|5eec74f0e24a5e02d07b27a8" ],
      "concepts" : "Neon code ; Helium ; complexities ; migrating ; architectures ; similarities ; features ; matrix transposition ; instructions mix ; floating-point ; predication ; Real-Time Communication ; Acoustic Echo Cancelation ; familiarity ; Fixed-point",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649085003000,
      "permanentid" : "3b7cbcfa52ae845c6a2b8e5b7e6a52aba72a41f64e4e35be540c21e05542",
      "syslanguage" : [ "English" ],
      "itemid" : "61027a6c9ebe3a7dbd3a8275",
      "transactionid" : 863767,
      "title" : "Helium Programmer's Guide: Migrating to Helium from Neon ",
      "products" : [ "MVE Intrinsics" ],
      "date" : 1649085003000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "102107a:0100:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "Embedded Software Developers", "Software Developers", "Application Developers", "Graphics Developers", "Kernel Developers", "Linux Developers" ],
      "audience" : [ "embeddedSoftwareDevelopers", "softwareDevelopers", "applicationDevelopers", "graphicsDevelopers", "kernelDevelopers", "linuxDevelopers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649085003777843577,
      "navigationhierarchiescontenttype" : "Guide",
      "size" : 5156,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084815174,
      "syssize" : 5156,
      "sysdate" : 1649085003000,
      "haslayout" : "1",
      "topparent" : "4716478",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 4716478,
      "content_description" : "This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and investigate how to migrate this Neon code to Helium.",
      "wordcount" : 306,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "navigationhierarchiesproducts" : [ "Architectures", "Architectures|Instruction Sets", "Architectures|Instruction Sets|SIMD ISAs", "Architectures|Instruction Sets|SIMD ISAs|Helium", "Architectures|Instruction Sets|SIMD ISAs|Helium|MVE Intrinsics" ],
      "document_revision" : "01",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649085003000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/102107a/0100/?lang=en",
      "modified" : 1627552364000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649085003777843577,
      "uri" : "https://developer.arm.com/documentation/102107a/0100/en",
      "syscollection" : "default"
    },
    "Title" : "Helium Programmer's Guide: Migrating to Helium from Neon",
    "Uri" : "https://developer.arm.com/documentation/102107a/0100/en",
    "PrintableUri" : "https://developer.arm.com/documentation/102107a/0100/en",
    "ClickUri" : "https://developer.arm.com/documentation/102107a/0100/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/102107a/0100/en",
    "Excerpt" : "However, this does not necessarily mean you must redesign the code from scratch. ... The examples in this guide cover a range of complexities. ... The following are simple migration examples.",
    "FirstSentences" : "Overview This guide aims to help anyone migrating existing vector processing code that uses Neon intrinsics to Helium intrinsics. We will look at Neon code examples of varying complexity and ..."
  }, {
    "title" : "AMBA APB signals",
    "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "excerpt" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB ... With the exception of the BnRES signal, the AMBA APB signals have a P prefix and are ...",
    "firstSentences" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the AMBA APB signals have a P ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
      "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "c84XWyXH73EhEkJT",
        "urihash" : "c84XWyXH73EhEkJT",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084821000,
        "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263c88295d1e18d37a79",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084821000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084821197581020,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 1874,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 1874,
        "sysdate" : 1649084821000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 141,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084821000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084821197581020,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
      "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
      "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
    },
    "childResults" : [ {
      "title" : "On-chip signals",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "excerpt" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input.",
      "firstSentences" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input. This ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "On-chip signals ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "4Zp8MaB1OdL9jx32",
        "urihash" : "4Zp8MaB1OdL9jx32",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "on-chip signals ; reset asynchronously ; storage elements ; internal data ; scan",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "on-chip signals ; reset asynchronously ; storage elements ; internal data ; scan",
        "documenttype" : "html",
        "isattachment" : "3490766",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084985000,
        "permanentid" : "26a2667c07bb47932e0ce6432ced20e98d04d108fdc347dce8513e87fa00",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa7",
        "transactionid" : 863766,
        "title" : "On-chip signals ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084984000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084984990289896,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 346,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 346,
        "sysdate" : 1649084984000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084985000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084984990289896,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
        "syscollection" : "default"
      },
      "Title" : "On-chip signals",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/on-chip-signals",
      "Excerpt" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input.",
      "FirstSentences" : "On-chip signals Table A.2 shows the non-AMBA on-chip signals from the block. Name Type Source\\/ destination Description SCANMODE Input Test controller PrimeCell GPIO scan test hold input. This ..."
    }, {
      "title" : "ARM PrimeCell Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "clickUri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "excerpt" : "A ... ARM DDI0142B Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0142B ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... 1.2 ... 2-5",
      "firstSentences" : "ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI0142B ii ARM PrimeCell Technical Reference Manual Copyright ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell Technical Reference Manual ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysauthor" : "ARM Limited",
        "sysurihash" : "ñMKJwOðflmZaNZhk",
        "urihash" : "ñMKJwOðflmZaNZhk",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
        "systransactionid" : 863764,
        "copyright" : "Copyright ©€1999 ARM Limited. All rights reserved.",
        "is_confidential" : 0,
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "numberofpages" : 40,
        "sysconcepts" : "data direction ; ports ; PrimeCell GPIO ; interfaces ; input stimulus ; ARM ; reads ; reset ; memory organization ; functional verification ; low-order ; conventions ; base address ; offset ; test clocks ; bus transfers",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "data direction ; ports ; PrimeCell GPIO ; interfaces ; input stimulus ; ARM ; reads ; reset ; memory organization ; functional verification ; low-order ; conventions ; base address ; offset ; test clocks ; bus transfers",
        "documenttype" : "pdf",
        "isattachment" : "3490766",
        "sysindexeddate" : 1649084824000,
        "permanentid" : "80236093817b123cf408846b313650b15a3484adcef8a45df02684f85fbb",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa9",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell Technical Reference Manual ",
        "date" : 1649084824000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084824157437956,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 554288,
        "sysdocumenttype" : "pdf",
        "clickableuri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084812697,
        "syssize" : 554288,
        "sysdate" : 1649084824000,
        "topparent" : "3490766",
        "author" : "ARM Limited",
        "label_version" : "1.0",
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 705,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084824000,
        "filetype" : "pdf",
        "sysclickableuri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
        "sysfiletype" : "pdf",
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084824157437956,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "ClickUri" : "https://documentation-service.arm.com/static/5e8e263d88295d1e18d37aa9",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/pdf/DDI0142B_gpio_pl060_trm.pdf",
      "Excerpt" : "A ... ARM DDI0142B Contents ... Chapter 3 ... Chapter 4 ... ARM DDI0142B ... Preface ... About this document ... vi Further reading ... viii Feedback ... ix ... Introduction ... 1.2 ... 2-5",
      "FirstSentences" : "ARM PrimeCell General Purpose Input/Output (PL060) Technical Reference Manual Copyright © 1999 ARM Limited. All rights reserved. ARM DDI0142B ii ARM PrimeCell Technical Reference Manual Copyright ..."
    }, {
      "title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions",
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "excerpt" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix ... It contains the following sections: AMBA APB signals AMBA APB signals Signals to pads.",
      "firstSentences" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix describes the signals that interface with the ARM PrimeCell General Purpose Input\\/Output (PL060).",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM PrimeCell Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM PrimeCell Technical Reference Manual ",
          "document_number" : "ddi0142",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3490766",
          "sysurihash" : "c84XWyXH73EhEkJT",
          "urihash" : "c84XWyXH73EhEkJT",
          "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "systransactionid" : 863764,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1206638541000,
          "topparentid" : 3490766,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586374204000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "navigationhierarchies" : [ "NoMatchingHierarchies" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; party ; accordance ; Non-Confidential ; Confidentiality ; subsidiaries",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084821000,
          "permanentid" : "09dbdce45dc713e6fcf461cf3c0986b37a003cf43927dc74b05a8d72a191",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e263c88295d1e18d37a79",
          "transactionid" : 863764,
          "title" : "ARM PrimeCell Technical Reference Manual ",
          "products" : [ "ARM PrimeCell" ],
          "date" : 1649084821000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0142:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084821197581020,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1874,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084811233,
          "syssize" : 1874,
          "sysdate" : 1649084821000,
          "haslayout" : "1",
          "topparent" : "3490766",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3490766,
          "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
          "wordcount" : 141,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084821000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0142/b/?lang=en",
          "modified" : 1638973781000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084821197581020,
          "uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM PrimeCell Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en",
        "Excerpt" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM PrimeCell Technical Reference Manual General Purpose Input\\/Output (PL060) Copyright 1999 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions ",
        "document_number" : "ddi0142",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3490766",
        "sysurihash" : "ARJKoCMhoHVtf4ky",
        "urihash" : "ARJKoCMhoHVtf4ky",
        "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1206638541000,
        "topparentid" : 3490766,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586374204000,
        "sysconcepts" : "APB signals",
        "navigationhierarchies" : [ "NoMatchingHierarchies" ],
        "attachmentparentid" : 3490766,
        "parentitem" : "5e8e263c88295d1e18d37a79",
        "concepts" : "APB signals",
        "documenttype" : "html",
        "isattachment" : "3490766",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084821000,
        "permanentid" : "e52eef941a2cf558d6bf80112c84fcd423bceae10f065be812c6bc6b0427",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e263d88295d1e18d37aa5",
        "transactionid" : 863764,
        "title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions ",
        "products" : [ "ARM PrimeCell" ],
        "date" : 1649084821000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0142:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084821249221766,
        "sysisattachment" : "3490766",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3490766,
        "size" : 368,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084811233,
        "syssize" : 368,
        "sysdate" : 1649084821000,
        "haslayout" : "1",
        "topparent" : "3490766",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3490766,
        "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
        "wordcount" : 26,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084821000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
        "modified" : 1638973781000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084821249221766,
        "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
        "syscollection" : "default"
      },
      "Title" : "ARM PrimeCell General Purpose Input/Output (PL060) Signal Descriptions",
      "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions",
      "Excerpt" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix ... It contains the following sections: AMBA APB signals AMBA APB signals Signals to pads.",
      "FirstSentences" : "Appendix A. ARM PrimeCell General Purpose Input\\/Output (PL060) Signal Descriptions This appendix describes the signals that interface with the ARM PrimeCell General Purpose Input\\/Output (PL060)."
    } ],
    "totalNumberOfChildResults" : 7,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "AMBA APB signals ",
      "document_number" : "ddi0142",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3490766",
      "sysurihash" : "hpdPi9ð1srN5Szi1",
      "urihash" : "hpdPi9ð1srN5Szi1",
      "sysuri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
      "systransactionid" : 863766,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1206638541000,
      "topparentid" : 3490766,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586374204000,
      "sysconcepts" : "signals ; data bus ; clock ; slave device ; PrimeCell GPIO ; decoder ; cycle",
      "navigationhierarchies" : [ "NoMatchingHierarchies" ],
      "attachmentparentid" : 3490766,
      "parentitem" : "5e8e263c88295d1e18d37a79",
      "concepts" : "signals ; data bus ; clock ; slave device ; PrimeCell GPIO ; decoder ; cycle",
      "documenttype" : "html",
      "isattachment" : "3490766",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084985000,
      "permanentid" : "49df5a077a3987d1bd0075c6d700a184fa9789ccf3ba18fd9b5fad93f7fd",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e263d88295d1e18d37aa6",
      "transactionid" : 863766,
      "title" : "AMBA APB signals ",
      "products" : [ "ARM PrimeCell" ],
      "date" : 1649084985000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0142:b:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084985591128170,
      "sysisattachment" : "3490766",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3490766,
      "size" : 1236,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084811233,
      "syssize" : 1236,
      "sysdate" : 1649084985000,
      "haslayout" : "1",
      "topparent" : "3490766",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3490766,
      "content_description" : "This document is the technical reference manual for the ARM PrimeCell General Purpose Input/Output (PL060).",
      "wordcount" : 93,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "NoMatchingHierarchies" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084985000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
      "modified" : 1638973781000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084985591128170,
      "uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
      "syscollection" : "default"
    },
    "Title" : "AMBA APB signals",
    "Uri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0142/b/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0142/b/en/arm-primecell-general-purpose-input-output--pl060--signal-descriptions/amba-apb-signals",
    "Excerpt" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB ... With the exception of the BnRES signal, the AMBA APB signals have a P prefix and are ...",
    "FirstSentences" : "AMBA APB signals The PrimeCell General Purpose Input\\/Output (GPIO) module is connected to the AMBA APB bus as a bus slave. With the exception of the BnRES signal, the AMBA APB signals have a P ..."
  }, {
    "title" : "ARM 946E-S Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "excerpt" : "ARM DDI 0155A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM946E-S ... 1-2 Microprocessor block diagram ... 1-3 ... 3-13",
    "firstSentences" : "ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0155A ii ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved.",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ARM 946E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM 946E-S Technical Reference Manual ",
        "document_number" : "ddi0155",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724269",
        "sysurihash" : "qpQfw4nL0Xr0M17Y",
        "urihash" : "qpQfw4nL0Xr0M17Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594042234000,
        "topparentid" : 3724269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594042420000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084966000,
        "permanentid" : "45e659c0602ee15e21e7d90e75019664f4b625b1c65fe8a83b939c386c56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f032834cafe527e86f5b8ab",
        "transactionid" : 863766,
        "title" : "ARM 946E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0155:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084966406033979,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084885697,
        "syssize" : 154,
        "sysdate" : 1649084966000,
        "haslayout" : "1",
        "topparent" : "3724269",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724269,
        "content_description" : "This document is a reference manual for the ARM946E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0155/a/?lang=en",
        "modified" : 1638974239000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084966406033979,
        "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 946E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "Excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9"
    },
    "childResults" : [ {
      "title" : "ARM 946E-S Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "firstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ARM 946E-S Technical Reference Manual ",
        "document_number" : "ddi0155",
        "document_version" : "a",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724269",
        "sysurihash" : "qpQfw4nL0Xr0M17Y",
        "urihash" : "qpQfw4nL0Xr0M17Y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "systransactionid" : 863766,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.0,
        "published" : 1594042234000,
        "topparentid" : 3724269,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1594042420000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
        "documenttype" : "html",
        "contentformat" : "PDFOnly",
        "sysindexeddate" : 1649084966000,
        "permanentid" : "45e659c0602ee15e21e7d90e75019664f4b625b1c65fe8a83b939c386c56",
        "syslanguage" : [ "English" ],
        "itemid" : "5f032834cafe527e86f5b8ab",
        "transactionid" : 863766,
        "title" : "ARM 946E-S Technical Reference Manual ",
        "products" : [ "Arm9" ],
        "date" : 1649084966000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0155:a:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084966406033979,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 154,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084885697,
        "syssize" : 154,
        "sysdate" : 1649084966000,
        "haslayout" : "1",
        "topparent" : "3724269",
        "label_version" : "A",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724269,
        "content_description" : "This document is a reference manual for the ARM946E-S.",
        "wordcount" : 20,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
        "document_revision" : "a",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084966000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0155/a/?lang=en",
        "modified" : 1638974239000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084966406033979,
        "uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
        "syscollection" : "default"
      },
      "Title" : "ARM 946E-S Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0155/a/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en",
      "Excerpt" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9",
      "FirstSentences" : "ARM 946E-S Technical Reference Manual This document is only available in a PDF version. Click Download to view. ARM 946E-S Technical Reference Manual Arm9"
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM 946E-S Technical Reference Manual ",
      "document_number" : "ddi0155",
      "document_version" : "a",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724269",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "uHNb46uaoKFZ5Tjn",
      "urihash" : "uHNb46uaoKFZ5Tjn",
      "sysuri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
      "systransactionid" : 863766,
      "copyright" : "Copyright © 2000 ARM Limited. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1594042234000,
      "topparentid" : 3724269,
      "numberofpages" : 192,
      "sysconcepts" : "instructions ; ARM946E ; protection unit ; interfaces ; tightly-coupled SRAM ; CP15 registers ; registers ; caches ; execution ; accesses ; ARM Limited ; ARM9E ; rising edge ; coprocessors ; cores ; debugging",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac", "5eec6e83e24a5e02d07b25a9|5eec6e83e24a5e02d07b25ac" ],
      "attachmentparentid" : 3724269,
      "parentitem" : "5f032834cafe527e86f5b8ab",
      "concepts" : "instructions ; ARM946E ; protection unit ; interfaces ; tightly-coupled SRAM ; CP15 registers ; registers ; caches ; execution ; accesses ; ARM Limited ; ARM9E ; rising edge ; coprocessors ; cores ; debugging",
      "documenttype" : "pdf",
      "isattachment" : "3724269",
      "sysindexeddate" : 1649084969000,
      "permanentid" : "0524e2bdacf73fecdd9a2943acb172eb492a260ff567e56792f961bd88dc",
      "syslanguage" : [ "English" ],
      "itemid" : "5f032835cafe527e86f5b8ad",
      "transactionid" : 863766,
      "title" : "ARM 946E-S Technical Reference Manual ",
      "date" : 1649084968000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0155:a:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084968812481901,
      "sysisattachment" : "3724269",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724269,
      "size" : 1070163,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084886927,
      "syssize" : 1070163,
      "sysdate" : 1649084968000,
      "topparent" : "3724269",
      "author" : "ARM Limited",
      "label_version" : "A",
      "systopparentid" : 3724269,
      "content_description" : "This document is a reference manual for the ARM946E-S.",
      "wordcount" : 2465,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Classic Processors|Arm9", "Classic Processors|Arm9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Classic Processors", "IP Products|Processors|Classic Processors|Arm9" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084969000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084968812481901,
      "uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
      "syscollection" : "default"
    },
    "Title" : "ARM 946E-S Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f032835cafe527e86f5b8ad",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0155/a/en/pdf/DDI0155.pdf",
    "Excerpt" : "ARM DDI 0155A ... Preface ... About this document ... xii Further reading ... xv Feedback ... xvi ... Introduction ... About the ARM946E-S ... 1-2 Microprocessor block diagram ... 1-3 ... 3-13",
    "FirstSentences" : "ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved. ARM DDI 0155A ii ARM 946E-S Technical Reference Manual Copyright © 2000 ARM Limited. All rights reserved."
  }, {
    "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "printableUri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "firstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101560_0102_00_en Arm® Neoverse™ E1 Core Technical ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "101560",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466901",
        "sysurihash" : "FypðSO8zsJGu0HPJ",
        "urihash" : "FypðSO8zsJGu0HPJ",
        "sysuri" : "https://developer.arm.com/documentation/101560/0102/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1585244128000,
        "topparentid" : 4466901,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612359358000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084844000,
        "permanentid" : "7835fd8b1fc356d49d0cc81684bb758738e5955f9a30ada2416d7a6ffe18",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa6beeee5236980d08d2a",
        "transactionid" : 863764,
        "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649084844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101560:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084844502960957,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084836925,
        "syssize" : 237,
        "sysdate" : 1649084844000,
        "haslayout" : "1",
        "topparent" : "4466901",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466901,
        "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101560/0102/?lang=en",
        "modified" : 1636977855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084844502960957,
        "uri" : "https://developer.arm.com/documentation/101560/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "Excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ..."
    },
    "childResults" : [ {
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "printableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "clickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "document_number" : "101560",
        "document_version" : "0102",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "4466901",
        "sysurihash" : "FypðSO8zsJGu0HPJ",
        "urihash" : "FypðSO8zsJGu0HPJ",
        "sysuri" : "https://developer.arm.com/documentation/101560/0102/en",
        "systransactionid" : 863764,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1585244128000,
        "topparentid" : 4466901,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1612359358000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084844000,
        "permanentid" : "7835fd8b1fc356d49d0cc81684bb758738e5955f9a30ada2416d7a6ffe18",
        "syslanguage" : [ "English" ],
        "itemid" : "601aa6beeee5236980d08d2a",
        "transactionid" : 863764,
        "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
        "products" : [ "Neoverse E1" ],
        "date" : 1649084844000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "101560:0102:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084844502960957,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 237,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084836925,
        "syssize" : 237,
        "sysdate" : 1649084844000,
        "haslayout" : "1",
        "topparent" : "4466901",
        "label_version" : "r1p2",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 4466901,
        "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
        "wordcount" : 22,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
        "document_revision" : "00",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084844000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/101560/0102/?lang=en",
        "modified" : 1636977855000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084844502960957,
        "uri" : "https://developer.arm.com/documentation/101560/0102/en",
        "syscollection" : "default"
      },
      "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
      "Uri" : "https://developer.arm.com/documentation/101560/0102/en",
      "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en",
      "ClickUri" : "https://developer.arm.com/documentation/101560/0102/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en",
      "Excerpt" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 This document is only available in a PDF version. Click Download to view. Arm Neoverse E1 Core Technical Reference ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "document_number" : "101560",
      "document_version" : "0102",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "4466901",
      "sysauthor" : "ARM",
      "sysurihash" : "jldmRzbUiDRwvcWZ",
      "urihash" : "jldmRzbUiDRwvcWZ",
      "sysuri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
      "keywords" : "Processors, Application Processor, Neoverse, Neoverse E1",
      "systransactionid" : 863764,
      "is_confidential" : 0,
      "validityscore" : 1.0,
      "published" : 1585244128000,
      "topparentid" : 4466901,
      "numberofpages" : 520,
      "sysconcepts" : "instructions ; registers ; interfacing ; configuration notes ; cores ; functional groups ; arm ; reset ; architecture profile ; Advanced SIMD ; translations ; assignments ; caches ; Exception levels ; EL1 ; Reference Manual Armv8",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7", "5eec6e7de24a5e02d07b25a4|5eec6e83e24a5e02d07b25a7" ],
      "attachmentparentid" : 4466901,
      "parentitem" : "601aa6beeee5236980d08d2a",
      "concepts" : "instructions ; registers ; interfacing ; configuration notes ; cores ; functional groups ; arm ; reset ; architecture profile ; Advanced SIMD ; translations ; assignments ; caches ; Exception levels ; EL1 ; Reference Manual Armv8",
      "documenttype" : "pdf",
      "isattachment" : "4466901",
      "sysindexeddate" : 1649084857000,
      "permanentid" : "54f29d7374e716704af62a3f347650de7105f4b0ce29ead87f16783fb692",
      "syslanguage" : [ "English" ],
      "itemid" : "601aa6beeee5236980d08d2c",
      "transactionid" : 863764,
      "title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2 ",
      "subject" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "date" : 1649084856000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "101560:0102:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084856330769361,
      "sysisattachment" : "4466901",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 4466901,
      "size" : 2140625,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084838285,
      "syssubject" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "syssize" : 2140625,
      "sysdate" : 1649084856000,
      "topparent" : "4466901",
      "author" : "ARM",
      "label_version" : "r1p2",
      "systopparentid" : 4466901,
      "content_description" : "This Technical Reference Manual is for the Neoverse E1 core. It provides reference documentation and contains programming details for registers. It also describes the memory system, the caches, the interrupts, and the debug features.",
      "wordcount" : 4627,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Neoverse|Neoverse E1", "Neoverse|Neoverse E1" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Neoverse", "IP Products|Processors|Neoverse|Neoverse E1" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084857000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084856330769361,
      "uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
      "syscollection" : "default"
    },
    "Title" : "Arm Neoverse E1 Core Technical Reference Manual Revision r1p2 Revision r1p2",
    "Uri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/601aa6beeee5236980d08d2c",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/101560/0102/en/pdf/arm_neoverse_e1_trm_101560_0102_00_en.pdf",
    "Excerpt" : "The Arm corporate logo and words marked with ® or ™ are registered trademarks or ... All rights reserved. Arm Limited. ... 110 Fulbourn Road, Cambridge, England CB1 9NJ. LES-PRE-20349",
    "FirstSentences" : "Arm® Neoverse™ E1 Core Revision: r1p2 Technical Reference Manual Copyright © 2019, 2020 Arm Limited or its affiliates. All rights reserved. 101560_0102_00_en Arm® Neoverse™ E1 Core Technical ..."
  }, {
    "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
    "uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "clickUri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "excerpt" : "ADC Rd, Rn, <op2> ... MLA Rd, Rn, Rm MLS Rd, Rn, Rm ... SMULL RdLo, RdHi, Rn, Rm ... UMULL RdLo, RdHi, Rn, Rm ... SMLAL RdLo, RdHi, Rn, Rm ... UMLAL RdLo, RdHi, Rn, Rm ... Cycles ... 1 + P",
    "firstSentences" : "Cortex -M4 Technical Reference Manual ARM DDI 0439B Errata 01 ARM DDI 0439B_Errata_01 ID033110 This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "document_number" : "ddi0439",
        "document_version" : "be",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724186",
        "sysurihash" : "lpyORaoiMOUgNfðf",
        "urihash" : "lpyORaoiMOUgNfðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594038533000,
        "topparentid" : 3724186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595530578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084768000,
        "permanentid" : "3769e36ba319657f3a750a27b3a0940c7391034b5c7c2b57738934b042c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19dd5220b7cf4bc524d9ac",
        "transactionid" : 863763,
        "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1649084768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0439:be:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084768757994833,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084754332,
        "syssize" : 209,
        "sysdate" : 1649084768000,
        "haslayout" : "1",
        "topparent" : "3724186",
        "label_version" : "r0p0 Errata 01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724186,
        "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "b.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0439/be/?lang=en",
        "modified" : 1639131367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084768757994833,
        "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "Excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ..."
    },
    "childResults" : [ {
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "firstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "document_number" : "ddi0439",
        "document_version" : "be",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3724186",
        "sysurihash" : "lpyORaoiMOUgNfðf",
        "urihash" : "lpyORaoiMOUgNfðf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 0.75,
        "published" : 1594038533000,
        "topparentid" : 3724186,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1595530578000,
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084768000,
        "permanentid" : "3769e36ba319657f3a750a27b3a0940c7391034b5c7c2b57738934b042c7",
        "syslanguage" : [ "English" ],
        "itemid" : "5f19dd5220b7cf4bc524d9ac",
        "transactionid" : 863763,
        "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
        "products" : [ "Cortex-M4" ],
        "date" : 1649084768000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0439:be:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
        "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084768757994833,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 209,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084754332,
        "syssize" : 209,
        "sysdate" : 1649084768000,
        "haslayout" : "1",
        "topparent" : "3724186",
        "label_version" : "r0p0 Errata 01",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3724186,
        "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
        "wordcount" : 23,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
        "document_revision" : "b.e",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084768000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0439/be/?lang=en",
        "modified" : 1639131367000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084768757994833,
        "uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
        "syscollection" : "default"
      },
      "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
      "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0439/be/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en",
      "Excerpt" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view.",
      "FirstSentences" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 This document is only available in a PDF version. Click Download to view. Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata ..."
    } ],
    "totalNumberOfChildResults" : 2,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
      "document_number" : "ddi0439",
      "document_version" : "be",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3724186",
      "sysauthor" : "ARM Limited",
      "sysurihash" : "V7HsdyY8DbU5HOMq",
      "urihash" : "V7HsdyY8DbU5HOMq",
      "sysuri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
      "systransactionid" : 863763,
      "copyright" : "Copyright ©€2010 ARM. All rights reserved.",
      "is_confidential" : 0,
      "validityscore" : 0.75,
      "published" : 1594038533000,
      "topparentid" : 3724186,
      "numberofpages" : 5,
      "sysconcepts" : "cycles ; instructions ; ARM ; execution ; data phases ; Neighboring load ; input operands ; operations use ; summary lists ; termination",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6e37e24a5e02d07b2558|5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a", "5eec6e66e24a5e02d07b2591|5eec6e71e24a5e02d07b259a" ],
      "attachmentparentid" : 3724186,
      "parentitem" : "5f19dd5220b7cf4bc524d9ac",
      "concepts" : "cycles ; instructions ; ARM ; execution ; data phases ; Neighboring load ; input operands ; operations use ; summary lists ; termination",
      "documenttype" : "pdf",
      "isattachment" : "3724186",
      "sysindexeddate" : 1649084769000,
      "permanentid" : "e9c76749441a190f609a6188d61a693ce1397ed3d1bdad6ec49d4f86a1af",
      "syslanguage" : [ "English" ],
      "itemid" : "5f19dd5320b7cf4bc524d9ae",
      "transactionid" : 863763,
      "title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01 ",
      "date" : 1649084769000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0439:be:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "Silicon Specialists", "Hardware Engineers", "SoC Designers" ],
      "audience" : [ "siliconSpecialists", "hardwareEngineers", "socDesigners" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084769024665370,
      "sysisattachment" : "3724186",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3724186,
      "size" : 123503,
      "sysdocumenttype" : "pdf",
      "clickableuri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084755467,
      "syssize" : 123503,
      "sysdate" : 1649084769000,
      "topparent" : "3724186",
      "author" : "ARM Limited",
      "label_version" : "r0p0 Errata 01",
      "systopparentid" : 3724186,
      "content_description" : "This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM DDI 0439B).",
      "wordcount" : 309,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|Processors|Cortex-M|Cortex-M4", "Cortex-M|Cortex-M4" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|Processors", "IP Products|Processors|Cortex-M", "IP Products|Processors|Cortex-M|Cortex-M4" ],
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084769000,
      "filetype" : "pdf",
      "sysclickableuri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
      "sysfiletype" : "pdf",
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084769024665370,
      "uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
      "syscollection" : "default"
    },
    "Title" : "Cortex-M4 Technical Reference Manual - ARM DDI 0439B Errata 01",
    "Uri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "ClickUri" : "https://documentation-service.arm.com/static/5f19dd5320b7cf4bc524d9ae",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0439/be/en/pdf/DDI0439B_ERRATA_01.pdf",
    "Excerpt" : "ADC Rd, Rn, <op2> ... MLA Rd, Rn, Rm MLS Rd, Rn, Rm ... SMULL RdLo, RdHi, Rn, Rm ... UMULL RdLo, RdHi, Rn, Rm ... SMLAL RdLo, RdHi, Rn, Rm ... UMLAL RdLo, RdHi, Rn, Rm ... Cycles ... 1 + P",
    "FirstSentences" : "Cortex -M4 Technical Reference Manual ARM DDI 0439B Errata 01 ARM DDI 0439B_Errata_01 ID033110 This Errata document gives corrections and additions to the Cortex-M4 Technical Reference Manual (ARM ..."
  }, {
    "title" : "Modifying the test program",
    "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "excerpt" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test ... Modifying the test program CoreSight ETM9",
    "firstSentences" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test requirements. Modifying the test program CoreSight ...",
    "summary" : null,
    "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : {
      "title" : "ETM7 Technical Reference Manual",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
      "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
      "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
      "summary" : null,
      "flags" : "HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 0,
      "percentScore" : 0.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : null,
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "ETM7 Technical Reference Manual ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "ðwHGdrwoKN24ZVXf",
        "urihash" : "ðwHGdrwoKN24ZVXf",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
        "documenttype" : "html",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084641000,
        "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38773",
        "transactionid" : 863761,
        "title" : "ETM7 Technical Reference Manual ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084641000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 0,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084641877699899,
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "size" : 2024,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 2024,
        "sysdate" : 1649084641000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 158,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084641000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084641877699899,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "syscollection" : "default"
      },
      "Title" : "ETM7 Technical Reference Manual",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
      "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
      "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
    },
    "childResults" : [ {
      "title" : "Aborts",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "excerpt" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory ... Even if aborts are not expected, it is strongly recommended that one example of an ...",
      "firstSentences" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory regions that can abort. Even if aborts are not expected, it is strongly recommended that one ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Aborts ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "4itph8LCkvtOfXZ1",
        "urihash" : "4itph8LCkvtOfXZ1",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
        "systransactionid" : 863763,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "memory regions ; test bench ; instruction ; warning ; R0 ; R1 ; Prefetch ; accesses ; nReturnAddress ; ReturnAddress ; AbortingAddress ; exception",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "memory regions ; test bench ; instruction ; warning ; R0 ; R1 ; Prefetch ; accesses ; nReturnAddress ; ReturnAddress ; AbortingAddress ; exception",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084762000,
        "permanentid" : "b95d8353a1499fb7f3abd96a36f8c3cae93300fcf369023adbb8262b58cc",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d387b8",
        "transactionid" : 863763,
        "title" : "Aborts ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084762000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084762778555132,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 1554,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 1554,
        "sysdate" : 1649084762000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 106,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084762000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084762778555132,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
        "syscollection" : "default"
      },
      "Title" : "Aborts",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program/aborts?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program/aborts",
      "Excerpt" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory ... Even if aborts are not expected, it is strongly recommended that one example of an ...",
      "FirstSentences" : "Aborts The abort signal(s) might also need specific additions, depending on whether there are memory regions that can abort. Even if aborts are not expected, it is strongly recommended that one ..."
    }, {
      "title" : "Programming and reading ETM7 registers",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "excerpt" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "firstSentences" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Programming and reading ETM7 registers ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "D8UdIU5pnWdZg9J9",
        "urihash" : "D8UdIU5pnWdZg9J9",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "data field ; TAP controller ; registers ; reading ; ETM7 ; scan ; interface ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "data field ; TAP controller ; registers ; reading ; ETM7 ; scan ; interface ; JTAG ; UPDATE-DR state ; general arrangement ; Programming",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084674000,
        "permanentid" : "4137edcbc128a19f548dc39fea37bbba04d517dc40bf391a3b326feb7233",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38782",
        "transactionid" : 863761,
        "title" : "Programming and reading ETM7 registers ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084674000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084674519092014,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 902,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 902,
        "sysdate" : 1649084674000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 72,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084674000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084674519092014,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
        "syscollection" : "default"
      },
      "Title" : "Programming and reading ETM7 registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/programming-and-reading-etm7-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/programming-and-reading-etm7-registers",
      "Excerpt" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG ... The interface is an extension of the ARM TAP controller, and is assigned scan chain 6.",
      "FirstSentences" : "Programming and reading ETM7 registers All registers in the ETM7 are programmed through a JTAG interface. The interface is an extension of the ARM TAP controller, and is assigned scan chain 6. The ..."
    }, {
      "title" : "TAP interface",
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "excerpt" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . ... The ETM7 uses scan chain 6. ... TAP interface CoreSight ETM9",
      "firstSentences" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . Figure 2.1. ETM7 TAP structure The ETM7 TAP is logically part of the ARM ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ETM7 Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "firstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ETM7 Technical Reference Manual ",
          "document_number" : "ddi0158",
          "document_version" : "d",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3496624",
          "sysurihash" : "ðwHGdrwoKN24ZVXf",
          "urihash" : "ðwHGdrwoKN24ZVXf",
          "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "systransactionid" : 863761,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1176316176000,
          "topparentid" : 3496624,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586375687000,
          "sysconcepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
          "concepts" : "ARM ; ARM7TDMI ; signal guidelines ; warranties implied ; copyright holder ; material form ; services mentioned ; terms of the agreement ; accordance ; Non-Confidential ; Confidentiality ; EmbeddedICE",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084641000,
          "permanentid" : "887831e5191ff287920e3839d1e01741e167a44fdc0c7a9acc0319dd7414",
          "syslanguage" : [ "English" ],
          "itemid" : "5e8e2c0788295d1e18d38773",
          "transactionid" : 863761,
          "title" : "ETM7 Technical Reference Manual ",
          "products" : [ "CoreSight ETM9" ],
          "date" : 1649084641000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0158:d:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084641877699899,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 2024,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084492691,
          "syssize" : 2024,
          "sysdate" : 1649084641000,
          "haslayout" : "1",
          "topparent" : "3496624",
          "label_version" : "1.0",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3496624,
          "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
          "wordcount" : 158,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
          "document_revision" : "d",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084641000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0158/d/?lang=en",
          "modified" : 1638974346000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084641877699899,
          "uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
          "syscollection" : "default"
        },
        "Title" : "ETM7 Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en",
        "Excerpt" : "This document is intended only to assist the reader in the use of the product. ... Revision B 1 September 2000 Second release. ... ETM7 Technical Reference Manual CoreSight ETM9",
        "FirstSentences" : "ETM7 Technical Reference Manual (Rev 1) Copyright 2000, 2001 ARM Limited. All rights reserved. Proprietary notices Proprietary Notice ARM, The ARM Powered logo, Thumb, and StrongARM are registered ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "TAP interface ",
        "document_number" : "ddi0158",
        "document_version" : "d",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3496624",
        "sysurihash" : "2XJzvntP9MðKzq2G",
        "urihash" : "2XJzvntP9MðKzq2G",
        "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
        "systransactionid" : 863761,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1176316176000,
        "topparentid" : 3496624,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586375687000,
        "sysconcepts" : "TAP interface ; ETM system ; scan ; Multi-ICE ; ARM",
        "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
        "attachmentparentid" : 3496624,
        "parentitem" : "5e8e2c0788295d1e18d38773",
        "concepts" : "TAP interface ; ETM system ; scan ; Multi-ICE ; ARM",
        "documenttype" : "html",
        "isattachment" : "3496624",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084673000,
        "permanentid" : "3e0e99a9a845d683ceda8b611f9e877eb379684f4b511ac5430ca8d31496",
        "syslanguage" : [ "English" ],
        "itemid" : "5e8e2c0788295d1e18d38781",
        "transactionid" : 863761,
        "title" : "TAP interface ",
        "products" : [ "CoreSight ETM9" ],
        "date" : 1649084673000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0158:d:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084673285670863,
        "sysisattachment" : "3496624",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3496624,
        "size" : 409,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084492691,
        "syssize" : 409,
        "sysdate" : 1649084673000,
        "haslayout" : "1",
        "topparent" : "3496624",
        "label_version" : "1.0",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3496624,
        "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
        "wordcount" : 44,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
        "document_revision" : "d",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084673000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
        "modified" : 1638974346000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084673285670863,
        "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
        "syscollection" : "default"
      },
      "Title" : "TAP interface",
      "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/accessing-etm7-registers/tap-interface?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/accessing-etm7-registers/tap-interface",
      "Excerpt" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . ... The ETM7 uses scan chain 6. ... TAP interface CoreSight ETM9",
      "FirstSentences" : "TAP interface The ETM7 is programmed using a TAP interface. The structure of the TAP interface is shown in Figure 2.1 . Figure 2.1. ETM7 TAP structure The ETM7 TAP is logically part of the ARM ..."
    } ],
    "totalNumberOfChildResults" : 32,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "Modifying the test program ",
      "document_number" : "ddi0158",
      "document_version" : "d",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3496624",
      "sysurihash" : "ñlIZS9qb7OKW4rEd",
      "urihash" : "ñlIZS9qb7OKW4rEd",
      "sysuri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
      "systransactionid" : 863763,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1176316176000,
      "topparentid" : 3496624,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586375687000,
      "sysconcepts" : "test program ; environment ; Makefile",
      "navigationhierarchies" : [ "5eec6f69e24a5e02d07b2653|5eec6f69e24a5e02d07b2654|5fbba1058e527a03a85ed242" ],
      "attachmentparentid" : 3496624,
      "parentitem" : "5e8e2c0788295d1e18d38773",
      "concepts" : "test program ; environment ; Makefile",
      "documenttype" : "html",
      "isattachment" : "3496624",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084762000,
      "permanentid" : "ccbe2f3efd9d02fef0c80dcb49657d514a15572f44053c1defbd8d3539ee",
      "syslanguage" : [ "English" ],
      "itemid" : "5e8e2c0788295d1e18d387b3",
      "transactionid" : 863763,
      "title" : "Modifying the test program ",
      "products" : [ "CoreSight ETM9" ],
      "date" : 1649084762000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0158:d:en",
      "is_topic" : 1,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084762827415782,
      "sysisattachment" : "3496624",
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "sysattachmentparentid" : 3496624,
      "size" : 200,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084492691,
      "syssize" : 200,
      "sysdate" : 1649084762000,
      "haslayout" : "1",
      "topparent" : "3496624",
      "label_version" : "1.0",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3496624,
      "content_description" : "This document is the ARM7 Embedded Trace Macrocell (ETM7) (Rev 1) Technical Reference Manual. This product is referred to as ETM7 throughout this manual.",
      "wordcount" : 18,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "CoreSight Debug and Trace|CoreSight Components|CoreSight ETM9" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|CoreSight Debug and Trace", "IP Products|System IP|CoreSight Debug and Trace|CoreSight Components" ],
      "document_revision" : "d",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084762000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
      "modified" : 1638974346000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084762827415782,
      "uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
      "syscollection" : "default"
    },
    "Title" : "Modifying the test program",
    "Uri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0158/d/asic-trace-validation/modifying-the-test-program?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0158/d/en/asic-trace-validation/modifying-the-test-program",
    "Excerpt" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test ... Modifying the test program CoreSight ETM9",
    "FirstSentences" : "Modifying the test program Before you use the test program, you must: configure the Makefile adapt the test program to your environment and test requirements. Modifying the test program CoreSight ..."
  }, {
    "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
    "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
    "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
    "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
    "summary" : null,
    "flags" : "HasHtmlVersion;SkipSentencesScoring",
    "hasHtmlVersion" : true,
    "hasMobileHtmlVersion" : false,
    "score" : 2355,
    "percentScore" : 100.0,
    "rankingInfo" : null,
    "rating" : 0.0,
    "isTopResult" : false,
    "isRecommendation" : false,
    "isUserActionView" : false,
    "rankingModifier" : "Coveo DNE",
    "titleHighlights" : [ ],
    "firstSentencesHighlights" : [ ],
    "excerptHighlights" : [ ],
    "printableUriHighlights" : [ ],
    "summaryHighlights" : [ ],
    "parentResult" : null,
    "childResults" : [ {
      "title" : "Functional Description",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "excerpt" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in ... Interfaces. StreamID. Security determination. Hit-Under-Miss.",
      "firstSentences" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in the following sections: About the function. Interfaces. StreamID. Security ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Functional Description ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "BnydMQdRnomvE866",
        "urihash" : "BnydMQdRnomvE866",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "Dynamic programming ; Fault handling ; Normalization of memory ; StreamID ; Interfaces",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "Dynamic programming ; Fault handling ; Normalization of memory ; StreamID ; Interfaces",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "636075aeac4904244962c4a5189db9834747346d41398921ea4b155a218f",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b46c",
        "transactionid" : 863762,
        "title" : "Functional Description ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735557729675,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 329,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467677,
        "syssize" : 329,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 33,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/functional-description?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735557729675,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
        "syscollection" : "default"
      },
      "Title" : "Functional Description",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/functional-description?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/functional-description",
      "Excerpt" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in ... Interfaces. StreamID. Security determination. Hit-Under-Miss.",
      "FirstSentences" : "Chapter 2. Functional Description This section describes the functional operation of the MMU-401, described in the following sections: About the function. Interfaces. StreamID. Security ..."
    }, {
      "title" : "Stream to Context registers",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "excerpt" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose ... The number of SMMU_S2CRn is configured as described in Configuration options.",
      "firstSentences" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose Specifies an initial context for processing a transaction, where the transaction matches the ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Stream to Context registers ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "OIFB5cPBWUAkdC5k",
        "urihash" : "OIFB5cPBWUAkdC5k",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "registers ; contexts ; S2CRn ; SMMU ; WI ; RAZ ; Configuration ; transaction ; Global address ; bypass mode ; Usage constraints ; Unit Architecture Specification",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "registers ; contexts ; S2CRn ; SMMU ; WI ; RAZ ; Configuration ; transaction ; Global address ; bypass mode ; Usage constraints ; Unit Architecture Specification",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "9337c73d120a618e3fabe1c37eaaadd1136afd48c7a8c4636ff7ba7b1d17",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b4b5",
        "transactionid" : 863762,
        "title" : "Stream to Context registers ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735516758226,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 803,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467628,
        "syssize" : 803,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 77,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735516758226,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
        "syscollection" : "default"
      },
      "Title" : "Stream to Context registers",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-0/stream-to-context-registers?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-0/stream-to-context-registers",
      "Excerpt" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose ... The number of SMMU_S2CRn is configured as described in Configuration options.",
      "FirstSentences" : "Stream to Context registers The Stream to Context registers, SMMU_S2CRn, characteristics are: Purpose Specifies an initial context for processing a transaction, where the transaction matches the ..."
    }, {
      "title" : "Global address space 1",
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
      "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "excerpt" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 ... Context Bank Fault Restricted Syndrome registers A. Global address space 1 CoreLink ...",
      "firstSentences" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 resources and maps device transactions to the translation context banks, as the following ...",
      "summary" : null,
      "flags" : "IsAttachment;HasHtmlVersion;SkipSentencesScoring",
      "hasHtmlVersion" : true,
      "hasMobileHtmlVersion" : false,
      "score" : 2355,
      "percentScore" : 100.0,
      "rankingInfo" : null,
      "rating" : 0.0,
      "isTopResult" : false,
      "isRecommendation" : false,
      "isUserActionView" : false,
      "rankingModifier" : "Coveo DNE",
      "titleHighlights" : [ ],
      "firstSentencesHighlights" : [ ],
      "excerptHighlights" : [ ],
      "printableUriHighlights" : [ ],
      "summaryHighlights" : [ ],
      "parentResult" : {
        "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "printableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "clickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "uniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "firstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ...",
        "summary" : null,
        "flags" : "HasHtmlVersion;SkipSentencesScoring",
        "hasHtmlVersion" : true,
        "hasMobileHtmlVersion" : false,
        "score" : 0,
        "percentScore" : 0.0,
        "rankingInfo" : null,
        "rating" : 0.0,
        "isTopResult" : false,
        "isRecommendation" : false,
        "isUserActionView" : false,
        "titleHighlights" : [ ],
        "firstSentencesHighlights" : [ ],
        "excerptHighlights" : [ ],
        "printableUriHighlights" : [ ],
        "summaryHighlights" : [ ],
        "parentResult" : null,
        "childResults" : [ ],
        "totalNumberOfChildResults" : 0,
        "absentTerms" : [ ],
        "raw" : {
          "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "document_number" : "ddi0521",
          "document_version" : "b",
          "content_type" : "technicalReferenceManual",
          "systopparent" : "3524383",
          "sysurihash" : "BkzPdpY1pFvp2bW4",
          "urihash" : "BkzPdpY1pFvp2bW4",
          "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "systransactionid" : 863762,
          "is_confidential" : 0,
          "z95xtemplatename" : "Document",
          "validityscore" : 1.0,
          "published" : 1408436288000,
          "topparentid" : 3524383,
          "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "created" : 1586531917000,
          "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
          "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
          "documenttype" : "html",
          "contentformat" : "HTMLPDF",
          "sysindexeddate" : 1649084735000,
          "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
          "syslanguage" : [ "English" ],
          "itemid" : "5e908e4d8259fe2368e2b444",
          "transactionid" : 863762,
          "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
          "products" : [ "CoreLink MMU-401" ],
          "date" : 1649084735000,
          "confidentiality" : "Non-Confidential",
          "document_id" : "ddi0521:b:en",
          "is_topic" : 0,
          "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
          "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
          "product_quality" : "REL",
          "sourcetype" : "Push",
          "rowid" : 1649084735639783209,
          "navigationhierarchiescontenttype" : "Technical Reference Manual",
          "size" : 1832,
          "sysdocumenttype" : "html",
          "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "syssource" : "prd-document-service-index",
          "orderingid" : 1649084467677,
          "syssize" : 1832,
          "sysdate" : 1649084735000,
          "haslayout" : "1",
          "topparent" : "3524383",
          "label_version" : "r0p1",
          "language_code" : "en",
          "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
          "systopparentid" : 3524383,
          "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
          "wordcount" : 139,
          "source" : "prd-document-service-index",
          "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
          "document_revision" : "b",
          "collection" : "default",
          "syssourcetype" : "Push",
          "indexeddate" : 1649084735000,
          "filetype" : "html",
          "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
          "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
          "sysfiletype" : "html",
          "path" : "/ddi0521/b/?lang=en",
          "modified" : 1639139117000,
          "latest_version" : "true",
          "language" : [ "English" ],
          "sysrowid" : 1649084735639783209,
          "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
          "syscollection" : "default"
        },
        "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
        "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
        "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
        "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
        "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
        "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
      },
      "childResults" : [ ],
      "totalNumberOfChildResults" : 0,
      "absentTerms" : [ ],
      "raw" : {
        "systitle" : "Global address space 1 ",
        "document_number" : "ddi0521",
        "document_version" : "b",
        "content_type" : "technicalReferenceManual",
        "systopparent" : "3524383",
        "sysurihash" : "XAiñeG5CIy3PXC6y",
        "urihash" : "XAiñeG5CIy3PXC6y",
        "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
        "systransactionid" : 863762,
        "is_confidential" : 0,
        "z95xtemplatename" : "Document",
        "validityscore" : 1.0,
        "published" : 1408436288000,
        "topparentid" : 3524383,
        "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "created" : 1586531917000,
        "sysconcepts" : "context banks ; registers ; MMU ; device transactions ; high-level control ; resources",
        "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
        "attachmentparentid" : 3524383,
        "parentitem" : "5e908e4d8259fe2368e2b444",
        "concepts" : "context banks ; registers ; MMU ; device transactions ; high-level control ; resources",
        "documenttype" : "html",
        "isattachment" : "3524383",
        "contentformat" : "HTMLPDF",
        "sysindexeddate" : 1649084735000,
        "permanentid" : "a1663f0857cbf70b99513c57a97c8975568d9a51335794ffe8fb135e4fbf",
        "syslanguage" : [ "English" ],
        "itemid" : "5e908e4d8259fe2368e2b4b8",
        "transactionid" : 863762,
        "title" : "Global address space 1 ",
        "products" : [ "CoreLink MMU-401" ],
        "date" : 1649084735000,
        "confidentiality" : "Non-Confidential",
        "document_id" : "ddi0521:b:en",
        "is_topic" : 1,
        "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
        "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
        "product_quality" : "REL",
        "sourcetype" : "Push",
        "rowid" : 1649084735434611380,
        "sysisattachment" : "3524383",
        "navigationhierarchiescontenttype" : "Technical Reference Manual",
        "sysattachmentparentid" : 3524383,
        "size" : 338,
        "sysdocumenttype" : "html",
        "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "syssource" : "prd-document-service-index",
        "orderingid" : 1649084467628,
        "syssize" : 338,
        "sysdate" : 1649084735000,
        "haslayout" : "1",
        "topparent" : "3524383",
        "label_version" : "r0p1",
        "language_code" : "en",
        "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
        "systopparentid" : 3524383,
        "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
        "wordcount" : 34,
        "source" : "prd-document-service-index",
        "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
        "document_revision" : "b",
        "collection" : "default",
        "syssourcetype" : "Push",
        "indexeddate" : 1649084735000,
        "filetype" : "html",
        "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
        "sysfiletype" : "html",
        "path" : "/ddi0521/b/programmers-model/global-address-space-1?lang=en",
        "modified" : 1639139117000,
        "latest_version" : "true",
        "language" : [ "English" ],
        "sysrowid" : 1649084735434611380,
        "uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
        "syscollection" : "default"
      },
      "Title" : "Global address space 1",
      "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/programmers-model/global-address-space-1?lang=en",
      "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en/programmers-model/global-address-space-1",
      "Excerpt" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 ... Context Bank Fault Restricted Syndrome registers A. Global address space 1 CoreLink ...",
      "FirstSentences" : "Global address space 1 The MMU-401 global register space 1 provides a high-level control of the MMU-401 resources and maps device transactions to the translation context banks, as the following ..."
    } ],
    "totalNumberOfChildResults" : 106,
    "absentTerms" : [ ],
    "raw" : {
      "systitle" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
      "document_number" : "ddi0521",
      "document_version" : "b",
      "content_type" : "technicalReferenceManual",
      "systopparent" : "3524383",
      "sysurihash" : "BkzPdpY1pFvp2bW4",
      "urihash" : "BkzPdpY1pFvp2bW4",
      "sysuri" : "https://developer.arm.com/documentation/ddi0521/b/en",
      "systransactionid" : 863762,
      "is_confidential" : 0,
      "z95xtemplatename" : "Document",
      "validityscore" : 1.0,
      "published" : 1408436288000,
      "topparentid" : 3524383,
      "z95xtemplate" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "created" : 1586531917000,
      "sysconcepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "navigationhierarchies" : [ "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647", "5eec6e36e24a5e02d07b2557|5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649", "5eec6f02e24a5e02d07b260a|5eec6f23e24a5e02d07b2631|5eec6f57e24a5e02d07b2647|5eec6f57e24a5e02d07b2649" ],
      "concepts" : "proprietary notice ; ARM ; warranties implied ; copyright holder ; written permission ; material form ; terms of the agreement ; party ; Non-Confidential ; Confidentiality",
      "documenttype" : "html",
      "contentformat" : "HTMLPDF",
      "sysindexeddate" : 1649084735000,
      "permanentid" : "d480ca59ce2d896153ef73ec200b8c90a99ed162b707ed95c56529d95c45",
      "syslanguage" : [ "English" ],
      "itemid" : "5e908e4d8259fe2368e2b444",
      "transactionid" : 863762,
      "title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ",
      "products" : [ "CoreLink MMU-401" ],
      "date" : 1649084735000,
      "confidentiality" : "Non-Confidential",
      "document_id" : "ddi0521:b:en",
      "is_topic" : 0,
      "navigationhierarchiesaudience" : [ "SoC Designers", "Silicon Specialists", "Hardware Engineers" ],
      "audience" : [ "socDesigners", "siliconSpecialists", "hardwareEngineers" ],
      "product_quality" : "REL",
      "sourcetype" : "Push",
      "rowid" : 1649084735639783209,
      "navigationhierarchiescontenttype" : "Technical Reference Manual",
      "size" : 1832,
      "sysdocumenttype" : "html",
      "clickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
      "syssource" : "prd-document-service-index",
      "orderingid" : 1649084467677,
      "syssize" : 1832,
      "sysdate" : 1649084735000,
      "haslayout" : "1",
      "topparent" : "3524383",
      "label_version" : "r0p1",
      "language_code" : "en",
      "z95xpath" : [ "110d559fdea542ea9c1c8a5df7e70ef9", "ef82176369c34c2388bffd3138cd26f8" ],
      "systopparentid" : 3524383,
      "content_description" : "This is the Technical Reference Manual (TRM) for the ARM CoreLink MMU-401 System Memory Management Unit.",
      "wordcount" : 139,
      "source" : "prd-document-service-index",
      "navigationhierarchiesnames" : [ "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401", "System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
      "navigationhierarchiesproducts" : [ "IP Products", "IP Products|System IP", "IP Products|System IP|System Controllers", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit", "IP Products|System IP|System Controllers|Corelink System Memory Management Unit|CoreLink MMU-401" ],
      "document_revision" : "b",
      "collection" : "default",
      "syssourcetype" : "Push",
      "indexeddate" : 1649084735000,
      "filetype" : "html",
      "sysclickableuri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
      "templateid" : "f322b88bf5e04c4abe6274e9375c2ff6",
      "sysfiletype" : "html",
      "path" : "/ddi0521/b/?lang=en",
      "modified" : 1639139117000,
      "latest_version" : "true",
      "language" : [ "English" ],
      "sysrowid" : 1649084735639783209,
      "uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
      "syscollection" : "default"
    },
    "Title" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual",
    "Uri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "PrintableUri" : "https://developer.arm.com/documentation/ddi0521/b/en",
    "ClickUri" : "https://developer.arm.com/documentation/ddi0521/b/?lang=en",
    "UniqueId" : "42.29000$https://developer.arm.com/documentation/ddi0521/b/en",
    "Excerpt" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual ... All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or are registered ...",
    "FirstSentences" : "ARM CoreLink MMU-401 System Memory Management Unit Technical Reference Manual Copyright 2013, 2014 ARM. All rights reserved. Proprietary notices Proprietary Notice Words and logos marked with or ..."
  } ]
}