// Seed: 251742698
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    input wire id_8,
    output tri id_9,
    input supply0 id_10,
    input wor id_11,
    input wor id_12,
    output supply1 id_13
);
  wire id_15;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    input supply1 id_2,
    output wire id_3,
    input wor id_4,
    output wand id_5
);
  assign id_3 = id_2;
  module_0(
      id_2, id_0, id_3, id_1, id_0, id_2, id_4, id_4, id_2, id_5, id_4, id_0, id_2, id_3
  );
  wire id_7;
endmodule
