// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="rand_top,hls_ip_2014_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7v2000tfhg1761-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=4.344000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=6,HLS_SYN_DSP=41,HLS_SYN_FF=9679,HLS_SYN_LUT=12976}" *)

module rand_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        s0,
        s1,
        stream_out,
        stream_out_ap_ack,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_st2_fsm_1 = 3'b10;
parameter    ap_ST_pp0_stg0_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_A9 = 32'b10101001;
parameter    ap_const_lv32_E2 = 32'b11100010;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv32_2F800000 = 32'b101111100000000000000000000000;
parameter    ap_const_lv32_40C90FDB = 32'b1000000110010010000111111011011;
parameter    ap_const_lv32_C0000000 = 32'b11000000000000000000000000000000;
parameter    ap_const_lv8_1C = 8'b11100;
parameter    ap_const_lv32_26F = 32'b1001101111;
parameter    ap_const_lv32_E3 = 32'b11100011;
parameter    ap_const_lv32_18D = 32'b110001101;
parameter    ap_const_lv9_11C = 9'b100011100;
parameter    ap_const_lv9_11D = 9'b100011101;
parameter    ap_const_lv32_1C7 = 32'b111000111;
parameter    ap_const_lv32_FFFFFE39 = 32'b11111111111111111111111000111001;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv9_A9 = 9'b10101001;
parameter    ap_const_lv32_FFFFFFFF = 32'b11111111111111111111111111111111;
parameter    ap_const_lv32_FFFFFE73 = 32'b11111111111111111111111001110011;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv8_1D = 8'b11101;
parameter    ap_const_lv9_1FF = 9'b111111111;
parameter    ap_const_lv32_30C90FDB = 32'b110000110010010000111111011011;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] s0;
input  [31:0] s1;
output  [63:0] stream_out;
input   stream_out_ap_ack;
output  [31:0] ap_return;

reg ap_idle;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_19;
reg   [7:0] uni_num_mt3_0_address0;
reg    uni_num_mt3_0_ce0;
wire   [31:0] uni_num_mt3_0_q0;
reg   [7:0] uni_num_mt3_0_address1;
reg    uni_num_mt3_0_ce1;
reg    uni_num_mt3_0_we1;
reg   [31:0] uni_num_mt3_0_d1;
reg   [7:0] uni_num_mt2_0_address0;
reg    uni_num_mt2_0_ce0;
wire   [31:0] uni_num_mt2_0_q0;
reg   [7:0] uni_num_mt2_0_address1;
reg    uni_num_mt2_0_ce1;
reg    uni_num_mt2_0_we1;
reg   [31:0] uni_num_mt2_0_d1;
reg   [7:0] uni_num_mt1_0_address0;
reg    uni_num_mt1_0_ce0;
wire   [31:0] uni_num_mt1_0_q0;
reg   [7:0] uni_num_mt1_0_address1;
reg    uni_num_mt1_0_ce1;
reg    uni_num_mt1_0_we1;
reg   [31:0] uni_num_mt1_0_d1;
reg   [31:0] uni_num_mti_0 = 32'b00000000000000000000000000000000;
reg   [31:0] uni_num_prev_val_0 = 32'b00000000000000000000000000000000;
reg   [7:0] uni_num_mt3_1_address0;
reg    uni_num_mt3_1_ce0;
wire   [31:0] uni_num_mt3_1_q0;
reg   [7:0] uni_num_mt3_1_address1;
reg    uni_num_mt3_1_ce1;
reg    uni_num_mt3_1_we1;
reg   [31:0] uni_num_mt3_1_d1;
reg   [7:0] uni_num_mt2_1_address0;
reg    uni_num_mt2_1_ce0;
wire   [31:0] uni_num_mt2_1_q0;
reg   [7:0] uni_num_mt2_1_address1;
reg    uni_num_mt2_1_ce1;
reg    uni_num_mt2_1_we1;
reg   [31:0] uni_num_mt2_1_d1;
reg   [7:0] uni_num_mt1_1_address0;
reg    uni_num_mt1_1_ce0;
wire   [31:0] uni_num_mt1_1_q0;
reg   [7:0] uni_num_mt1_1_address1;
reg    uni_num_mt1_1_ce1;
reg    uni_num_mt1_1_we1;
reg   [31:0] uni_num_mt1_1_d1;
reg   [31:0] uni_num_mti_1 = 32'b00000000000000000000000000000000;
reg   [31:0] uni_num_prev_val_1 = 32'b00000000000000000000000000000000;
reg   [31:0] i1_1_reg_1265;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_2;
reg    ap_sig_bdd_127;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
reg    ap_reg_ppiten_pp0_it53 = 1'b0;
reg    ap_reg_ppiten_pp0_it54 = 1'b0;
reg    ap_reg_ppiten_pp0_it55 = 1'b0;
reg    ap_reg_ppiten_pp0_it56 = 1'b0;
reg    ap_reg_ppiten_pp0_it57 = 1'b0;
reg    ap_reg_ppiten_pp0_it58 = 1'b0;
reg    ap_reg_ppiten_pp0_it59 = 1'b0;
reg    ap_sig_ioackin_stream_out_ap_ack;
reg    ap_reg_ppiten_pp0_it60 = 1'b0;
reg   [31:0] ap_reg_ppstg_i1_1_reg_1265_pp0_it1;
reg   [31:0] ap_reg_ppstg_i1_1_reg_1265_pp0_it2;
reg   [31:0] ap_reg_ppstg_i1_1_reg_1265_pp0_it3;
reg   [31:0] ap_reg_ppstg_i1_1_reg_1265_pp0_it4;
reg   [31:0] ap_reg_ppstg_i1_1_reg_1265_pp0_it5;
wire   [7:0] tmp_62_fu_569_p1;
reg   [7:0] tmp_62_reg_1273;
reg   [7:0] ap_reg_ppstg_tmp_62_reg_1273_pp0_it1;
reg   [7:0] ap_reg_ppstg_tmp_62_reg_1273_pp0_it2;
reg   [7:0] ap_reg_ppstg_tmp_62_reg_1273_pp0_it3;
reg   [7:0] ap_reg_ppstg_tmp_62_reg_1273_pp0_it4;
reg   [7:0] ap_reg_ppstg_tmp_62_reg_1273_pp0_it5;
wire   [31:0] a1_8_fu_585_p3;
reg   [31:0] a1_8_reg_1278;
reg   [31:0] ap_reg_ppstg_a1_8_reg_1278_pp0_it1;
wire   [8:0] tmp_63_fu_593_p1;
reg   [8:0] tmp_63_reg_1290;
reg   [8:0] ap_reg_ppstg_tmp_63_reg_1290_pp0_it1;
wire   [0:0] tmp_37_fu_603_p2;
reg   [0:0] tmp_37_reg_1297;
wire   [0:0] tmp_38_fu_608_p2;
reg   [0:0] tmp_38_reg_1303;
wire   [0:0] tmp_39_fu_613_p2;
reg   [0:0] tmp_39_reg_1309;
wire   [0:0] sel_tmp8_fu_628_p2;
reg   [0:0] sel_tmp8_reg_1314;
reg   [0:0] ap_reg_ppstg_sel_tmp8_reg_1314_pp0_it2;
reg   [31:0] i1_reg_1324;
reg   [31:0] ap_reg_ppstg_i1_reg_1324_pp0_it3;
reg   [31:0] ap_reg_ppstg_i1_reg_1324_pp0_it4;
reg   [31:0] ap_reg_ppstg_i1_reg_1324_pp0_it5;
reg   [31:0] ap_reg_ppstg_i1_reg_1324_pp0_it6;
wire   [7:0] tmp_59_fu_638_p1;
reg   [7:0] tmp_59_reg_1332;
reg   [7:0] ap_reg_ppstg_tmp_59_reg_1332_pp0_it3;
reg   [7:0] ap_reg_ppstg_tmp_59_reg_1332_pp0_it4;
reg   [7:0] ap_reg_ppstg_tmp_59_reg_1332_pp0_it5;
reg   [7:0] ap_reg_ppstg_tmp_59_reg_1332_pp0_it6;
wire   [31:0] a1_fu_654_p3;
reg   [31:0] a1_reg_1337;
wire   [7:0] tmp_60_fu_662_p1;
reg   [7:0] tmp_60_reg_1350;
wire   [8:0] tmp_61_fu_666_p1;
reg   [8:0] tmp_61_reg_1356;
wire   [0:0] tmp_41_fu_686_p2;
reg   [0:0] tmp_41_reg_1361;
wire   [8:0] a1_6_fu_721_p3;
reg   [8:0] a1_6_reg_1366;
wire   [0:0] sel_tmp3_fu_733_p2;
reg   [0:0] sel_tmp3_reg_1371;
wire   [0:0] tmp_42_fu_738_p2;
reg   [0:0] tmp_42_reg_1378;
wire   [0:0] or_cond1_fu_758_p2;
reg   [0:0] or_cond1_reg_1386;
wire   [31:0] newSel3_fu_789_p3;
reg   [31:0] newSel3_reg_1392;
wire   [31:0] sel_tmp4_fu_805_p2;
reg   [31:0] sel_tmp4_reg_1397;
wire   [0:0] tmp_s_fu_810_p2;
wire   [0:0] tmp_16_fu_815_p2;
wire   [0:0] tmp_17_fu_820_p2;
wire   [0:0] tmp_18_fu_825_p2;
wire   [31:0] a1_3_cast_fu_848_p1;
wire   [31:0] a2_2_fu_852_p3;
wire   [1:0] s3_0_i1_fu_860_p3;
wire   [31:0] a3_1_fu_868_p2;
wire   [31:0] a1_1_cast_fu_873_p1;
wire   [31:0] a2_cast_fu_882_p1;
wire  signed [31:0] a3_cast_fu_891_p1;
wire   [1:0] s2_4_i_fu_953_p3;
reg   [1:0] s2_4_i_reg_1453;
wire   [1:0] s3_4_i_fu_981_p3;
reg   [1:0] s3_4_i_reg_1459;
wire   [31:0] reg2_4_fu_1035_p3;
reg   [31:0] reg2_4_reg_1495;
wire   [31:0] reg3_7_fu_1061_p3;
reg   [31:0] reg3_7_reg_1501;
wire   [31:0] reg2_3_fu_1089_p3;
reg   [31:0] reg2_3_reg_1506;
wire   [31:0] reg3_2_fu_1117_p3;
reg   [31:0] reg3_2_reg_1512;
wire   [31:0] reg1_3_rand_top_ex_gen_uni_num_fu_478_ap_return;
reg   [31:0] reg1_3_reg_1517;
wire   [31:0] reg1_1_rand_top_ex_gen_uni_num_fu_485_ap_return;
reg   [31:0] reg1_1_reg_1525;
wire   [0:0] tmp_27_fu_1140_p2;
reg   [0:0] tmp_27_reg_1533;
wire   [0:0] tmp_29_fu_1145_p2;
reg   [0:0] tmp_29_reg_1537;
wire   [31:0] temper_1_rand_top_tempering_fu_468_ap_return;
reg   [31:0] temper_1_reg_1547;
wire   [31:0] temper_rand_top_tempering_fu_473_ap_return;
reg   [31:0] temper_reg_1553;
reg   [31:0] ap_reg_ppstg_temper_reg_1553_pp0_it8;
wire   [0:0] tmp_57_fu_1213_p2;
reg   [0:0] tmp_57_reg_1559;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_57_reg_1559_pp0_it22;
wire   [0:0] tmp_34_fu_1218_p2;
reg   [0:0] tmp_34_reg_1564;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_34_reg_1564_pp0_it19;
wire   [31:0] grp_fu_520_p1;
reg   [31:0] tmp_58_reg_1569;
wire   [31:0] grp_fu_523_p1;
reg   [31:0] tmp_35_reg_1574;
wire   [31:0] grp_fu_492_p2;
reg   [31:0] p_op_i_reg_1579;
wire   [31:0] grp_fu_497_p2;
reg   [31:0] p_op_i1_reg_1584;
wire   [31:0] grp_fu_502_p2;
reg   [31:0] p_op_i_op_reg_1594;
wire   [31:0] grp_fu_531_p2;
reg   [31:0] logfs_reg_1599;
wire   [31:0] grp_fu_507_p2;
reg   [31:0] mults_reg_1604;
wire   [31:0] grp_fu_526_p2;
reg   [31:0] rho_reg_1609;
wire   [31:0] grp_rand_top_sinf_or_cosf_fu_414_ap_return;
reg   [31:0] sinfs_reg_1615;
wire   [31:0] grp_rand_top_sinf_or_cosf_fu_429_ap_return;
reg   [31:0] cosfs_reg_1620;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_777;
wire    grp_rand_top_set_seed_fu_444_ap_done;
wire    grp_rand_top_set_seed_fu_456_ap_done;
wire    grp_rand_top_sinf_or_cosf_fu_414_ap_start;
wire    grp_rand_top_sinf_or_cosf_fu_414_ap_done;
wire    grp_rand_top_sinf_or_cosf_fu_414_ap_idle;
wire    grp_rand_top_sinf_or_cosf_fu_414_ap_ready;
reg    grp_rand_top_sinf_or_cosf_fu_414_ap_ce;
wire   [31:0] grp_rand_top_sinf_or_cosf_fu_414_t_in;
wire    grp_rand_top_sinf_or_cosf_fu_414_do_cos;
wire    grp_rand_top_sinf_or_cosf_fu_429_ap_start;
wire    grp_rand_top_sinf_or_cosf_fu_429_ap_done;
wire    grp_rand_top_sinf_or_cosf_fu_429_ap_idle;
wire    grp_rand_top_sinf_or_cosf_fu_429_ap_ready;
reg    grp_rand_top_sinf_or_cosf_fu_429_ap_ce;
wire   [31:0] grp_rand_top_sinf_or_cosf_fu_429_t_in;
wire    grp_rand_top_sinf_or_cosf_fu_429_do_cos;
wire    grp_rand_top_set_seed_fu_444_ap_start;
wire    grp_rand_top_set_seed_fu_444_ap_idle;
wire    grp_rand_top_set_seed_fu_444_ap_ready;
wire   [7:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_address0;
wire    grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_ce0;
wire   [31:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_q0;
wire   [7:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_address1;
wire    grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_ce1;
wire    grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_we1;
wire   [31:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_d1;
wire   [7:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_address0;
wire    grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_ce0;
wire   [31:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_q0;
wire   [7:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_address1;
wire    grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_ce1;
wire    grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_we1;
wire   [31:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_d1;
wire   [7:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_address0;
wire    grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_ce0;
wire   [31:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_q0;
wire   [7:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_address1;
wire    grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_ce1;
wire    grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_we1;
wire   [31:0] grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_d1;
wire   [31:0] grp_rand_top_set_seed_fu_444_s;
wire   [31:0] grp_rand_top_set_seed_fu_444_ap_return;
wire    grp_rand_top_set_seed_fu_456_ap_start;
wire    grp_rand_top_set_seed_fu_456_ap_idle;
wire    grp_rand_top_set_seed_fu_456_ap_ready;
wire   [7:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_address0;
wire    grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_ce0;
wire   [31:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_q0;
wire   [7:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_address1;
wire    grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_ce1;
wire    grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_we1;
wire   [31:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_d1;
wire   [7:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_address0;
wire    grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_ce0;
wire   [31:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_q0;
wire   [7:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_address1;
wire    grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_ce1;
wire    grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_we1;
wire   [31:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_d1;
wire   [7:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_address0;
wire    grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_ce0;
wire   [31:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_q0;
wire   [7:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_address1;
wire    grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_ce1;
wire    grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_we1;
wire   [31:0] grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_d1;
wire   [31:0] grp_rand_top_set_seed_fu_456_s;
wire   [31:0] grp_rand_top_set_seed_fu_456_ap_return;
wire   [31:0] temper_1_rand_top_tempering_fu_468_x;
wire   [31:0] temper_rand_top_tempering_fu_473_x;
wire   [31:0] reg1_3_rand_top_ex_gen_uni_num_fu_478_A_read;
wire   [31:0] reg1_3_rand_top_ex_gen_uni_num_fu_478_B;
wire   [31:0] reg1_3_rand_top_ex_gen_uni_num_fu_478_C;
wire   [31:0] reg1_1_rand_top_ex_gen_uni_num_fu_485_A_read;
wire   [31:0] reg1_1_rand_top_ex_gen_uni_num_fu_485_B;
wire   [31:0] reg1_1_rand_top_ex_gen_uni_num_fu_485_C;
wire   [31:0] ap_reg_phiprechg_a1_4_i1_reg_311pp0_it3;
reg   [31:0] ap_reg_phiprechg_a1_4_i1_reg_311pp0_it4;
wire   [31:0] ap_reg_phiprechg_a2_4_i1_reg_328pp0_it3;
reg   [31:0] ap_reg_phiprechg_a2_4_i1_reg_328pp0_it4;
wire   [31:0] ap_reg_phiprechg_a3_4_i1_reg_348pp0_it3;
reg   [31:0] ap_reg_phiprechg_a3_4_i1_reg_348pp0_it4;
wire   [1:0] ap_reg_phiprechg_s2_4_i1_reg_368pp0_it3;
reg   [1:0] ap_reg_phiprechg_s2_4_i1_reg_368pp0_it4;
reg   [1:0] ap_reg_phiprechg_s2_4_i1_reg_368pp0_it5;
wire   [1:0] ap_reg_phiprechg_s3_4_i1_reg_391pp0_it3;
reg   [1:0] ap_reg_phiprechg_s3_4_i1_reg_391pp0_it4;
reg   [1:0] ap_reg_phiprechg_s3_4_i1_reg_391pp0_it5;
reg    grp_rand_top_sinf_or_cosf_fu_414_ap_start_ap_start_reg = 1'b0;
wire   [31:0] mults1_fu_1230_p3;
reg    grp_rand_top_sinf_or_cosf_fu_429_ap_start_ap_start_reg = 1'b0;
reg    grp_rand_top_set_seed_fu_444_ap_start_ap_start_reg = 1'b0;
reg    grp_rand_top_set_seed_fu_456_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_43_fu_988_p1;
wire   [63:0] tmp_44_fu_993_p1;
wire   [63:0] tmp_45_fu_997_p1;
wire   [63:0] tmp_20_fu_1002_p1;
wire   [63:0] tmp_21_fu_1007_p1;
wire   [63:0] tmp_22_fu_1012_p1;
wire   [63:0] tmp_56_fu_1170_p1;
wire   [0:0] tmp_50_fu_1155_p2;
wire   [0:0] tmp_52_fu_1160_p2;
wire   [63:0] tmp_54_fu_1180_p1;
wire   [63:0] tmp_51_fu_1185_p1;
wire   [63:0] tmp_33_fu_1194_p1;
wire   [63:0] tmp_31_fu_1204_p1;
wire   [63:0] tmp_28_fu_1209_p1;
reg    ap_reg_ioackin_stream_out_ap_ack = 1'b0;
wire   [31:0] grp_fu_492_p0;
wire   [31:0] grp_fu_492_p1;
wire   [31:0] grp_fu_497_p0;
wire   [31:0] grp_fu_497_p1;
wire   [31:0] grp_fu_502_p0;
wire   [31:0] grp_fu_502_p1;
wire   [31:0] grp_fu_507_p0;
wire   [31:0] grp_fu_507_p1;
wire   [31:0] grp_fu_512_p0;
wire   [31:0] grp_fu_512_p1;
wire   [31:0] grp_fu_516_p0;
wire   [31:0] grp_fu_516_p1;
wire   [31:0] grp_fu_520_p0;
wire   [31:0] grp_fu_523_p0;
wire   [31:0] grp_fu_526_p1;
wire   [31:0] grp_fu_531_p1;
wire   [0:0] tmp_36_fu_573_p2;
wire   [31:0] i2_2_fu_579_p2;
wire   [0:0] sel_tmp7_fu_623_p2;
wire   [0:0] tmp_40_fu_618_p2;
wire   [0:0] tmp_fu_642_p2;
wire   [31:0] i2_fu_648_p2;
wire   [8:0] a1_6_cast_fu_676_p2;
wire   [0:0] sel_tmp_fu_704_p2;
wire   [0:0] sel_tmp1_fu_709_p2;
wire   [8:0] a1_4_fu_696_p3;
wire   [8:0] a1_5_fu_714_p3;
wire   [0:0] sel_tmp2_fu_728_p2;
wire   [8:0] a2_3_cast_fu_681_p2;
wire   [31:0] a2_3_fu_691_p2;
wire   [8:0] newSel_cast_cast_fu_743_p3;
wire   [8:0] newSel_fu_751_p3;
wire   [8:0] newSel2_fu_771_p3;
wire   [0:0] or_cond2_fu_783_p2;
wire  signed [31:0] newSel86_cast_fu_779_p1;
wire   [31:0] newSel1_fu_763_p3;
wire   [31:0] sel_tmp34_v_cast_cast_fu_797_p3;
wire   [0:0] tmp_19_fu_830_p2;
wire   [7:0] grp_fu_536_p2;
wire   [7:0] a1_2_fu_840_p3;
wire   [31:0] a2_1_fu_835_p2;
wire   [7:0] a2_fu_877_p2;
wire   [8:0] a3_fu_886_p2;
wire   [8:0] a1_7_fu_902_p3;
wire   [31:0] newSel90_cast_cast_fu_912_p3;
wire   [31:0] newSel4_fu_919_p3;
wire   [1:0] sel_tmp5_fu_932_p3;
wire   [1:0] sel_tmp9_fu_946_p3;
wire   [1:0] sel_tmp6_fu_939_p3;
wire   [1:0] sel_tmp10_fu_960_p3;
wire   [1:0] s3_0_i_fu_895_p3;
wire   [1:0] sel_tmp12_fu_974_p3;
wire   [1:0] sel_tmp11_fu_967_p3;
wire  signed [31:0] a1_4_i_cast_fu_908_p1;
wire   [31:0] newSel5_fu_925_p3;
wire   [0:0] tmp_47_fu_1022_p2;
wire   [0:0] tmp_46_fu_1017_p2;
wire   [31:0] reg2_2_fu_1027_p3;
wire   [0:0] tmp_49_fu_1048_p2;
wire   [0:0] tmp_48_fu_1043_p2;
wire   [31:0] reg3_5_fu_1053_p3;
wire   [0:0] tmp_24_fu_1075_p2;
wire   [0:0] tmp_23_fu_1069_p2;
wire   [31:0] reg2_1_fu_1081_p3;
wire   [0:0] tmp_26_fu_1103_p2;
wire   [0:0] tmp_25_fu_1097_p2;
wire   [31:0] reg3_1_fu_1109_p3;
wire   [31:0] tmp_55_fu_1165_p2;
wire   [7:0] tmp_53_fu_1175_p2;
wire   [31:0] tmp_32_fu_1189_p2;
wire   [7:0] tmp_30_fu_1199_p2;
wire   [31:0] grp_fu_512_p2;
wire   [31:0] grp_fu_516_p2;
wire   [31:0] d1_toint_fu_1242_p1;
wire   [31:0] d0_toint_fu_1238_p1;
reg    grp_fu_492_ce;
reg    grp_fu_497_ce;
reg    grp_fu_502_ce;
reg    grp_fu_507_ce;
reg    grp_fu_512_ce;
reg    grp_fu_516_ce;
reg    grp_fu_520_ce;
reg    grp_fu_523_ce;
wire   [31:0] grp_fu_526_p0;
reg    grp_fu_526_ce;
wire   [31:0] grp_fu_531_p0;
reg    grp_fu_531_ce;
reg   [2:0] ap_NS_fsm;


rand_top_uni_num_mt3_0 #(
    .DataWidth( 32 ),
    .AddressRange( 227 ),
    .AddressWidth( 8 ))
uni_num_mt3_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( uni_num_mt3_0_address0 ),
    .ce0( uni_num_mt3_0_ce0 ),
    .q0( uni_num_mt3_0_q0 ),
    .address1( uni_num_mt3_0_address1 ),
    .ce1( uni_num_mt3_0_ce1 ),
    .we1( uni_num_mt3_0_we1 ),
    .d1( uni_num_mt3_0_d1 )
);

rand_top_uni_num_mt2_0 #(
    .DataWidth( 32 ),
    .AddressRange( 170 ),
    .AddressWidth( 8 ))
uni_num_mt2_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( uni_num_mt2_0_address0 ),
    .ce0( uni_num_mt2_0_ce0 ),
    .q0( uni_num_mt2_0_q0 ),
    .address1( uni_num_mt2_0_address1 ),
    .ce1( uni_num_mt2_0_ce1 ),
    .we1( uni_num_mt2_0_we1 ),
    .d1( uni_num_mt2_0_d1 )
);

rand_top_uni_num_mt3_0 #(
    .DataWidth( 32 ),
    .AddressRange( 227 ),
    .AddressWidth( 8 ))
uni_num_mt1_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( uni_num_mt1_0_address0 ),
    .ce0( uni_num_mt1_0_ce0 ),
    .q0( uni_num_mt1_0_q0 ),
    .address1( uni_num_mt1_0_address1 ),
    .ce1( uni_num_mt1_0_ce1 ),
    .we1( uni_num_mt1_0_we1 ),
    .d1( uni_num_mt1_0_d1 )
);

rand_top_uni_num_mt3_0 #(
    .DataWidth( 32 ),
    .AddressRange( 227 ),
    .AddressWidth( 8 ))
uni_num_mt3_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( uni_num_mt3_1_address0 ),
    .ce0( uni_num_mt3_1_ce0 ),
    .q0( uni_num_mt3_1_q0 ),
    .address1( uni_num_mt3_1_address1 ),
    .ce1( uni_num_mt3_1_ce1 ),
    .we1( uni_num_mt3_1_we1 ),
    .d1( uni_num_mt3_1_d1 )
);

rand_top_uni_num_mt2_0 #(
    .DataWidth( 32 ),
    .AddressRange( 170 ),
    .AddressWidth( 8 ))
uni_num_mt2_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( uni_num_mt2_1_address0 ),
    .ce0( uni_num_mt2_1_ce0 ),
    .q0( uni_num_mt2_1_q0 ),
    .address1( uni_num_mt2_1_address1 ),
    .ce1( uni_num_mt2_1_ce1 ),
    .we1( uni_num_mt2_1_we1 ),
    .d1( uni_num_mt2_1_d1 )
);

rand_top_uni_num_mt3_0 #(
    .DataWidth( 32 ),
    .AddressRange( 227 ),
    .AddressWidth( 8 ))
uni_num_mt1_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( uni_num_mt1_1_address0 ),
    .ce0( uni_num_mt1_1_ce0 ),
    .q0( uni_num_mt1_1_q0 ),
    .address1( uni_num_mt1_1_address1 ),
    .ce1( uni_num_mt1_1_ce1 ),
    .we1( uni_num_mt1_1_we1 ),
    .d1( uni_num_mt1_1_d1 )
);

rand_top_sinf_or_cosf grp_rand_top_sinf_or_cosf_fu_414(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_rand_top_sinf_or_cosf_fu_414_ap_start ),
    .ap_done( grp_rand_top_sinf_or_cosf_fu_414_ap_done ),
    .ap_idle( grp_rand_top_sinf_or_cosf_fu_414_ap_idle ),
    .ap_ready( grp_rand_top_sinf_or_cosf_fu_414_ap_ready ),
    .ap_ce( grp_rand_top_sinf_or_cosf_fu_414_ap_ce ),
    .t_in( grp_rand_top_sinf_or_cosf_fu_414_t_in ),
    .do_cos( grp_rand_top_sinf_or_cosf_fu_414_do_cos ),
    .ap_return( grp_rand_top_sinf_or_cosf_fu_414_ap_return )
);

rand_top_sinf_or_cosf grp_rand_top_sinf_or_cosf_fu_429(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_rand_top_sinf_or_cosf_fu_429_ap_start ),
    .ap_done( grp_rand_top_sinf_or_cosf_fu_429_ap_done ),
    .ap_idle( grp_rand_top_sinf_or_cosf_fu_429_ap_idle ),
    .ap_ready( grp_rand_top_sinf_or_cosf_fu_429_ap_ready ),
    .ap_ce( grp_rand_top_sinf_or_cosf_fu_429_ap_ce ),
    .t_in( grp_rand_top_sinf_or_cosf_fu_429_t_in ),
    .do_cos( grp_rand_top_sinf_or_cosf_fu_429_do_cos ),
    .ap_return( grp_rand_top_sinf_or_cosf_fu_429_ap_return )
);

rand_top_set_seed grp_rand_top_set_seed_fu_444(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_rand_top_set_seed_fu_444_ap_start ),
    .ap_done( grp_rand_top_set_seed_fu_444_ap_done ),
    .ap_idle( grp_rand_top_set_seed_fu_444_ap_idle ),
    .ap_ready( grp_rand_top_set_seed_fu_444_ap_ready ),
    .fpga_uni_num_mt3_address0( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_address0 ),
    .fpga_uni_num_mt3_ce0( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_ce0 ),
    .fpga_uni_num_mt3_q0( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_q0 ),
    .fpga_uni_num_mt3_address1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_address1 ),
    .fpga_uni_num_mt3_ce1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_ce1 ),
    .fpga_uni_num_mt3_we1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_we1 ),
    .fpga_uni_num_mt3_d1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_d1 ),
    .fpga_uni_num_mt2_address0( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_address0 ),
    .fpga_uni_num_mt2_ce0( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_ce0 ),
    .fpga_uni_num_mt2_q0( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_q0 ),
    .fpga_uni_num_mt2_address1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_address1 ),
    .fpga_uni_num_mt2_ce1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_ce1 ),
    .fpga_uni_num_mt2_we1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_we1 ),
    .fpga_uni_num_mt2_d1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_d1 ),
    .fpga_uni_num_mt1_address0( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_address0 ),
    .fpga_uni_num_mt1_ce0( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_ce0 ),
    .fpga_uni_num_mt1_q0( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_q0 ),
    .fpga_uni_num_mt1_address1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_address1 ),
    .fpga_uni_num_mt1_ce1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_ce1 ),
    .fpga_uni_num_mt1_we1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_we1 ),
    .fpga_uni_num_mt1_d1( grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_d1 ),
    .s( grp_rand_top_set_seed_fu_444_s ),
    .ap_return( grp_rand_top_set_seed_fu_444_ap_return )
);

rand_top_set_seed grp_rand_top_set_seed_fu_456(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_rand_top_set_seed_fu_456_ap_start ),
    .ap_done( grp_rand_top_set_seed_fu_456_ap_done ),
    .ap_idle( grp_rand_top_set_seed_fu_456_ap_idle ),
    .ap_ready( grp_rand_top_set_seed_fu_456_ap_ready ),
    .fpga_uni_num_mt3_address0( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_address0 ),
    .fpga_uni_num_mt3_ce0( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_ce0 ),
    .fpga_uni_num_mt3_q0( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_q0 ),
    .fpga_uni_num_mt3_address1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_address1 ),
    .fpga_uni_num_mt3_ce1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_ce1 ),
    .fpga_uni_num_mt3_we1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_we1 ),
    .fpga_uni_num_mt3_d1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_d1 ),
    .fpga_uni_num_mt2_address0( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_address0 ),
    .fpga_uni_num_mt2_ce0( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_ce0 ),
    .fpga_uni_num_mt2_q0( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_q0 ),
    .fpga_uni_num_mt2_address1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_address1 ),
    .fpga_uni_num_mt2_ce1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_ce1 ),
    .fpga_uni_num_mt2_we1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_we1 ),
    .fpga_uni_num_mt2_d1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_d1 ),
    .fpga_uni_num_mt1_address0( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_address0 ),
    .fpga_uni_num_mt1_ce0( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_ce0 ),
    .fpga_uni_num_mt1_q0( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_q0 ),
    .fpga_uni_num_mt1_address1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_address1 ),
    .fpga_uni_num_mt1_ce1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_ce1 ),
    .fpga_uni_num_mt1_we1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_we1 ),
    .fpga_uni_num_mt1_d1( grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_d1 ),
    .s( grp_rand_top_set_seed_fu_456_s ),
    .ap_return( grp_rand_top_set_seed_fu_456_ap_return )
);

rand_top_tempering temper_1_rand_top_tempering_fu_468(
    .x( temper_1_rand_top_tempering_fu_468_x ),
    .ap_return( temper_1_rand_top_tempering_fu_468_ap_return )
);

rand_top_tempering temper_rand_top_tempering_fu_473(
    .x( temper_rand_top_tempering_fu_473_x ),
    .ap_return( temper_rand_top_tempering_fu_473_ap_return )
);

rand_top_ex_gen_uni_num reg1_3_rand_top_ex_gen_uni_num_fu_478(
    .A_read( reg1_3_rand_top_ex_gen_uni_num_fu_478_A_read ),
    .B( reg1_3_rand_top_ex_gen_uni_num_fu_478_B ),
    .C( reg1_3_rand_top_ex_gen_uni_num_fu_478_C ),
    .ap_return( reg1_3_rand_top_ex_gen_uni_num_fu_478_ap_return )
);

rand_top_ex_gen_uni_num reg1_1_rand_top_ex_gen_uni_num_fu_485(
    .A_read( reg1_1_rand_top_ex_gen_uni_num_fu_485_A_read ),
    .B( reg1_1_rand_top_ex_gen_uni_num_fu_485_B ),
    .C( reg1_1_rand_top_ex_gen_uni_num_fu_485_C ),
    .ap_return( reg1_1_rand_top_ex_gen_uni_num_fu_485_ap_return )
);

rand_top_fmul_32ns_32ns_32_5_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
rand_top_fmul_32ns_32ns_32_5_max_dsp_U23(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_492_p0 ),
    .din1( grp_fu_492_p1 ),
    .ce( grp_fu_492_ce ),
    .dout( grp_fu_492_p2 )
);

rand_top_fmul_32ns_32ns_32_5_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
rand_top_fmul_32ns_32ns_32_5_max_dsp_U24(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_497_p0 ),
    .din1( grp_fu_497_p1 ),
    .ce( grp_fu_497_ce ),
    .dout( grp_fu_497_p2 )
);

rand_top_fmul_32ns_32ns_32_5_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
rand_top_fmul_32ns_32ns_32_5_max_dsp_U25(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_502_p0 ),
    .din1( grp_fu_502_p1 ),
    .ce( grp_fu_502_ce ),
    .dout( grp_fu_502_p2 )
);

rand_top_fmul_32ns_32ns_32_6_no_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
rand_top_fmul_32ns_32ns_32_6_no_dsp_U26(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_507_p0 ),
    .din1( grp_fu_507_p1 ),
    .ce( grp_fu_507_ce ),
    .dout( grp_fu_507_p2 )
);

rand_top_fmul_32ns_32ns_32_6_no_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
rand_top_fmul_32ns_32ns_32_6_no_dsp_U27(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_512_p0 ),
    .din1( grp_fu_512_p1 ),
    .ce( grp_fu_512_ce ),
    .dout( grp_fu_512_p2 )
);

rand_top_fmul_32ns_32ns_32_6_no_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
rand_top_fmul_32ns_32ns_32_6_no_dsp_U28(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_516_p0 ),
    .din1( grp_fu_516_p1 ),
    .ce( grp_fu_516_ce ),
    .dout( grp_fu_516_p2 )
);

rand_top_uitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
rand_top_uitofp_32ns_32_6_U29(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_520_p0 ),
    .ce( grp_fu_520_ce ),
    .dout( grp_fu_520_p1 )
);

rand_top_uitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
rand_top_uitofp_32ns_32_6_U30(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_523_p0 ),
    .ce( grp_fu_523_ce ),
    .dout( grp_fu_523_p1 )
);

rand_top_fsqrt_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
rand_top_fsqrt_32ns_32ns_32_16_U31(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_526_p0 ),
    .din1( grp_fu_526_p1 ),
    .ce( grp_fu_526_ce ),
    .dout( grp_fu_526_p2 )
);

rand_top_flog_32ns_32ns_32_13_no_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
rand_top_flog_32ns_32ns_32_13_no_dsp_U32(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_531_p0 ),
    .din1( grp_fu_531_p1 ),
    .ce( grp_fu_531_ce ),
    .dout( grp_fu_531_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ioackin_stream_out_ap_ack assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ioackin_stream_out_ap_ack
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_stream_out_ap_ack <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) begin
            if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
                ap_reg_ioackin_stream_out_ap_ack <= ap_const_logic_0;
            end else if ((ap_const_logic_1 == stream_out_ap_ack)) begin
                ap_reg_ioackin_stream_out_ap_ack <= ap_const_logic_1;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it41 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it42 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it43 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it44 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it45 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it46 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it47 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it48 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it49 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it50 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it51 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it52 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it53 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it53
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it53 <= ap_reg_ppiten_pp0_it52;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it53 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it54 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it54
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it54 <= ap_reg_ppiten_pp0_it53;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it54 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it55 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it55
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it55 <= ap_reg_ppiten_pp0_it54;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it55 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it56 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it56
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it56 <= ap_reg_ppiten_pp0_it55;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it56 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it57 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it57
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it57 <= ap_reg_ppiten_pp0_it56;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it57 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it58 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it58
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it58 <= ap_reg_ppiten_pp0_it57;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it58 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it59 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it59
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it59 <= ap_reg_ppiten_pp0_it58;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it59 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it60 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it60
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it60 <= ap_reg_ppiten_pp0_it59;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it60 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
            ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
        end
    end
end

/// grp_rand_top_set_seed_fu_444_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_rand_top_set_seed_fu_444_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_rand_top_set_seed_fu_444_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            grp_rand_top_set_seed_fu_444_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_rand_top_set_seed_fu_444_ap_ready)) begin
            grp_rand_top_set_seed_fu_444_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_rand_top_set_seed_fu_456_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_rand_top_set_seed_fu_456_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_rand_top_set_seed_fu_456_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
            grp_rand_top_set_seed_fu_456_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_rand_top_set_seed_fu_456_ap_ready)) begin
            grp_rand_top_set_seed_fu_456_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_rand_top_sinf_or_cosf_fu_414_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_rand_top_sinf_or_cosf_fu_414_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_rand_top_sinf_or_cosf_fu_414_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
            grp_rand_top_sinf_or_cosf_fu_414_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_rand_top_sinf_or_cosf_fu_414_ap_ready)) begin
            grp_rand_top_sinf_or_cosf_fu_414_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// grp_rand_top_sinf_or_cosf_fu_429_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_rand_top_sinf_or_cosf_fu_429_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_rand_top_sinf_or_cosf_fu_429_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
            grp_rand_top_sinf_or_cosf_fu_429_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_rand_top_sinf_or_cosf_fu_429_ap_ready)) begin
            grp_rand_top_sinf_or_cosf_fu_429_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & ~(ap_const_lv1_0 == tmp_17_fu_820_p2))) begin
        ap_reg_phiprechg_a1_4_i1_reg_311pp0_it4 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & (ap_const_lv1_0 == tmp_17_fu_820_p2) & (ap_const_lv1_0 == tmp_18_fu_825_p2))) begin
        ap_reg_phiprechg_a1_4_i1_reg_311pp0_it4 <= a1_3_cast_fu_848_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & (ap_const_lv1_0 == tmp_17_fu_820_p2) & ~(ap_const_lv1_0 == tmp_18_fu_825_p2))) begin
        ap_reg_phiprechg_a1_4_i1_reg_311pp0_it4 <= a1_1_cast_fu_873_p1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & ~(ap_const_lv1_0 == tmp_16_fu_815_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ~(ap_const_lv1_0 == tmp_s_fu_810_p2)))) begin
        ap_reg_phiprechg_a1_4_i1_reg_311pp0_it4 <= a1_reg_1337;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        ap_reg_phiprechg_a1_4_i1_reg_311pp0_it4 <= ap_reg_phiprechg_a1_4_i1_reg_311pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ~(ap_const_lv1_0 == tmp_s_fu_810_p2))) begin
        ap_reg_phiprechg_a2_4_i1_reg_328pp0_it4 <= ap_const_lv32_A9;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & (ap_const_lv1_0 == tmp_17_fu_820_p2) & (ap_const_lv1_0 == tmp_18_fu_825_p2))) begin
        ap_reg_phiprechg_a2_4_i1_reg_328pp0_it4 <= a2_2_fu_852_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & (ap_const_lv1_0 == tmp_17_fu_820_p2) & ~(ap_const_lv1_0 == tmp_18_fu_825_p2))) begin
        ap_reg_phiprechg_a2_4_i1_reg_328pp0_it4 <= a2_cast_fu_882_p1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & ~(ap_const_lv1_0 == tmp_16_fu_815_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & ~(ap_const_lv1_0 == tmp_17_fu_820_p2)))) begin
        ap_reg_phiprechg_a2_4_i1_reg_328pp0_it4 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        ap_reg_phiprechg_a2_4_i1_reg_328pp0_it4 <= ap_reg_phiprechg_a2_4_i1_reg_328pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & ~(ap_const_lv1_0 == tmp_17_fu_820_p2))) begin
        ap_reg_phiprechg_a3_4_i1_reg_348pp0_it4 <= ap_const_lv32_E2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & (ap_const_lv1_0 == tmp_17_fu_820_p2) & (ap_const_lv1_0 == tmp_18_fu_825_p2))) begin
        ap_reg_phiprechg_a3_4_i1_reg_348pp0_it4 <= a3_1_fu_868_p2;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & (ap_const_lv1_0 == tmp_17_fu_820_p2) & ~(ap_const_lv1_0 == tmp_18_fu_825_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ~(ap_const_lv1_0 == tmp_s_fu_810_p2)))) begin
        ap_reg_phiprechg_a3_4_i1_reg_348pp0_it4 <= ap_const_lv32_0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & ~(ap_const_lv1_0 == tmp_16_fu_815_p2))) begin
        ap_reg_phiprechg_a3_4_i1_reg_348pp0_it4 <= a3_cast_fu_891_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        ap_reg_phiprechg_a3_4_i1_reg_348pp0_it4 <= ap_reg_phiprechg_a3_4_i1_reg_348pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & (ap_const_lv1_0 == tmp_17_fu_820_p2) & (ap_const_lv1_0 == tmp_18_fu_825_p2))) begin
        ap_reg_phiprechg_s2_4_i1_reg_368pp0_it4 <= ap_const_lv2_3;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & (ap_const_lv1_0 == tmp_17_fu_820_p2) & ~(ap_const_lv1_0 == tmp_18_fu_825_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & ~(ap_const_lv1_0 == tmp_17_fu_820_p2)))) begin
        ap_reg_phiprechg_s2_4_i1_reg_368pp0_it4 <= ap_const_lv2_2;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & ~(ap_const_lv1_0 == tmp_16_fu_815_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ~(ap_const_lv1_0 == tmp_s_fu_810_p2)))) begin
        ap_reg_phiprechg_s2_4_i1_reg_368pp0_it4 <= ap_const_lv2_1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        ap_reg_phiprechg_s2_4_i1_reg_368pp0_it4 <= ap_reg_phiprechg_s2_4_i1_reg_368pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ~(ap_const_lv1_0 == tmp_s_fu_810_p2))) begin
        ap_reg_phiprechg_s3_4_i1_reg_391pp0_it4 <= ap_const_lv2_2;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & (ap_const_lv1_0 == tmp_17_fu_820_p2) & (ap_const_lv1_0 == tmp_18_fu_825_p2))) begin
        ap_reg_phiprechg_s3_4_i1_reg_391pp0_it4 <= s3_0_i1_fu_860_p3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & (ap_const_lv1_0 == tmp_17_fu_820_p2) & ~(ap_const_lv1_0 == tmp_18_fu_825_p2))) begin
        ap_reg_phiprechg_s3_4_i1_reg_391pp0_it4 <= ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & ~(ap_const_lv1_0 == tmp_16_fu_815_p2)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_s_fu_810_p2) & (ap_const_lv1_0 == tmp_16_fu_815_p2) & ~(ap_const_lv1_0 == tmp_17_fu_820_p2)))) begin
        ap_reg_phiprechg_s3_4_i1_reg_391pp0_it4 <= ap_const_lv2_3;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        ap_reg_phiprechg_s3_4_i1_reg_391pp0_it4 <= ap_reg_phiprechg_s3_4_i1_reg_391pp0_it3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mti_0 <= a1_fu_654_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        uni_num_mti_0 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mti_1 <= a1_8_fu_585_p3;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        uni_num_mti_1 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_prev_val_0 <= reg2_3_reg_1506;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
        uni_num_prev_val_0 <= grp_rand_top_set_seed_fu_444_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_prev_val_1 <= reg2_4_reg_1495;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done)))) begin
        uni_num_prev_val_1 <= grp_rand_top_set_seed_fu_456_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60))) begin
        a1_6_reg_1366 <= a1_6_fu_721_p3;
        a1_reg_1337 <= a1_fu_654_p3;
        ap_reg_ppstg_i1_1_reg_1265_pp0_it2 <= ap_reg_ppstg_i1_1_reg_1265_pp0_it1;
        ap_reg_ppstg_i1_1_reg_1265_pp0_it3 <= ap_reg_ppstg_i1_1_reg_1265_pp0_it2;
        ap_reg_ppstg_i1_1_reg_1265_pp0_it4 <= ap_reg_ppstg_i1_1_reg_1265_pp0_it3;
        ap_reg_ppstg_i1_1_reg_1265_pp0_it5 <= ap_reg_ppstg_i1_1_reg_1265_pp0_it4;
        ap_reg_ppstg_i1_reg_1324_pp0_it3 <= i1_reg_1324;
        ap_reg_ppstg_i1_reg_1324_pp0_it4 <= ap_reg_ppstg_i1_reg_1324_pp0_it3;
        ap_reg_ppstg_i1_reg_1324_pp0_it5 <= ap_reg_ppstg_i1_reg_1324_pp0_it4;
        ap_reg_ppstg_i1_reg_1324_pp0_it6 <= ap_reg_ppstg_i1_reg_1324_pp0_it5;
        ap_reg_ppstg_sel_tmp8_reg_1314_pp0_it2 <= sel_tmp8_reg_1314;
        ap_reg_ppstg_temper_reg_1553_pp0_it8 <= temper_reg_1553;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it10 <= ap_reg_ppstg_tmp_34_reg_1564_pp0_it9;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it11 <= ap_reg_ppstg_tmp_34_reg_1564_pp0_it10;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it12 <= ap_reg_ppstg_tmp_34_reg_1564_pp0_it11;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it13 <= ap_reg_ppstg_tmp_34_reg_1564_pp0_it12;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it14 <= ap_reg_ppstg_tmp_34_reg_1564_pp0_it13;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it15 <= ap_reg_ppstg_tmp_34_reg_1564_pp0_it14;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it16 <= ap_reg_ppstg_tmp_34_reg_1564_pp0_it15;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it17 <= ap_reg_ppstg_tmp_34_reg_1564_pp0_it16;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it18 <= ap_reg_ppstg_tmp_34_reg_1564_pp0_it17;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it19 <= ap_reg_ppstg_tmp_34_reg_1564_pp0_it18;
        ap_reg_ppstg_tmp_34_reg_1564_pp0_it9 <= tmp_34_reg_1564;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it10 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it9;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it11 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it10;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it12 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it11;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it13 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it12;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it14 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it13;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it15 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it14;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it16 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it15;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it17 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it16;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it18 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it17;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it19 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it18;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it20 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it19;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it21 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it20;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it22 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it21;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it8 <= tmp_57_reg_1559;
        ap_reg_ppstg_tmp_57_reg_1559_pp0_it9 <= ap_reg_ppstg_tmp_57_reg_1559_pp0_it8;
        ap_reg_ppstg_tmp_59_reg_1332_pp0_it3 <= tmp_59_reg_1332;
        ap_reg_ppstg_tmp_59_reg_1332_pp0_it4 <= ap_reg_ppstg_tmp_59_reg_1332_pp0_it3;
        ap_reg_ppstg_tmp_59_reg_1332_pp0_it5 <= ap_reg_ppstg_tmp_59_reg_1332_pp0_it4;
        ap_reg_ppstg_tmp_59_reg_1332_pp0_it6 <= ap_reg_ppstg_tmp_59_reg_1332_pp0_it5;
        ap_reg_ppstg_tmp_62_reg_1273_pp0_it2 <= ap_reg_ppstg_tmp_62_reg_1273_pp0_it1;
        ap_reg_ppstg_tmp_62_reg_1273_pp0_it3 <= ap_reg_ppstg_tmp_62_reg_1273_pp0_it2;
        ap_reg_ppstg_tmp_62_reg_1273_pp0_it4 <= ap_reg_ppstg_tmp_62_reg_1273_pp0_it3;
        ap_reg_ppstg_tmp_62_reg_1273_pp0_it5 <= ap_reg_ppstg_tmp_62_reg_1273_pp0_it4;
        cosfs_reg_1620 <= grp_rand_top_sinf_or_cosf_fu_429_ap_return;
        i1_reg_1324 <= uni_num_mti_0;
        logfs_reg_1599 <= grp_fu_531_p2;
        mults_reg_1604 <= grp_fu_507_p2;
        newSel3_reg_1392 <= newSel3_fu_789_p3;
        or_cond1_reg_1386 <= or_cond1_fu_758_p2;
        reg1_1_reg_1525 <= reg1_1_rand_top_ex_gen_uni_num_fu_485_ap_return;
        reg1_3_reg_1517 <= reg1_3_rand_top_ex_gen_uni_num_fu_478_ap_return;
        reg2_3_reg_1506 <= reg2_3_fu_1089_p3;
        reg2_4_reg_1495 <= reg2_4_fu_1035_p3;
        reg3_2_reg_1512 <= reg3_2_fu_1117_p3;
        reg3_7_reg_1501 <= reg3_7_fu_1061_p3;
        rho_reg_1609 <= grp_fu_526_p2;
        s2_4_i_reg_1453 <= s2_4_i_fu_953_p3;
        s3_4_i_reg_1459 <= s3_4_i_fu_981_p3;
        sel_tmp3_reg_1371 <= sel_tmp3_fu_733_p2;
        sinfs_reg_1615 <= grp_rand_top_sinf_or_cosf_fu_414_ap_return;
        temper_1_reg_1547 <= temper_1_rand_top_tempering_fu_468_ap_return;
        temper_reg_1553 <= temper_rand_top_tempering_fu_473_ap_return;
        tmp_27_reg_1533 <= tmp_27_fu_1140_p2;
        tmp_34_reg_1564 <= tmp_34_fu_1218_p2;
        tmp_41_reg_1361 <= tmp_41_fu_686_p2;
        tmp_42_reg_1378 <= tmp_42_fu_738_p2;
        tmp_57_reg_1559 <= tmp_57_fu_1213_p2;
        tmp_58_reg_1569 <= grp_fu_520_p1;
        tmp_59_reg_1332 <= tmp_59_fu_638_p1;
        tmp_60_reg_1350 <= tmp_60_fu_662_p1;
        tmp_61_reg_1356 <= tmp_61_fu_666_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        a1_8_reg_1278 <= a1_8_fu_585_p3;
        ap_reg_ppstg_a1_8_reg_1278_pp0_it1 <= a1_8_reg_1278;
        ap_reg_ppstg_i1_1_reg_1265_pp0_it1 <= i1_1_reg_1265;
        ap_reg_ppstg_tmp_62_reg_1273_pp0_it1 <= tmp_62_reg_1273;
        ap_reg_ppstg_tmp_63_reg_1290_pp0_it1 <= tmp_63_reg_1290;
        i1_1_reg_1265 <= uni_num_mti_1;
        sel_tmp8_reg_1314 <= sel_tmp8_fu_628_p2;
        tmp_37_reg_1297 <= tmp_37_fu_603_p2;
        tmp_38_reg_1303 <= tmp_38_fu_608_p2;
        tmp_39_reg_1309 <= tmp_39_fu_613_p2;
        tmp_62_reg_1273 <= tmp_62_fu_569_p1;
        tmp_63_reg_1290 <= tmp_63_fu_593_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        ap_reg_phiprechg_s2_4_i1_reg_368pp0_it5 <= ap_reg_phiprechg_s2_4_i1_reg_368pp0_it4;
        ap_reg_phiprechg_s3_4_i1_reg_391pp0_it5 <= ap_reg_phiprechg_s3_4_i1_reg_391pp0_it4;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it18))) begin
        p_op_i1_reg_1584 <= grp_fu_497_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it21))) begin
        p_op_i_op_reg_1594 <= grp_fu_502_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it16))) begin
        p_op_i_reg_1579 <= grp_fu_492_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (sel_tmp8_reg_1314 == ap_const_lv1_0))) begin
        sel_tmp4_reg_1397 <= sel_tmp4_fu_805_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_27_fu_1140_p2))) begin
        tmp_29_reg_1537 <= tmp_29_fu_1145_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it13))) begin
        tmp_35_reg_1574 <= grp_fu_523_p1;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_2 assign process. ///
always @ (ap_sig_bdd_127)
begin
    if (ap_sig_bdd_127) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_19)
begin
    if (ap_sig_bdd_19) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_777)
begin
    if (ap_sig_bdd_777) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_ioackin_stream_out_ap_ack assign process. ///
always @ (stream_out_ap_ack or ap_reg_ioackin_stream_out_ap_ack)
begin
    if ((ap_const_logic_0 == ap_reg_ioackin_stream_out_ap_ack)) begin
        ap_sig_ioackin_stream_out_ap_ack = stream_out_ap_ack;
    end else begin
        ap_sig_ioackin_stream_out_ap_ack = ap_const_logic_1;
    end
end

/// grp_fu_492_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_reg_ppstg_tmp_57_reg_1559_pp0_it12 or ap_reg_ppstg_tmp_57_reg_1559_pp0_it13 or ap_reg_ppstg_tmp_57_reg_1559_pp0_it14 or ap_reg_ppstg_tmp_57_reg_1559_pp0_it15 or ap_reg_ppstg_tmp_57_reg_1559_pp0_it16)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it12) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it13) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it15)))) begin
        grp_fu_492_ce = ap_const_logic_1;
    end else begin
        grp_fu_492_ce = ap_const_logic_0;
    end
end

/// grp_fu_497_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_reg_ppstg_tmp_34_reg_1564_pp0_it14 or ap_reg_ppstg_tmp_34_reg_1564_pp0_it15 or ap_reg_ppstg_tmp_34_reg_1564_pp0_it16 or ap_reg_ppstg_tmp_34_reg_1564_pp0_it17 or ap_reg_ppstg_tmp_34_reg_1564_pp0_it18)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it14) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it15) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it16) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it17)))) begin
        grp_fu_497_ce = ap_const_logic_1;
    end else begin
        grp_fu_497_ce = ap_const_logic_0;
    end
end

/// grp_fu_502_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_reg_ppstg_tmp_57_reg_1559_pp0_it17 or ap_reg_ppstg_tmp_57_reg_1559_pp0_it18 or ap_reg_ppstg_tmp_57_reg_1559_pp0_it19 or ap_reg_ppstg_tmp_57_reg_1559_pp0_it20 or ap_reg_ppstg_tmp_57_reg_1559_pp0_it21)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it21) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it17) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it18) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it19) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_57_reg_1559_pp0_it20)))) begin
        grp_fu_502_ce = ap_const_logic_1;
    end else begin
        grp_fu_502_ce = ap_const_logic_0;
    end
end

/// grp_fu_507_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        grp_fu_507_ce = ap_const_logic_1;
    end else begin
        grp_fu_507_ce = ap_const_logic_0;
    end
end

/// grp_fu_512_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        grp_fu_512_ce = ap_const_logic_1;
    end else begin
        grp_fu_512_ce = ap_const_logic_0;
    end
end

/// grp_fu_516_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        grp_fu_516_ce = ap_const_logic_1;
    end else begin
        grp_fu_516_ce = ap_const_logic_0;
    end
end

/// grp_fu_520_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        grp_fu_520_ce = ap_const_logic_1;
    end else begin
        grp_fu_520_ce = ap_const_logic_0;
    end
end

/// grp_fu_523_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or tmp_34_reg_1564 or ap_reg_ppstg_tmp_34_reg_1564_pp0_it9 or ap_reg_ppstg_tmp_34_reg_1564_pp0_it10 or ap_reg_ppstg_tmp_34_reg_1564_pp0_it11 or ap_reg_ppstg_tmp_34_reg_1564_pp0_it12 or ap_reg_ppstg_tmp_34_reg_1564_pp0_it13)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it13) | (ap_const_lv1_0 == tmp_34_reg_1564) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it9) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it10) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it11) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_reg_1564_pp0_it12)))) begin
        grp_fu_523_ce = ap_const_logic_1;
    end else begin
        grp_fu_523_ce = ap_const_logic_0;
    end
end

/// grp_fu_526_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        grp_fu_526_ce = ap_const_logic_1;
    end else begin
        grp_fu_526_ce = ap_const_logic_0;
    end
end

/// grp_fu_531_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        grp_fu_531_ce = ap_const_logic_1;
    end else begin
        grp_fu_531_ce = ap_const_logic_0;
    end
end

/// grp_rand_top_sinf_or_cosf_fu_414_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        grp_rand_top_sinf_or_cosf_fu_414_ap_ce = ap_const_logic_1;
    end else begin
        grp_rand_top_sinf_or_cosf_fu_414_ap_ce = ap_const_logic_0;
    end
end

/// grp_rand_top_sinf_or_cosf_fu_429_ap_ce assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_2 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_2) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        grp_rand_top_sinf_or_cosf_fu_429_ap_ce = ap_const_logic_1;
    end else begin
        grp_rand_top_sinf_or_cosf_fu_429_ap_ce = ap_const_logic_0;
    end
end

/// uni_num_mt1_0_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_address0 or tmp_20_fu_1002_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
        uni_num_mt1_0_address0 = tmp_20_fu_1002_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_0_address0 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_address0;
    end else begin
        uni_num_mt1_0_address0 = 'bx;
    end
end

/// uni_num_mt1_0_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_address1 or tmp_28_fu_1209_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) begin
        uni_num_mt1_0_address1 = tmp_28_fu_1209_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_0_address1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_address1;
    end else begin
        uni_num_mt1_0_address1 = 'bx;
    end
end

/// uni_num_mt1_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_ce0)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt1_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_0_ce0 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_ce0;
    end else begin
        uni_num_mt1_0_ce0 = ap_const_logic_0;
    end
end

/// uni_num_mt1_0_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_ce1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt1_0_ce1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_0_ce1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_ce1;
    end else begin
        uni_num_mt1_0_ce1 = ap_const_logic_0;
    end
end

/// uni_num_mt1_0_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or reg1_1_reg_1525 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_d1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) begin
        uni_num_mt1_0_d1 = reg1_1_reg_1525;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_0_d1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_d1;
    end else begin
        uni_num_mt1_0_d1 = 'bx;
    end
end

/// uni_num_mt1_0_we1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or tmp_27_reg_1533 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_we1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ~(ap_const_lv1_0 == tmp_27_reg_1533))) begin
        uni_num_mt1_0_we1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_0_we1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_we1;
    end else begin
        uni_num_mt1_0_we1 = ap_const_logic_0;
    end
end

/// uni_num_mt1_1_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_address0 or tmp_43_fu_988_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
        uni_num_mt1_1_address0 = tmp_43_fu_988_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_1_address0 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_address0;
    end else begin
        uni_num_mt1_1_address0 = 'bx;
    end
end

/// uni_num_mt1_1_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_address1 or tmp_51_fu_1185_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) begin
        uni_num_mt1_1_address1 = tmp_51_fu_1185_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_1_address1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_address1;
    end else begin
        uni_num_mt1_1_address1 = 'bx;
    end
end

/// uni_num_mt1_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_ce0)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt1_1_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_1_ce0 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_ce0;
    end else begin
        uni_num_mt1_1_ce0 = ap_const_logic_0;
    end
end

/// uni_num_mt1_1_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_ce1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt1_1_ce1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_1_ce1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_ce1;
    end else begin
        uni_num_mt1_1_ce1 = ap_const_logic_0;
    end
end

/// uni_num_mt1_1_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or reg1_3_reg_1517 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_d1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) begin
        uni_num_mt1_1_d1 = reg1_3_reg_1517;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_1_d1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_d1;
    end else begin
        uni_num_mt1_1_d1 = 'bx;
    end
end

/// uni_num_mt1_1_we1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_we1 or tmp_50_fu_1155_p2)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & ~(ap_const_lv1_0 == tmp_50_fu_1155_p2))) begin
        uni_num_mt1_1_we1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt1_1_we1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_we1;
    end else begin
        uni_num_mt1_1_we1 = ap_const_logic_0;
    end
end

/// uni_num_mt2_0_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_address0 or tmp_21_fu_1007_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
        uni_num_mt2_0_address0 = tmp_21_fu_1007_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_0_address0 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_address0;
    end else begin
        uni_num_mt2_0_address0 = 'bx;
    end
end

/// uni_num_mt2_0_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_address1 or tmp_31_fu_1204_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) begin
        uni_num_mt2_0_address1 = tmp_31_fu_1204_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_0_address1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_address1;
    end else begin
        uni_num_mt2_0_address1 = 'bx;
    end
end

/// uni_num_mt2_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_ce0)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt2_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_0_ce0 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_ce0;
    end else begin
        uni_num_mt2_0_ce0 = ap_const_logic_0;
    end
end

/// uni_num_mt2_0_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_ce1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt2_0_ce1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_0_ce1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_ce1;
    end else begin
        uni_num_mt2_0_ce1 = ap_const_logic_0;
    end
end

/// uni_num_mt2_0_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or reg1_1_reg_1525 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_d1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) begin
        uni_num_mt2_0_d1 = reg1_1_reg_1525;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_0_d1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_d1;
    end else begin
        uni_num_mt2_0_d1 = 'bx;
    end
end

/// uni_num_mt2_0_we1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or tmp_27_reg_1533 or tmp_29_reg_1537 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_we1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_27_reg_1533) & ~(ap_const_lv1_0 == tmp_29_reg_1537))) begin
        uni_num_mt2_0_we1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_0_we1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_we1;
    end else begin
        uni_num_mt2_0_we1 = ap_const_logic_0;
    end
end

/// uni_num_mt2_1_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_address0 or tmp_44_fu_993_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
        uni_num_mt2_1_address0 = tmp_44_fu_993_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_1_address0 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_address0;
    end else begin
        uni_num_mt2_1_address0 = 'bx;
    end
end

/// uni_num_mt2_1_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_address1 or tmp_54_fu_1180_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) begin
        uni_num_mt2_1_address1 = tmp_54_fu_1180_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_1_address1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_address1;
    end else begin
        uni_num_mt2_1_address1 = 'bx;
    end
end

/// uni_num_mt2_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_ce0)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt2_1_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_1_ce0 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_ce0;
    end else begin
        uni_num_mt2_1_ce0 = ap_const_logic_0;
    end
end

/// uni_num_mt2_1_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_ce1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt2_1_ce1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_1_ce1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_ce1;
    end else begin
        uni_num_mt2_1_ce1 = ap_const_logic_0;
    end
end

/// uni_num_mt2_1_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or reg1_3_reg_1517 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_d1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) begin
        uni_num_mt2_1_d1 = reg1_3_reg_1517;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_1_d1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_d1;
    end else begin
        uni_num_mt2_1_d1 = 'bx;
    end
end

/// uni_num_mt2_1_we1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_we1 or tmp_50_fu_1155_p2 or tmp_52_fu_1160_p2)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_50_fu_1155_p2) & ~(ap_const_lv1_0 == tmp_52_fu_1160_p2))) begin
        uni_num_mt2_1_we1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt2_1_we1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_we1;
    end else begin
        uni_num_mt2_1_we1 = ap_const_logic_0;
    end
end

/// uni_num_mt3_0_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_address0 or tmp_22_fu_1012_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it4)) begin
        uni_num_mt3_0_address0 = tmp_22_fu_1012_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_0_address0 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_address0;
    end else begin
        uni_num_mt3_0_address0 = 'bx;
    end
end

/// uni_num_mt3_0_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_address1 or tmp_33_fu_1194_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) begin
        uni_num_mt3_0_address1 = tmp_33_fu_1194_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_0_address1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_address1;
    end else begin
        uni_num_mt3_0_address1 = 'bx;
    end
end

/// uni_num_mt3_0_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it4 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_ce0)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it4) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt3_0_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_0_ce0 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_ce0;
    end else begin
        uni_num_mt3_0_ce0 = ap_const_logic_0;
    end
end

/// uni_num_mt3_0_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_ce1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt3_0_ce1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_0_ce1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_ce1;
    end else begin
        uni_num_mt3_0_ce1 = ap_const_logic_0;
    end
end

/// uni_num_mt3_0_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or reg1_1_reg_1525 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_d1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it7)) begin
        uni_num_mt3_0_d1 = reg1_1_reg_1525;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_0_d1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_d1;
    end else begin
        uni_num_mt3_0_d1 = 'bx;
    end
end

/// uni_num_mt3_0_we1 assign process. ///
always @ (ap_reg_ppiten_pp0_it7 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or tmp_27_reg_1533 or tmp_29_reg_1537 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_we1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it7) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_27_reg_1533) & (ap_const_lv1_0 == tmp_29_reg_1537))) begin
        uni_num_mt3_0_we1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_0_we1 = grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_we1;
    end else begin
        uni_num_mt3_0_we1 = ap_const_logic_0;
    end
end

/// uni_num_mt3_1_address0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_address0 or tmp_45_fu_997_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) begin
        uni_num_mt3_1_address0 = tmp_45_fu_997_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_1_address0 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_address0;
    end else begin
        uni_num_mt3_1_address0 = 'bx;
    end
end

/// uni_num_mt3_1_address1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_address1 or tmp_56_fu_1170_p1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) begin
        uni_num_mt3_1_address1 = tmp_56_fu_1170_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_1_address1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_address1;
    end else begin
        uni_num_mt3_1_address1 = 'bx;
    end
end

/// uni_num_mt3_1_ce0 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_ce0)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt3_1_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_1_ce0 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_ce0;
    end else begin
        uni_num_mt3_1_ce0 = ap_const_logic_0;
    end
end

/// uni_num_mt3_1_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_ce1)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)))) begin
        uni_num_mt3_1_ce1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_1_ce1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_ce1;
    end else begin
        uni_num_mt3_1_ce1 = ap_const_logic_0;
    end
end

/// uni_num_mt3_1_d1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or reg1_3_reg_1517 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_d1)
begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it6)) begin
        uni_num_mt3_1_d1 = reg1_3_reg_1517;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_1_d1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_d1;
    end else begin
        uni_num_mt3_1_d1 = 'bx;
    end
end

/// uni_num_mt3_1_we1 assign process. ///
always @ (ap_reg_ppiten_pp0_it6 or ap_sig_ioackin_stream_out_ap_ack or ap_reg_ppiten_pp0_it60 or ap_sig_cseq_ST_st2_fsm_1 or grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_we1 or tmp_50_fu_1155_p2 or tmp_52_fu_1160_p2)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it6) & ~((ap_const_logic_0 == ap_sig_ioackin_stream_out_ap_ack) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it60)) & (ap_const_lv1_0 == tmp_50_fu_1155_p2) & (ap_const_lv1_0 == tmp_52_fu_1160_p2))) begin
        uni_num_mt3_1_we1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        uni_num_mt3_1_we1 = grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_we1;
    end else begin
        uni_num_mt3_1_we1 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or grp_rand_top_set_seed_fu_444_ap_done or grp_rand_top_set_seed_fu_456_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~((ap_const_logic_0 == grp_rand_top_set_seed_fu_444_ap_done) | (ap_const_logic_0 == grp_rand_top_set_seed_fu_456_ap_done))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_pp0_stg0_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_2;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a1_1_cast_fu_873_p1 = grp_fu_536_p2;
assign a1_2_fu_840_p3 = ((tmp_19_fu_830_p2)? grp_fu_536_p2: ap_const_lv8_0);
assign a1_3_cast_fu_848_p1 = a1_2_fu_840_p3;
assign a1_4_fu_696_p3 = ((tmp_41_fu_686_p2)? a1_6_cast_fu_676_p2: ap_const_lv9_0);
assign a1_4_i_cast_fu_908_p1 = $signed(a1_7_fu_902_p3);
assign a1_5_fu_714_p3 = ((sel_tmp1_fu_709_p2)? ap_reg_ppstg_tmp_63_reg_1290_pp0_it1: a1_4_fu_696_p3);
assign a1_6_cast_fu_676_p2 = ($signed(ap_reg_ppstg_tmp_63_reg_1290_pp0_it1) + $signed(ap_const_lv9_11C));
assign a1_6_fu_721_p3 = ((sel_tmp8_reg_1314)? a1_6_cast_fu_676_p2: a1_5_fu_714_p3);
assign a1_7_fu_902_p3 = ((tmp_42_reg_1378)? ap_const_lv9_0: a1_6_reg_1366);
assign a1_8_fu_585_p3 = ((tmp_36_fu_573_p2)? ap_const_lv32_0: i2_2_fu_579_p2);
assign a1_fu_654_p3 = ((tmp_fu_642_p2)? ap_const_lv32_0: i2_fu_648_p2);
assign a2_1_fu_835_p2 = ($signed(a1_reg_1337) + $signed(ap_const_lv32_FFFFFE39));
assign a2_2_fu_852_p3 = ((tmp_19_fu_830_p2)? ap_const_lv32_0: a2_1_fu_835_p2);
assign a2_3_cast_fu_681_p2 = ($signed(ap_reg_ppstg_tmp_63_reg_1290_pp0_it1) + $signed(ap_const_lv9_11D));
assign a2_3_fu_691_p2 = ($signed(ap_reg_ppstg_a1_8_reg_1278_pp0_it1) + $signed(ap_const_lv32_FFFFFE39));
assign a2_cast_fu_882_p1 = a2_fu_877_p2;
assign a2_fu_877_p2 = (tmp_60_reg_1350 + ap_const_lv8_1D);
assign a3_1_fu_868_p2 = ($signed(a1_reg_1337) + $signed(ap_const_lv32_FFFFFE73));
assign a3_cast_fu_891_p1 = $signed(a3_fu_886_p2);
assign a3_fu_886_p2 = ($signed(tmp_61_reg_1356) + $signed(ap_const_lv9_1FF));
assign ap_done = ap_const_logic_0;
assign ap_ready = ap_const_logic_0;
assign ap_reg_phiprechg_a1_4_i1_reg_311pp0_it3 = 'bx;
assign ap_reg_phiprechg_a2_4_i1_reg_328pp0_it3 = 'bx;
assign ap_reg_phiprechg_a3_4_i1_reg_348pp0_it3 = 'bx;
assign ap_reg_phiprechg_s2_4_i1_reg_368pp0_it3 = 'bx;
assign ap_reg_phiprechg_s3_4_i1_reg_391pp0_it3 = 'bx;
assign ap_return = ap_const_lv32_0;

/// ap_sig_bdd_127 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_127 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_19 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_19 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_777 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_777 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end
assign d0_toint_fu_1238_p1 = grp_fu_512_p2;
assign d1_toint_fu_1242_p1 = grp_fu_516_p2;
assign grp_fu_492_p0 = tmp_58_reg_1569;
assign grp_fu_492_p1 = ap_const_lv32_2F800000;
assign grp_fu_497_p0 = tmp_35_reg_1574;
assign grp_fu_497_p1 = ap_const_lv32_2F800000;
assign grp_fu_502_p0 = p_op_i_reg_1579;
assign grp_fu_502_p1 = ap_const_lv32_40C90FDB;
assign grp_fu_507_p0 = logfs_reg_1599;
assign grp_fu_507_p1 = ap_const_lv32_C0000000;
assign grp_fu_512_p0 = rho_reg_1609;
assign grp_fu_512_p1 = sinfs_reg_1615;
assign grp_fu_516_p0 = rho_reg_1609;
assign grp_fu_516_p1 = cosfs_reg_1620;
assign grp_fu_520_p0 = temper_1_reg_1547;
assign grp_fu_523_p0 = ap_reg_ppstg_temper_reg_1553_pp0_it8;
assign grp_fu_526_p0 = ap_const_lv32_0;
assign grp_fu_526_p1 = mults_reg_1604;
assign grp_fu_531_p0 = ap_const_lv32_0;
assign grp_fu_531_p1 = ((ap_reg_ppstg_tmp_34_reg_1564_pp0_it19)? ap_const_lv32_2F800000: p_op_i1_reg_1584);
assign grp_fu_536_p2 = (tmp_60_reg_1350 + ap_const_lv8_1C);
assign grp_rand_top_set_seed_fu_444_ap_start = grp_rand_top_set_seed_fu_444_ap_start_ap_start_reg;
assign grp_rand_top_set_seed_fu_444_fpga_uni_num_mt1_q0 = uni_num_mt1_0_q0;
assign grp_rand_top_set_seed_fu_444_fpga_uni_num_mt2_q0 = uni_num_mt2_0_q0;
assign grp_rand_top_set_seed_fu_444_fpga_uni_num_mt3_q0 = uni_num_mt3_0_q0;
assign grp_rand_top_set_seed_fu_444_s = s0;
assign grp_rand_top_set_seed_fu_456_ap_start = grp_rand_top_set_seed_fu_456_ap_start_ap_start_reg;
assign grp_rand_top_set_seed_fu_456_fpga_uni_num_mt1_q0 = uni_num_mt1_1_q0;
assign grp_rand_top_set_seed_fu_456_fpga_uni_num_mt2_q0 = uni_num_mt2_1_q0;
assign grp_rand_top_set_seed_fu_456_fpga_uni_num_mt3_q0 = uni_num_mt3_1_q0;
assign grp_rand_top_set_seed_fu_456_s = s1;
assign grp_rand_top_sinf_or_cosf_fu_414_ap_start = grp_rand_top_sinf_or_cosf_fu_414_ap_start_ap_start_reg;
assign grp_rand_top_sinf_or_cosf_fu_414_do_cos = ap_const_lv1_0;
assign grp_rand_top_sinf_or_cosf_fu_414_t_in = mults1_fu_1230_p3;
assign grp_rand_top_sinf_or_cosf_fu_429_ap_start = grp_rand_top_sinf_or_cosf_fu_429_ap_start_ap_start_reg;
assign grp_rand_top_sinf_or_cosf_fu_429_do_cos = ap_const_lv1_1;
assign grp_rand_top_sinf_or_cosf_fu_429_t_in = mults1_fu_1230_p3;
assign i2_2_fu_579_p2 = (uni_num_mti_1 + ap_const_lv32_1);
assign i2_fu_648_p2 = (uni_num_mti_0 + ap_const_lv32_1);
assign mults1_fu_1230_p3 = ((ap_reg_ppstg_tmp_57_reg_1559_pp0_it22)? ap_const_lv32_30C90FDB: p_op_i_op_reg_1594);
assign newSel1_fu_763_p3 = ((tmp_41_fu_686_p2)? ap_const_lv32_0: a2_3_fu_691_p2);
assign newSel2_fu_771_p3 = ((tmp_42_fu_738_p2)? newSel_cast_cast_fu_743_p3: newSel_fu_751_p3);
assign newSel3_fu_789_p3 = ((or_cond2_fu_783_p2)? newSel86_cast_fu_779_p1: newSel1_fu_763_p3);
assign newSel4_fu_919_p3 = ((ap_reg_ppstg_sel_tmp8_reg_1314_pp0_it2)? ap_const_lv32_0: sel_tmp4_reg_1397);
assign newSel5_fu_925_p3 = ((tmp_42_reg_1378)? newSel90_cast_cast_fu_912_p3: newSel4_fu_919_p3);
assign newSel86_cast_fu_779_p1 = $signed(newSel2_fu_771_p3);
assign newSel90_cast_cast_fu_912_p3 = ((sel_tmp3_reg_1371)? ap_const_lv32_E2: ap_const_lv32_0);
assign newSel_cast_cast_fu_743_p3 = ((sel_tmp3_fu_733_p2)? ap_const_lv9_0: ap_const_lv9_A9);
assign newSel_fu_751_p3 = ((sel_tmp8_reg_1314)? a2_3_cast_fu_681_p2: ap_const_lv9_0);
assign or_cond1_fu_758_p2 = (sel_tmp8_reg_1314 | sel_tmp1_fu_709_p2);
assign or_cond2_fu_783_p2 = (tmp_42_fu_738_p2 | or_cond1_fu_758_p2);
assign reg1_1_rand_top_ex_gen_uni_num_fu_485_A_read = uni_num_prev_val_0;
assign reg1_1_rand_top_ex_gen_uni_num_fu_485_B = reg2_3_reg_1506;
assign reg1_1_rand_top_ex_gen_uni_num_fu_485_C = reg3_2_reg_1512;
assign reg1_3_rand_top_ex_gen_uni_num_fu_478_A_read = uni_num_prev_val_1;
assign reg1_3_rand_top_ex_gen_uni_num_fu_478_B = reg2_4_reg_1495;
assign reg1_3_rand_top_ex_gen_uni_num_fu_478_C = reg3_7_reg_1501;
assign reg2_1_fu_1081_p3 = ((tmp_24_fu_1075_p2)? uni_num_mt2_0_q0: uni_num_mt3_0_q0);
assign reg2_2_fu_1027_p3 = ((tmp_47_fu_1022_p2)? uni_num_mt2_1_q0: uni_num_mt3_1_q0);
assign reg2_3_fu_1089_p3 = ((tmp_23_fu_1069_p2)? uni_num_mt1_0_q0: reg2_1_fu_1081_p3);
assign reg2_4_fu_1035_p3 = ((tmp_46_fu_1017_p2)? uni_num_mt1_1_q0: reg2_2_fu_1027_p3);
assign reg3_1_fu_1109_p3 = ((tmp_26_fu_1103_p2)? uni_num_mt2_0_q0: uni_num_mt3_0_q0);
assign reg3_2_fu_1117_p3 = ((tmp_25_fu_1097_p2)? uni_num_mt1_0_q0: reg3_1_fu_1109_p3);
assign reg3_5_fu_1053_p3 = ((tmp_49_fu_1048_p2)? uni_num_mt2_1_q0: uni_num_mt3_1_q0);
assign reg3_7_fu_1061_p3 = ((tmp_48_fu_1043_p2)? uni_num_mt1_1_q0: reg3_5_fu_1053_p3);
assign s2_4_i_fu_953_p3 = ((tmp_42_reg_1378)? sel_tmp9_fu_946_p3: sel_tmp6_fu_939_p3);
assign s3_0_i1_fu_860_p3 = ((tmp_19_fu_830_p2)? ap_const_lv2_1: ap_const_lv2_2);
assign s3_0_i_fu_895_p3 = ((tmp_41_reg_1361)? ap_const_lv2_1: ap_const_lv2_2);
assign s3_4_i_fu_981_p3 = ((tmp_42_reg_1378)? sel_tmp12_fu_974_p3: sel_tmp11_fu_967_p3);
assign sel_tmp10_fu_960_p3 = ((ap_reg_ppstg_sel_tmp8_reg_1314_pp0_it2)? ap_const_lv2_1: ap_const_lv2_3);
assign sel_tmp11_fu_967_p3 = ((or_cond1_reg_1386)? sel_tmp10_fu_960_p3: s3_0_i_fu_895_p3);
assign sel_tmp12_fu_974_p3 = ((sel_tmp3_reg_1371)? ap_const_lv2_3: ap_const_lv2_2);
assign sel_tmp1_fu_709_p2 = (tmp_38_reg_1303 & sel_tmp_fu_704_p2);
assign sel_tmp2_fu_728_p2 = (tmp_38_reg_1303 ^ ap_const_lv1_1);
assign sel_tmp34_v_cast_cast_fu_797_p3 = ((sel_tmp1_fu_709_p2)? ap_const_lv32_FFFFFFFF: ap_const_lv32_FFFFFE73);
assign sel_tmp3_fu_733_p2 = (tmp_39_reg_1309 & sel_tmp2_fu_728_p2);
assign sel_tmp4_fu_805_p2 = (ap_reg_ppstg_a1_8_reg_1278_pp0_it1 + sel_tmp34_v_cast_cast_fu_797_p3);
assign sel_tmp5_fu_932_p3 = ((ap_reg_ppstg_sel_tmp8_reg_1314_pp0_it2)? ap_const_lv2_2: ap_const_lv2_1);
assign sel_tmp6_fu_939_p3 = ((or_cond1_reg_1386)? sel_tmp5_fu_932_p3: ap_const_lv2_3);
assign sel_tmp7_fu_623_p2 = (a1_8_reg_1278 > ap_const_lv32_E3? 1'b1: 1'b0);
assign sel_tmp8_fu_628_p2 = (sel_tmp7_fu_623_p2 & tmp_40_fu_618_p2);
assign sel_tmp9_fu_946_p3 = ((sel_tmp3_reg_1371)? ap_const_lv2_2: ap_const_lv2_1);
assign sel_tmp_fu_704_p2 = (tmp_37_reg_1297 ^ ap_const_lv1_1);
assign stream_out = {{d1_toint_fu_1242_p1}, {d0_toint_fu_1238_p1}};
assign temper_1_rand_top_tempering_fu_468_x = reg1_3_reg_1517;
assign temper_rand_top_tempering_fu_473_x = reg1_1_reg_1525;
assign tmp_16_fu_815_p2 = (a1_reg_1337 < ap_const_lv32_E3? 1'b1: 1'b0);
assign tmp_17_fu_820_p2 = (a1_reg_1337 == ap_const_lv32_E3? 1'b1: 1'b0);
assign tmp_18_fu_825_p2 = (a1_reg_1337 < ap_const_lv32_18D? 1'b1: 1'b0);
assign tmp_19_fu_830_p2 = (a1_reg_1337 < ap_const_lv32_1C7? 1'b1: 1'b0);
assign tmp_20_fu_1002_p1 = ap_reg_phiprechg_a1_4_i1_reg_311pp0_it4;
assign tmp_21_fu_1007_p1 = ap_reg_phiprechg_a2_4_i1_reg_328pp0_it4;
assign tmp_22_fu_1012_p1 = ap_reg_phiprechg_a3_4_i1_reg_348pp0_it4;
assign tmp_23_fu_1069_p2 = (ap_reg_phiprechg_s2_4_i1_reg_368pp0_it5 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_24_fu_1075_p2 = (ap_reg_phiprechg_s2_4_i1_reg_368pp0_it5 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_25_fu_1097_p2 = (ap_reg_phiprechg_s3_4_i1_reg_391pp0_it5 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_26_fu_1103_p2 = (ap_reg_phiprechg_s3_4_i1_reg_391pp0_it5 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_27_fu_1140_p2 = (ap_reg_ppstg_i1_reg_1324_pp0_it5 < ap_const_lv32_E3? 1'b1: 1'b0);
assign tmp_28_fu_1209_p1 = ap_reg_ppstg_i1_reg_1324_pp0_it6;
assign tmp_29_fu_1145_p2 = (ap_reg_ppstg_i1_reg_1324_pp0_it5 < ap_const_lv32_18D? 1'b1: 1'b0);
assign tmp_30_fu_1199_p2 = (ap_reg_ppstg_tmp_59_reg_1332_pp0_it6 + ap_const_lv8_1D);
assign tmp_31_fu_1204_p1 = tmp_30_fu_1199_p2;
assign tmp_32_fu_1189_p2 = ($signed(ap_reg_ppstg_i1_reg_1324_pp0_it6) + $signed(ap_const_lv32_FFFFFE73));
assign tmp_33_fu_1194_p1 = tmp_32_fu_1189_p2;
assign tmp_34_fu_1218_p2 = (temper_reg_1553 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_36_fu_573_p2 = (uni_num_mti_1 == ap_const_lv32_26F? 1'b1: 1'b0);
assign tmp_37_fu_603_p2 = (a1_8_reg_1278 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_38_fu_608_p2 = (a1_8_reg_1278 < ap_const_lv32_E3? 1'b1: 1'b0);
assign tmp_39_fu_613_p2 = (a1_8_reg_1278 == ap_const_lv32_E3? 1'b1: 1'b0);
assign tmp_40_fu_618_p2 = (a1_8_reg_1278 < ap_const_lv32_18D? 1'b1: 1'b0);
assign tmp_41_fu_686_p2 = (ap_reg_ppstg_a1_8_reg_1278_pp0_it1 < ap_const_lv32_1C7? 1'b1: 1'b0);
assign tmp_42_fu_738_p2 = (sel_tmp3_fu_733_p2 | tmp_37_reg_1297);
assign tmp_43_fu_988_p1 = $unsigned(a1_4_i_cast_fu_908_p1);
assign tmp_44_fu_993_p1 = newSel3_reg_1392;
assign tmp_45_fu_997_p1 = newSel5_fu_925_p3;
assign tmp_46_fu_1017_p2 = (s2_4_i_reg_1453 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_47_fu_1022_p2 = (s2_4_i_reg_1453 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_48_fu_1043_p2 = (s3_4_i_reg_1459 == ap_const_lv2_1? 1'b1: 1'b0);
assign tmp_49_fu_1048_p2 = (s3_4_i_reg_1459 == ap_const_lv2_2? 1'b1: 1'b0);
assign tmp_50_fu_1155_p2 = (ap_reg_ppstg_i1_1_reg_1265_pp0_it5 < ap_const_lv32_E3? 1'b1: 1'b0);
assign tmp_51_fu_1185_p1 = ap_reg_ppstg_i1_1_reg_1265_pp0_it5;
assign tmp_52_fu_1160_p2 = (ap_reg_ppstg_i1_1_reg_1265_pp0_it5 < ap_const_lv32_18D? 1'b1: 1'b0);
assign tmp_53_fu_1175_p2 = (ap_reg_ppstg_tmp_62_reg_1273_pp0_it5 + ap_const_lv8_1D);
assign tmp_54_fu_1180_p1 = tmp_53_fu_1175_p2;
assign tmp_55_fu_1165_p2 = ($signed(ap_reg_ppstg_i1_1_reg_1265_pp0_it5) + $signed(ap_const_lv32_FFFFFE73));
assign tmp_56_fu_1170_p1 = tmp_55_fu_1165_p2;
assign tmp_57_fu_1213_p2 = (temper_1_reg_1547 == ap_const_lv32_0? 1'b1: 1'b0);
assign tmp_59_fu_638_p1 = uni_num_mti_0[7:0];
assign tmp_60_fu_662_p1 = a1_fu_654_p3[7:0];
assign tmp_61_fu_666_p1 = a1_fu_654_p3[8:0];
assign tmp_62_fu_569_p1 = uni_num_mti_1[7:0];
assign tmp_63_fu_593_p1 = a1_8_fu_585_p3[8:0];
assign tmp_fu_642_p2 = (uni_num_mti_0 == ap_const_lv32_26F? 1'b1: 1'b0);
assign tmp_s_fu_810_p2 = (a1_reg_1337 == ap_const_lv32_0? 1'b1: 1'b0);


endmodule //rand_top

