--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-19.10" *)
+(* top =  1  *)
 module simple_assign(a, b, c, d, e, out_and, out_or, out_not, out_complex);
 (* src = "dut.sv:2.16-2.17" *)
 input a;
@@ -33,44 +33,44 @@
 wire _01_;
 wire _02_;
 wire _03_;
-\$_ANDNOT_  _04_ (
+\$_NAND_  _04_ (
+.A(b),
+.B(a),
+.Y(out_not)
+);
+\$_ANDNOT_  _05_ (
 .A(c),
 .B(out_not),
 .Y(out_and)
 );
-\$_OR_  _05_ (
+\$_OR_  _06_ (
 .A(b),
 .B(a),
 .Y(_00_)
 );
-\$_OR_  _06_ (
+\$_OR_  _07_ (
 .A(_00_),
 .B(c),
 .Y(_01_)
 );
-\$_OR_  _07_ (
+\$_OR_  _08_ (
 .A(_01_),
 .B(d),
 .Y(out_or)
 );
-\$_NAND_  _08_ (
+\$_NAND_  _09_ (
 .A(d),
 .B(c),
 .Y(_02_)
 );
-\$_ORNOT_  _09_ (
+\$_ORNOT_  _10_ (
 .A(_02_),
 .B(e),
 .Y(_03_)
 );
-\$_NAND_  _10_ (
+\$_NAND_  _11_ (
 .A(_03_),
 .B(out_not),
 .Y(out_complex)
 );
-\$_NAND_  _11_ (
-.A(b),
-.B(a),
-.Y(out_not)
-);
 endmodule
