// Seed: 2317968503
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input logic [7:0] id_5;
  input wire id_4;
  inout wire id_3;
  output supply1 id_2;
  inout wire id_1;
  wire [1  ?  -1 : (  -1  ) : -1] id_6;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2
  );
  wire id_7;
  wire [1 : 1 'h0] id_8;
endmodule
