
TEST_BLE_OT_CONC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011f28  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008a8  08012068  08012068  00022068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08012910  08012910  00022910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08012918  08012918  00022918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801291c  0801291c  0002291c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000084  20000004  08012920  00030004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 TIMERSERVER_CONTEXT 00000099  20000088  080129a4  00030088  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 BLE_DRIVER_CONTEXT 0000002d  20000124  08012a3d  00030124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 SYSTEM_DRIVER_CONTEXT 00000011  20000154  08012a6a  00030154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 BLE_APP_CONTEXT 000000a0  20000168  08012a7b  00030168  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00005d68  20000208  08012b1b  00030208  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20005f70  08012b1b  00035f70  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00030208  2**0
                  CONTENTS, READONLY
 14 MAPPING_TABLE 00000028  20030000  20030000  00040000  2**2
                  ALLOC
 15 MB_MEM1       000001c4  20030028  20030028  00040000  2**2
                  ALLOC
 16 MB_MEM2       00000a87  200301ec  200301ec  00040000  2**2
                  ALLOC
 17 .debug_info   0005a83a  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_abbrev 0000a10c  00000000  00000000  0008aa72  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_aranges 00003998  00000000  00000000  00094b80  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_ranges 00003510  00000000  00000000  00098518  2**3
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_macro  00035969  00000000  00000000  0009ba28  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_line   0003b298  00000000  00000000  000d1391  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_str    00113f48  00000000  00000000  0010c629  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .comment      0000007b  00000000  00000000  00220571  2**0
                  CONTENTS, READONLY
 25 .debug_frame  0000f54c  00000000  00000000  002205ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000208 	.word	0x20000208
 800015c:	00000000 	.word	0x00000000
 8000160:	08012050 	.word	0x08012050

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000020c 	.word	0x2000020c
 800017c:	08012050 	.word	0x08012050

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr
	...

080001b0 <memchr>:
 80001b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001b4:	2a10      	cmp	r2, #16
 80001b6:	db2b      	blt.n	8000210 <memchr+0x60>
 80001b8:	f010 0f07 	tst.w	r0, #7
 80001bc:	d008      	beq.n	80001d0 <memchr+0x20>
 80001be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001c2:	3a01      	subs	r2, #1
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d02d      	beq.n	8000224 <memchr+0x74>
 80001c8:	f010 0f07 	tst.w	r0, #7
 80001cc:	b342      	cbz	r2, 8000220 <memchr+0x70>
 80001ce:	d1f6      	bne.n	80001be <memchr+0xe>
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001da:	f022 0407 	bic.w	r4, r2, #7
 80001de:	f07f 0700 	mvns.w	r7, #0
 80001e2:	2300      	movs	r3, #0
 80001e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001e8:	3c08      	subs	r4, #8
 80001ea:	ea85 0501 	eor.w	r5, r5, r1
 80001ee:	ea86 0601 	eor.w	r6, r6, r1
 80001f2:	fa85 f547 	uadd8	r5, r5, r7
 80001f6:	faa3 f587 	sel	r5, r3, r7
 80001fa:	fa86 f647 	uadd8	r6, r6, r7
 80001fe:	faa5 f687 	sel	r6, r5, r7
 8000202:	b98e      	cbnz	r6, 8000228 <memchr+0x78>
 8000204:	d1ee      	bne.n	80001e4 <memchr+0x34>
 8000206:	bcf0      	pop	{r4, r5, r6, r7}
 8000208:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800020c:	f002 0207 	and.w	r2, r2, #7
 8000210:	b132      	cbz	r2, 8000220 <memchr+0x70>
 8000212:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000216:	3a01      	subs	r2, #1
 8000218:	ea83 0301 	eor.w	r3, r3, r1
 800021c:	b113      	cbz	r3, 8000224 <memchr+0x74>
 800021e:	d1f8      	bne.n	8000212 <memchr+0x62>
 8000220:	2000      	movs	r0, #0
 8000222:	4770      	bx	lr
 8000224:	3801      	subs	r0, #1
 8000226:	4770      	bx	lr
 8000228:	2d00      	cmp	r5, #0
 800022a:	bf06      	itte	eq
 800022c:	4635      	moveq	r5, r6
 800022e:	3803      	subeq	r0, #3
 8000230:	3807      	subne	r0, #7
 8000232:	f015 0f01 	tst.w	r5, #1
 8000236:	d107      	bne.n	8000248 <memchr+0x98>
 8000238:	3001      	adds	r0, #1
 800023a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800023e:	bf02      	ittt	eq
 8000240:	3001      	addeq	r0, #1
 8000242:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000246:	3001      	addeq	r0, #1
 8000248:	bcf0      	pop	{r4, r5, r6, r7}
 800024a:	3801      	subs	r0, #1
 800024c:	4770      	bx	lr
 800024e:	bf00      	nop

08000250 <__aeabi_drsub>:
 8000250:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000254:	e002      	b.n	800025c <__adddf3>
 8000256:	bf00      	nop

08000258 <__aeabi_dsub>:
 8000258:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800025c <__adddf3>:
 800025c:	b530      	push	{r4, r5, lr}
 800025e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000262:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000266:	ea94 0f05 	teq	r4, r5
 800026a:	bf08      	it	eq
 800026c:	ea90 0f02 	teqeq	r0, r2
 8000270:	bf1f      	itttt	ne
 8000272:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000276:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000282:	f000 80e2 	beq.w	800044a <__adddf3+0x1ee>
 8000286:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028e:	bfb8      	it	lt
 8000290:	426d      	neglt	r5, r5
 8000292:	dd0c      	ble.n	80002ae <__adddf3+0x52>
 8000294:	442c      	add	r4, r5
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	ea82 0000 	eor.w	r0, r2, r0
 80002a2:	ea83 0101 	eor.w	r1, r3, r1
 80002a6:	ea80 0202 	eor.w	r2, r0, r2
 80002aa:	ea81 0303 	eor.w	r3, r1, r3
 80002ae:	2d36      	cmp	r5, #54	; 0x36
 80002b0:	bf88      	it	hi
 80002b2:	bd30      	pophi	{r4, r5, pc}
 80002b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c4:	d002      	beq.n	80002cc <__adddf3+0x70>
 80002c6:	4240      	negs	r0, r0
 80002c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d8:	d002      	beq.n	80002e0 <__adddf3+0x84>
 80002da:	4252      	negs	r2, r2
 80002dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e0:	ea94 0f05 	teq	r4, r5
 80002e4:	f000 80a7 	beq.w	8000436 <__adddf3+0x1da>
 80002e8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f0:	db0d      	blt.n	800030e <__adddf3+0xb2>
 80002f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f6:	fa22 f205 	lsr.w	r2, r2, r5
 80002fa:	1880      	adds	r0, r0, r2
 80002fc:	f141 0100 	adc.w	r1, r1, #0
 8000300:	fa03 f20e 	lsl.w	r2, r3, lr
 8000304:	1880      	adds	r0, r0, r2
 8000306:	fa43 f305 	asr.w	r3, r3, r5
 800030a:	4159      	adcs	r1, r3
 800030c:	e00e      	b.n	800032c <__adddf3+0xd0>
 800030e:	f1a5 0520 	sub.w	r5, r5, #32
 8000312:	f10e 0e20 	add.w	lr, lr, #32
 8000316:	2a01      	cmp	r2, #1
 8000318:	fa03 fc0e 	lsl.w	ip, r3, lr
 800031c:	bf28      	it	cs
 800031e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000322:	fa43 f305 	asr.w	r3, r3, r5
 8000326:	18c0      	adds	r0, r0, r3
 8000328:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800032c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000330:	d507      	bpl.n	8000342 <__adddf3+0xe6>
 8000332:	f04f 0e00 	mov.w	lr, #0
 8000336:	f1dc 0c00 	rsbs	ip, ip, #0
 800033a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000342:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000346:	d31b      	bcc.n	8000380 <__adddf3+0x124>
 8000348:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800034c:	d30c      	bcc.n	8000368 <__adddf3+0x10c>
 800034e:	0849      	lsrs	r1, r1, #1
 8000350:	ea5f 0030 	movs.w	r0, r0, rrx
 8000354:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000358:	f104 0401 	add.w	r4, r4, #1
 800035c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000360:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000364:	f080 809a 	bcs.w	800049c <__adddf3+0x240>
 8000368:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800036c:	bf08      	it	eq
 800036e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000372:	f150 0000 	adcs.w	r0, r0, #0
 8000376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037a:	ea41 0105 	orr.w	r1, r1, r5
 800037e:	bd30      	pop	{r4, r5, pc}
 8000380:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000384:	4140      	adcs	r0, r0
 8000386:	eb41 0101 	adc.w	r1, r1, r1
 800038a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800038e:	f1a4 0401 	sub.w	r4, r4, #1
 8000392:	d1e9      	bne.n	8000368 <__adddf3+0x10c>
 8000394:	f091 0f00 	teq	r1, #0
 8000398:	bf04      	itt	eq
 800039a:	4601      	moveq	r1, r0
 800039c:	2000      	moveq	r0, #0
 800039e:	fab1 f381 	clz	r3, r1
 80003a2:	bf08      	it	eq
 80003a4:	3320      	addeq	r3, #32
 80003a6:	f1a3 030b 	sub.w	r3, r3, #11
 80003aa:	f1b3 0220 	subs.w	r2, r3, #32
 80003ae:	da0c      	bge.n	80003ca <__adddf3+0x16e>
 80003b0:	320c      	adds	r2, #12
 80003b2:	dd08      	ble.n	80003c6 <__adddf3+0x16a>
 80003b4:	f102 0c14 	add.w	ip, r2, #20
 80003b8:	f1c2 020c 	rsb	r2, r2, #12
 80003bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c0:	fa21 f102 	lsr.w	r1, r1, r2
 80003c4:	e00c      	b.n	80003e0 <__adddf3+0x184>
 80003c6:	f102 0214 	add.w	r2, r2, #20
 80003ca:	bfd8      	it	le
 80003cc:	f1c2 0c20 	rsble	ip, r2, #32
 80003d0:	fa01 f102 	lsl.w	r1, r1, r2
 80003d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d8:	bfdc      	itt	le
 80003da:	ea41 010c 	orrle.w	r1, r1, ip
 80003de:	4090      	lslle	r0, r2
 80003e0:	1ae4      	subs	r4, r4, r3
 80003e2:	bfa2      	ittt	ge
 80003e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e8:	4329      	orrge	r1, r5
 80003ea:	bd30      	popge	{r4, r5, pc}
 80003ec:	ea6f 0404 	mvn.w	r4, r4
 80003f0:	3c1f      	subs	r4, #31
 80003f2:	da1c      	bge.n	800042e <__adddf3+0x1d2>
 80003f4:	340c      	adds	r4, #12
 80003f6:	dc0e      	bgt.n	8000416 <__adddf3+0x1ba>
 80003f8:	f104 0414 	add.w	r4, r4, #20
 80003fc:	f1c4 0220 	rsb	r2, r4, #32
 8000400:	fa20 f004 	lsr.w	r0, r0, r4
 8000404:	fa01 f302 	lsl.w	r3, r1, r2
 8000408:	ea40 0003 	orr.w	r0, r0, r3
 800040c:	fa21 f304 	lsr.w	r3, r1, r4
 8000410:	ea45 0103 	orr.w	r1, r5, r3
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f1c4 040c 	rsb	r4, r4, #12
 800041a:	f1c4 0220 	rsb	r2, r4, #32
 800041e:	fa20 f002 	lsr.w	r0, r0, r2
 8000422:	fa01 f304 	lsl.w	r3, r1, r4
 8000426:	ea40 0003 	orr.w	r0, r0, r3
 800042a:	4629      	mov	r1, r5
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	fa21 f004 	lsr.w	r0, r1, r4
 8000432:	4629      	mov	r1, r5
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f094 0f00 	teq	r4, #0
 800043a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800043e:	bf06      	itte	eq
 8000440:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000444:	3401      	addeq	r4, #1
 8000446:	3d01      	subne	r5, #1
 8000448:	e74e      	b.n	80002e8 <__adddf3+0x8c>
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf18      	it	ne
 8000450:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000454:	d029      	beq.n	80004aa <__adddf3+0x24e>
 8000456:	ea94 0f05 	teq	r4, r5
 800045a:	bf08      	it	eq
 800045c:	ea90 0f02 	teqeq	r0, r2
 8000460:	d005      	beq.n	800046e <__adddf3+0x212>
 8000462:	ea54 0c00 	orrs.w	ip, r4, r0
 8000466:	bf04      	itt	eq
 8000468:	4619      	moveq	r1, r3
 800046a:	4610      	moveq	r0, r2
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	ea91 0f03 	teq	r1, r3
 8000472:	bf1e      	ittt	ne
 8000474:	2100      	movne	r1, #0
 8000476:	2000      	movne	r0, #0
 8000478:	bd30      	popne	{r4, r5, pc}
 800047a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047e:	d105      	bne.n	800048c <__adddf3+0x230>
 8000480:	0040      	lsls	r0, r0, #1
 8000482:	4149      	adcs	r1, r1
 8000484:	bf28      	it	cs
 8000486:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800048a:	bd30      	pop	{r4, r5, pc}
 800048c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000490:	bf3c      	itt	cc
 8000492:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000496:	bd30      	popcc	{r4, r5, pc}
 8000498:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800049c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004a4:	f04f 0000 	mov.w	r0, #0
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf1a      	itte	ne
 80004b0:	4619      	movne	r1, r3
 80004b2:	4610      	movne	r0, r2
 80004b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b8:	bf1c      	itt	ne
 80004ba:	460b      	movne	r3, r1
 80004bc:	4602      	movne	r2, r0
 80004be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c2:	bf06      	itte	eq
 80004c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c8:	ea91 0f03 	teqeq	r1, r3
 80004cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	bf00      	nop

080004d4 <__aeabi_ui2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f04f 0500 	mov.w	r5, #0
 80004ec:	f04f 0100 	mov.w	r1, #0
 80004f0:	e750      	b.n	8000394 <__adddf3+0x138>
 80004f2:	bf00      	nop

080004f4 <__aeabi_i2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800050c:	bf48      	it	mi
 800050e:	4240      	negmi	r0, r0
 8000510:	f04f 0100 	mov.w	r1, #0
 8000514:	e73e      	b.n	8000394 <__adddf3+0x138>
 8000516:	bf00      	nop

08000518 <__aeabi_f2d>:
 8000518:	0042      	lsls	r2, r0, #1
 800051a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000522:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000526:	bf1f      	itttt	ne
 8000528:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800052c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000530:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000534:	4770      	bxne	lr
 8000536:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800053a:	bf08      	it	eq
 800053c:	4770      	bxeq	lr
 800053e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000542:	bf04      	itt	eq
 8000544:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000548:	4770      	bxeq	lr
 800054a:	b530      	push	{r4, r5, lr}
 800054c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000550:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000554:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000558:	e71c      	b.n	8000394 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_ul2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f04f 0500 	mov.w	r5, #0
 800056a:	e00a      	b.n	8000582 <__aeabi_l2d+0x16>

0800056c <__aeabi_l2d>:
 800056c:	ea50 0201 	orrs.w	r2, r0, r1
 8000570:	bf08      	it	eq
 8000572:	4770      	bxeq	lr
 8000574:	b530      	push	{r4, r5, lr}
 8000576:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800057a:	d502      	bpl.n	8000582 <__aeabi_l2d+0x16>
 800057c:	4240      	negs	r0, r0
 800057e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000582:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000586:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800058a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058e:	f43f aed8 	beq.w	8000342 <__adddf3+0xe6>
 8000592:	f04f 0203 	mov.w	r2, #3
 8000596:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059a:	bf18      	it	ne
 800059c:	3203      	addne	r2, #3
 800059e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a2:	bf18      	it	ne
 80005a4:	3203      	addne	r2, #3
 80005a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005aa:	f1c2 0320 	rsb	r3, r2, #32
 80005ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b2:	fa20 f002 	lsr.w	r0, r0, r2
 80005b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ba:	ea40 000e 	orr.w	r0, r0, lr
 80005be:	fa21 f102 	lsr.w	r1, r1, r2
 80005c2:	4414      	add	r4, r2
 80005c4:	e6bd      	b.n	8000342 <__adddf3+0xe6>
 80005c6:	bf00      	nop

080005c8 <__aeabi_dmul>:
 80005c8:	b570      	push	{r4, r5, r6, lr}
 80005ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d6:	bf1d      	ittte	ne
 80005d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005dc:	ea94 0f0c 	teqne	r4, ip
 80005e0:	ea95 0f0c 	teqne	r5, ip
 80005e4:	f000 f8de 	bleq	80007a4 <__aeabi_dmul+0x1dc>
 80005e8:	442c      	add	r4, r5
 80005ea:	ea81 0603 	eor.w	r6, r1, r3
 80005ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fa:	bf18      	it	ne
 80005fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000600:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000604:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000608:	d038      	beq.n	800067c <__aeabi_dmul+0xb4>
 800060a:	fba0 ce02 	umull	ip, lr, r0, r2
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000616:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800061a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061e:	f04f 0600 	mov.w	r6, #0
 8000622:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000626:	f09c 0f00 	teq	ip, #0
 800062a:	bf18      	it	ne
 800062c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000630:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000634:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000638:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800063c:	d204      	bcs.n	8000648 <__aeabi_dmul+0x80>
 800063e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000642:	416d      	adcs	r5, r5
 8000644:	eb46 0606 	adc.w	r6, r6, r6
 8000648:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800064c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000650:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000654:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000658:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800065c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000660:	bf88      	it	hi
 8000662:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000666:	d81e      	bhi.n	80006a6 <__aeabi_dmul+0xde>
 8000668:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000680:	ea46 0101 	orr.w	r1, r6, r1
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	ea81 0103 	eor.w	r1, r1, r3
 800068c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000690:	bfc2      	ittt	gt
 8000692:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000696:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069a:	bd70      	popgt	{r4, r5, r6, pc}
 800069c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a0:	f04f 0e00 	mov.w	lr, #0
 80006a4:	3c01      	subs	r4, #1
 80006a6:	f300 80ab 	bgt.w	8000800 <__aeabi_dmul+0x238>
 80006aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ae:	bfde      	ittt	le
 80006b0:	2000      	movle	r0, #0
 80006b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006b6:	bd70      	pople	{r4, r5, r6, pc}
 80006b8:	f1c4 0400 	rsb	r4, r4, #0
 80006bc:	3c20      	subs	r4, #32
 80006be:	da35      	bge.n	800072c <__aeabi_dmul+0x164>
 80006c0:	340c      	adds	r4, #12
 80006c2:	dc1b      	bgt.n	80006fc <__aeabi_dmul+0x134>
 80006c4:	f104 0414 	add.w	r4, r4, #20
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f305 	lsl.w	r3, r0, r5
 80006d0:	fa20 f004 	lsr.w	r0, r0, r4
 80006d4:	fa01 f205 	lsl.w	r2, r1, r5
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ec:	eb42 0106 	adc.w	r1, r2, r6
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 040c 	rsb	r4, r4, #12
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f304 	lsl.w	r3, r0, r4
 8000708:	fa20 f005 	lsr.w	r0, r0, r5
 800070c:	fa01 f204 	lsl.w	r2, r1, r4
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000718:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800071c:	f141 0100 	adc.w	r1, r1, #0
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 0520 	rsb	r5, r4, #32
 8000730:	fa00 f205 	lsl.w	r2, r0, r5
 8000734:	ea4e 0e02 	orr.w	lr, lr, r2
 8000738:	fa20 f304 	lsr.w	r3, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea43 0302 	orr.w	r3, r3, r2
 8000744:	fa21 f004 	lsr.w	r0, r1, r4
 8000748:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800074c:	fa21 f204 	lsr.w	r2, r1, r4
 8000750:	ea20 0002 	bic.w	r0, r0, r2
 8000754:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f094 0f00 	teq	r4, #0
 8000768:	d10f      	bne.n	800078a <__aeabi_dmul+0x1c2>
 800076a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800076e:	0040      	lsls	r0, r0, #1
 8000770:	eb41 0101 	adc.w	r1, r1, r1
 8000774:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3c01      	subeq	r4, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1a6>
 800077e:	ea41 0106 	orr.w	r1, r1, r6
 8000782:	f095 0f00 	teq	r5, #0
 8000786:	bf18      	it	ne
 8000788:	4770      	bxne	lr
 800078a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800078e:	0052      	lsls	r2, r2, #1
 8000790:	eb43 0303 	adc.w	r3, r3, r3
 8000794:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3d01      	subeq	r5, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1c6>
 800079e:	ea43 0306 	orr.w	r3, r3, r6
 80007a2:	4770      	bx	lr
 80007a4:	ea94 0f0c 	teq	r4, ip
 80007a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ac:	bf18      	it	ne
 80007ae:	ea95 0f0c 	teqne	r5, ip
 80007b2:	d00c      	beq.n	80007ce <__aeabi_dmul+0x206>
 80007b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007be:	d1d1      	bne.n	8000764 <__aeabi_dmul+0x19c>
 80007c0:	ea81 0103 	eor.w	r1, r1, r3
 80007c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
 80007ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d2:	bf06      	itte	eq
 80007d4:	4610      	moveq	r0, r2
 80007d6:	4619      	moveq	r1, r3
 80007d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007dc:	d019      	beq.n	8000812 <__aeabi_dmul+0x24a>
 80007de:	ea94 0f0c 	teq	r4, ip
 80007e2:	d102      	bne.n	80007ea <__aeabi_dmul+0x222>
 80007e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e8:	d113      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007ea:	ea95 0f0c 	teq	r5, ip
 80007ee:	d105      	bne.n	80007fc <__aeabi_dmul+0x234>
 80007f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f4:	bf1c      	itt	ne
 80007f6:	4610      	movne	r0, r2
 80007f8:	4619      	movne	r1, r3
 80007fa:	d10a      	bne.n	8000812 <__aeabi_dmul+0x24a>
 80007fc:	ea81 0103 	eor.w	r1, r1, r3
 8000800:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000804:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000808:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000816:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800081a:	bd70      	pop	{r4, r5, r6, pc}

0800081c <__aeabi_ddiv>:
 800081c:	b570      	push	{r4, r5, r6, lr}
 800081e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000822:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000826:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082a:	bf1d      	ittte	ne
 800082c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000830:	ea94 0f0c 	teqne	r4, ip
 8000834:	ea95 0f0c 	teqne	r5, ip
 8000838:	f000 f8a7 	bleq	800098a <__aeabi_ddiv+0x16e>
 800083c:	eba4 0405 	sub.w	r4, r4, r5
 8000840:	ea81 0e03 	eor.w	lr, r1, r3
 8000844:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000848:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800084c:	f000 8088 	beq.w	8000960 <__aeabi_ddiv+0x144>
 8000850:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000854:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000858:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800085c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000860:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000864:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000868:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800086c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000870:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000874:	429d      	cmp	r5, r3
 8000876:	bf08      	it	eq
 8000878:	4296      	cmpeq	r6, r2
 800087a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800087e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000882:	d202      	bcs.n	800088a <__aeabi_ddiv+0x6e>
 8000884:	085b      	lsrs	r3, r3, #1
 8000886:	ea4f 0232 	mov.w	r2, r2, rrx
 800088a:	1ab6      	subs	r6, r6, r2
 800088c:	eb65 0503 	sbc.w	r5, r5, r3
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800089a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008fc:	d018      	beq.n	8000930 <__aeabi_ddiv+0x114>
 80008fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000902:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000906:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000912:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000916:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091a:	d1c0      	bne.n	800089e <__aeabi_ddiv+0x82>
 800091c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000920:	d10b      	bne.n	800093a <__aeabi_ddiv+0x11e>
 8000922:	ea41 0100 	orr.w	r1, r1, r0
 8000926:	f04f 0000 	mov.w	r0, #0
 800092a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800092e:	e7b6      	b.n	800089e <__aeabi_ddiv+0x82>
 8000930:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000934:	bf04      	itt	eq
 8000936:	4301      	orreq	r1, r0
 8000938:	2000      	moveq	r0, #0
 800093a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800093e:	bf88      	it	hi
 8000940:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000944:	f63f aeaf 	bhi.w	80006a6 <__aeabi_dmul+0xde>
 8000948:	ebb5 0c03 	subs.w	ip, r5, r3
 800094c:	bf04      	itt	eq
 800094e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000952:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000956:	f150 0000 	adcs.w	r0, r0, #0
 800095a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095e:	bd70      	pop	{r4, r5, r6, pc}
 8000960:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000964:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000968:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800096c:	bfc2      	ittt	gt
 800096e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000972:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000976:	bd70      	popgt	{r4, r5, r6, pc}
 8000978:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800097c:	f04f 0e00 	mov.w	lr, #0
 8000980:	3c01      	subs	r4, #1
 8000982:	e690      	b.n	80006a6 <__aeabi_dmul+0xde>
 8000984:	ea45 0e06 	orr.w	lr, r5, r6
 8000988:	e68d      	b.n	80006a6 <__aeabi_dmul+0xde>
 800098a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098e:	ea94 0f0c 	teq	r4, ip
 8000992:	bf08      	it	eq
 8000994:	ea95 0f0c 	teqeq	r5, ip
 8000998:	f43f af3b 	beq.w	8000812 <__aeabi_dmul+0x24a>
 800099c:	ea94 0f0c 	teq	r4, ip
 80009a0:	d10a      	bne.n	80009b8 <__aeabi_ddiv+0x19c>
 80009a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a6:	f47f af34 	bne.w	8000812 <__aeabi_dmul+0x24a>
 80009aa:	ea95 0f0c 	teq	r5, ip
 80009ae:	f47f af25 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009b2:	4610      	mov	r0, r2
 80009b4:	4619      	mov	r1, r3
 80009b6:	e72c      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009b8:	ea95 0f0c 	teq	r5, ip
 80009bc:	d106      	bne.n	80009cc <__aeabi_ddiv+0x1b0>
 80009be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c2:	f43f aefd 	beq.w	80007c0 <__aeabi_dmul+0x1f8>
 80009c6:	4610      	mov	r0, r2
 80009c8:	4619      	mov	r1, r3
 80009ca:	e722      	b.n	8000812 <__aeabi_dmul+0x24a>
 80009cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d6:	f47f aec5 	bne.w	8000764 <__aeabi_dmul+0x19c>
 80009da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009de:	f47f af0d 	bne.w	80007fc <__aeabi_dmul+0x234>
 80009e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e6:	f47f aeeb 	bne.w	80007c0 <__aeabi_dmul+0x1f8>
 80009ea:	e712      	b.n	8000812 <__aeabi_dmul+0x24a>

080009ec <__aeabi_d2f>:
 80009ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009f4:	bf24      	itt	cs
 80009f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009fe:	d90d      	bls.n	8000a1c <__aeabi_d2f+0x30>
 8000a00:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a04:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a08:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a0c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a10:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a14:	bf08      	it	eq
 8000a16:	f020 0001 	biceq.w	r0, r0, #1
 8000a1a:	4770      	bx	lr
 8000a1c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a20:	d121      	bne.n	8000a66 <__aeabi_d2f+0x7a>
 8000a22:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a26:	bfbc      	itt	lt
 8000a28:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a2c:	4770      	bxlt	lr
 8000a2e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a32:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a36:	f1c2 0218 	rsb	r2, r2, #24
 8000a3a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a3e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a42:	fa20 f002 	lsr.w	r0, r0, r2
 8000a46:	bf18      	it	ne
 8000a48:	f040 0001 	orrne.w	r0, r0, #1
 8000a4c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a50:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a54:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a58:	ea40 000c 	orr.w	r0, r0, ip
 8000a5c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a60:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a64:	e7cc      	b.n	8000a00 <__aeabi_d2f+0x14>
 8000a66:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a6a:	d107      	bne.n	8000a7c <__aeabi_d2f+0x90>
 8000a6c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a70:	bf1e      	ittt	ne
 8000a72:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a76:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a7a:	4770      	bxne	lr
 8000a7c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a80:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a84:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop

08000a8c <__aeabi_uldivmod>:
 8000a8c:	b953      	cbnz	r3, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a8e:	b94a      	cbnz	r2, 8000aa4 <__aeabi_uldivmod+0x18>
 8000a90:	2900      	cmp	r1, #0
 8000a92:	bf08      	it	eq
 8000a94:	2800      	cmpeq	r0, #0
 8000a96:	bf1c      	itt	ne
 8000a98:	f04f 31ff 	movne.w	r1, #4294967295
 8000a9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa0:	f000 b972 	b.w	8000d88 <__aeabi_idiv0>
 8000aa4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aa8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aac:	f000 f806 	bl	8000abc <__udivmoddi4>
 8000ab0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ab4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ab8:	b004      	add	sp, #16
 8000aba:	4770      	bx	lr

08000abc <__udivmoddi4>:
 8000abc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ac0:	9e08      	ldr	r6, [sp, #32]
 8000ac2:	4604      	mov	r4, r0
 8000ac4:	4688      	mov	r8, r1
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d14b      	bne.n	8000b62 <__udivmoddi4+0xa6>
 8000aca:	428a      	cmp	r2, r1
 8000acc:	4615      	mov	r5, r2
 8000ace:	d967      	bls.n	8000ba0 <__udivmoddi4+0xe4>
 8000ad0:	fab2 f282 	clz	r2, r2
 8000ad4:	b14a      	cbz	r2, 8000aea <__udivmoddi4+0x2e>
 8000ad6:	f1c2 0720 	rsb	r7, r2, #32
 8000ada:	fa01 f302 	lsl.w	r3, r1, r2
 8000ade:	fa20 f707 	lsr.w	r7, r0, r7
 8000ae2:	4095      	lsls	r5, r2
 8000ae4:	ea47 0803 	orr.w	r8, r7, r3
 8000ae8:	4094      	lsls	r4, r2
 8000aea:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000aee:	0c23      	lsrs	r3, r4, #16
 8000af0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000af4:	fa1f fc85 	uxth.w	ip, r5
 8000af8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000afc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b00:	fb07 f10c 	mul.w	r1, r7, ip
 8000b04:	4299      	cmp	r1, r3
 8000b06:	d909      	bls.n	8000b1c <__udivmoddi4+0x60>
 8000b08:	18eb      	adds	r3, r5, r3
 8000b0a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b0e:	f080 811b 	bcs.w	8000d48 <__udivmoddi4+0x28c>
 8000b12:	4299      	cmp	r1, r3
 8000b14:	f240 8118 	bls.w	8000d48 <__udivmoddi4+0x28c>
 8000b18:	3f02      	subs	r7, #2
 8000b1a:	442b      	add	r3, r5
 8000b1c:	1a5b      	subs	r3, r3, r1
 8000b1e:	b2a4      	uxth	r4, r4
 8000b20:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b24:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b2c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b30:	45a4      	cmp	ip, r4
 8000b32:	d909      	bls.n	8000b48 <__udivmoddi4+0x8c>
 8000b34:	192c      	adds	r4, r5, r4
 8000b36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b3a:	f080 8107 	bcs.w	8000d4c <__udivmoddi4+0x290>
 8000b3e:	45a4      	cmp	ip, r4
 8000b40:	f240 8104 	bls.w	8000d4c <__udivmoddi4+0x290>
 8000b44:	3802      	subs	r0, #2
 8000b46:	442c      	add	r4, r5
 8000b48:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b4c:	eba4 040c 	sub.w	r4, r4, ip
 8000b50:	2700      	movs	r7, #0
 8000b52:	b11e      	cbz	r6, 8000b5c <__udivmoddi4+0xa0>
 8000b54:	40d4      	lsrs	r4, r2
 8000b56:	2300      	movs	r3, #0
 8000b58:	e9c6 4300 	strd	r4, r3, [r6]
 8000b5c:	4639      	mov	r1, r7
 8000b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d909      	bls.n	8000b7a <__udivmoddi4+0xbe>
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	f000 80eb 	beq.w	8000d42 <__udivmoddi4+0x286>
 8000b6c:	2700      	movs	r7, #0
 8000b6e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b72:	4638      	mov	r0, r7
 8000b74:	4639      	mov	r1, r7
 8000b76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b7a:	fab3 f783 	clz	r7, r3
 8000b7e:	2f00      	cmp	r7, #0
 8000b80:	d147      	bne.n	8000c12 <__udivmoddi4+0x156>
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d302      	bcc.n	8000b8c <__udivmoddi4+0xd0>
 8000b86:	4282      	cmp	r2, r0
 8000b88:	f200 80fa 	bhi.w	8000d80 <__udivmoddi4+0x2c4>
 8000b8c:	1a84      	subs	r4, r0, r2
 8000b8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b92:	2001      	movs	r0, #1
 8000b94:	4698      	mov	r8, r3
 8000b96:	2e00      	cmp	r6, #0
 8000b98:	d0e0      	beq.n	8000b5c <__udivmoddi4+0xa0>
 8000b9a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b9e:	e7dd      	b.n	8000b5c <__udivmoddi4+0xa0>
 8000ba0:	b902      	cbnz	r2, 8000ba4 <__udivmoddi4+0xe8>
 8000ba2:	deff      	udf	#255	; 0xff
 8000ba4:	fab2 f282 	clz	r2, r2
 8000ba8:	2a00      	cmp	r2, #0
 8000baa:	f040 808f 	bne.w	8000ccc <__udivmoddi4+0x210>
 8000bae:	1b49      	subs	r1, r1, r5
 8000bb0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bb4:	fa1f f885 	uxth.w	r8, r5
 8000bb8:	2701      	movs	r7, #1
 8000bba:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bbe:	0c23      	lsrs	r3, r4, #16
 8000bc0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bc4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bc8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bcc:	4299      	cmp	r1, r3
 8000bce:	d907      	bls.n	8000be0 <__udivmoddi4+0x124>
 8000bd0:	18eb      	adds	r3, r5, r3
 8000bd2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x122>
 8000bd8:	4299      	cmp	r1, r3
 8000bda:	f200 80cd 	bhi.w	8000d78 <__udivmoddi4+0x2bc>
 8000bde:	4684      	mov	ip, r0
 8000be0:	1a59      	subs	r1, r3, r1
 8000be2:	b2a3      	uxth	r3, r4
 8000be4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000be8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bec:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bf0:	fb08 f800 	mul.w	r8, r8, r0
 8000bf4:	45a0      	cmp	r8, r4
 8000bf6:	d907      	bls.n	8000c08 <__udivmoddi4+0x14c>
 8000bf8:	192c      	adds	r4, r5, r4
 8000bfa:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bfe:	d202      	bcs.n	8000c06 <__udivmoddi4+0x14a>
 8000c00:	45a0      	cmp	r8, r4
 8000c02:	f200 80b6 	bhi.w	8000d72 <__udivmoddi4+0x2b6>
 8000c06:	4618      	mov	r0, r3
 8000c08:	eba4 0408 	sub.w	r4, r4, r8
 8000c0c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c10:	e79f      	b.n	8000b52 <__udivmoddi4+0x96>
 8000c12:	f1c7 0c20 	rsb	ip, r7, #32
 8000c16:	40bb      	lsls	r3, r7
 8000c18:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c1c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c20:	fa01 f407 	lsl.w	r4, r1, r7
 8000c24:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c28:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c2c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c30:	4325      	orrs	r5, r4
 8000c32:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c36:	0c2c      	lsrs	r4, r5, #16
 8000c38:	fb08 3319 	mls	r3, r8, r9, r3
 8000c3c:	fa1f fa8e 	uxth.w	sl, lr
 8000c40:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c44:	fb09 f40a 	mul.w	r4, r9, sl
 8000c48:	429c      	cmp	r4, r3
 8000c4a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c4e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c52:	d90b      	bls.n	8000c6c <__udivmoddi4+0x1b0>
 8000c54:	eb1e 0303 	adds.w	r3, lr, r3
 8000c58:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c5c:	f080 8087 	bcs.w	8000d6e <__udivmoddi4+0x2b2>
 8000c60:	429c      	cmp	r4, r3
 8000c62:	f240 8084 	bls.w	8000d6e <__udivmoddi4+0x2b2>
 8000c66:	f1a9 0902 	sub.w	r9, r9, #2
 8000c6a:	4473      	add	r3, lr
 8000c6c:	1b1b      	subs	r3, r3, r4
 8000c6e:	b2ad      	uxth	r5, r5
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c7c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c80:	45a2      	cmp	sl, r4
 8000c82:	d908      	bls.n	8000c96 <__udivmoddi4+0x1da>
 8000c84:	eb1e 0404 	adds.w	r4, lr, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8c:	d26b      	bcs.n	8000d66 <__udivmoddi4+0x2aa>
 8000c8e:	45a2      	cmp	sl, r4
 8000c90:	d969      	bls.n	8000d66 <__udivmoddi4+0x2aa>
 8000c92:	3802      	subs	r0, #2
 8000c94:	4474      	add	r4, lr
 8000c96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c9a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c9e:	eba4 040a 	sub.w	r4, r4, sl
 8000ca2:	454c      	cmp	r4, r9
 8000ca4:	46c2      	mov	sl, r8
 8000ca6:	464b      	mov	r3, r9
 8000ca8:	d354      	bcc.n	8000d54 <__udivmoddi4+0x298>
 8000caa:	d051      	beq.n	8000d50 <__udivmoddi4+0x294>
 8000cac:	2e00      	cmp	r6, #0
 8000cae:	d069      	beq.n	8000d84 <__udivmoddi4+0x2c8>
 8000cb0:	ebb1 050a 	subs.w	r5, r1, sl
 8000cb4:	eb64 0403 	sbc.w	r4, r4, r3
 8000cb8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cbc:	40fd      	lsrs	r5, r7
 8000cbe:	40fc      	lsrs	r4, r7
 8000cc0:	ea4c 0505 	orr.w	r5, ip, r5
 8000cc4:	e9c6 5400 	strd	r5, r4, [r6]
 8000cc8:	2700      	movs	r7, #0
 8000cca:	e747      	b.n	8000b5c <__udivmoddi4+0xa0>
 8000ccc:	f1c2 0320 	rsb	r3, r2, #32
 8000cd0:	fa20 f703 	lsr.w	r7, r0, r3
 8000cd4:	4095      	lsls	r5, r2
 8000cd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000cda:	fa21 f303 	lsr.w	r3, r1, r3
 8000cde:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ce2:	4338      	orrs	r0, r7
 8000ce4:	0c01      	lsrs	r1, r0, #16
 8000ce6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cea:	fa1f f885 	uxth.w	r8, r5
 8000cee:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cf2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf6:	fb07 f308 	mul.w	r3, r7, r8
 8000cfa:	428b      	cmp	r3, r1
 8000cfc:	fa04 f402 	lsl.w	r4, r4, r2
 8000d00:	d907      	bls.n	8000d12 <__udivmoddi4+0x256>
 8000d02:	1869      	adds	r1, r5, r1
 8000d04:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d08:	d22f      	bcs.n	8000d6a <__udivmoddi4+0x2ae>
 8000d0a:	428b      	cmp	r3, r1
 8000d0c:	d92d      	bls.n	8000d6a <__udivmoddi4+0x2ae>
 8000d0e:	3f02      	subs	r7, #2
 8000d10:	4429      	add	r1, r5
 8000d12:	1acb      	subs	r3, r1, r3
 8000d14:	b281      	uxth	r1, r0
 8000d16:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d1a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d22:	fb00 f308 	mul.w	r3, r0, r8
 8000d26:	428b      	cmp	r3, r1
 8000d28:	d907      	bls.n	8000d3a <__udivmoddi4+0x27e>
 8000d2a:	1869      	adds	r1, r5, r1
 8000d2c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d30:	d217      	bcs.n	8000d62 <__udivmoddi4+0x2a6>
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d915      	bls.n	8000d62 <__udivmoddi4+0x2a6>
 8000d36:	3802      	subs	r0, #2
 8000d38:	4429      	add	r1, r5
 8000d3a:	1ac9      	subs	r1, r1, r3
 8000d3c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d40:	e73b      	b.n	8000bba <__udivmoddi4+0xfe>
 8000d42:	4637      	mov	r7, r6
 8000d44:	4630      	mov	r0, r6
 8000d46:	e709      	b.n	8000b5c <__udivmoddi4+0xa0>
 8000d48:	4607      	mov	r7, r0
 8000d4a:	e6e7      	b.n	8000b1c <__udivmoddi4+0x60>
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	e6fb      	b.n	8000b48 <__udivmoddi4+0x8c>
 8000d50:	4541      	cmp	r1, r8
 8000d52:	d2ab      	bcs.n	8000cac <__udivmoddi4+0x1f0>
 8000d54:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d58:	eb69 020e 	sbc.w	r2, r9, lr
 8000d5c:	3801      	subs	r0, #1
 8000d5e:	4613      	mov	r3, r2
 8000d60:	e7a4      	b.n	8000cac <__udivmoddi4+0x1f0>
 8000d62:	4660      	mov	r0, ip
 8000d64:	e7e9      	b.n	8000d3a <__udivmoddi4+0x27e>
 8000d66:	4618      	mov	r0, r3
 8000d68:	e795      	b.n	8000c96 <__udivmoddi4+0x1da>
 8000d6a:	4667      	mov	r7, ip
 8000d6c:	e7d1      	b.n	8000d12 <__udivmoddi4+0x256>
 8000d6e:	4681      	mov	r9, r0
 8000d70:	e77c      	b.n	8000c6c <__udivmoddi4+0x1b0>
 8000d72:	3802      	subs	r0, #2
 8000d74:	442c      	add	r4, r5
 8000d76:	e747      	b.n	8000c08 <__udivmoddi4+0x14c>
 8000d78:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d7c:	442b      	add	r3, r5
 8000d7e:	e72f      	b.n	8000be0 <__udivmoddi4+0x124>
 8000d80:	4638      	mov	r0, r7
 8000d82:	e708      	b.n	8000b96 <__udivmoddi4+0xda>
 8000d84:	4637      	mov	r7, r6
 8000d86:	e6e9      	b.n	8000b5c <__udivmoddi4+0xa0>

08000d88 <__aeabi_idiv0>:
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop

08000d8c <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8000d94:	4b07      	ldr	r3, [pc, #28]	; (8000db4 <LL_C2_PWR_SetPowerMode+0x28>)
 8000d96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000d9a:	f023 0207 	bic.w	r2, r3, #7
 8000d9e:	4905      	ldr	r1, [pc, #20]	; (8000db4 <LL_C2_PWR_SetPowerMode+0x28>)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4313      	orrs	r3, r2
 8000da4:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8000da8:	bf00      	nop
 8000daa:	370c      	adds	r7, #12
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	58000400 	.word	0x58000400

08000db8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000dc0:	4b06      	ldr	r3, [pc, #24]	; (8000ddc <LL_EXTI_EnableIT_32_63+0x24>)
 8000dc2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8000dc6:	4905      	ldr	r1, [pc, #20]	; (8000ddc <LL_EXTI_EnableIT_32_63+0x24>)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8000dd0:	bf00      	nop
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	58000800 	.word	0x58000800

08000de0 <LL_C2_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2IMR2, ExtiLine);
 8000de8:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <LL_C2_EXTI_EnableIT_32_63+0x24>)
 8000dea:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8000dee:	4905      	ldr	r1, [pc, #20]	; (8000e04 <LL_C2_EXTI_EnableIT_32_63+0x24>)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	f8c1 30d0 	str.w	r3, [r1, #208]	; 0xd0
}
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	58000800 	.word	0x58000800

08000e08 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000e10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e14:	689b      	ldr	r3, [r3, #8]
 8000e16:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8000e1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	608b      	str	r3, [r1, #8]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr

08000e30 <APPE_Init>:
static void displayConcurrentMode(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPE_Init( void )
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
  SystemPower_Config(); /**< Configure the system Power Mode */
 8000e34:	f000 f82e 	bl	8000e94 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 8000e38:	4907      	ldr	r1, [pc, #28]	; (8000e58 <APPE_Init+0x28>)
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f000 fe28 	bl	8001a90 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  /* initialize debugger module if supported and debug trace if activated */
  Init_Debug();
 8000e40:	f000 f818 	bl	8000e74 <Init_Debug>

  //TODO: remove displayConcurrentMode() call since just used for debugging
  /* Display Dynamic concurrent mode (BLE and Thread)  */
  displayConcurrentMode();
 8000e44:	f000 f80a 	bl	8000e5c <displayConcurrentMode>

  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 8000e48:	2101      	movs	r1, #1
 8000e4a:	2001      	movs	r0, #1
 8000e4c:	f00f ff44 	bl	8010cd8 <UTIL_LPM_SetOffMode>

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8000e50:	f000 f82e 	bl	8000eb0 <appe_Tl_Init>
   * This system event is received with APPE_SysUserEvtRx()
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */
   return;
 8000e54:	bf00      	nop
}
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20005c74 	.word	0x20005c74

08000e5c <displayConcurrentMode>:
/* USER CODE BEGIN FD */
//TODO: remove function
static void displayConcurrentMode()
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
    APP_DBG("Dynamic Concurrent Mode BLE/OpenThread starting...");
 8000e60:	4a03      	ldr	r2, [pc, #12]	; (8000e70 <displayConcurrentMode+0x14>)
 8000e62:	2101      	movs	r1, #1
 8000e64:	2000      	movs	r0, #0
 8000e66:	f001 fc9b 	bl	80027a0 <logApplication>
}
 8000e6a:	bf00      	nop
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	08012080 	.word	0x08012080

08000e74 <Init_Debug>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Init_Debug( void )
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000e78:	f002 f82c 	bl	8002ed4 <HAL_DBGMCU_EnableDBGSleepMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000e7c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000e80:	f7ff ff9a 	bl	8000db8 <LL_EXTI_EnableIT_32_63>
  LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000e84:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000e88:	f7ff ffaa 	bl	8000de0 <LL_C2_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000e8c:	f009 fbe8 	bl	800a660 <DbgTraceInit>
#endif

  return;
 8000e90:	bf00      	nop
}
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 8000e98:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000e9c:	f7ff ffb4 	bl	8000e08 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 8000ea0:	f00f ff08 	bl	8010cb4 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 8000ea4:	2004      	movs	r0, #4
 8000ea6:	f7ff ff71 	bl	8000d8c <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif

  return;
 8000eaa:	bf00      	nop
}
 8000eac:	bd80      	pop	{r7, pc}
	...

08000eb0 <appe_Tl_Init>:

static void appe_Tl_Init( void )
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b088      	sub	sp, #32
 8000eb4:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 8000eb6:	f008 fd4b 	bl	8009950 <TL_Init>

  MtxShciId = osMutexNew( NULL );
 8000eba:	2000      	movs	r0, #0
 8000ebc:	f00a fb64 	bl	800b588 <osMutexNew>
 8000ec0:	4602      	mov	r2, r0
 8000ec2:	4b17      	ldr	r3, [pc, #92]	; (8000f20 <appe_Tl_Init+0x70>)
 8000ec4:	601a      	str	r2, [r3, #0]
  SemShciId = osSemaphoreNew( 1, 0, NULL ); /*< Create the semaphore and make it busy at initialization */
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f00a fca4 	bl	800b818 <osSemaphoreNew>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	4b14      	ldr	r3, [pc, #80]	; (8000f24 <appe_Tl_Init+0x74>)
 8000ed4:	601a      	str	r2, [r3, #0]

  /** FreeRTOS system task creation */
  ShciUserEvtProcessId = osThreadNew(ShciUserEvtProcess, NULL, &ShciUserEvtProcess_attr);
 8000ed6:	4a14      	ldr	r2, [pc, #80]	; (8000f28 <appe_Tl_Init+0x78>)
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4814      	ldr	r0, [pc, #80]	; (8000f2c <appe_Tl_Init+0x7c>)
 8000edc:	f00a f98a 	bl	800b1f4 <osThreadNew>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	4b13      	ldr	r3, [pc, #76]	; (8000f30 <appe_Tl_Init+0x80>)
 8000ee4:	601a      	str	r2, [r3, #0]

  /**< System channel initialization */
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 8000ee6:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <appe_Tl_Init+0x84>)
 8000ee8:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 8000eea:	4b13      	ldr	r3, [pc, #76]	; (8000f38 <appe_Tl_Init+0x88>)
 8000eec:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 8000eee:	463b      	mov	r3, r7
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	4812      	ldr	r0, [pc, #72]	; (8000f3c <appe_Tl_Init+0x8c>)
 8000ef4:	f008 fbf2 	bl	80096dc <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = 0;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 8000efc:	4b10      	ldr	r3, [pc, #64]	; (8000f40 <appe_Tl_Init+0x90>)
 8000efe:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 8000f00:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <appe_Tl_Init+0x94>)
 8000f02:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8000f04:	f240 533c 	movw	r3, #1340	; 0x53c
 8000f08:	617b      	str	r3, [r7, #20]
  TL_MM_Init( &tl_mm_config );
 8000f0a:	f107 0308 	add.w	r3, r7, #8
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f008 fed8 	bl	8009cc4 <TL_MM_Init>

  TL_Enable();
 8000f14:	f008 fd16 	bl	8009944 <TL_Enable>

  return;
 8000f18:	bf00      	nop
}
 8000f1a:	3720      	adds	r7, #32
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20005c54 	.word	0x20005c54
 8000f24:	20005c5c 	.word	0x20005c5c
 8000f28:	080125e0 	.word	0x080125e0
 8000f2c:	0800106d 	.word	0x0800106d
 8000f30:	20005c58 	.word	0x20005c58
 8000f34:	20030728 	.word	0x20030728
 8000f38:	08000f49 	.word	0x08000f49
 8000f3c:	08000f89 	.word	0x08000f89
 8000f40:	20030834 	.word	0x20030834
 8000f44:	200301ec 	.word	0x200301ec

08000f48 <APPE_SysStatusNot>:

static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status )
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
  switch (status)
 8000f52:	79fb      	ldrb	r3, [r7, #7]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d002      	beq.n	8000f5e <APPE_SysStatusNot+0x16>
 8000f58:	2b01      	cmp	r3, #1
 8000f5a:	d008      	beq.n	8000f6e <APPE_SysStatusNot+0x26>
    case SHCI_TL_CmdAvailable:
      osMutexRelease( MtxShciId );
      break;

    default:
      break;
 8000f5c:	e00d      	b.n	8000f7a <APPE_SysStatusNot+0x32>
      osMutexAcquire( MtxShciId, osWaitForever );
 8000f5e:	4b09      	ldr	r3, [pc, #36]	; (8000f84 <APPE_SysStatusNot+0x3c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	f04f 31ff 	mov.w	r1, #4294967295
 8000f66:	4618      	mov	r0, r3
 8000f68:	f00a fba8 	bl	800b6bc <osMutexAcquire>
      break;
 8000f6c:	e005      	b.n	8000f7a <APPE_SysStatusNot+0x32>
      osMutexRelease( MtxShciId );
 8000f6e:	4b05      	ldr	r3, [pc, #20]	; (8000f84 <APPE_SysStatusNot+0x3c>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4618      	mov	r0, r3
 8000f74:	f00a fc00 	bl	800b778 <osMutexRelease>
      break;
 8000f78:	bf00      	nop
  }
  return;
 8000f7a:	bf00      	nop
}
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20005c54 	.word	0x20005c54

08000f88 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable )
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx( void * pPayload )
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	685b      	ldr	r3, [r3, #4]
 8000f94:	330b      	adds	r3, #11
 8000f96:	60fb      	str	r3, [r7, #12]

  switch(p_sys_event->subevtcode)
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	881b      	ldrh	r3, [r3, #0]
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	f5b3 4f12 	cmp.w	r3, #37376	; 0x9200
 8000fa2:	d004      	beq.n	8000fae <APPE_SysUserEvtRx+0x26>
 8000fa4:	f249 2201 	movw	r2, #37377	; 0x9201
 8000fa8:	4293      	cmp	r3, r2
 8000faa:	d003      	beq.n	8000fb4 <APPE_SysUserEvtRx+0x2c>
         break;
     case SHCI_SUB_EVT_ERROR_NOTIF:
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
         break;
     default:
         break;
 8000fac:	e008      	b.n	8000fc0 <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtReadyProcessing();
 8000fae:	f000 f833 	bl	8001018 <APPE_SysEvtReadyProcessing>
         break;
 8000fb2:	e005      	b.n	8000fc0 <APPE_SysUserEvtRx+0x38>
         APPE_SysEvtError((SCHI_SystemErrCode_t) (p_sys_event->payload[0]));
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	789b      	ldrb	r3, [r3, #2]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 f805 	bl	8000fc8 <APPE_SysEvtError>
         break;
 8000fbe:	bf00      	nop
  }
  return;
 8000fc0:	bf00      	nop
}
 8000fc2:	3710      	adds	r7, #16
 8000fc4:	46bd      	mov	sp, r7
 8000fc6:	bd80      	pop	{r7, pc}

08000fc8 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError( SCHI_SystemErrCode_t ErrorCode)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	71fb      	strb	r3, [r7, #7]
  switch(ErrorCode)
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	2b7d      	cmp	r3, #125	; 0x7d
 8000fd6:	d002      	beq.n	8000fde <APPE_SysEvtError+0x16>
 8000fd8:	2b7e      	cmp	r3, #126	; 0x7e
 8000fda:	d006      	beq.n	8000fea <APPE_SysEvtError+0x22>
 8000fdc:	e00b      	b.n	8000ff6 <APPE_SysEvtError+0x2e>
  {
  case ERR_THREAD_LLD_FATAL_ERROR:
       APP_DBG("** ERR_THREAD : LLD_FATAL_ERROR \n");
 8000fde:	4a0b      	ldr	r2, [pc, #44]	; (800100c <APPE_SysEvtError+0x44>)
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f001 fbdc 	bl	80027a0 <logApplication>
       break;
 8000fe8:	e00c      	b.n	8001004 <APPE_SysEvtError+0x3c>
  case ERR_THREAD_UNKNOWN_CMD:
       APP_DBG("** ERR_THREAD : UNKNOWN_CMD \n");
 8000fea:	4a09      	ldr	r2, [pc, #36]	; (8001010 <APPE_SysEvtError+0x48>)
 8000fec:	2101      	movs	r1, #1
 8000fee:	2000      	movs	r0, #0
 8000ff0:	f001 fbd6 	bl	80027a0 <logApplication>
       break;
 8000ff4:	e006      	b.n	8001004 <APPE_SysEvtError+0x3c>
  default:
       APP_DBG("** ERR_THREAD : ErroCode=%d \n",ErrorCode);
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	4a06      	ldr	r2, [pc, #24]	; (8001014 <APPE_SysEvtError+0x4c>)
 8000ffa:	2101      	movs	r1, #1
 8000ffc:	2000      	movs	r0, #0
 8000ffe:	f001 fbcf 	bl	80027a0 <logApplication>
       break;
 8001002:	bf00      	nop
  }
  return;
 8001004:	bf00      	nop
}
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}
 800100c:	080120b4 	.word	0x080120b4
 8001010:	080120d8 	.word	0x080120d8
 8001014:	080120f8 	.word	0x080120f8

08001018 <APPE_SysEvtReadyProcessing>:
//  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
//  return;
//}

static void APPE_SysEvtReadyProcessing( void )
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* Traces channel initialization */
  TL_TRACES_Init( );
 800101c:	f008 fec6 	bl	8009dac <TL_TRACES_Init>
   * APP_THREAD_Init_Dyn_1() : Thread Stack Init until it's ready to be configured (default channel, PID, etc...)
   * APP_BLE_Init_Dyn_2()    : Start ADV
   * APP_THREAD_Init_Dyn_2() : Thread Stack configuration (default channel, PID, etc...) to be able to start scanning
   *                           or joining a Thread Network
   */
  APP_DBG("1- Initialisation of BLE Stack...");
 8001020:	4a0e      	ldr	r2, [pc, #56]	; (800105c <APPE_SysEvtReadyProcessing+0x44>)
 8001022:	2101      	movs	r1, #1
 8001024:	2000      	movs	r0, #0
 8001026:	f001 fbbb 	bl	80027a0 <logApplication>
  APP_BLE_Init_Dyn_1();
 800102a:	f00e f893 	bl	800f154 <APP_BLE_Init_Dyn_1>
  APP_DBG("2- Initialisation of OpenThread Stack. FW info :");
 800102e:	4a0c      	ldr	r2, [pc, #48]	; (8001060 <APPE_SysEvtReadyProcessing+0x48>)
 8001030:	2101      	movs	r1, #1
 8001032:	2000      	movs	r0, #0
 8001034:	f001 fbb4 	bl	80027a0 <logApplication>
  APP_THREAD_Init_Dyn_1();
 8001038:	f00e ff0c 	bl	800fe54 <APP_THREAD_Init_Dyn_1>

  APP_DBG("3- Start BLE ADV...");
 800103c:	4a09      	ldr	r2, [pc, #36]	; (8001064 <APPE_SysEvtReadyProcessing+0x4c>)
 800103e:	2101      	movs	r1, #1
 8001040:	2000      	movs	r0, #0
 8001042:	f001 fbad 	bl	80027a0 <logApplication>
  APP_BLE_Init_Dyn_2();
 8001046:	f00e f90b 	bl	800f260 <APP_BLE_Init_Dyn_2>
  APP_DBG("4- Configure OpenThread (Channel, PANID, IPv6 stack, ...) and Start it...");
 800104a:	4a07      	ldr	r2, [pc, #28]	; (8001068 <APPE_SysEvtReadyProcessing+0x50>)
 800104c:	2101      	movs	r1, #1
 800104e:	2000      	movs	r0, #0
 8001050:	f001 fba6 	bl	80027a0 <logApplication>
  APP_THREAD_Init_Dyn_2();
 8001054:	f00e ff26 	bl	800fea4 <APP_THREAD_Init_Dyn_2>
  /* Thread stack is initialized, low power mode can be enabled */
  UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
  UTIL_LPM_SetStopMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
#endif

  return;
 8001058:	bf00      	nop
}
 800105a:	bd80      	pop	{r7, pc}
 800105c:	08012118 	.word	0x08012118
 8001060:	0801213c 	.word	0x0801213c
 8001064:	08012170 	.word	0x08012170
 8001068:	08012184 	.word	0x08012184

0800106c <ShciUserEvtProcess>:
 *
 * FREERTOS WRAPPER FUNCTIONS
 *
*************************************************************/
static void ShciUserEvtProcess(void *argument)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    /* USER CODE BEGIN SHCI_USER_EVT_PROCESS_1 */

    /* USER CODE END SHCI_USER_EVT_PROCESS_1 */
     osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8001074:	f04f 32ff 	mov.w	r2, #4294967295
 8001078:	2100      	movs	r1, #0
 800107a:	2001      	movs	r0, #1
 800107c:	f00a f9c2 	bl	800b404 <osThreadFlagsWait>
     shci_user_evt_proc();
 8001080:	f008 fb48 	bl	8009714 <shci_user_evt_proc>
     osThreadFlagsWait(1, osFlagsWaitAny, osWaitForever);
 8001084:	e7f6      	b.n	8001074 <ShciUserEvtProcess+0x8>
	...

08001088 <shci_notify_asynch_evt>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void shci_notify_asynch_evt(void* pdata)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  osThreadFlagsSet(ShciUserEvtProcessId,1);
 8001090:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <shci_notify_asynch_evt+0x1c>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	2101      	movs	r1, #1
 8001096:	4618      	mov	r0, r3
 8001098:	f00a f952 	bl	800b340 <osThreadFlagsSet>
  return;
 800109c:	bf00      	nop
}
 800109e:	3708      	adds	r7, #8
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}
 80010a4:	20005c58 	.word	0x20005c58

080010a8 <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  osSemaphoreRelease( SemShciId );
 80010b0:	4b04      	ldr	r3, [pc, #16]	; (80010c4 <shci_cmd_resp_release+0x1c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f00a fcb3 	bl	800ba20 <osSemaphoreRelease>
  return;
 80010ba:	bf00      	nop
}
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20005c5c 	.word	0x20005c5c

080010c8 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  osSemaphoreAcquire( SemShciId, osWaitForever );
 80010d0:	4b05      	ldr	r3, [pc, #20]	; (80010e8 <shci_cmd_resp_wait+0x20>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f04f 31ff 	mov.w	r1, #4294967295
 80010d8:	4618      	mov	r0, r3
 80010da:	f00a fc3b 	bl	800b954 <osSemaphoreAcquire>
  return;
 80010de:	bf00      	nop
}
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	20005c5c 	.word	0x20005c5c

080010ec <TL_TRACES_EvtReceived>:

/* Received trace buffer from M0 */
void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
#if(CFG_DEBUG_TRACE != 0)
  /* Call write/print function using DMA from dbg_trace */
  /* - Cast to TL_AsynchEvt_t* to get "real" payload (without Sub Evt code 2bytes),
     - (-2) to size to remove Sub Evt Code */
  DbgTraceWrite(1U, (const unsigned char *) ((TL_AsynchEvt_t *)(hcievt->evtserial.evt.payload))->payload, hcievt->evtserial.evt.plen - 2U);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	330b      	adds	r3, #11
 80010f8:	1c99      	adds	r1, r3, #2
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7a9b      	ldrb	r3, [r3, #10]
 80010fe:	3b02      	subs	r3, #2
 8001100:	461a      	mov	r2, r3
 8001102:	2001      	movs	r0, #1
 8001104:	f009 fad2 	bl	800a6ac <DbgTraceWrite>
#endif /* CFG_DEBUG_TRACE */
  /* Release buffer */
  TL_MM_EvtDone( hcievt );
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f008 fe17 	bl	8009d3c <TL_MM_EvtDone>
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <DbgOutputInit>:
  * @param  None
  * @retval None
  */
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 8001116:	b580      	push	{r7, lr}
 8001118:	af00      	add	r7, sp, #0
#ifdef CFG_DEBUG_TRACE_UART
  MX_LPUART1_UART_Init();
 800111a:	f001 fcf3 	bl	8002b04 <MX_LPUART1_UART_Init>
  return;
 800111e:	bf00      	nop
#endif
}
 8001120:	bd80      	pop	{r7, pc}

08001122 <DbgOutputTraces>:
  * @param  size : size
  * @param  call-back :
  * @retval None
  */
void DbgOutputTraces(  uint8_t *p_data, uint16_t size, void (*cb)(void) )
{
 8001122:	b580      	push	{r7, lr}
 8001124:	b084      	sub	sp, #16
 8001126:	af00      	add	r7, sp, #0
 8001128:	60f8      	str	r0, [r7, #12]
 800112a:	460b      	mov	r3, r1
 800112c:	607a      	str	r2, [r7, #4]
 800112e:	817b      	strh	r3, [r7, #10]
  HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb);
 8001130:	897a      	ldrh	r2, [r7, #10]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	68f9      	ldr	r1, [r7, #12]
 8001136:	2002      	movs	r0, #2
 8001138:	f000 ff98 	bl	800206c <HW_UART_Transmit_DMA>

  return;
 800113c:	bf00      	nop
}
 800113e:	3710      	adds	r7, #16
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001148:	4a05      	ldr	r2, [pc, #20]	; (8001160 <MX_FREERTOS_Init+0x1c>)
 800114a:	2100      	movs	r1, #0
 800114c:	4805      	ldr	r0, [pc, #20]	; (8001164 <MX_FREERTOS_Init+0x20>)
 800114e:	f00a f851 	bl	800b1f4 <osThreadNew>
 8001152:	4602      	mov	r2, r0
 8001154:	4b04      	ldr	r3, [pc, #16]	; (8001168 <MX_FREERTOS_Init+0x24>)
 8001156:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  APPE_Init();
 8001158:	f7ff fe6a 	bl	8000e30 <APPE_Init>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}
 8001160:	08012604 	.word	0x08012604
 8001164:	0800116d 	.word	0x0800116d
 8001168:	20005c60 	.word	0x20005c60

0800116c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001174:	2001      	movs	r0, #1
 8001176:	f00a f9d9 	bl	800b52c <osDelay>
 800117a:	e7fb      	b.n	8001174 <StartDefaultTask+0x8>

0800117c <LL_AHB1_GRP1_EnableClock>:
  *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800117c:	b480      	push	{r7}
 800117e:	b085      	sub	sp, #20
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001184:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001188:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800118a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4313      	orrs	r3, r2
 8001192:	648b      	str	r3, [r1, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001194:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001198:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4013      	ands	r3, r2
 800119e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011a0:	68fb      	ldr	r3, [r7, #12]
}
 80011a2:	bf00      	nop
 80011a4:	3714      	adds	r7, #20
 80011a6:	46bd      	mov	sp, r7
 80011a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ac:	4770      	bx	lr

080011ae <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011b2:	2004      	movs	r0, #4
 80011b4:	f7ff ffe2 	bl	800117c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011b8:	2001      	movs	r0, #1
 80011ba:	f7ff ffdf 	bl	800117c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 80011be:	2002      	movs	r0, #2
 80011c0:	f7ff ffdc 	bl	800117c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 80011c4:	2200      	movs	r2, #0
 80011c6:	2105      	movs	r1, #5
 80011c8:	200e      	movs	r0, #14
 80011ca:	f001 ffb4 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80011ce:	200e      	movs	r0, #14
 80011d0:	f001 ffcb 	bl	800316a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 5, 0);
 80011d4:	2200      	movs	r2, #0
 80011d6:	2105      	movs	r1, #5
 80011d8:	203a      	movs	r0, #58	; 0x3a
 80011da:	f001 ffac 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 80011de:	203a      	movs	r0, #58	; 0x3a
 80011e0:	f001 ffc3 	bl	800316a <HAL_NVIC_EnableIRQ>

}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <vPortSuppressTicksAndSleep>:
 *
 * @param: xExpectedIdleTime is given in number of FreeRTOS Ticks
 * @retval: None
 */
void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]

    /* Exit with interrUpts enabled. */
    __enable_irq();
  }
#endif
}
 80011f0:	bf00      	nop
 80011f2:	370c      	adds	r7, #12
 80011f4:	46bd      	mov	sp, r7
 80011f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fa:	4770      	bx	lr

080011fc <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b085      	sub	sp, #20
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001204:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001208:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800120a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4313      	orrs	r3, r2
 8001212:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001214:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001218:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	4013      	ands	r3, r2
 800121e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001220:	68fb      	ldr	r3, [r7, #12]
}
 8001222:	bf00      	nop
 8001224:	3714      	adds	r7, #20
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800122e:	b580      	push	{r7, lr}
 8001230:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001232:	2004      	movs	r0, #4
 8001234:	f7ff ffe2 	bl	80011fc <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001238:	2001      	movs	r0, #1
 800123a:	f7ff ffdf 	bl	80011fc <LL_AHB2_GRP1_EnableClock>

}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
	...

08001244 <LL_EXTI_EnableIT_0_31>:
{
 8001244:	b480      	push	{r7}
 8001246:	b083      	sub	sp, #12
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800124c:	4b06      	ldr	r3, [pc, #24]	; (8001268 <LL_EXTI_EnableIT_0_31+0x24>)
 800124e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001252:	4905      	ldr	r1, [pc, #20]	; (8001268 <LL_EXTI_EnableIT_0_31+0x24>)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4313      	orrs	r3, r2
 8001258:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800125c:	bf00      	nop
 800125e:	370c      	adds	r7, #12
 8001260:	46bd      	mov	sp, r7
 8001262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001266:	4770      	bx	lr
 8001268:	58000800 	.word	0x58000800

0800126c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800126c:	b480      	push	{r7}
 800126e:	b083      	sub	sp, #12
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001274:	4b05      	ldr	r3, [pc, #20]	; (800128c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4904      	ldr	r1, [pc, #16]	; (800128c <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	4313      	orrs	r3, r2
 800127e:	600b      	str	r3, [r1, #0]

}
 8001280:	bf00      	nop
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr
 800128c:	58000800 	.word	0x58000800

08001290 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001290:	b480      	push	{r7}
 8001292:	b083      	sub	sp, #12
 8001294:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001296:	4b0d      	ldr	r3, [pc, #52]	; (80012cc <ReadRtcSsrValue+0x3c>)
 8001298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800129a:	b29b      	uxth	r3, r3
 800129c:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800129e:	4b0b      	ldr	r3, [pc, #44]	; (80012cc <ReadRtcSsrValue+0x3c>)
 80012a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012a2:	b29b      	uxth	r3, r3
 80012a4:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80012a6:	e005      	b.n	80012b4 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80012ac:	4b07      	ldr	r3, [pc, #28]	; (80012cc <ReadRtcSsrValue+0x3c>)
 80012ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	683b      	ldr	r3, [r7, #0]
 80012b8:	429a      	cmp	r2, r3
 80012ba:	d1f5      	bne.n	80012a8 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80012bc:	683b      	ldr	r3, [r7, #0]
}
 80012be:	4618      	mov	r0, r3
 80012c0:	370c      	adds	r7, #12
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	40002800 	.word	0x40002800

080012d0 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	460a      	mov	r2, r1
 80012da:	71fb      	strb	r3, [r7, #7]
 80012dc:	4613      	mov	r3, r2
 80012de:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80012e0:	79ba      	ldrb	r2, [r7, #6]
 80012e2:	491d      	ldr	r1, [pc, #116]	; (8001358 <LinkTimerAfter+0x88>)
 80012e4:	4613      	mov	r3, r2
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	4413      	add	r3, r2
 80012ea:	00db      	lsls	r3, r3, #3
 80012ec:	440b      	add	r3, r1
 80012ee:	3315      	adds	r3, #21
 80012f0:	781b      	ldrb	r3, [r3, #0]
 80012f2:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80012f4:	7bfb      	ldrb	r3, [r7, #15]
 80012f6:	2b06      	cmp	r3, #6
 80012f8:	d009      	beq.n	800130e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80012fa:	7bfa      	ldrb	r2, [r7, #15]
 80012fc:	4916      	ldr	r1, [pc, #88]	; (8001358 <LinkTimerAfter+0x88>)
 80012fe:	4613      	mov	r3, r2
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	4413      	add	r3, r2
 8001304:	00db      	lsls	r3, r3, #3
 8001306:	440b      	add	r3, r1
 8001308:	3314      	adds	r3, #20
 800130a:	79fa      	ldrb	r2, [r7, #7]
 800130c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 800130e:	79fa      	ldrb	r2, [r7, #7]
 8001310:	4911      	ldr	r1, [pc, #68]	; (8001358 <LinkTimerAfter+0x88>)
 8001312:	4613      	mov	r3, r2
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	4413      	add	r3, r2
 8001318:	00db      	lsls	r3, r3, #3
 800131a:	440b      	add	r3, r1
 800131c:	3315      	adds	r3, #21
 800131e:	7bfa      	ldrb	r2, [r7, #15]
 8001320:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001322:	79fa      	ldrb	r2, [r7, #7]
 8001324:	490c      	ldr	r1, [pc, #48]	; (8001358 <LinkTimerAfter+0x88>)
 8001326:	4613      	mov	r3, r2
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	4413      	add	r3, r2
 800132c:	00db      	lsls	r3, r3, #3
 800132e:	440b      	add	r3, r1
 8001330:	3314      	adds	r3, #20
 8001332:	79ba      	ldrb	r2, [r7, #6]
 8001334:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001336:	79ba      	ldrb	r2, [r7, #6]
 8001338:	4907      	ldr	r1, [pc, #28]	; (8001358 <LinkTimerAfter+0x88>)
 800133a:	4613      	mov	r3, r2
 800133c:	005b      	lsls	r3, r3, #1
 800133e:	4413      	add	r3, r2
 8001340:	00db      	lsls	r3, r3, #3
 8001342:	440b      	add	r3, r1
 8001344:	3315      	adds	r3, #21
 8001346:	79fa      	ldrb	r2, [r7, #7]
 8001348:	701a      	strb	r2, [r3, #0]

  return;
 800134a:	bf00      	nop
}
 800134c:	3714      	adds	r7, #20
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	20000088 	.word	0x20000088

0800135c <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	4603      	mov	r3, r0
 8001364:	460a      	mov	r2, r1
 8001366:	71fb      	strb	r3, [r7, #7]
 8001368:	4613      	mov	r3, r2
 800136a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 800136c:	4b29      	ldr	r3, [pc, #164]	; (8001414 <LinkTimerBefore+0xb8>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	79ba      	ldrb	r2, [r7, #6]
 8001374:	429a      	cmp	r2, r3
 8001376:	d032      	beq.n	80013de <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001378:	79ba      	ldrb	r2, [r7, #6]
 800137a:	4927      	ldr	r1, [pc, #156]	; (8001418 <LinkTimerBefore+0xbc>)
 800137c:	4613      	mov	r3, r2
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	4413      	add	r3, r2
 8001382:	00db      	lsls	r3, r3, #3
 8001384:	440b      	add	r3, r1
 8001386:	3314      	adds	r3, #20
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 800138c:	7bfa      	ldrb	r2, [r7, #15]
 800138e:	4922      	ldr	r1, [pc, #136]	; (8001418 <LinkTimerBefore+0xbc>)
 8001390:	4613      	mov	r3, r2
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	4413      	add	r3, r2
 8001396:	00db      	lsls	r3, r3, #3
 8001398:	440b      	add	r3, r1
 800139a:	3315      	adds	r3, #21
 800139c:	79fa      	ldrb	r2, [r7, #7]
 800139e:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 80013a0:	79fa      	ldrb	r2, [r7, #7]
 80013a2:	491d      	ldr	r1, [pc, #116]	; (8001418 <LinkTimerBefore+0xbc>)
 80013a4:	4613      	mov	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	4413      	add	r3, r2
 80013aa:	00db      	lsls	r3, r3, #3
 80013ac:	440b      	add	r3, r1
 80013ae:	3315      	adds	r3, #21
 80013b0:	79ba      	ldrb	r2, [r7, #6]
 80013b2:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 80013b4:	79fa      	ldrb	r2, [r7, #7]
 80013b6:	4918      	ldr	r1, [pc, #96]	; (8001418 <LinkTimerBefore+0xbc>)
 80013b8:	4613      	mov	r3, r2
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	4413      	add	r3, r2
 80013be:	00db      	lsls	r3, r3, #3
 80013c0:	440b      	add	r3, r1
 80013c2:	3314      	adds	r3, #20
 80013c4:	7bfa      	ldrb	r2, [r7, #15]
 80013c6:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80013c8:	79ba      	ldrb	r2, [r7, #6]
 80013ca:	4913      	ldr	r1, [pc, #76]	; (8001418 <LinkTimerBefore+0xbc>)
 80013cc:	4613      	mov	r3, r2
 80013ce:	005b      	lsls	r3, r3, #1
 80013d0:	4413      	add	r3, r2
 80013d2:	00db      	lsls	r3, r3, #3
 80013d4:	440b      	add	r3, r1
 80013d6:	3314      	adds	r3, #20
 80013d8:	79fa      	ldrb	r2, [r7, #7]
 80013da:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 80013dc:	e014      	b.n	8001408 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 80013de:	79fa      	ldrb	r2, [r7, #7]
 80013e0:	490d      	ldr	r1, [pc, #52]	; (8001418 <LinkTimerBefore+0xbc>)
 80013e2:	4613      	mov	r3, r2
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	4413      	add	r3, r2
 80013e8:	00db      	lsls	r3, r3, #3
 80013ea:	440b      	add	r3, r1
 80013ec:	3315      	adds	r3, #21
 80013ee:	79ba      	ldrb	r2, [r7, #6]
 80013f0:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 80013f2:	79ba      	ldrb	r2, [r7, #6]
 80013f4:	4908      	ldr	r1, [pc, #32]	; (8001418 <LinkTimerBefore+0xbc>)
 80013f6:	4613      	mov	r3, r2
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	4413      	add	r3, r2
 80013fc:	00db      	lsls	r3, r3, #3
 80013fe:	440b      	add	r3, r1
 8001400:	3314      	adds	r3, #20
 8001402:	79fa      	ldrb	r2, [r7, #7]
 8001404:	701a      	strb	r2, [r3, #0]
  return;
 8001406:	bf00      	nop
}
 8001408:	3714      	adds	r7, #20
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	20000118 	.word	0x20000118
 8001418:	20000088 	.word	0x20000088

0800141c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001426:	4b4e      	ldr	r3, [pc, #312]	; (8001560 <linkTimer+0x144>)
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	b2db      	uxtb	r3, r3
 800142c:	2b06      	cmp	r3, #6
 800142e:	d118      	bne.n	8001462 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001430:	4b4b      	ldr	r3, [pc, #300]	; (8001560 <linkTimer+0x144>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b2da      	uxtb	r2, r3
 8001436:	4b4b      	ldr	r3, [pc, #300]	; (8001564 <linkTimer+0x148>)
 8001438:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 800143a:	4a49      	ldr	r2, [pc, #292]	; (8001560 <linkTimer+0x144>)
 800143c:	79fb      	ldrb	r3, [r7, #7]
 800143e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001440:	79fa      	ldrb	r2, [r7, #7]
 8001442:	4949      	ldr	r1, [pc, #292]	; (8001568 <linkTimer+0x14c>)
 8001444:	4613      	mov	r3, r2
 8001446:	005b      	lsls	r3, r3, #1
 8001448:	4413      	add	r3, r2
 800144a:	00db      	lsls	r3, r3, #3
 800144c:	440b      	add	r3, r1
 800144e:	3315      	adds	r3, #21
 8001450:	2206      	movs	r2, #6
 8001452:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001454:	4b45      	ldr	r3, [pc, #276]	; (800156c <linkTimer+0x150>)
 8001456:	f04f 32ff 	mov.w	r2, #4294967295
 800145a:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 800145c:	2300      	movs	r3, #0
 800145e:	81fb      	strh	r3, [r7, #14]
 8001460:	e078      	b.n	8001554 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001462:	f000 f909 	bl	8001678 <ReturnTimeElapsed>
 8001466:	4603      	mov	r3, r0
 8001468:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 800146a:	79fa      	ldrb	r2, [r7, #7]
 800146c:	493e      	ldr	r1, [pc, #248]	; (8001568 <linkTimer+0x14c>)
 800146e:	4613      	mov	r3, r2
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	4413      	add	r3, r2
 8001474:	00db      	lsls	r3, r3, #3
 8001476:	440b      	add	r3, r1
 8001478:	3308      	adds	r3, #8
 800147a:	6819      	ldr	r1, [r3, #0]
 800147c:	89fb      	ldrh	r3, [r7, #14]
 800147e:	79fa      	ldrb	r2, [r7, #7]
 8001480:	4419      	add	r1, r3
 8001482:	4839      	ldr	r0, [pc, #228]	; (8001568 <linkTimer+0x14c>)
 8001484:	4613      	mov	r3, r2
 8001486:	005b      	lsls	r3, r3, #1
 8001488:	4413      	add	r3, r2
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	4403      	add	r3, r0
 800148e:	3308      	adds	r3, #8
 8001490:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001492:	79fa      	ldrb	r2, [r7, #7]
 8001494:	4934      	ldr	r1, [pc, #208]	; (8001568 <linkTimer+0x14c>)
 8001496:	4613      	mov	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	4413      	add	r3, r2
 800149c:	00db      	lsls	r3, r3, #3
 800149e:	440b      	add	r3, r1
 80014a0:	3308      	adds	r3, #8
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 80014a6:	4b2e      	ldr	r3, [pc, #184]	; (8001560 <linkTimer+0x144>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	b2db      	uxtb	r3, r3
 80014ac:	4619      	mov	r1, r3
 80014ae:	4a2e      	ldr	r2, [pc, #184]	; (8001568 <linkTimer+0x14c>)
 80014b0:	460b      	mov	r3, r1
 80014b2:	005b      	lsls	r3, r3, #1
 80014b4:	440b      	add	r3, r1
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	4413      	add	r3, r2
 80014ba:	3308      	adds	r3, #8
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	68ba      	ldr	r2, [r7, #8]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d337      	bcc.n	8001534 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 80014c4:	4b26      	ldr	r3, [pc, #152]	; (8001560 <linkTimer+0x144>)
 80014c6:	781b      	ldrb	r3, [r3, #0]
 80014c8:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 80014ca:	7b7a      	ldrb	r2, [r7, #13]
 80014cc:	4926      	ldr	r1, [pc, #152]	; (8001568 <linkTimer+0x14c>)
 80014ce:	4613      	mov	r3, r2
 80014d0:	005b      	lsls	r3, r3, #1
 80014d2:	4413      	add	r3, r2
 80014d4:	00db      	lsls	r3, r3, #3
 80014d6:	440b      	add	r3, r1
 80014d8:	3315      	adds	r3, #21
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 80014de:	e013      	b.n	8001508 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 80014e0:	7b7a      	ldrb	r2, [r7, #13]
 80014e2:	4921      	ldr	r1, [pc, #132]	; (8001568 <linkTimer+0x14c>)
 80014e4:	4613      	mov	r3, r2
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	4413      	add	r3, r2
 80014ea:	00db      	lsls	r3, r3, #3
 80014ec:	440b      	add	r3, r1
 80014ee:	3315      	adds	r3, #21
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 80014f4:	7b7a      	ldrb	r2, [r7, #13]
 80014f6:	491c      	ldr	r1, [pc, #112]	; (8001568 <linkTimer+0x14c>)
 80014f8:	4613      	mov	r3, r2
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	4413      	add	r3, r2
 80014fe:	00db      	lsls	r3, r3, #3
 8001500:	440b      	add	r3, r1
 8001502:	3315      	adds	r3, #21
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001508:	7b3b      	ldrb	r3, [r7, #12]
 800150a:	2b06      	cmp	r3, #6
 800150c:	d00b      	beq.n	8001526 <linkTimer+0x10a>
 800150e:	7b3a      	ldrb	r2, [r7, #12]
 8001510:	4915      	ldr	r1, [pc, #84]	; (8001568 <linkTimer+0x14c>)
 8001512:	4613      	mov	r3, r2
 8001514:	005b      	lsls	r3, r3, #1
 8001516:	4413      	add	r3, r2
 8001518:	00db      	lsls	r3, r3, #3
 800151a:	440b      	add	r3, r1
 800151c:	3308      	adds	r3, #8
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	68ba      	ldr	r2, [r7, #8]
 8001522:	429a      	cmp	r2, r3
 8001524:	d2dc      	bcs.n	80014e0 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001526:	7b7a      	ldrb	r2, [r7, #13]
 8001528:	79fb      	ldrb	r3, [r7, #7]
 800152a:	4611      	mov	r1, r2
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff fecf 	bl	80012d0 <LinkTimerAfter>
 8001532:	e00f      	b.n	8001554 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001534:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <linkTimer+0x144>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	b2da      	uxtb	r2, r3
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	4611      	mov	r1, r2
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff ff0c 	bl	800135c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001544:	4b06      	ldr	r3, [pc, #24]	; (8001560 <linkTimer+0x144>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	b2da      	uxtb	r2, r3
 800154a:	4b06      	ldr	r3, [pc, #24]	; (8001564 <linkTimer+0x148>)
 800154c:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 800154e:	4a04      	ldr	r2, [pc, #16]	; (8001560 <linkTimer+0x144>)
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001554:	89fb      	ldrh	r3, [r7, #14]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000118 	.word	0x20000118
 8001564:	20000119 	.word	0x20000119
 8001568:	20000088 	.word	0x20000088
 800156c:	2000011c 	.word	0x2000011c

08001570 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001570:	b480      	push	{r7}
 8001572:	b085      	sub	sp, #20
 8001574:	af00      	add	r7, sp, #0
 8001576:	4603      	mov	r3, r0
 8001578:	460a      	mov	r2, r1
 800157a:	71fb      	strb	r3, [r7, #7]
 800157c:	4613      	mov	r3, r2
 800157e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001580:	4b39      	ldr	r3, [pc, #228]	; (8001668 <UnlinkTimer+0xf8>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	79fa      	ldrb	r2, [r7, #7]
 8001588:	429a      	cmp	r2, r3
 800158a:	d111      	bne.n	80015b0 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 800158c:	4b36      	ldr	r3, [pc, #216]	; (8001668 <UnlinkTimer+0xf8>)
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	b2da      	uxtb	r2, r3
 8001592:	4b36      	ldr	r3, [pc, #216]	; (800166c <UnlinkTimer+0xfc>)
 8001594:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001596:	79fa      	ldrb	r2, [r7, #7]
 8001598:	4935      	ldr	r1, [pc, #212]	; (8001670 <UnlinkTimer+0x100>)
 800159a:	4613      	mov	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4413      	add	r3, r2
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	440b      	add	r3, r1
 80015a4:	3315      	adds	r3, #21
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	b2da      	uxtb	r2, r3
 80015aa:	4b2f      	ldr	r3, [pc, #188]	; (8001668 <UnlinkTimer+0xf8>)
 80015ac:	701a      	strb	r2, [r3, #0]
 80015ae:	e03e      	b.n	800162e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 80015b0:	79fa      	ldrb	r2, [r7, #7]
 80015b2:	492f      	ldr	r1, [pc, #188]	; (8001670 <UnlinkTimer+0x100>)
 80015b4:	4613      	mov	r3, r2
 80015b6:	005b      	lsls	r3, r3, #1
 80015b8:	4413      	add	r3, r2
 80015ba:	00db      	lsls	r3, r3, #3
 80015bc:	440b      	add	r3, r1
 80015be:	3314      	adds	r3, #20
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 80015c4:	79fa      	ldrb	r2, [r7, #7]
 80015c6:	492a      	ldr	r1, [pc, #168]	; (8001670 <UnlinkTimer+0x100>)
 80015c8:	4613      	mov	r3, r2
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	4413      	add	r3, r2
 80015ce:	00db      	lsls	r3, r3, #3
 80015d0:	440b      	add	r3, r1
 80015d2:	3315      	adds	r3, #21
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 80015d8:	79f9      	ldrb	r1, [r7, #7]
 80015da:	7bfa      	ldrb	r2, [r7, #15]
 80015dc:	4824      	ldr	r0, [pc, #144]	; (8001670 <UnlinkTimer+0x100>)
 80015de:	460b      	mov	r3, r1
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	440b      	add	r3, r1
 80015e4:	00db      	lsls	r3, r3, #3
 80015e6:	4403      	add	r3, r0
 80015e8:	3315      	adds	r3, #21
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	b2d8      	uxtb	r0, r3
 80015ee:	4920      	ldr	r1, [pc, #128]	; (8001670 <UnlinkTimer+0x100>)
 80015f0:	4613      	mov	r3, r2
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	00db      	lsls	r3, r3, #3
 80015f8:	440b      	add	r3, r1
 80015fa:	3315      	adds	r3, #21
 80015fc:	4602      	mov	r2, r0
 80015fe:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001600:	7bbb      	ldrb	r3, [r7, #14]
 8001602:	2b06      	cmp	r3, #6
 8001604:	d013      	beq.n	800162e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001606:	79f9      	ldrb	r1, [r7, #7]
 8001608:	7bba      	ldrb	r2, [r7, #14]
 800160a:	4819      	ldr	r0, [pc, #100]	; (8001670 <UnlinkTimer+0x100>)
 800160c:	460b      	mov	r3, r1
 800160e:	005b      	lsls	r3, r3, #1
 8001610:	440b      	add	r3, r1
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	4403      	add	r3, r0
 8001616:	3314      	adds	r3, #20
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	b2d8      	uxtb	r0, r3
 800161c:	4914      	ldr	r1, [pc, #80]	; (8001670 <UnlinkTimer+0x100>)
 800161e:	4613      	mov	r3, r2
 8001620:	005b      	lsls	r3, r3, #1
 8001622:	4413      	add	r3, r2
 8001624:	00db      	lsls	r3, r3, #3
 8001626:	440b      	add	r3, r1
 8001628:	3314      	adds	r3, #20
 800162a:	4602      	mov	r2, r0
 800162c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 800162e:	79fa      	ldrb	r2, [r7, #7]
 8001630:	490f      	ldr	r1, [pc, #60]	; (8001670 <UnlinkTimer+0x100>)
 8001632:	4613      	mov	r3, r2
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	4413      	add	r3, r2
 8001638:	00db      	lsls	r3, r3, #3
 800163a:	440b      	add	r3, r1
 800163c:	330c      	adds	r3, #12
 800163e:	2201      	movs	r2, #1
 8001640:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001642:	4b09      	ldr	r3, [pc, #36]	; (8001668 <UnlinkTimer+0xf8>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b06      	cmp	r3, #6
 800164a:	d107      	bne.n	800165c <UnlinkTimer+0xec>
 800164c:	79bb      	ldrb	r3, [r7, #6]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d104      	bne.n	800165c <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001652:	4b08      	ldr	r3, [pc, #32]	; (8001674 <UnlinkTimer+0x104>)
 8001654:	f04f 32ff 	mov.w	r2, #4294967295
 8001658:	601a      	str	r2, [r3, #0]
  }

  return;
 800165a:	bf00      	nop
 800165c:	bf00      	nop
}
 800165e:	3714      	adds	r7, #20
 8001660:	46bd      	mov	sp, r7
 8001662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001666:	4770      	bx	lr
 8001668:	20000118 	.word	0x20000118
 800166c:	20000119 	.word	0x20000119
 8001670:	20000088 	.word	0x20000088
 8001674:	2000011c 	.word	0x2000011c

08001678 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b082      	sub	sp, #8
 800167c:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 800167e:	4b1a      	ldr	r3, [pc, #104]	; (80016e8 <ReturnTimeElapsed+0x70>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001686:	d026      	beq.n	80016d6 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001688:	f7ff fe02 	bl	8001290 <ReadRtcSsrValue>
 800168c:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 800168e:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <ReturnTimeElapsed+0x70>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	429a      	cmp	r2, r3
 8001696:	d805      	bhi.n	80016a4 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001698:	4b13      	ldr	r3, [pc, #76]	; (80016e8 <ReturnTimeElapsed+0x70>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	e00a      	b.n	80016ba <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 80016a4:	4b11      	ldr	r3, [pc, #68]	; (80016ec <ReturnTimeElapsed+0x74>)
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	461a      	mov	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 80016b0:	4b0d      	ldr	r3, [pc, #52]	; (80016e8 <ReturnTimeElapsed+0x70>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	683a      	ldr	r2, [r7, #0]
 80016b6:	4413      	add	r3, r2
 80016b8:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 80016ba:	4b0d      	ldr	r3, [pc, #52]	; (80016f0 <ReturnTimeElapsed+0x78>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	461a      	mov	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	fb02 f303 	mul.w	r3, r2, r3
 80016c6:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 80016c8:	4b0a      	ldr	r3, [pc, #40]	; (80016f4 <ReturnTimeElapsed+0x7c>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	461a      	mov	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	40d3      	lsrs	r3, r2
 80016d2:	607b      	str	r3, [r7, #4]
 80016d4:	e001      	b.n	80016da <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	b29b      	uxth	r3, r3
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	2000011c 	.word	0x2000011c
 80016ec:	2000022a 	.word	0x2000022a
 80016f0:	20000229 	.word	0x20000229
 80016f4:	20000228 	.word	0x20000228

080016f8 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
   */

  if(Value == 0)
 8001702:	88fb      	ldrh	r3, [r7, #6]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d108      	bne.n	800171a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001708:	f7ff fdc2 	bl	8001290 <ReadRtcSsrValue>
 800170c:	4602      	mov	r2, r0
 800170e:	4b24      	ldr	r3, [pc, #144]	; (80017a0 <RestartWakeupCounter+0xa8>)
 8001710:	601a      	str	r2, [r3, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001712:	2003      	movs	r0, #3
 8001714:	f001 fd49 	bl	80031aa <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001718:	e03e      	b.n	8001798 <RestartWakeupCounter+0xa0>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 800171a:	88fb      	ldrh	r3, [r7, #6]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d803      	bhi.n	8001728 <RestartWakeupCounter+0x30>
 8001720:	4b20      	ldr	r3, [pc, #128]	; (80017a4 <RestartWakeupCounter+0xac>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b01      	cmp	r3, #1
 8001726:	d002      	beq.n	800172e <RestartWakeupCounter+0x36>
      Value -= 1;
 8001728:	88fb      	ldrh	r3, [r7, #6]
 800172a:	3b01      	subs	r3, #1
 800172c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 800172e:	bf00      	nop
 8001730:	4b1d      	ldr	r3, [pc, #116]	; (80017a8 <RestartWakeupCounter+0xb0>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	68db      	ldr	r3, [r3, #12]
 8001738:	f003 0304 	and.w	r3, r3, #4
 800173c:	2b00      	cmp	r3, #0
 800173e:	d0f7      	beq.n	8001730 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001740:	4b19      	ldr	r3, [pc, #100]	; (80017a8 <RestartWakeupCounter+0xb0>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	b2da      	uxtb	r2, r3
 800174a:	4b17      	ldr	r3, [pc, #92]	; (80017a8 <RestartWakeupCounter+0xb0>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001754:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001756:	4b15      	ldr	r3, [pc, #84]	; (80017ac <RestartWakeupCounter+0xb4>)
 8001758:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800175c:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 800175e:	2003      	movs	r0, #3
 8001760:	f001 fd31 	bl	80031c6 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001764:	4b12      	ldr	r3, [pc, #72]	; (80017b0 <RestartWakeupCounter+0xb8>)
 8001766:	695b      	ldr	r3, [r3, #20]
 8001768:	0c1b      	lsrs	r3, r3, #16
 800176a:	041b      	lsls	r3, r3, #16
 800176c:	88fa      	ldrh	r2, [r7, #6]
 800176e:	4910      	ldr	r1, [pc, #64]	; (80017b0 <RestartWakeupCounter+0xb8>)
 8001770:	4313      	orrs	r3, r2
 8001772:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001774:	f7ff fd8c 	bl	8001290 <ReadRtcSsrValue>
 8001778:	4602      	mov	r2, r0
 800177a:	4b09      	ldr	r3, [pc, #36]	; (80017a0 <RestartWakeupCounter+0xa8>)
 800177c:	601a      	str	r2, [r3, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc);    /**<  Enable the Wakeup Timer */
 800177e:	4b0a      	ldr	r3, [pc, #40]	; (80017a8 <RestartWakeupCounter+0xb0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	689a      	ldr	r2, [r3, #8]
 8001786:	4b08      	ldr	r3, [pc, #32]	; (80017a8 <RestartWakeupCounter+0xb0>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001790:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001792:	f3af 8000 	nop.w
  return ;
 8001796:	bf00      	nop
}
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	2000011c 	.word	0x2000011c
 80017a4:	20000228 	.word	0x20000228
 80017a8:	20000224 	.word	0x20000224
 80017ac:	58000800 	.word	0x58000800
 80017b0:	40002800 	.word	0x40002800

080017b4 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 80017ba:	4b47      	ldr	r3, [pc, #284]	; (80018d8 <RescheduleTimerList+0x124>)
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017c6:	d108      	bne.n	80017da <RescheduleTimerList+0x26>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 80017c8:	bf00      	nop
 80017ca:	4b44      	ldr	r3, [pc, #272]	; (80018dc <RescheduleTimerList+0x128>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	68db      	ldr	r3, [r3, #12]
 80017d2:	f003 0304 	and.w	r3, r3, #4
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d1f7      	bne.n	80017ca <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 80017da:	4b40      	ldr	r3, [pc, #256]	; (80018dc <RescheduleTimerList+0x128>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	689a      	ldr	r2, [r3, #8]
 80017e2:	4b3e      	ldr	r3, [pc, #248]	; (80018dc <RescheduleTimerList+0x128>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80017ec:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 80017ee:	4b3c      	ldr	r3, [pc, #240]	; (80018e0 <RescheduleTimerList+0x12c>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 80017f4:	7bfa      	ldrb	r2, [r7, #15]
 80017f6:	493b      	ldr	r1, [pc, #236]	; (80018e4 <RescheduleTimerList+0x130>)
 80017f8:	4613      	mov	r3, r2
 80017fa:	005b      	lsls	r3, r3, #1
 80017fc:	4413      	add	r3, r2
 80017fe:	00db      	lsls	r3, r3, #3
 8001800:	440b      	add	r3, r1
 8001802:	3308      	adds	r3, #8
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001808:	f7ff ff36 	bl	8001678 <ReturnTimeElapsed>
 800180c:	4603      	mov	r3, r0
 800180e:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001810:	88fb      	ldrh	r3, [r7, #6]
 8001812:	68ba      	ldr	r2, [r7, #8]
 8001814:	429a      	cmp	r2, r3
 8001816:	d205      	bcs.n	8001824 <RescheduleTimerList+0x70>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800181c:	4b32      	ldr	r3, [pc, #200]	; (80018e8 <RescheduleTimerList+0x134>)
 800181e:	2201      	movs	r2, #1
 8001820:	701a      	strb	r2, [r3, #0]
 8001822:	e04d      	b.n	80018c0 <RescheduleTimerList+0x10c>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001824:	88fb      	ldrh	r3, [r7, #6]
 8001826:	4a31      	ldr	r2, [pc, #196]	; (80018ec <RescheduleTimerList+0x138>)
 8001828:	8812      	ldrh	r2, [r2, #0]
 800182a:	b292      	uxth	r2, r2
 800182c:	4413      	add	r3, r2
 800182e:	461a      	mov	r2, r3
 8001830:	68bb      	ldr	r3, [r7, #8]
 8001832:	4293      	cmp	r3, r2
 8001834:	d906      	bls.n	8001844 <RescheduleTimerList+0x90>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001836:	4b2d      	ldr	r3, [pc, #180]	; (80018ec <RescheduleTimerList+0x138>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 800183c:	4b2a      	ldr	r3, [pc, #168]	; (80018e8 <RescheduleTimerList+0x134>)
 800183e:	2200      	movs	r2, #0
 8001840:	701a      	strb	r2, [r3, #0]
 8001842:	e03d      	b.n	80018c0 <RescheduleTimerList+0x10c>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	b29a      	uxth	r2, r3
 8001848:	88fb      	ldrh	r3, [r7, #6]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 800184e:	4b26      	ldr	r3, [pc, #152]	; (80018e8 <RescheduleTimerList+0x134>)
 8001850:	2201      	movs	r2, #1
 8001852:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001854:	e034      	b.n	80018c0 <RescheduleTimerList+0x10c>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001856:	7bfa      	ldrb	r2, [r7, #15]
 8001858:	4922      	ldr	r1, [pc, #136]	; (80018e4 <RescheduleTimerList+0x130>)
 800185a:	4613      	mov	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4413      	add	r3, r2
 8001860:	00db      	lsls	r3, r3, #3
 8001862:	440b      	add	r3, r1
 8001864:	3308      	adds	r3, #8
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	88fb      	ldrh	r3, [r7, #6]
 800186a:	429a      	cmp	r2, r3
 800186c:	d20a      	bcs.n	8001884 <RescheduleTimerList+0xd0>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 800186e:	7bfa      	ldrb	r2, [r7, #15]
 8001870:	491c      	ldr	r1, [pc, #112]	; (80018e4 <RescheduleTimerList+0x130>)
 8001872:	4613      	mov	r3, r2
 8001874:	005b      	lsls	r3, r3, #1
 8001876:	4413      	add	r3, r2
 8001878:	00db      	lsls	r3, r3, #3
 800187a:	440b      	add	r3, r1
 800187c:	3308      	adds	r3, #8
 800187e:	2200      	movs	r2, #0
 8001880:	601a      	str	r2, [r3, #0]
 8001882:	e013      	b.n	80018ac <RescheduleTimerList+0xf8>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001884:	7bfa      	ldrb	r2, [r7, #15]
 8001886:	4917      	ldr	r1, [pc, #92]	; (80018e4 <RescheduleTimerList+0x130>)
 8001888:	4613      	mov	r3, r2
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	4413      	add	r3, r2
 800188e:	00db      	lsls	r3, r3, #3
 8001890:	440b      	add	r3, r1
 8001892:	3308      	adds	r3, #8
 8001894:	6819      	ldr	r1, [r3, #0]
 8001896:	88fb      	ldrh	r3, [r7, #6]
 8001898:	7bfa      	ldrb	r2, [r7, #15]
 800189a:	1ac9      	subs	r1, r1, r3
 800189c:	4811      	ldr	r0, [pc, #68]	; (80018e4 <RescheduleTimerList+0x130>)
 800189e:	4613      	mov	r3, r2
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	4413      	add	r3, r2
 80018a4:	00db      	lsls	r3, r3, #3
 80018a6:	4403      	add	r3, r0
 80018a8:	3308      	adds	r3, #8
 80018aa:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 80018ac:	7bfa      	ldrb	r2, [r7, #15]
 80018ae:	490d      	ldr	r1, [pc, #52]	; (80018e4 <RescheduleTimerList+0x130>)
 80018b0:	4613      	mov	r3, r2
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	4413      	add	r3, r2
 80018b6:	00db      	lsls	r3, r3, #3
 80018b8:	440b      	add	r3, r1
 80018ba:	3315      	adds	r3, #21
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
 80018c2:	2b06      	cmp	r3, #6
 80018c4:	d1c7      	bne.n	8001856 <RescheduleTimerList+0xa2>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 80018c6:	89bb      	ldrh	r3, [r7, #12]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff15 	bl	80016f8 <RestartWakeupCounter>

  return ;
 80018ce:	bf00      	nop
}
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40002800 	.word	0x40002800
 80018dc:	20000224 	.word	0x20000224
 80018e0:	20000118 	.word	0x20000118
 80018e4:	20000088 	.word	0x20000088
 80018e8:	20000120 	.word	0x20000120
 80018ec:	2000022c 	.word	0x2000022c

080018f0 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b08a      	sub	sp, #40	; 0x28
 80018f4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80018f6:	f3ef 8310 	mrs	r3, PRIMASK
 80018fa:	617b      	str	r3, [r7, #20]
  return(result);
 80018fc:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80018fe:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001900:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001902:	4b5e      	ldr	r3, [pc, #376]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	22ca      	movs	r2, #202	; 0xca
 800190a:	625a      	str	r2, [r3, #36]	; 0x24
 800190c:	4b5b      	ldr	r3, [pc, #364]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2253      	movs	r2, #83	; 0x53
 8001914:	625a      	str	r2, [r3, #36]	; 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);
 8001916:	4b59      	ldr	r3, [pc, #356]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	689a      	ldr	r2, [r3, #8]
 800191e:	4b57      	ldr	r3, [pc, #348]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001928:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 800192a:	4b55      	ldr	r3, [pc, #340]	; (8001a80 <HW_TS_RTC_Wakeup_Handler+0x190>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001932:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001936:	4953      	ldr	r1, [pc, #332]	; (8001a84 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8001938:	4613      	mov	r3, r2
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	4413      	add	r3, r2
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	440b      	add	r3, r1
 8001942:	330c      	adds	r3, #12
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	2b02      	cmp	r3, #2
 800194a:	d170      	bne.n	8001a2e <HW_TS_RTC_Wakeup_Handler+0x13e>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 800194c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001950:	494c      	ldr	r1, [pc, #304]	; (8001a84 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8001952:	4613      	mov	r3, r2
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	4413      	add	r3, r2
 8001958:	00db      	lsls	r3, r3, #3
 800195a:	440b      	add	r3, r1
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8001960:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001964:	4947      	ldr	r1, [pc, #284]	; (8001a84 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8001966:	4613      	mov	r3, r2
 8001968:	005b      	lsls	r3, r3, #1
 800196a:	4413      	add	r3, r2
 800196c:	00db      	lsls	r3, r3, #3
 800196e:	440b      	add	r3, r1
 8001970:	3310      	adds	r3, #16
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8001976:	4b44      	ldr	r3, [pc, #272]	; (8001a88 <HW_TS_RTC_Wakeup_Handler+0x198>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	b2db      	uxtb	r3, r3
 800197c:	2b00      	cmp	r3, #0
 800197e:	d04e      	beq.n	8001a1e <HW_TS_RTC_Wakeup_Handler+0x12e>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8001980:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8001984:	493f      	ldr	r1, [pc, #252]	; (8001a84 <HW_TS_RTC_Wakeup_Handler+0x194>)
 8001986:	4613      	mov	r3, r2
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	4413      	add	r3, r2
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	440b      	add	r3, r1
 8001990:	330d      	adds	r3, #13
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b01      	cmp	r3, #1
 8001998:	d125      	bne.n	80019e6 <HW_TS_RTC_Wakeup_Handler+0xf6>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 800199a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800199e:	2101      	movs	r1, #1
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff fde5 	bl	8001570 <UnlinkTimer>
 80019a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a8:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	f383 8810 	msr	PRIMASK, r3
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 80019b0:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 80019b4:	4933      	ldr	r1, [pc, #204]	; (8001a84 <HW_TS_RTC_Wakeup_Handler+0x194>)
 80019b6:	4613      	mov	r3, r2
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	4413      	add	r3, r2
 80019bc:	00db      	lsls	r3, r3, #3
 80019be:	440b      	add	r3, r1
 80019c0:	3304      	adds	r3, #4
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019c8:	4611      	mov	r1, r2
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 fa46 	bl	8001e5c <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80019d0:	4b2a      	ldr	r3, [pc, #168]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	22ca      	movs	r2, #202	; 0xca
 80019d8:	625a      	str	r2, [r3, #36]	; 0x24
 80019da:	4b28      	ldr	r3, [pc, #160]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2253      	movs	r2, #83	; 0x53
 80019e2:	625a      	str	r2, [r3, #36]	; 0x24
 80019e4:	e013      	b.n	8001a0e <HW_TS_RTC_Wakeup_Handler+0x11e>
 80019e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f383 8810 	msr	PRIMASK, r3
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80019f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80019f4:	4618      	mov	r0, r3
 80019f6:	f000 f9a7 	bl	8001d48 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 80019fa:	4b20      	ldr	r3, [pc, #128]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	22ca      	movs	r2, #202	; 0xca
 8001a02:	625a      	str	r2, [r3, #36]	; 0x24
 8001a04:	4b1d      	ldr	r3, [pc, #116]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2253      	movs	r2, #83	; 0x53
 8001a0c:	625a      	str	r2, [r3, #36]	; 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8001a0e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001a12:	69fa      	ldr	r2, [r7, #28]
 8001a14:	4619      	mov	r1, r3
 8001a16:	69b8      	ldr	r0, [r7, #24]
 8001a18:	f000 faa6 	bl	8001f68 <HW_TS_RTC_Int_AppNot>
 8001a1c:	e024      	b.n	8001a68 <HW_TS_RTC_Wakeup_Handler+0x178>
    }
    else
    {
      RescheduleTimerList();
 8001a1e:	f7ff fec9 	bl	80017b4 <RescheduleTimerList>
 8001a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	f383 8810 	msr	PRIMASK, r3
 8001a2c:	e01c      	b.n	8001a68 <HW_TS_RTC_Wakeup_Handler+0x178>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001a2e:	bf00      	nop
 8001a30:	4b12      	ldr	r3, [pc, #72]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d0f7      	beq.n	8001a30 <HW_TS_RTC_Wakeup_Handler+0x140>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001a40:	4b0e      	ldr	r3, [pc, #56]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	b2da      	uxtb	r2, r3
 8001a4a:	4b0c      	ldr	r3, [pc, #48]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001a54:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001a56:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <HW_TS_RTC_Wakeup_Handler+0x19c>)
 8001a58:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a60:	607b      	str	r3, [r7, #4]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	f383 8810 	msr	PRIMASK, r3
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001a68:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	22ff      	movs	r2, #255	; 0xff
 8001a70:	625a      	str	r2, [r3, #36]	; 0x24

  return;
 8001a72:	bf00      	nop
}
 8001a74:	3728      	adds	r7, #40	; 0x28
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	20000224 	.word	0x20000224
 8001a80:	20000118 	.word	0x20000118
 8001a84:	20000088 	.word	0x20000088
 8001a88:	20000120 	.word	0x20000120
 8001a8c:	58000800 	.word	0x58000800

08001a90 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b088      	sub	sp, #32
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	6039      	str	r1, [r7, #0]
 8001a9a:	71fb      	strb	r3, [r7, #7]
  uint32_t localmaxwakeuptimersetup;

  /**
   * Get RTC handler
   */
  phrtc = hrtc;
 8001a9c:	4a64      	ldr	r2, [pc, #400]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	6013      	str	r3, [r2, #0]

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001aa2:	4b63      	ldr	r3, [pc, #396]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	22ca      	movs	r2, #202	; 0xca
 8001aaa:	625a      	str	r2, [r3, #36]	; 0x24
 8001aac:	4b60      	ldr	r3, [pc, #384]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	2253      	movs	r2, #83	; 0x53
 8001ab4:	625a      	str	r2, [r3, #36]	; 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001ab6:	4b5f      	ldr	r3, [pc, #380]	; (8001c34 <HW_TS_Init+0x1a4>)
 8001ab8:	689b      	ldr	r3, [r3, #8]
 8001aba:	4a5e      	ldr	r2, [pc, #376]	; (8001c34 <HW_TS_Init+0x1a4>)
 8001abc:	f043 0320 	orr.w	r3, r3, #32
 8001ac0:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8001ac2:	4b5c      	ldr	r3, [pc, #368]	; (8001c34 <HW_TS_Init+0x1a4>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	f003 0307 	and.w	r3, r3, #7
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	f1c3 0304 	rsb	r3, r3, #4
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	4b58      	ldr	r3, [pc, #352]	; (8001c38 <HW_TS_Init+0x1a8>)
 8001ad6:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 8001ad8:	4b56      	ldr	r3, [pc, #344]	; (8001c34 <HW_TS_Init+0x1a4>)
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001ae0:	f44f 02fe 	mov.w	r2, #8323072	; 0x7f0000
 8001ae4:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	fa92 f2a2 	rbit	r2, r2
 8001aec:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001aee:	68fa      	ldr	r2, [r7, #12]
 8001af0:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001af2:	697a      	ldr	r2, [r7, #20]
 8001af4:	2a00      	cmp	r2, #0
 8001af6:	d101      	bne.n	8001afc <HW_TS_Init+0x6c>
  {
    return 32U;
 8001af8:	2220      	movs	r2, #32
 8001afa:	e003      	b.n	8001b04 <HW_TS_Init+0x74>
  }
  return __builtin_clz(value);
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	fab2 f282 	clz	r2, r2
 8001b02:	b2d2      	uxtb	r2, r2
 8001b04:	40d3      	lsrs	r3, r2
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	3301      	adds	r3, #1
 8001b0a:	b2da      	uxtb	r2, r3
 8001b0c:	4b4b      	ldr	r3, [pc, #300]	; (8001c3c <HW_TS_Init+0x1ac>)
 8001b0e:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8001b10:	4b48      	ldr	r3, [pc, #288]	; (8001c34 <HW_TS_Init+0x1a4>)
 8001b12:	691b      	ldr	r3, [r3, #16]
 8001b14:	b29b      	uxth	r3, r3
 8001b16:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	3301      	adds	r3, #1
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	4b47      	ldr	r3, [pc, #284]	; (8001c40 <HW_TS_Init+0x1b0>)
 8001b22:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8001b24:	4b46      	ldr	r3, [pc, #280]	; (8001c40 <HW_TS_Init+0x1b0>)
 8001b26:	881b      	ldrh	r3, [r3, #0]
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	4a44      	ldr	r2, [pc, #272]	; (8001c3c <HW_TS_Init+0x1ac>)
 8001b2c:	7812      	ldrb	r2, [r2, #0]
 8001b2e:	fb02 f303 	mul.w	r3, r2, r3
 8001b32:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001b36:	4a40      	ldr	r2, [pc, #256]	; (8001c38 <HW_TS_Init+0x1a8>)
 8001b38:	7812      	ldrb	r2, [r2, #0]
 8001b3a:	40d3      	lsrs	r3, r2
 8001b3c:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d904      	bls.n	8001b52 <HW_TS_Init+0xc2>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 8001b48:	4b3e      	ldr	r3, [pc, #248]	; (8001c44 <HW_TS_Init+0x1b4>)
 8001b4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b4e:	801a      	strh	r2, [r3, #0]
 8001b50:	e003      	b.n	8001b5a <HW_TS_Init+0xca>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8001b52:	69bb      	ldr	r3, [r7, #24]
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	4b3b      	ldr	r3, [pc, #236]	; (8001c44 <HW_TS_Init+0x1b4>)
 8001b58:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001b5a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001b5e:	f7ff fb85 	bl	800126c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8001b62:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001b66:	f7ff fb6d 	bl	8001244 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8001b6a:	79fb      	ldrb	r3, [r7, #7]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d143      	bne.n	8001bf8 <HW_TS_Init+0x168>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001b70:	4b35      	ldr	r3, [pc, #212]	; (8001c48 <HW_TS_Init+0x1b8>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001b76:	4b35      	ldr	r3, [pc, #212]	; (8001c4c <HW_TS_Init+0x1bc>)
 8001b78:	f04f 32ff 	mov.w	r2, #4294967295
 8001b7c:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001b7e:	2300      	movs	r3, #0
 8001b80:	77fb      	strb	r3, [r7, #31]
 8001b82:	e00c      	b.n	8001b9e <HW_TS_Init+0x10e>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8001b84:	7ffa      	ldrb	r2, [r7, #31]
 8001b86:	4932      	ldr	r1, [pc, #200]	; (8001c50 <HW_TS_Init+0x1c0>)
 8001b88:	4613      	mov	r3, r2
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	4413      	add	r3, r2
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	440b      	add	r3, r1
 8001b92:	330c      	adds	r3, #12
 8001b94:	2200      	movs	r2, #0
 8001b96:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8001b98:	7ffb      	ldrb	r3, [r7, #31]
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	77fb      	strb	r3, [r7, #31]
 8001b9e:	7ffb      	ldrb	r3, [r7, #31]
 8001ba0:	2b05      	cmp	r3, #5
 8001ba2:	d9ef      	bls.n	8001b84 <HW_TS_Init+0xf4>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	; (8001c54 <HW_TS_Init+0x1c4>)
 8001ba6:	2206      	movs	r2, #6
 8001ba8:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);                       /**<  Disable the Wakeup Timer */
 8001baa:	4b21      	ldr	r3, [pc, #132]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	689a      	ldr	r2, [r3, #8]
 8001bb2:	4b1f      	ldr	r3, [pc, #124]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001bbc:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8001bbe:	4b1c      	ldr	r3, [pc, #112]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	68db      	ldr	r3, [r3, #12]
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	4b19      	ldr	r3, [pc, #100]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001bd2:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8001bd4:	4b20      	ldr	r3, [pc, #128]	; (8001c58 <HW_TS_Init+0x1c8>)
 8001bd6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001bda:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 8001bdc:	2003      	movs	r0, #3
 8001bde:	f001 faf2 	bl	80031c6 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8001be2:	4b13      	ldr	r3, [pc, #76]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	689a      	ldr	r2, [r3, #8]
 8001bea:	4b11      	ldr	r3, [pc, #68]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001bf4:	609a      	str	r2, [r3, #8]
 8001bf6:	e00a      	b.n	8001c0e <HW_TS_Init+0x17e>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET)
 8001bf8:	4b0d      	ldr	r3, [pc, #52]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	68db      	ldr	r3, [r3, #12]
 8001c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d002      	beq.n	8001c0e <HW_TS_Init+0x17e>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001c08:	2003      	movs	r0, #3
 8001c0a:	f001 face 	bl	80031aa <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001c0e:	4b08      	ldr	r3, [pc, #32]	; (8001c30 <HW_TS_Init+0x1a0>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	22ff      	movs	r2, #255	; 0xff
 8001c16:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2106      	movs	r1, #6
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f001 fa8a 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001c22:	2003      	movs	r0, #3
 8001c24:	f001 faa1 	bl	800316a <HAL_NVIC_EnableIRQ>

  return;
 8001c28:	bf00      	nop
}
 8001c2a:	3720      	adds	r7, #32
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd80      	pop	{r7, pc}
 8001c30:	20000224 	.word	0x20000224
 8001c34:	40002800 	.word	0x40002800
 8001c38:	20000228 	.word	0x20000228
 8001c3c:	20000229 	.word	0x20000229
 8001c40:	2000022a 	.word	0x2000022a
 8001c44:	2000022c 	.word	0x2000022c
 8001c48:	20000120 	.word	0x20000120
 8001c4c:	2000011c 	.word	0x2000011c
 8001c50:	20000088 	.word	0x20000088
 8001c54:	20000118 	.word	0x20000118
 8001c58:	58000800 	.word	0x58000800

08001c5c <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b08b      	sub	sp, #44	; 0x2c
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	60f8      	str	r0, [r7, #12]
 8001c64:	60b9      	str	r1, [r7, #8]
 8001c66:	603b      	str	r3, [r7, #0]
 8001c68:	4613      	mov	r3, r2
 8001c6a:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c72:	f3ef 8310 	mrs	r3, PRIMASK
 8001c76:	61fb      	str	r3, [r7, #28]
  return(result);
 8001c78:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001c7a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8001c7c:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001c7e:	e004      	b.n	8001c8a <HW_TS_Create+0x2e>
  {
    loop++;
 8001c80:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c84:	3301      	adds	r3, #1
 8001c86:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8001c8a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001c8e:	2b05      	cmp	r3, #5
 8001c90:	d80c      	bhi.n	8001cac <HW_TS_Create+0x50>
 8001c92:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001c96:	492b      	ldr	r1, [pc, #172]	; (8001d44 <HW_TS_Create+0xe8>)
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	440b      	add	r3, r1
 8001ca2:	330c      	adds	r3, #12
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1e9      	bne.n	8001c80 <HW_TS_Create+0x24>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001cac:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001cb0:	2b06      	cmp	r3, #6
 8001cb2:	d037      	beq.n	8001d24 <HW_TS_Create+0xc8>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 8001cb4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001cb8:	4922      	ldr	r1, [pc, #136]	; (8001d44 <HW_TS_Create+0xe8>)
 8001cba:	4613      	mov	r3, r2
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	4413      	add	r3, r2
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	440b      	add	r3, r1
 8001cc4:	330c      	adds	r3, #12
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	701a      	strb	r2, [r3, #0]
 8001cca:	6a3b      	ldr	r3, [r7, #32]
 8001ccc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cce:	69bb      	ldr	r3, [r7, #24]
 8001cd0:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8001cd4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001cd8:	491a      	ldr	r1, [pc, #104]	; (8001d44 <HW_TS_Create+0xe8>)
 8001cda:	4613      	mov	r3, r2
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	4413      	add	r3, r2
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	440b      	add	r3, r1
 8001ce4:	3310      	adds	r3, #16
 8001ce6:	68fa      	ldr	r2, [r7, #12]
 8001ce8:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8001cea:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001cee:	4915      	ldr	r1, [pc, #84]	; (8001d44 <HW_TS_Create+0xe8>)
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	4413      	add	r3, r2
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	440b      	add	r3, r1
 8001cfa:	330d      	adds	r3, #13
 8001cfc:	79fa      	ldrb	r2, [r7, #7]
 8001cfe:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 8001d00:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001d04:	490f      	ldr	r1, [pc, #60]	; (8001d44 <HW_TS_Create+0xe8>)
 8001d06:	4613      	mov	r3, r2
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	4413      	add	r3, r2
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	440b      	add	r3, r1
 8001d10:	683a      	ldr	r2, [r7, #0]
 8001d12:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8001d1a:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001d22:	e007      	b.n	8001d34 <HW_TS_Create+0xd8>
 8001d24:	6a3b      	ldr	r3, [r7, #32]
 8001d26:	617b      	str	r3, [r7, #20]
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	f383 8810 	msr	PRIMASK, r3
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return(localreturnstatus);
 8001d34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	372c      	adds	r7, #44	; 0x2c
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr
 8001d44:	20000088 	.word	0x20000088

08001d48 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b086      	sub	sp, #24
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001d52:	f3ef 8310 	mrs	r3, PRIMASK
 8001d56:	60fb      	str	r3, [r7, #12]
  return(result);
 8001d58:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001d5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001d5c:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001d5e:	2003      	movs	r0, #3
 8001d60:	f001 fa11 	bl	8003186 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001d64:	4b37      	ldr	r3, [pc, #220]	; (8001e44 <HW_TS_Stop+0xfc>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	22ca      	movs	r2, #202	; 0xca
 8001d6c:	625a      	str	r2, [r3, #36]	; 0x24
 8001d6e:	4b35      	ldr	r3, [pc, #212]	; (8001e44 <HW_TS_Stop+0xfc>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2253      	movs	r2, #83	; 0x53
 8001d76:	625a      	str	r2, [r3, #36]	; 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001d78:	79fa      	ldrb	r2, [r7, #7]
 8001d7a:	4933      	ldr	r1, [pc, #204]	; (8001e48 <HW_TS_Stop+0x100>)
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	005b      	lsls	r3, r3, #1
 8001d80:	4413      	add	r3, r2
 8001d82:	00db      	lsls	r3, r3, #3
 8001d84:	440b      	add	r3, r1
 8001d86:	330c      	adds	r3, #12
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b02      	cmp	r3, #2
 8001d8e:	d148      	bne.n	8001e22 <HW_TS_Stop+0xda>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 8001d90:	79fb      	ldrb	r3, [r7, #7]
 8001d92:	2100      	movs	r1, #0
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff fbeb 	bl	8001570 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8001d9a:	4b2c      	ldr	r3, [pc, #176]	; (8001e4c <HW_TS_Stop+0x104>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001da0:	7cfb      	ldrb	r3, [r7, #19]
 8001da2:	2b06      	cmp	r3, #6
 8001da4:	d135      	bne.n	8001e12 <HW_TS_Stop+0xca>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001da6:	4b2a      	ldr	r3, [pc, #168]	; (8001e50 <HW_TS_Stop+0x108>)
 8001da8:	689b      	ldr	r3, [r3, #8]
 8001daa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001dae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001db2:	d108      	bne.n	8001dc6 <HW_TS_Stop+0x7e>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET);
 8001db4:	bf00      	nop
 8001db6:	4b23      	ldr	r3, [pc, #140]	; (8001e44 <HW_TS_Stop+0xfc>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	f003 0304 	and.w	r3, r3, #4
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d1f7      	bne.n	8001db6 <HW_TS_Stop+0x6e>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc);   /**<  Disable the Wakeup Timer */
 8001dc6:	4b1f      	ldr	r3, [pc, #124]	; (8001e44 <HW_TS_Stop+0xfc>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	689a      	ldr	r2, [r3, #8]
 8001dce:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <HW_TS_Stop+0xfc>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001dd8:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET);
 8001dda:	bf00      	nop
 8001ddc:	4b19      	ldr	r3, [pc, #100]	; (8001e44 <HW_TS_Stop+0xfc>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	f003 0304 	and.w	r3, r3, #4
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d0f7      	beq.n	8001ddc <HW_TS_Stop+0x94>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001dec:	4b15      	ldr	r3, [pc, #84]	; (8001e44 <HW_TS_Stop+0xfc>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	b2da      	uxtb	r2, r3
 8001df6:	4b13      	ldr	r3, [pc, #76]	; (8001e44 <HW_TS_Stop+0xfc>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8001e00:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001e02:	4b14      	ldr	r3, [pc, #80]	; (8001e54 <HW_TS_Stop+0x10c>)
 8001e04:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001e08:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001e0a:	2003      	movs	r0, #3
 8001e0c:	f001 f9db 	bl	80031c6 <HAL_NVIC_ClearPendingIRQ>
 8001e10:	e007      	b.n	8001e22 <HW_TS_Stop+0xda>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001e12:	4b11      	ldr	r3, [pc, #68]	; (8001e58 <HW_TS_Stop+0x110>)
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	7cfa      	ldrb	r2, [r7, #19]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d001      	beq.n	8001e22 <HW_TS_Stop+0xda>
    {
      RescheduleTimerList();
 8001e1e:	f7ff fcc9 	bl	80017b4 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001e22:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <HW_TS_Stop+0xfc>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	22ff      	movs	r2, #255	; 0xff
 8001e2a:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001e2c:	2003      	movs	r0, #3
 8001e2e:	f001 f99c 	bl	800316a <HAL_NVIC_EnableIRQ>
 8001e32:	697b      	ldr	r3, [r7, #20]
 8001e34:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e36:	68bb      	ldr	r3, [r7, #8]
 8001e38:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001e3c:	bf00      	nop
}
 8001e3e:	3718      	adds	r7, #24
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20000224 	.word	0x20000224
 8001e48:	20000088 	.word	0x20000088
 8001e4c:	20000118 	.word	0x20000118
 8001e50:	40002800 	.word	0x40002800
 8001e54:	58000800 	.word	0x58000800
 8001e58:	20000119 	.word	0x20000119

08001e5c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b086      	sub	sp, #24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	4603      	mov	r3, r0
 8001e64:	6039      	str	r1, [r7, #0]
 8001e66:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8001e68:	79fa      	ldrb	r2, [r7, #7]
 8001e6a:	493b      	ldr	r1, [pc, #236]	; (8001f58 <HW_TS_Start+0xfc>)
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	005b      	lsls	r3, r3, #1
 8001e70:	4413      	add	r3, r2
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	440b      	add	r3, r1
 8001e76:	330c      	adds	r3, #12
 8001e78:	781b      	ldrb	r3, [r3, #0]
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	2b02      	cmp	r3, #2
 8001e7e:	d103      	bne.n	8001e88 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f7ff ff60 	bl	8001d48 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e88:	f3ef 8310 	mrs	r3, PRIMASK
 8001e8c:	60fb      	str	r3, [r7, #12]
  return(result);
 8001e8e:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001e90:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e92:	b672      	cpsid	i
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8001e94:	2003      	movs	r0, #3
 8001e96:	f001 f976 	bl	8003186 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc );
 8001e9a:	4b30      	ldr	r3, [pc, #192]	; (8001f5c <HW_TS_Start+0x100>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	22ca      	movs	r2, #202	; 0xca
 8001ea2:	625a      	str	r2, [r3, #36]	; 0x24
 8001ea4:	4b2d      	ldr	r3, [pc, #180]	; (8001f5c <HW_TS_Start+0x100>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2253      	movs	r2, #83	; 0x53
 8001eac:	625a      	str	r2, [r3, #36]	; 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8001eae:	79fa      	ldrb	r2, [r7, #7]
 8001eb0:	4929      	ldr	r1, [pc, #164]	; (8001f58 <HW_TS_Start+0xfc>)
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	4413      	add	r3, r2
 8001eb8:	00db      	lsls	r3, r3, #3
 8001eba:	440b      	add	r3, r1
 8001ebc:	330c      	adds	r3, #12
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8001ec2:	79fa      	ldrb	r2, [r7, #7]
 8001ec4:	4924      	ldr	r1, [pc, #144]	; (8001f58 <HW_TS_Start+0xfc>)
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	005b      	lsls	r3, r3, #1
 8001eca:	4413      	add	r3, r2
 8001ecc:	00db      	lsls	r3, r3, #3
 8001ece:	440b      	add	r3, r1
 8001ed0:	3308      	adds	r3, #8
 8001ed2:	683a      	ldr	r2, [r7, #0]
 8001ed4:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8001ed6:	79fa      	ldrb	r2, [r7, #7]
 8001ed8:	491f      	ldr	r1, [pc, #124]	; (8001f58 <HW_TS_Start+0xfc>)
 8001eda:	4613      	mov	r3, r2
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	4413      	add	r3, r2
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	440b      	add	r3, r1
 8001ee4:	3304      	adds	r3, #4
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 8001eea:	79fb      	ldrb	r3, [r7, #7]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff fa95 	bl	800141c <linkTimer>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8001ef6:	4b1a      	ldr	r3, [pc, #104]	; (8001f60 <HW_TS_Start+0x104>)
 8001ef8:	781b      	ldrb	r3, [r3, #0]
 8001efa:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 8001efc:	4b19      	ldr	r3, [pc, #100]	; (8001f64 <HW_TS_Start+0x108>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	7c7a      	ldrb	r2, [r7, #17]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d002      	beq.n	8001f0e <HW_TS_Start+0xb2>
  {
    RescheduleTimerList();
 8001f08:	f7ff fc54 	bl	80017b4 <RescheduleTimerList>
 8001f0c:	e013      	b.n	8001f36 <HW_TS_Start+0xda>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 8001f0e:	79fa      	ldrb	r2, [r7, #7]
 8001f10:	4911      	ldr	r1, [pc, #68]	; (8001f58 <HW_TS_Start+0xfc>)
 8001f12:	4613      	mov	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	4413      	add	r3, r2
 8001f18:	00db      	lsls	r3, r3, #3
 8001f1a:	440b      	add	r3, r1
 8001f1c:	3308      	adds	r3, #8
 8001f1e:	6819      	ldr	r1, [r3, #0]
 8001f20:	8a7b      	ldrh	r3, [r7, #18]
 8001f22:	79fa      	ldrb	r2, [r7, #7]
 8001f24:	1ac9      	subs	r1, r1, r3
 8001f26:	480c      	ldr	r0, [pc, #48]	; (8001f58 <HW_TS_Start+0xfc>)
 8001f28:	4613      	mov	r3, r2
 8001f2a:	005b      	lsls	r3, r3, #1
 8001f2c:	4413      	add	r3, r2
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	4403      	add	r3, r0
 8001f32:	3308      	adds	r3, #8
 8001f34:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc );
 8001f36:	4b09      	ldr	r3, [pc, #36]	; (8001f5c <HW_TS_Start+0x100>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	22ff      	movs	r2, #255	; 0xff
 8001f3e:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8001f40:	2003      	movs	r0, #3
 8001f42:	f001 f912 	bl	800316a <HAL_NVIC_EnableIRQ>
 8001f46:	697b      	ldr	r3, [r7, #20]
 8001f48:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f4a:	68bb      	ldr	r3, [r7, #8]
 8001f4c:	f383 8810 	msr	PRIMASK, r3

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 8001f50:	bf00      	nop
}
 8001f52:	3718      	adds	r7, #24
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	20000088 	.word	0x20000088
 8001f5c:	20000224 	.word	0x20000224
 8001f60:	20000118 	.word	0x20000118
 8001f64:	20000119 	.word	0x20000119

08001f68 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60f8      	str	r0, [r7, #12]
 8001f70:	460b      	mov	r3, r1
 8001f72:	607a      	str	r2, [r7, #4]
 8001f74:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	4798      	blx	r3

  return;
 8001f7a:	bf00      	nop
}
 8001f7c:	3710      	adds	r7, #16
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
	...

08001f84 <HW_UART_Receive_IT>:
    void (*HW_hlpuart1RxCb)(void);
    void (*HW_hlpuart1TxCb)(void);
#endif

void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60b9      	str	r1, [r7, #8]
 8001f8c:	607b      	str	r3, [r7, #4]
 8001f8e:	4603      	mov	r3, r0
 8001f90:	73fb      	strb	r3, [r7, #15]
 8001f92:	4613      	mov	r3, r2
 8001f94:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 8001f96:	7bfb      	ldrb	r3, [r7, #15]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d002      	beq.n	8001fa2 <HW_UART_Receive_IT+0x1e>
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d00d      	beq.n	8001fbc <HW_UART_Receive_IT+0x38>
            HW_UART_RX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 8001fa0:	e019      	b.n	8001fd6 <HW_UART_Receive_IT+0x52>
            HW_UART_RX_IT(huart1, USART1);
 8001fa2:	4a0f      	ldr	r2, [pc, #60]	; (8001fe0 <HW_UART_Receive_IT+0x5c>)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	4b0e      	ldr	r3, [pc, #56]	; (8001fe4 <HW_UART_Receive_IT+0x60>)
 8001faa:	4a0f      	ldr	r2, [pc, #60]	; (8001fe8 <HW_UART_Receive_IT+0x64>)
 8001fac:	601a      	str	r2, [r3, #0]
 8001fae:	89bb      	ldrh	r3, [r7, #12]
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	68b9      	ldr	r1, [r7, #8]
 8001fb4:	480b      	ldr	r0, [pc, #44]	; (8001fe4 <HW_UART_Receive_IT+0x60>)
 8001fb6:	f003 fffb 	bl	8005fb0 <HAL_UART_Receive_IT>
            break;
 8001fba:	e00c      	b.n	8001fd6 <HW_UART_Receive_IT+0x52>
            HW_UART_RX_IT(hlpuart1, LPUART1);
 8001fbc:	4a0b      	ldr	r2, [pc, #44]	; (8001fec <HW_UART_Receive_IT+0x68>)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6013      	str	r3, [r2, #0]
 8001fc2:	4b0b      	ldr	r3, [pc, #44]	; (8001ff0 <HW_UART_Receive_IT+0x6c>)
 8001fc4:	4a0b      	ldr	r2, [pc, #44]	; (8001ff4 <HW_UART_Receive_IT+0x70>)
 8001fc6:	601a      	str	r2, [r3, #0]
 8001fc8:	89bb      	ldrh	r3, [r7, #12]
 8001fca:	461a      	mov	r2, r3
 8001fcc:	68b9      	ldr	r1, [r7, #8]
 8001fce:	4808      	ldr	r0, [pc, #32]	; (8001ff0 <HW_UART_Receive_IT+0x6c>)
 8001fd0:	f003 ffee 	bl	8005fb0 <HAL_UART_Receive_IT>
            break;
 8001fd4:	bf00      	nop
    }

    return;
 8001fd6:	bf00      	nop
}
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	20005c68 	.word	0x20005c68
 8001fe4:	20005dd0 	.word	0x20005dd0
 8001fe8:	40013800 	.word	0x40013800
 8001fec:	20005c6c 	.word	0x20005c6c
 8001ff0:	20005ce4 	.word	0x20005ce4
 8001ff4:	40008000 	.word	0x40008000

08001ff8 <HW_UART_Transmit_IT>:

void HW_UART_Transmit_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size,  void (*cb)(void))
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60b9      	str	r1, [r7, #8]
 8002000:	607b      	str	r3, [r7, #4]
 8002002:	4603      	mov	r3, r0
 8002004:	73fb      	strb	r3, [r7, #15]
 8002006:	4613      	mov	r3, r2
 8002008:	81bb      	strh	r3, [r7, #12]
    switch (hw_uart_id)
 800200a:	7bfb      	ldrb	r3, [r7, #15]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d002      	beq.n	8002016 <HW_UART_Transmit_IT+0x1e>
 8002010:	2b02      	cmp	r3, #2
 8002012:	d00d      	beq.n	8002030 <HW_UART_Transmit_IT+0x38>
            HW_UART_TX_IT(hlpuart1, LPUART1);
            break;
#endif

        default:
            break;
 8002014:	e019      	b.n	800204a <HW_UART_Transmit_IT+0x52>
            HW_UART_TX_IT(huart1, USART1);
 8002016:	4a0f      	ldr	r2, [pc, #60]	; (8002054 <HW_UART_Transmit_IT+0x5c>)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	6013      	str	r3, [r2, #0]
 800201c:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <HW_UART_Transmit_IT+0x60>)
 800201e:	4a0f      	ldr	r2, [pc, #60]	; (800205c <HW_UART_Transmit_IT+0x64>)
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	89bb      	ldrh	r3, [r7, #12]
 8002024:	461a      	mov	r2, r3
 8002026:	68b9      	ldr	r1, [r7, #8]
 8002028:	480b      	ldr	r0, [pc, #44]	; (8002058 <HW_UART_Transmit_IT+0x60>)
 800202a:	f003 ff3d 	bl	8005ea8 <HAL_UART_Transmit_IT>
            break;
 800202e:	e00c      	b.n	800204a <HW_UART_Transmit_IT+0x52>
            HW_UART_TX_IT(hlpuart1, LPUART1);
 8002030:	4a0b      	ldr	r2, [pc, #44]	; (8002060 <HW_UART_Transmit_IT+0x68>)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6013      	str	r3, [r2, #0]
 8002036:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <HW_UART_Transmit_IT+0x6c>)
 8002038:	4a0b      	ldr	r2, [pc, #44]	; (8002068 <HW_UART_Transmit_IT+0x70>)
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	89bb      	ldrh	r3, [r7, #12]
 800203e:	461a      	mov	r2, r3
 8002040:	68b9      	ldr	r1, [r7, #8]
 8002042:	4808      	ldr	r0, [pc, #32]	; (8002064 <HW_UART_Transmit_IT+0x6c>)
 8002044:	f003 ff30 	bl	8005ea8 <HAL_UART_Transmit_IT>
            break;
 8002048:	bf00      	nop
    }

    return;
 800204a:	bf00      	nop
}
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20005c70 	.word	0x20005c70
 8002058:	20005dd0 	.word	0x20005dd0
 800205c:	40013800 	.word	0x40013800
 8002060:	20005c64 	.word	0x20005c64
 8002064:	20005ce4 	.word	0x20005ce4
 8002068:	40008000 	.word	0x40008000

0800206c <HW_UART_Transmit_DMA>:

    return hw_status;
}

hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void))
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	60b9      	str	r1, [r7, #8]
 8002074:	607b      	str	r3, [r7, #4]
 8002076:	4603      	mov	r3, r0
 8002078:	73fb      	strb	r3, [r7, #15]
 800207a:	4613      	mov	r3, r2
 800207c:	81bb      	strh	r3, [r7, #12]
    HAL_StatusTypeDef hal_status = HAL_OK;
 800207e:	2300      	movs	r3, #0
 8002080:	75fb      	strb	r3, [r7, #23]
    hw_status_t hw_status = hw_uart_ok;
 8002082:	2300      	movs	r3, #0
 8002084:	75bb      	strb	r3, [r7, #22]

    switch (hw_uart_id)
 8002086:	7bfb      	ldrb	r3, [r7, #15]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d002      	beq.n	8002092 <HW_UART_Transmit_DMA+0x26>
 800208c:	2b02      	cmp	r3, #2
 800208e:	d00f      	beq.n	80020b0 <HW_UART_Transmit_DMA+0x44>
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
            break;
#endif

        default:
            break;
 8002090:	e01d      	b.n	80020ce <HW_UART_Transmit_DMA+0x62>
            HW_huart1TxCb = cb;
 8002092:	4a1f      	ldr	r2, [pc, #124]	; (8002110 <HW_UART_Transmit_DMA+0xa4>)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6013      	str	r3, [r2, #0]
            huart1.Instance = USART1;
 8002098:	4b1e      	ldr	r3, [pc, #120]	; (8002114 <HW_UART_Transmit_DMA+0xa8>)
 800209a:	4a1f      	ldr	r2, [pc, #124]	; (8002118 <HW_UART_Transmit_DMA+0xac>)
 800209c:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size);
 800209e:	89bb      	ldrh	r3, [r7, #12]
 80020a0:	461a      	mov	r2, r3
 80020a2:	68b9      	ldr	r1, [r7, #8]
 80020a4:	481b      	ldr	r0, [pc, #108]	; (8002114 <HW_UART_Transmit_DMA+0xa8>)
 80020a6:	f004 f85b 	bl	8006160 <HAL_UART_Transmit_DMA>
 80020aa:	4603      	mov	r3, r0
 80020ac:	75fb      	strb	r3, [r7, #23]
            break;
 80020ae:	e00e      	b.n	80020ce <HW_UART_Transmit_DMA+0x62>
            HW_hlpuart1TxCb = cb;
 80020b0:	4a1a      	ldr	r2, [pc, #104]	; (800211c <HW_UART_Transmit_DMA+0xb0>)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6013      	str	r3, [r2, #0]
            hlpuart1.Instance = LPUART1;
 80020b6:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <HW_UART_Transmit_DMA+0xb4>)
 80020b8:	4a1a      	ldr	r2, [pc, #104]	; (8002124 <HW_UART_Transmit_DMA+0xb8>)
 80020ba:	601a      	str	r2, [r3, #0]
            hal_status = HAL_UART_Transmit_DMA(&hlpuart1, p_data, size);
 80020bc:	89bb      	ldrh	r3, [r7, #12]
 80020be:	461a      	mov	r2, r3
 80020c0:	68b9      	ldr	r1, [r7, #8]
 80020c2:	4817      	ldr	r0, [pc, #92]	; (8002120 <HW_UART_Transmit_DMA+0xb4>)
 80020c4:	f004 f84c 	bl	8006160 <HAL_UART_Transmit_DMA>
 80020c8:	4603      	mov	r3, r0
 80020ca:	75fb      	strb	r3, [r7, #23]
            break;
 80020cc:	bf00      	nop
    }

    switch (hal_status)
 80020ce:	7dfb      	ldrb	r3, [r7, #23]
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	d817      	bhi.n	8002104 <HW_UART_Transmit_DMA+0x98>
 80020d4:	a201      	add	r2, pc, #4	; (adr r2, 80020dc <HW_UART_Transmit_DMA+0x70>)
 80020d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020da:	bf00      	nop
 80020dc:	080020ed 	.word	0x080020ed
 80020e0:	080020f3 	.word	0x080020f3
 80020e4:	080020f9 	.word	0x080020f9
 80020e8:	080020ff 	.word	0x080020ff
    {
        case HAL_OK:
            hw_status = hw_uart_ok;
 80020ec:	2300      	movs	r3, #0
 80020ee:	75bb      	strb	r3, [r7, #22]
            break;
 80020f0:	e009      	b.n	8002106 <HW_UART_Transmit_DMA+0x9a>

        case HAL_ERROR:
            hw_status = hw_uart_error;
 80020f2:	2301      	movs	r3, #1
 80020f4:	75bb      	strb	r3, [r7, #22]
            break;
 80020f6:	e006      	b.n	8002106 <HW_UART_Transmit_DMA+0x9a>

        case HAL_BUSY:
            hw_status = hw_uart_busy;
 80020f8:	2302      	movs	r3, #2
 80020fa:	75bb      	strb	r3, [r7, #22]
            break;
 80020fc:	e003      	b.n	8002106 <HW_UART_Transmit_DMA+0x9a>

        case HAL_TIMEOUT:
            hw_status = hw_uart_to;
 80020fe:	2303      	movs	r3, #3
 8002100:	75bb      	strb	r3, [r7, #22]
            break;
 8002102:	e000      	b.n	8002106 <HW_UART_Transmit_DMA+0x9a>

        default:
            break;
 8002104:	bf00      	nop
    }

    return hw_status;
 8002106:	7dbb      	ldrb	r3, [r7, #22]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	20005c70 	.word	0x20005c70
 8002114:	20005dd0 	.word	0x20005dd0
 8002118:	40013800 	.word	0x40013800
 800211c:	20005c64 	.word	0x20005c64
 8002120:	20005ce4 	.word	0x20005ce4
 8002124:	40008000 	.word	0x40008000

08002128 <HAL_UART_RxCpltCallback>:

    return;
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a0e      	ldr	r2, [pc, #56]	; (8002170 <HAL_UART_RxCpltCallback+0x48>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d00b      	beq.n	8002152 <HAL_UART_RxCpltCallback+0x2a>
 800213a:	4a0e      	ldr	r2, [pc, #56]	; (8002174 <HAL_UART_RxCpltCallback+0x4c>)
 800213c:	4293      	cmp	r3, r2
 800213e:	d000      	beq.n	8002142 <HAL_UART_RxCpltCallback+0x1a>
            }
            break;
#endif

        default:
            break;
 8002140:	e012      	b.n	8002168 <HAL_UART_RxCpltCallback+0x40>
            if(HW_huart1RxCb)
 8002142:	4b0d      	ldr	r3, [pc, #52]	; (8002178 <HAL_UART_RxCpltCallback+0x50>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00b      	beq.n	8002162 <HAL_UART_RxCpltCallback+0x3a>
                HW_huart1RxCb();
 800214a:	4b0b      	ldr	r3, [pc, #44]	; (8002178 <HAL_UART_RxCpltCallback+0x50>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4798      	blx	r3
            break;
 8002150:	e007      	b.n	8002162 <HAL_UART_RxCpltCallback+0x3a>
            if(HW_hlpuart1RxCb)
 8002152:	4b0a      	ldr	r3, [pc, #40]	; (800217c <HAL_UART_RxCpltCallback+0x54>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d005      	beq.n	8002166 <HAL_UART_RxCpltCallback+0x3e>
                HW_hlpuart1RxCb();
 800215a:	4b08      	ldr	r3, [pc, #32]	; (800217c <HAL_UART_RxCpltCallback+0x54>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4798      	blx	r3
            break;
 8002160:	e001      	b.n	8002166 <HAL_UART_RxCpltCallback+0x3e>
            break;
 8002162:	bf00      	nop
 8002164:	e000      	b.n	8002168 <HAL_UART_RxCpltCallback+0x40>
            break;
 8002166:	bf00      	nop
    }

    return;
 8002168:	bf00      	nop
}
 800216a:	3708      	adds	r7, #8
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40008000 	.word	0x40008000
 8002174:	40013800 	.word	0x40013800
 8002178:	20005c68 	.word	0x20005c68
 800217c:	20005c6c 	.word	0x20005c6c

08002180 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a0e      	ldr	r2, [pc, #56]	; (80021c8 <HAL_UART_TxCpltCallback+0x48>)
 800218e:	4293      	cmp	r3, r2
 8002190:	d00b      	beq.n	80021aa <HAL_UART_TxCpltCallback+0x2a>
 8002192:	4a0e      	ldr	r2, [pc, #56]	; (80021cc <HAL_UART_TxCpltCallback+0x4c>)
 8002194:	4293      	cmp	r3, r2
 8002196:	d000      	beq.n	800219a <HAL_UART_TxCpltCallback+0x1a>
            }
            break;
#endif

        default:
            break;
 8002198:	e012      	b.n	80021c0 <HAL_UART_TxCpltCallback+0x40>
            if(HW_huart1TxCb)
 800219a:	4b0d      	ldr	r3, [pc, #52]	; (80021d0 <HAL_UART_TxCpltCallback+0x50>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00b      	beq.n	80021ba <HAL_UART_TxCpltCallback+0x3a>
                HW_huart1TxCb();
 80021a2:	4b0b      	ldr	r3, [pc, #44]	; (80021d0 <HAL_UART_TxCpltCallback+0x50>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	4798      	blx	r3
            break;
 80021a8:	e007      	b.n	80021ba <HAL_UART_TxCpltCallback+0x3a>
            if(HW_hlpuart1TxCb)
 80021aa:	4b0a      	ldr	r3, [pc, #40]	; (80021d4 <HAL_UART_TxCpltCallback+0x54>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d005      	beq.n	80021be <HAL_UART_TxCpltCallback+0x3e>
                HW_hlpuart1TxCb();
 80021b2:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <HAL_UART_TxCpltCallback+0x54>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	4798      	blx	r3
            break;
 80021b8:	e001      	b.n	80021be <HAL_UART_TxCpltCallback+0x3e>
            break;
 80021ba:	bf00      	nop
 80021bc:	e000      	b.n	80021c0 <HAL_UART_TxCpltCallback+0x40>
            break;
 80021be:	bf00      	nop
    }

    return;
 80021c0:	bf00      	nop
}
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}
 80021c8:	40008000 	.word	0x40008000
 80021cc:	40013800 	.word	0x40013800
 80021d0:	20005c70 	.word	0x20005c70
 80021d4:	20005c64 	.word	0x20005c64

080021d8 <LL_RCC_LSE_SetDriveCapability>:
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80021e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021e8:	f023 0218 	bic.w	r2, r3, #24
 80021ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	4313      	orrs	r3, r2
 80021f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80021f8:	bf00      	nop
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002208:	f000 fe18 	bl	8002e3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800220c:	f000 f814 	bl	8002238 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002210:	f7ff f80d 	bl	800122e <MX_GPIO_Init>
  MX_DMA_Init();
 8002214:	f7fe ffcb 	bl	80011ae <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8002218:	f000 fc74 	bl	8002b04 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 800221c:	f000 f8d4 	bl	80023c8 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8002220:	f000 fcbc 	bl	8002b9c <MX_USART1_UART_Init>
  MX_RF_Init();
 8002224:	f000 f89e 	bl	8002364 <MX_RF_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002228:	f008 ff7a 	bl	800b120 <osKernelInitialize>
  MX_FREERTOS_Init();
 800222c:	f7fe ff8a 	bl	8001144 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8002230:	f008 ffaa 	bl	800b188 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002234:	e7fe      	b.n	8002234 <main+0x30>
	...

08002238 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b0ae      	sub	sp, #184	; 0xb8
 800223c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800223e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002242:	2248      	movs	r2, #72	; 0x48
 8002244:	2100      	movs	r1, #0
 8002246:	4618      	mov	r0, r3
 8002248:	f00e fda9 	bl	8010d9e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800224c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002250:	2200      	movs	r2, #0
 8002252:	601a      	str	r2, [r3, #0]
 8002254:	605a      	str	r2, [r3, #4]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	60da      	str	r2, [r3, #12]
 800225a:	611a      	str	r2, [r3, #16]
 800225c:	615a      	str	r2, [r3, #20]
 800225e:	619a      	str	r2, [r3, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002260:	1d3b      	adds	r3, r7, #4
 8002262:	2250      	movs	r2, #80	; 0x50
 8002264:	2100      	movs	r1, #0
 8002266:	4618      	mov	r0, r3
 8002268:	f00e fd99 	bl	8010d9e <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800226c:	f001 fc22 	bl	8003ab4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002270:	2000      	movs	r0, #0
 8002272:	f7ff ffb1 	bl	80021d8 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002276:	4b2f      	ldr	r3, [pc, #188]	; (8002334 <SystemClock_Config+0xfc>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800227e:	4a2d      	ldr	r2, [pc, #180]	; (8002334 <SystemClock_Config+0xfc>)
 8002280:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002284:	6013      	str	r3, [r2, #0]
 8002286:	4b2b      	ldr	r3, [pc, #172]	; (8002334 <SystemClock_Config+0xfc>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800228e:	603b      	str	r3, [r7, #0]
 8002290:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002292:	2307      	movs	r3, #7
 8002294:	673b      	str	r3, [r7, #112]	; 0x70
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002296:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800229a:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800229c:	2301      	movs	r3, #1
 800229e:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80022a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80022a4:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80022a6:	2340      	movs	r3, #64	; 0x40
 80022a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80022ac:	2300      	movs	r3, #0
 80022ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022b2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80022b6:	4618      	mov	r0, r3
 80022b8:	f001 ff9c 	bl	80041f4 <HAL_RCC_OscConfig>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80022c2:	f000 f84b 	bl	800235c <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80022c6:	236f      	movs	r3, #111	; 0x6f
 80022c8:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80022ca:	2302      	movs	r3, #2
 80022cc:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80022ce:	2300      	movs	r3, #0
 80022d0:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80022d2:	2300      	movs	r3, #0
 80022d4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80022d6:	2300      	movs	r3, #0
 80022d8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80022da:	2300      	movs	r3, #0
 80022dc:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80022de:	2300      	movs	r3, #0
 80022e0:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80022e2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80022e6:	2101      	movs	r1, #1
 80022e8:	4618      	mov	r0, r3
 80022ea:	f002 fb0f 	bl	800490c <HAL_RCC_ClockConfig>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80022f4:	f000 f832 	bl	800235c <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP
 80022f8:	f643 0303 	movw	r3, #14339	; 0x3803
 80022fc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
                              |RCC_PERIPHCLK_LPUART1;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80022fe:	2300      	movs	r3, #0
 8002300:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002302:	2300      	movs	r3, #0
 8002304:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002306:	f44f 7380 	mov.w	r3, #256	; 0x100
 800230a:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_HSE_DIV1024;
 800230c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002310:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8002312:	2300      	movs	r3, #0
 8002314:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002316:	2310      	movs	r3, #16
 8002318:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800231a:	1d3b      	adds	r3, r7, #4
 800231c:	4618      	mov	r0, r3
 800231e:	f002 ff66 	bl	80051ee <HAL_RCCEx_PeriphCLKConfig>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d001      	beq.n	800232c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002328:	f000 f818 	bl	800235c <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800232c:	bf00      	nop
 800232e:	37b8      	adds	r7, #184	; 0xb8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	58000400 	.word	0x58000400

08002338 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17) {
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a04      	ldr	r2, [pc, #16]	; (8002358 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d101      	bne.n	800234e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800234a:	f000 fd97 	bl	8002e7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800234e:	bf00      	nop
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40014800 	.word	0x40014800

0800235c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800235c:	b480      	push	{r7}
 800235e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002360:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002362:	e7fe      	b.n	8002362 <Error_Handler+0x6>

08002364 <MX_RF_Init>:

/* USER CODE END 0 */

/* RF init function */
void MX_RF_Init(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0

}
 8002368:	bf00      	nop
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002372:	b480      	push	{r7}
 8002374:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002376:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800237a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800237e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002382:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002386:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800238a:	bf00      	nop
 800238c:	46bd      	mov	sp, r7
 800238e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002392:	4770      	bx	lr

08002394 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 800239c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80023a2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4313      	orrs	r3, r2
 80023aa:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80023ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80023b0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4013      	ands	r3, r2
 80023b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80023b8:	68fb      	ldr	r3, [r7, #12]
}
 80023ba:	bf00      	nop
 80023bc:	3714      	adds	r7, #20
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
	...

080023c8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80023cc:	4b11      	ldr	r3, [pc, #68]	; (8002414 <MX_RTC_Init+0x4c>)
 80023ce:	4a12      	ldr	r2, [pc, #72]	; (8002418 <MX_RTC_Init+0x50>)
 80023d0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80023d2:	4b10      	ldr	r3, [pc, #64]	; (8002414 <MX_RTC_Init+0x4c>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 80023d8:	4b0e      	ldr	r3, [pc, #56]	; (8002414 <MX_RTC_Init+0x4c>)
 80023da:	220f      	movs	r2, #15
 80023dc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 80023de:	4b0d      	ldr	r3, [pc, #52]	; (8002414 <MX_RTC_Init+0x4c>)
 80023e0:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80023e4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80023e6:	4b0b      	ldr	r3, [pc, #44]	; (8002414 <MX_RTC_Init+0x4c>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80023ec:	4b09      	ldr	r3, [pc, #36]	; (8002414 <MX_RTC_Init+0x4c>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80023f2:	4b08      	ldr	r3, [pc, #32]	; (8002414 <MX_RTC_Init+0x4c>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80023f8:	4b06      	ldr	r3, [pc, #24]	; (8002414 <MX_RTC_Init+0x4c>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80023fe:	4805      	ldr	r0, [pc, #20]	; (8002414 <MX_RTC_Init+0x4c>)
 8002400:	f003 f97b 	bl	80056fa <HAL_RTC_Init>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800240a:	f7ff ffa7 	bl	800235c <Error_Handler>
  }

}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	20005c74 	.word	0x20005c74
 8002418:	40002800 	.word	0x40002800

0800241c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b082      	sub	sp, #8
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a06      	ldr	r2, [pc, #24]	; (8002444 <HAL_RTC_MspInit+0x28>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d105      	bne.n	800243a <HAL_RTC_MspInit+0x1e>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800242e:	f7ff ffa0 	bl	8002372 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8002432:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002436:	f7ff ffad 	bl	8002394 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800243a:	bf00      	nop
 800243c:	3708      	adds	r7, #8
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40002800 	.word	0x40002800

08002448 <LL_AHB3_GRP1_EnableClock>:
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8002450:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002454:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002456:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4313      	orrs	r3, r2
 800245e:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8002460:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002464:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	4013      	ands	r3, r2
 800246a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800246c:	68fb      	ldr	r3, [r7, #12]
}
 800246e:	bf00      	nop
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr

0800247a <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800247a:	b580      	push	{r7, lr}
 800247c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 800247e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002482:	f7ff ffe1 	bl	8002448 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002486:	2200      	movs	r2, #0
 8002488:	210f      	movs	r1, #15
 800248a:	f06f 0001 	mvn.w	r0, #1
 800248e:	f000 fe52 	bl	8003136 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 5, 0);
 8002492:	2200      	movs	r2, #0
 8002494:	2105      	movs	r1, #5
 8002496:	202e      	movs	r0, #46	; 0x2e
 8002498:	f000 fe4d 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800249c:	202e      	movs	r0, #46	; 0x2e
 800249e:	f000 fe64 	bl	800316a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */
  HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn , 15, 0);
 80024a2:	2200      	movs	r2, #0
 80024a4:	210f      	movs	r1, #15
 80024a6:	202c      	movs	r0, #44	; 0x2c
 80024a8:	f000 fe45 	bl	8003136 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn , 15, 0);
 80024ac:	2200      	movs	r2, #0
 80024ae:	210f      	movs	r1, #15
 80024b0:	202d      	movs	r0, #45	; 0x2d
 80024b2:	f000 fe40 	bl	8003136 <HAL_NVIC_SetPriority>
  /* USER CODE END MspInit 1 */
}
 80024b6:	bf00      	nop
 80024b8:	bd80      	pop	{r7, pc}

080024ba <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80024ba:	b480      	push	{r7}
 80024bc:	b085      	sub	sp, #20
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80024c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024c6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024c8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80024d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024d6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4013      	ands	r3, r2
 80024dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024de:	68fb      	ldr	r3, [r7, #12]
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b08c      	sub	sp, #48	; 0x30
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80024f4:	2300      	movs	r3, #0
 80024f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM17 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority ,0);
 80024fc:	2200      	movs	r2, #0
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	201a      	movs	r0, #26
 8002502:	f000 fe18 	bl	8003136 <HAL_NVIC_SetPriority>

  /* Enable the TIM17 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002506:	201a      	movs	r0, #26
 8002508:	f000 fe2f 	bl	800316a <HAL_NVIC_EnableIRQ>
  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 800250c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002510:	f7ff ffd3 	bl	80024ba <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002514:	f107 0208 	add.w	r2, r7, #8
 8002518:	f107 030c 	add.w	r3, r7, #12
 800251c:	4611      	mov	r1, r2
 800251e:	4618      	mov	r0, r3
 8002520:	f002 fbde 	bl	8004ce0 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8002524:	f002 fbc6 	bl	8004cb4 <HAL_RCC_GetPCLK2Freq>
 8002528:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800252a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800252c:	4a12      	ldr	r2, [pc, #72]	; (8002578 <HAL_InitTick+0x8c>)
 800252e:	fba2 2303 	umull	r2, r3, r2, r3
 8002532:	0c9b      	lsrs	r3, r3, #18
 8002534:	3b01      	subs	r3, #1
 8002536:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8002538:	4b10      	ldr	r3, [pc, #64]	; (800257c <HAL_InitTick+0x90>)
 800253a:	4a11      	ldr	r2, [pc, #68]	; (8002580 <HAL_InitTick+0x94>)
 800253c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 800253e:	4b0f      	ldr	r3, [pc, #60]	; (800257c <HAL_InitTick+0x90>)
 8002540:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002544:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8002546:	4a0d      	ldr	r2, [pc, #52]	; (800257c <HAL_InitTick+0x90>)
 8002548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800254a:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 800254c:	4b0b      	ldr	r3, [pc, #44]	; (800257c <HAL_InitTick+0x90>)
 800254e:	2200      	movs	r2, #0
 8002550:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002552:	4b0a      	ldr	r3, [pc, #40]	; (800257c <HAL_InitTick+0x90>)
 8002554:	2200      	movs	r2, #0
 8002556:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim17) == HAL_OK)
 8002558:	4808      	ldr	r0, [pc, #32]	; (800257c <HAL_InitTick+0x90>)
 800255a:	f003 f9bc 	bl	80058d6 <HAL_TIM_Base_Init>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d104      	bne.n	800256e <HAL_InitTick+0x82>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim17);
 8002564:	4805      	ldr	r0, [pc, #20]	; (800257c <HAL_InitTick+0x90>)
 8002566:	f003 fa17 	bl	8005998 <HAL_TIM_Base_Start_IT>
 800256a:	4603      	mov	r3, r0
 800256c:	e000      	b.n	8002570 <HAL_InitTick+0x84>
  }

  /* Return function status */
  return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
}
 8002570:	4618      	mov	r0, r3
 8002572:	3730      	adds	r7, #48	; 0x30
 8002574:	46bd      	mov	sp, r7
 8002576:	bd80      	pop	{r7, pc}
 8002578:	431bde83 	.word	0x431bde83
 800257c:	20005c98 	.word	0x20005c98
 8002580:	40014800 	.word	0x40014800

08002584 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002588:	e7fe      	b.n	8002588 <NMI_Handler+0x4>

0800258a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800258e:	e7fe      	b.n	800258e <HardFault_Handler+0x4>

08002590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002590:	b480      	push	{r7}
 8002592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002594:	e7fe      	b.n	8002594 <MemManage_Handler+0x4>

08002596 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002596:	b480      	push	{r7}
 8002598:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800259a:	e7fe      	b.n	800259a <BusFault_Handler+0x4>

0800259c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025a0:	e7fe      	b.n	80025a0 <UsageFault_Handler+0x4>

080025a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025a2:	b480      	push	{r7}
 80025a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025a6:	bf00      	nop
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 80025b4:	4802      	ldr	r0, [pc, #8]	; (80025c0 <DMA1_Channel4_IRQHandler+0x10>)
 80025b6:	f000 ff97 	bl	80034e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80025ba:	bf00      	nop
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	20005e5c 	.word	0x20005e5c

080025c4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 80025c8:	4802      	ldr	r0, [pc, #8]	; (80025d4 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 80025ca:	f003 fa33 	bl	8005a34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 80025ce:	bf00      	nop
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20005c98 	.word	0x20005c98

080025d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025dc:	4802      	ldr	r0, [pc, #8]	; (80025e8 <USART1_IRQHandler+0x10>)
 80025de:	f003 fe3f 	bl	8006260 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025e2:	bf00      	nop
 80025e4:	bd80      	pop	{r7, pc}
 80025e6:	bf00      	nop
 80025e8:	20005dd0 	.word	0x20005dd0

080025ec <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80025f0:	4802      	ldr	r0, [pc, #8]	; (80025fc <LPUART1_IRQHandler+0x10>)
 80025f2:	f003 fe35 	bl	8006260 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	20005ce4 	.word	0x20005ce4

08002600 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8002604:	f001 fa32 	bl	8003a6c <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8002608:	bf00      	nop
 800260a:	bd80      	pop	{r7, pc}

0800260c <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002610:	4802      	ldr	r0, [pc, #8]	; (800261c <DMA2_Channel4_IRQHandler+0x10>)
 8002612:	f000 ff69 	bl	80034e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	20005d70 	.word	0x20005d70

08002620 <RTC_WKUP_IRQHandler>:

/* USER CODE BEGIN 1 */
void RTC_WKUP_IRQHandler(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0
  HW_TS_RTC_Wakeup_Handler();
 8002624:	f7ff f964 	bl	80018f0 <HW_TS_RTC_Wakeup_Handler>
}
 8002628:	bf00      	nop
 800262a:	bd80      	pop	{r7, pc}

0800262c <IPCC_C1_TX_IRQHandler>:
void IPCC_C1_TX_IRQHandler(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  HW_IPCC_Tx_Handler();
 8002630:	f00e f9ac 	bl	801098c <HW_IPCC_Tx_Handler>
  return;
 8002634:	bf00      	nop
}
 8002636:	bd80      	pop	{r7, pc}

08002638 <IPCC_C1_RX_IRQHandler>:
void IPCC_C1_RX_IRQHandler(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
  HW_IPCC_Rx_Handler();
 800263c:	f00e f94c 	bl	80108d8 <HW_IPCC_Rx_Handler>
  return;
 8002640:	bf00      	nop
}
 8002642:	bd80      	pop	{r7, pc}

08002644 <logRegion>:
 *
 * @returns  String with a log level color value.
 */
static inline uint16_t logRegion(char *aLogString, uint16_t aMaxSize,
        appliLogRegion_t aLogRegion)
{
 8002644:	b5b0      	push	{r4, r5, r7, lr}
 8002646:	b08a      	sub	sp, #40	; 0x28
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
 800264c:	460b      	mov	r3, r1
 800264e:	807b      	strh	r3, [r7, #2]
 8002650:	4613      	mov	r3, r2
 8002652:	707b      	strb	r3, [r7, #1]
  char logRegionString[30U];

  switch (aLogRegion)
 8002654:	787b      	ldrb	r3, [r7, #1]
 8002656:	3b01      	subs	r3, #1
 8002658:	2b04      	cmp	r3, #4
 800265a:	d83e      	bhi.n	80026da <logRegion+0x96>
 800265c:	a201      	add	r2, pc, #4	; (adr r2, 8002664 <logRegion+0x20>)
 800265e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002662:	bf00      	nop
 8002664:	08002679 	.word	0x08002679
 8002668:	0800268d 	.word	0x0800268d
 800266c:	080026a1 	.word	0x080026a1
 8002670:	080026b3 	.word	0x080026b3
 8002674:	080026c7 	.word	0x080026c7
  {
    case APPLI_LOG_REGION_GENERAL:
      strcpy(logRegionString, "[M4 APPLICATION]");
 8002678:	f107 0308 	add.w	r3, r7, #8
 800267c:	4a22      	ldr	r2, [pc, #136]	; (8002708 <logRegion+0xc4>)
 800267e:	461c      	mov	r4, r3
 8002680:	4615      	mov	r5, r2
 8002682:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002684:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002686:	682b      	ldr	r3, [r5, #0]
 8002688:	7023      	strb	r3, [r4, #0]
      break;
 800268a:	e02f      	b.n	80026ec <logRegion+0xa8>
    case APPLI_LOG_REGION_OPENTHREAD_API:
      strcpy(logRegionString, "[M4 OPENTHREAD API]");
 800268c:	f107 0308 	add.w	r3, r7, #8
 8002690:	4a1e      	ldr	r2, [pc, #120]	; (800270c <logRegion+0xc8>)
 8002692:	461c      	mov	r4, r3
 8002694:	4615      	mov	r5, r2
 8002696:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002698:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800269a:	682b      	ldr	r3, [r5, #0]
 800269c:	6023      	str	r3, [r4, #0]
      break;
 800269e:	e025      	b.n	80026ec <logRegion+0xa8>
    case APPLI_LOG_REGION_OT_API_LINK:
      strcpy(logRegionString, "[M4 LINK API]");
 80026a0:	f107 0308 	add.w	r3, r7, #8
 80026a4:	4a1a      	ldr	r2, [pc, #104]	; (8002710 <logRegion+0xcc>)
 80026a6:	461c      	mov	r4, r3
 80026a8:	4613      	mov	r3, r2
 80026aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80026ac:	c407      	stmia	r4!, {r0, r1, r2}
 80026ae:	8023      	strh	r3, [r4, #0]
      break;
 80026b0:	e01c      	b.n	80026ec <logRegion+0xa8>
    case APPLI_LOG_REGION_OT_API_INSTANCE:
      strcpy(logRegionString, "[M4 INSTANCE API]");
 80026b2:	f107 0308 	add.w	r3, r7, #8
 80026b6:	4a17      	ldr	r2, [pc, #92]	; (8002714 <logRegion+0xd0>)
 80026b8:	461c      	mov	r4, r3
 80026ba:	4615      	mov	r5, r2
 80026bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026c0:	682b      	ldr	r3, [r5, #0]
 80026c2:	8023      	strh	r3, [r4, #0]
      break;
 80026c4:	e012      	b.n	80026ec <logRegion+0xa8>
    case APPLI_LOG_REGION_OT_API_MESSAGE:
      strcpy(logRegionString, "[M4 MESSAGE API]");
 80026c6:	f107 0308 	add.w	r3, r7, #8
 80026ca:	4a13      	ldr	r2, [pc, #76]	; (8002718 <logRegion+0xd4>)
 80026cc:	461c      	mov	r4, r3
 80026ce:	4615      	mov	r5, r2
 80026d0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80026d2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80026d4:	682b      	ldr	r3, [r5, #0]
 80026d6:	7023      	strb	r3, [r4, #0]
      break;
 80026d8:	e008      	b.n	80026ec <logRegion+0xa8>
    default:
      strcpy(logRegionString, "[M4]");
 80026da:	f107 0308 	add.w	r3, r7, #8
 80026de:	4a0f      	ldr	r2, [pc, #60]	; (800271c <logRegion+0xd8>)
 80026e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80026e4:	6018      	str	r0, [r3, #0]
 80026e6:	3304      	adds	r3, #4
 80026e8:	7019      	strb	r1, [r3, #0]
      break;
 80026ea:	bf00      	nop
  }

  return snprintf(aLogString, aMaxSize, "%s ", logRegionString);
 80026ec:	8879      	ldrh	r1, [r7, #2]
 80026ee:	f107 0308 	add.w	r3, r7, #8
 80026f2:	4a0b      	ldr	r2, [pc, #44]	; (8002720 <logRegion+0xdc>)
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f00e fbd7 	bl	8010ea8 <sniprintf>
 80026fa:	4603      	mov	r3, r0
 80026fc:	b29b      	uxth	r3, r3
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3728      	adds	r7, #40	; 0x28
 8002702:	46bd      	mov	sp, r7
 8002704:	bdb0      	pop	{r4, r5, r7, pc}
 8002706:	bf00      	nop
 8002708:	080121dc 	.word	0x080121dc
 800270c:	080121f0 	.word	0x080121f0
 8002710:	08012204 	.word	0x08012204
 8002714:	08012214 	.word	0x08012214
 8002718:	08012228 	.word	0x08012228
 800271c:	0801223c 	.word	0x0801223c
 8002720:	08012244 	.word	0x08012244

08002724 <levelToString>:
 * @param[in]  aLogLevel The log level.
 *
 * @returns  String with a log level color value.
 */
static inline const char *levelToString(appliLogLevel_t aLogLevel)
{
 8002724:	b480      	push	{r7}
 8002726:	b083      	sub	sp, #12
 8002728:	af00      	add	r7, sp, #0
 800272a:	4603      	mov	r3, r0
 800272c:	71fb      	strb	r3, [r7, #7]
  switch (aLogLevel)
 800272e:	79fb      	ldrb	r3, [r7, #7]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d005      	beq.n	8002740 <levelToString+0x1c>
 8002734:	2b03      	cmp	r3, #3
 8002736:	d005      	beq.n	8002744 <levelToString+0x20>
 8002738:	2b01      	cmp	r3, #1
 800273a:	d105      	bne.n	8002748 <levelToString+0x24>
  {
  case LOG_LEVEL_CRIT:
    return RTT_COLOR_CODE_RED;
 800273c:	4b06      	ldr	r3, [pc, #24]	; (8002758 <levelToString+0x34>)
 800273e:	e004      	b.n	800274a <levelToString+0x26>

  case LOG_LEVEL_WARN:
    return RTT_COLOR_CODE_YELLOW;
 8002740:	4b06      	ldr	r3, [pc, #24]	; (800275c <levelToString+0x38>)
 8002742:	e002      	b.n	800274a <levelToString+0x26>

  case LOG_LEVEL_INFO:
    return RTT_COLOR_CODE_GREEN;
 8002744:	4b06      	ldr	r3, [pc, #24]	; (8002760 <levelToString+0x3c>)
 8002746:	e000      	b.n	800274a <levelToString+0x26>

  case LOG_LEVEL_DEBG:
  default:
    return RTT_COLOR_CODE_DEFAULT;
 8002748:	4b06      	ldr	r3, [pc, #24]	; (8002764 <levelToString+0x40>)
  }
}
 800274a:	4618      	mov	r0, r3
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr
 8002756:	bf00      	nop
 8002758:	08012248 	.word	0x08012248
 800275c:	08012250 	.word	0x08012250
 8002760:	08012258 	.word	0x08012258
 8002764:	08012260 	.word	0x08012260

08002768 <logLevel>:
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
static inline uint16_t logLevel(char *aLogString, uint16_t aMaxSize,
                                appliLogLevel_t aLogLevel)
{
 8002768:	b590      	push	{r4, r7, lr}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	460b      	mov	r3, r1
 8002772:	807b      	strh	r3, [r7, #2]
 8002774:	4613      	mov	r3, r2
 8002776:	707b      	strb	r3, [r7, #1]
  return snprintf(aLogString, aMaxSize, "%s", levelToString(aLogLevel));
 8002778:	887c      	ldrh	r4, [r7, #2]
 800277a:	787b      	ldrb	r3, [r7, #1]
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff ffd1 	bl	8002724 <levelToString>
 8002782:	4603      	mov	r3, r0
 8002784:	4a05      	ldr	r2, [pc, #20]	; (800279c <logLevel+0x34>)
 8002786:	4621      	mov	r1, r4
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f00e fb8d 	bl	8010ea8 <sniprintf>
 800278e:	4603      	mov	r3, r0
 8002790:	b29b      	uxth	r3, r3
}
 8002792:	4618      	mov	r0, r3
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	bd90      	pop	{r4, r7, pc}
 800279a:	bf00      	nop
 800279c:	08012268 	.word	0x08012268

080027a0 <logApplication>:
 * @param[in]     aFormat     User string format.
 *
 * @returns  Number of bytes successfully written to the log buffer.
 */
void logApplication(appliLogLevel_t aLogLevel, appliLogRegion_t aLogRegion, const char *aFormat, ...)
{
 80027a0:	b40c      	push	{r2, r3}
 80027a2:	b580      	push	{r7, lr}
 80027a4:	b0c4      	sub	sp, #272	; 0x110
 80027a6:	af00      	add	r7, sp, #0
 80027a8:	4602      	mov	r2, r0
 80027aa:	1dfb      	adds	r3, r7, #7
 80027ac:	701a      	strb	r2, [r3, #0]
 80027ae:	1dbb      	adds	r3, r7, #6
 80027b0:	460a      	mov	r2, r1
 80027b2:	701a      	strb	r2, [r3, #0]
#if (CFG_DEBUG_TRACE != 0) /* Since the traces are disabled, there is nothing to print */
  uint16_t length = 0;
 80027b4:	2300      	movs	r3, #0
 80027b6:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
  length += logTimestamp(logString, LOG_PARSE_BUFFER_SIZE);
#endif

#if (LOG_RTT_COLOR_ENABLE == 1U)
  /* Add level information */
  length += logLevel(&logString[length], (LOG_PARSE_BUFFER_SIZE - length),
 80027ba:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 80027be:	f107 020c 	add.w	r2, r7, #12
 80027c2:	18d0      	adds	r0, r2, r3
 80027c4:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 80027c8:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80027cc:	b299      	uxth	r1, r3
 80027ce:	1dfb      	adds	r3, r7, #7
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	461a      	mov	r2, r3
 80027d4:	f7ff ffc8 	bl	8002768 <logLevel>
 80027d8:	4603      	mov	r3, r0
 80027da:	461a      	mov	r2, r3
 80027dc:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 80027e0:	4413      	add	r3, r2
 80027e2:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
      aLogLevel);
#endif

#if (LOG_REGION_ENABLE == 1U)
  /* Add Region information */
  length += logRegion(&logString[length], (LOG_PARSE_BUFFER_SIZE - length),
 80027e6:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 80027ea:	f107 020c 	add.w	r2, r7, #12
 80027ee:	18d0      	adds	r0, r2, r3
 80027f0:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 80027f4:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80027f8:	b299      	uxth	r1, r3
 80027fa:	1dbb      	adds	r3, r7, #6
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	461a      	mov	r2, r3
 8002800:	f7ff ff20 	bl	8002644 <logRegion>
 8002804:	4603      	mov	r3, r0
 8002806:	461a      	mov	r2, r3
 8002808:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 800280c:	4413      	add	r3, r2
 800280e:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
      aLogRegion);
#endif

  /* Parse user string */
  va_list paramList;
  va_start(paramList, aFormat);
 8002812:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 8002816:	f107 0308 	add.w	r3, r7, #8
 800281a:	601a      	str	r2, [r3, #0]
  length += vsnprintf(&logString[length], (LOG_PARSE_BUFFER_SIZE - length),
 800281c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8002820:	f107 020c 	add.w	r2, r7, #12
 8002824:	18d0      	adds	r0, r2, r3
 8002826:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 800282a:	f5c3 7180 	rsb	r1, r3, #256	; 0x100
 800282e:	f107 0308 	add.w	r3, r7, #8
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8002838:	f00e fb96 	bl	8010f68 <vsniprintf>
 800283c:	4603      	mov	r3, r0
 800283e:	b29a      	uxth	r2, r3
 8002840:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8002844:	4413      	add	r3, r2
 8002846:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
      aFormat, paramList);
  logString[length++] = '\r';
 800284a:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 800284e:	1c5a      	adds	r2, r3, #1
 8002850:	f8a7 210e 	strh.w	r2, [r7, #270]	; 0x10e
 8002854:	461a      	mov	r2, r3
 8002856:	f107 030c 	add.w	r3, r7, #12
 800285a:	210d      	movs	r1, #13
 800285c:	5499      	strb	r1, [r3, r2]
  logString[length++] = '\n';
 800285e:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8002862:	1c5a      	adds	r2, r3, #1
 8002864:	f8a7 210e 	strh.w	r2, [r7, #270]	; 0x10e
 8002868:	461a      	mov	r2, r3
 800286a:	f107 030c 	add.w	r3, r7, #12
 800286e:	210a      	movs	r1, #10
 8002870:	5499      	strb	r1, [r3, r2]
  logString[length++] = 0;
 8002872:	f8b7 310e 	ldrh.w	r3, [r7, #270]	; 0x10e
 8002876:	1c5a      	adds	r2, r3, #1
 8002878:	f8a7 210e 	strh.w	r2, [r7, #270]	; 0x10e
 800287c:	461a      	mov	r2, r3
 800287e:	f107 030c 	add.w	r3, r7, #12
 8002882:	2100      	movs	r1, #0
 8002884:	5499      	strb	r1, [r3, r2]
  va_end(paramList);

  if (aLogLevel <= APPLI_CONFIG_LOG_LEVEL)
 8002886:	1dfb      	adds	r3, r7, #7
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	2b03      	cmp	r3, #3
 800288c:	d805      	bhi.n	800289a <logApplication+0xfa>
  {
    printf("%s", logString);
 800288e:	f107 030c 	add.w	r3, r7, #12
 8002892:	4619      	mov	r1, r3
 8002894:	4805      	ldr	r0, [pc, #20]	; (80028ac <logApplication+0x10c>)
 8002896:	f00e fa8b 	bl	8010db0 <iprintf>
  }else
  {
    /* Print nothing */
  }
#endif /* CFG_DEBUG_TRACE */
}
 800289a:	bf00      	nop
 800289c:	f507 7788 	add.w	r7, r7, #272	; 0x110
 80028a0:	46bd      	mov	sp, r7
 80028a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80028a6:	b002      	add	sp, #8
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	08012268 	.word	0x08012268

080028b0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028bc:	2300      	movs	r3, #0
 80028be:	617b      	str	r3, [r7, #20]
 80028c0:	e00a      	b.n	80028d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80028c2:	f3af 8000 	nop.w
 80028c6:	4601      	mov	r1, r0
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	1c5a      	adds	r2, r3, #1
 80028cc:	60ba      	str	r2, [r7, #8]
 80028ce:	b2ca      	uxtb	r2, r1
 80028d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	3301      	adds	r3, #1
 80028d6:	617b      	str	r3, [r7, #20]
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	429a      	cmp	r2, r3
 80028de:	dbf0      	blt.n	80028c2 <_read+0x12>
	}

return len;
 80028e0:	687b      	ldr	r3, [r7, #4]
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3718      	adds	r7, #24
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}

080028ea <_close>:
	}
	return len;
}

int _close(int file)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b083      	sub	sp, #12
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
	return -1;
 80028f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	370c      	adds	r7, #12
 80028fa:	46bd      	mov	sp, r7
 80028fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002900:	4770      	bx	lr

08002902 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002902:	b480      	push	{r7}
 8002904:	b083      	sub	sp, #12
 8002906:	af00      	add	r7, sp, #0
 8002908:	6078      	str	r0, [r7, #4]
 800290a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002912:	605a      	str	r2, [r3, #4]
	return 0;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <_isatty>:

int _isatty(int file)
{
 8002922:	b480      	push	{r7}
 8002924:	b083      	sub	sp, #12
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
	return 1;
 800292a:	2301      	movs	r3, #1
}
 800292c:	4618      	mov	r0, r3
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002938:	b480      	push	{r7}
 800293a:	b085      	sub	sp, #20
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
	return 0;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3714      	adds	r7, #20
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
	...

08002954 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800295c:	4a14      	ldr	r2, [pc, #80]	; (80029b0 <_sbrk+0x5c>)
 800295e:	4b15      	ldr	r3, [pc, #84]	; (80029b4 <_sbrk+0x60>)
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002968:	4b13      	ldr	r3, [pc, #76]	; (80029b8 <_sbrk+0x64>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d102      	bne.n	8002976 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002970:	4b11      	ldr	r3, [pc, #68]	; (80029b8 <_sbrk+0x64>)
 8002972:	4a12      	ldr	r2, [pc, #72]	; (80029bc <_sbrk+0x68>)
 8002974:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002976:	4b10      	ldr	r3, [pc, #64]	; (80029b8 <_sbrk+0x64>)
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4413      	add	r3, r2
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	429a      	cmp	r2, r3
 8002982:	d207      	bcs.n	8002994 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002984:	f00e f9d6 	bl	8010d34 <__errno>
 8002988:	4602      	mov	r2, r0
 800298a:	230c      	movs	r3, #12
 800298c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800298e:	f04f 33ff 	mov.w	r3, #4294967295
 8002992:	e009      	b.n	80029a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002994:	4b08      	ldr	r3, [pc, #32]	; (80029b8 <_sbrk+0x64>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800299a:	4b07      	ldr	r3, [pc, #28]	; (80029b8 <_sbrk+0x64>)
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4413      	add	r3, r2
 80029a2:	4a05      	ldr	r2, [pc, #20]	; (80029b8 <_sbrk+0x64>)
 80029a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029a6:	68fb      	ldr	r3, [r7, #12]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3718      	adds	r7, #24
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	20030000 	.word	0x20030000
 80029b4:	00000400 	.word	0x00000400
 80029b8:	20000230 	.word	0x20000230
 80029bc:	20005f70 	.word	0x20005f70

080029c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 80029c4:	4b26      	ldr	r3, [pc, #152]	; (8002a60 <SystemInit+0xa0>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 80029ca:	4b25      	ldr	r3, [pc, #148]	; (8002a60 <SystemInit+0xa0>)
 80029cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029d0:	4a23      	ldr	r2, [pc, #140]	; (8002a60 <SystemInit+0xa0>)
 80029d2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80029d6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80029da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029e4:	f043 0301 	orr.w	r3, r3, #1
 80029e8:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 80029ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029ee:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80029f2:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 80029f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029f8:	681a      	ldr	r2, [r3, #0]
 80029fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029fe:	4b19      	ldr	r3, [pc, #100]	; (8002a64 <SystemInit+0xa4>)
 8002a00:	4013      	ands	r3, r2
 8002a02:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8002a04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002a0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a10:	f023 0305 	bic.w	r3, r3, #5
 8002a14:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002a18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a1c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002a20:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a24:	f023 0301 	bic.w	r3, r3, #1
 8002a28:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
    
  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8002a2c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a30:	4a0d      	ldr	r2, [pc, #52]	; (8002a68 <SystemInit+0xa8>)
 8002a32:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8002a34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a38:	4a0b      	ldr	r2, [pc, #44]	; (8002a68 <SystemInit+0xa8>)
 8002a3a:	611a      	str	r2, [r3, #16]
#endif
  
  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002a3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a4a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002a4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a50:	2200      	movs	r2, #0
 8002a52:	619a      	str	r2, [r3, #24]
}
 8002a54:	bf00      	nop
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	e000ed00 	.word	0xe000ed00
 8002a64:	faf6fefb 	.word	0xfaf6fefb
 8002a68:	22041000 	.word	0x22041000

08002a6c <LL_AHB2_GRP1_EnableClock>:
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002a74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002a84:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a88:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002a90:	68fb      	ldr	r3, [r7, #12]
}
 8002a92:	bf00      	nop
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr

08002a9e <LL_APB1_GRP2_EnableClock>:
{
 8002a9e:	b480      	push	{r7}
 8002aa0:	b085      	sub	sp, #20
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8002aa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002aaa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002aac:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	65cb      	str	r3, [r1, #92]	; 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8002ab6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002aba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
}
 8002ac4:	bf00      	nop
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr

08002ad0 <LL_APB2_GRP1_EnableClock>:
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002ad8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002adc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ade:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002ae8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002aec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4013      	ands	r3, r2
 8002af2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002af4:	68fb      	ldr	r3, [r7, #12]
}
 8002af6:	bf00      	nop
 8002af8:	3714      	adds	r7, #20
 8002afa:	46bd      	mov	sp, r7
 8002afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b00:	4770      	bx	lr
	...

08002b04 <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0

  hlpuart1.Instance = LPUART1;
 8002b08:	4b22      	ldr	r3, [pc, #136]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b0a:	4a23      	ldr	r2, [pc, #140]	; (8002b98 <MX_LPUART1_UART_Init+0x94>)
 8002b0c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8002b0e:	4b21      	ldr	r3, [pc, #132]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002b14:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b16:	4b1f      	ldr	r3, [pc, #124]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8002b1c:	4b1d      	ldr	r3, [pc, #116]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b1e:	2200      	movs	r2, #0
 8002b20:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002b22:	4b1c      	ldr	r3, [pc, #112]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b24:	2200      	movs	r2, #0
 8002b26:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002b28:	4b1a      	ldr	r3, [pc, #104]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b2a:	220c      	movs	r2, #12
 8002b2c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b2e:	4b19      	ldr	r3, [pc, #100]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b34:	4b17      	ldr	r3, [pc, #92]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b36:	2200      	movs	r2, #0
 8002b38:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002b3a:	4b16      	ldr	r3, [pc, #88]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b40:	4b14      	ldr	r3, [pc, #80]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b42:	2200      	movs	r2, #0
 8002b44:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002b46:	4b13      	ldr	r3, [pc, #76]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8002b4c:	4811      	ldr	r0, [pc, #68]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b4e:	f003 f95b 	bl	8005e08 <HAL_UART_Init>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d001      	beq.n	8002b5c <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8002b58:	f7ff fc00 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b5c:	2100      	movs	r1, #0
 8002b5e:	480d      	ldr	r0, [pc, #52]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b60:	f004 fc95 	bl	800748e <HAL_UARTEx_SetTxFifoThreshold>
 8002b64:	4603      	mov	r3, r0
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d001      	beq.n	8002b6e <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002b6a:	f7ff fbf7 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002b6e:	2100      	movs	r1, #0
 8002b70:	4808      	ldr	r0, [pc, #32]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b72:	f004 fcca 	bl	800750a <HAL_UARTEx_SetRxFifoThreshold>
 8002b76:	4603      	mov	r3, r0
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d001      	beq.n	8002b80 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002b7c:	f7ff fbee 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8002b80:	4804      	ldr	r0, [pc, #16]	; (8002b94 <MX_LPUART1_UART_Init+0x90>)
 8002b82:	f004 fc4b 	bl	800741c <HAL_UARTEx_DisableFifoMode>
 8002b86:	4603      	mov	r3, r0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d001      	beq.n	8002b90 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002b8c:	f7ff fbe6 	bl	800235c <Error_Handler>
  }

}
 8002b90:	bf00      	nop
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	20005ce4 	.word	0x20005ce4
 8002b98:	40008000 	.word	0x40008000

08002b9c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002ba0:	4b23      	ldr	r3, [pc, #140]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002ba2:	4a24      	ldr	r2, [pc, #144]	; (8002c34 <MX_USART1_UART_Init+0x98>)
 8002ba4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ba6:	4b22      	ldr	r3, [pc, #136]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002ba8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002bac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002bae:	4b20      	ldr	r3, [pc, #128]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002bb4:	4b1e      	ldr	r3, [pc, #120]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002bba:	4b1d      	ldr	r3, [pc, #116]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002bc0:	4b1b      	ldr	r3, [pc, #108]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002bc2:	220c      	movs	r2, #12
 8002bc4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bc6:	4b1a      	ldr	r3, [pc, #104]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_8;
 8002bcc:	4b18      	ldr	r3, [pc, #96]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002bce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002bd2:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bd4:	4b16      	ldr	r3, [pc, #88]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002bda:	4b15      	ldr	r3, [pc, #84]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002be0:	4b13      	ldr	r3, [pc, #76]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002be6:	4812      	ldr	r0, [pc, #72]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002be8:	f003 f90e 	bl	8005e08 <HAL_UART_Init>
 8002bec:	4603      	mov	r3, r0
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d001      	beq.n	8002bf6 <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 8002bf2:	f7ff fbb3 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002bf6:	2100      	movs	r1, #0
 8002bf8:	480d      	ldr	r0, [pc, #52]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002bfa:	f004 fc48 	bl	800748e <HAL_UARTEx_SetTxFifoThreshold>
 8002bfe:	4603      	mov	r3, r0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d001      	beq.n	8002c08 <MX_USART1_UART_Init+0x6c>
  {
    Error_Handler();
 8002c04:	f7ff fbaa 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c08:	2100      	movs	r1, #0
 8002c0a:	4809      	ldr	r0, [pc, #36]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002c0c:	f004 fc7d 	bl	800750a <HAL_UARTEx_SetRxFifoThreshold>
 8002c10:	4603      	mov	r3, r0
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d001      	beq.n	8002c1a <MX_USART1_UART_Init+0x7e>
  {
    Error_Handler();
 8002c16:	f7ff fba1 	bl	800235c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002c1a:	4805      	ldr	r0, [pc, #20]	; (8002c30 <MX_USART1_UART_Init+0x94>)
 8002c1c:	f004 fbfe 	bl	800741c <HAL_UARTEx_DisableFifoMode>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <MX_USART1_UART_Init+0x8e>
  {
    Error_Handler();
 8002c26:	f7ff fb99 	bl	800235c <Error_Handler>
  }

}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	20005dd0 	.word	0x20005dd0
 8002c34:	40013800 	.word	0x40013800

08002c38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b088      	sub	sp, #32
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c40:	f107 030c 	add.w	r3, r7, #12
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]
 8002c48:	605a      	str	r2, [r3, #4]
 8002c4a:	609a      	str	r2, [r3, #8]
 8002c4c:	60da      	str	r2, [r3, #12]
 8002c4e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==LPUART1)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a4f      	ldr	r2, [pc, #316]	; (8002d94 <HAL_UART_MspInit+0x15c>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d148      	bne.n	8002cec <HAL_UART_MspInit+0xb4>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	f7ff ff1f 	bl	8002a9e <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c60:	2001      	movs	r0, #1
 8002c62:	f7ff ff03 	bl	8002a6c <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002c66:	230c      	movs	r3, #12
 8002c68:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c72:	2300      	movs	r3, #0
 8002c74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002c76:	2308      	movs	r3, #8
 8002c78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c7a:	f107 030c 	add.w	r3, r7, #12
 8002c7e:	4619      	mov	r1, r3
 8002c80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c84:	f000 fd82 	bl	800378c <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA1_Channel4;
 8002c88:	4b43      	ldr	r3, [pc, #268]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002c8a:	4a44      	ldr	r2, [pc, #272]	; (8002d9c <HAL_UART_MspInit+0x164>)
 8002c8c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8002c8e:	4b42      	ldr	r3, [pc, #264]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002c90:	2211      	movs	r2, #17
 8002c92:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c94:	4b40      	ldr	r3, [pc, #256]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002c96:	2210      	movs	r2, #16
 8002c98:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c9a:	4b3f      	ldr	r3, [pc, #252]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ca0:	4b3d      	ldr	r3, [pc, #244]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002ca2:	2280      	movs	r2, #128	; 0x80
 8002ca4:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ca6:	4b3c      	ldr	r3, [pc, #240]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cac:	4b3a      	ldr	r3, [pc, #232]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cae:	2200      	movs	r2, #0
 8002cb0:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8002cb2:	4b39      	ldr	r3, [pc, #228]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002cb8:	4b37      	ldr	r3, [pc, #220]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8002cbe:	4836      	ldr	r0, [pc, #216]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cc0:	f000 fa90 	bl	80031e4 <HAL_DMA_Init>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d001      	beq.n	8002cce <HAL_UART_MspInit+0x96>
    {
      Error_Handler();
 8002cca:	f7ff fb47 	bl	800235c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a31      	ldr	r2, [pc, #196]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cd2:	675a      	str	r2, [r3, #116]	; 0x74
 8002cd4:	4a30      	ldr	r2, [pc, #192]	; (8002d98 <HAL_UART_MspInit+0x160>)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	6293      	str	r3, [r2, #40]	; 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 5, 0);
 8002cda:	2200      	movs	r2, #0
 8002cdc:	2105      	movs	r1, #5
 8002cde:	2025      	movs	r0, #37	; 0x25
 8002ce0:	f000 fa29 	bl	8003136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002ce4:	2025      	movs	r0, #37	; 0x25
 8002ce6:	f000 fa40 	bl	800316a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002cea:	e04e      	b.n	8002d8a <HAL_UART_MspInit+0x152>
  else if(uartHandle->Instance==USART1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a2b      	ldr	r2, [pc, #172]	; (8002da0 <HAL_UART_MspInit+0x168>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d149      	bne.n	8002d8a <HAL_UART_MspInit+0x152>
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cf6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002cfa:	f7ff fee9 	bl	8002ad0 <LL_APB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cfe:	2001      	movs	r0, #1
 8002d00:	f7ff feb4 	bl	8002a6c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d04:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002d08:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d0a:	2302      	movs	r3, #2
 8002d0c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d16:	2307      	movs	r3, #7
 8002d18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d1a:	f107 030c 	add.w	r3, r7, #12
 8002d1e:	4619      	mov	r1, r3
 8002d20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d24:	f000 fd32 	bl	800378c <HAL_GPIO_Init>
    hdma_usart1_tx.Instance = DMA2_Channel4;
 8002d28:	4b1e      	ldr	r3, [pc, #120]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d2a:	4a1f      	ldr	r2, [pc, #124]	; (8002da8 <HAL_UART_MspInit+0x170>)
 8002d2c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002d2e:	4b1d      	ldr	r3, [pc, #116]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d30:	220f      	movs	r2, #15
 8002d32:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d34:	4b1b      	ldr	r3, [pc, #108]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d36:	2210      	movs	r2, #16
 8002d38:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d3a:	4b1a      	ldr	r3, [pc, #104]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d40:	4b18      	ldr	r3, [pc, #96]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d42:	2280      	movs	r2, #128	; 0x80
 8002d44:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d46:	4b17      	ldr	r3, [pc, #92]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d4c:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002d52:	4b14      	ldr	r3, [pc, #80]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d54:	2200      	movs	r2, #0
 8002d56:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d58:	4b12      	ldr	r3, [pc, #72]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002d5e:	4811      	ldr	r0, [pc, #68]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d60:	f000 fa40 	bl	80031e4 <HAL_DMA_Init>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <HAL_UART_MspInit+0x136>
      Error_Handler();
 8002d6a:	f7ff faf7 	bl	800235c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	4a0c      	ldr	r2, [pc, #48]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d72:	675a      	str	r2, [r3, #116]	; 0x74
 8002d74:	4a0b      	ldr	r2, [pc, #44]	; (8002da4 <HAL_UART_MspInit+0x16c>)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	2105      	movs	r1, #5
 8002d7e:	2024      	movs	r0, #36	; 0x24
 8002d80:	f000 f9d9 	bl	8003136 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d84:	2024      	movs	r0, #36	; 0x24
 8002d86:	f000 f9f0 	bl	800316a <HAL_NVIC_EnableIRQ>
}
 8002d8a:	bf00      	nop
 8002d8c:	3720      	adds	r7, #32
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	40008000 	.word	0x40008000
 8002d98:	20005e5c 	.word	0x20005e5c
 8002d9c:	40020044 	.word	0x40020044
 8002da0:	40013800 	.word	0x40013800
 8002da4:	20005d70 	.word	0x20005d70
 8002da8:	40020444 	.word	0x40020444

08002dac <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8002dac:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002dae:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002db0:	3304      	adds	r3, #4

08002db2 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002db2:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002db4:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8002db6:	d3f9      	bcc.n	8002dac <CopyDataInit>
  bx lr
 8002db8:	4770      	bx	lr

08002dba <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8002dba:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8002dbc:	3004      	adds	r0, #4

08002dbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8002dbe:	4288      	cmp	r0, r1
  bcc FillZerobss
 8002dc0:	d3fb      	bcc.n	8002dba <FillZerobss>
  bx lr
 8002dc2:	4770      	bx	lr

08002dc4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002dc4:	480c      	ldr	r0, [pc, #48]	; (8002df8 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8002dc6:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002dc8:	f7ff fdfa 	bl	80029c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8002dcc:	480b      	ldr	r0, [pc, #44]	; (8002dfc <LoopForever+0x8>)
 8002dce:	490c      	ldr	r1, [pc, #48]	; (8002e00 <LoopForever+0xc>)
 8002dd0:	4a0c      	ldr	r2, [pc, #48]	; (8002e04 <LoopForever+0x10>)
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	f7ff ffed 	bl	8002db2 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8002dd8:	480b      	ldr	r0, [pc, #44]	; (8002e08 <LoopForever+0x14>)
 8002dda:	490c      	ldr	r1, [pc, #48]	; (8002e0c <LoopForever+0x18>)
 8002ddc:	2300      	movs	r3, #0
 8002dde:	f7ff ffee 	bl	8002dbe <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8002de2:	480b      	ldr	r0, [pc, #44]	; (8002e10 <LoopForever+0x1c>)
 8002de4:	490b      	ldr	r1, [pc, #44]	; (8002e14 <LoopForever+0x20>)
 8002de6:	2300      	movs	r3, #0
 8002de8:	f7ff ffe9 	bl	8002dbe <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002dec:	f00d ffa8 	bl	8010d40 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8002df0:	f7ff fa08 	bl	8002204 <main>

08002df4 <LoopForever>:

LoopForever:
  b LoopForever
 8002df4:	e7fe      	b.n	8002df4 <LoopForever>
 8002df6:	0000      	.short	0x0000
  ldr   r0, =_estack
 8002df8:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8002dfc:	20000004 	.word	0x20000004
 8002e00:	20000088 	.word	0x20000088
 8002e04:	08012920 	.word	0x08012920
  INIT_BSS _sbss, _ebss
 8002e08:	20000208 	.word	0x20000208
 8002e0c:	20005f70 	.word	0x20005f70
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8002e10:	200301ec 	.word	0x200301ec
 8002e14:	20030c73 	.word	0x20030c73

08002e18 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002e18:	e7fe      	b.n	8002e18 <ADC1_IRQHandler>
	...

08002e1c <LL_DBGMCU_EnableDBGSleepMode>:
  * @brief  Enable the Debug Module during SLEEP mode
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002e20:	4b05      	ldr	r3, [pc, #20]	; (8002e38 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	4a04      	ldr	r2, [pc, #16]	; (8002e38 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8002e26:	f043 0301 	orr.w	r3, r3, #1
 8002e2a:	6053      	str	r3, [r2, #4]
}
 8002e2c:	bf00      	nop
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	e0042000 	.word	0xe0042000

08002e3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e42:	2300      	movs	r3, #0
 8002e44:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e46:	4b0c      	ldr	r3, [pc, #48]	; (8002e78 <HAL_Init+0x3c>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a0b      	ldr	r2, [pc, #44]	; (8002e78 <HAL_Init+0x3c>)
 8002e4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e50:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e52:	2003      	movs	r0, #3
 8002e54:	f000 f964 	bl	8003120 <HAL_NVIC_SetPriorityGrouping>
  
  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e58:	2000      	movs	r0, #0
 8002e5a:	f7ff fb47 	bl	80024ec <HAL_InitTick>
 8002e5e:	4603      	mov	r3, r0
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d002      	beq.n	8002e6a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	71fb      	strb	r3, [r7, #7]
 8002e68:	e001      	b.n	8002e6e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e6a:	f7ff fb06 	bl	800247a <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e6e:	79fb      	ldrb	r3, [r7, #7]
}
 8002e70:	4618      	mov	r0, r3
 8002e72:	3708      	adds	r7, #8
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	58004000 	.word	0x58004000

08002e7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e80:	4b06      	ldr	r3, [pc, #24]	; (8002e9c <HAL_IncTick+0x20>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	461a      	mov	r2, r3
 8002e86:	4b06      	ldr	r3, [pc, #24]	; (8002ea0 <HAL_IncTick+0x24>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4413      	add	r3, r2
 8002e8c:	4a04      	ldr	r2, [pc, #16]	; (8002ea0 <HAL_IncTick+0x24>)
 8002e8e:	6013      	str	r3, [r2, #0]
}
 8002e90:	bf00      	nop
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	2000000c 	.word	0x2000000c
 8002ea0:	20005ebc 	.word	0x20005ebc

08002ea4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ea8:	4b03      	ldr	r3, [pc, #12]	; (8002eb8 <HAL_GetTick+0x14>)
 8002eaa:	681b      	ldr	r3, [r3, #0]
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	20005ebc 	.word	0x20005ebc

08002ebc <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8002ec0:	4b03      	ldr	r3, [pc, #12]	; (8002ed0 <HAL_GetTickPrio+0x14>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	20000008 	.word	0x20000008

08002ed4 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8002ed8:	f7ff ffa0 	bl	8002e1c <LL_DBGMCU_EnableDBGSleepMode>
}
 8002edc:	bf00      	nop
 8002ede:	bd80      	pop	{r7, pc}

08002ee0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	b085      	sub	sp, #20
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef0:	4b0c      	ldr	r3, [pc, #48]	; (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002efc:	4013      	ands	r3, r2
 8002efe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f04:	68bb      	ldr	r3, [r7, #8]
 8002f06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f12:	4a04      	ldr	r2, [pc, #16]	; (8002f24 <__NVIC_SetPriorityGrouping+0x44>)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	60d3      	str	r3, [r2, #12]
}
 8002f18:	bf00      	nop
 8002f1a:	3714      	adds	r7, #20
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f22:	4770      	bx	lr
 8002f24:	e000ed00 	.word	0xe000ed00

08002f28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f28:	b480      	push	{r7}
 8002f2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f2c:	4b04      	ldr	r3, [pc, #16]	; (8002f40 <__NVIC_GetPriorityGrouping+0x18>)
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	0a1b      	lsrs	r3, r3, #8
 8002f32:	f003 0307 	and.w	r3, r3, #7
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3e:	4770      	bx	lr
 8002f40:	e000ed00 	.word	0xe000ed00

08002f44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	db0b      	blt.n	8002f6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f56:	79fb      	ldrb	r3, [r7, #7]
 8002f58:	f003 021f 	and.w	r2, r3, #31
 8002f5c:	4907      	ldr	r1, [pc, #28]	; (8002f7c <__NVIC_EnableIRQ+0x38>)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	095b      	lsrs	r3, r3, #5
 8002f64:	2001      	movs	r0, #1
 8002f66:	fa00 f202 	lsl.w	r2, r0, r2
 8002f6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr
 8002f7a:	bf00      	nop
 8002f7c:	e000e100 	.word	0xe000e100

08002f80 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	4603      	mov	r3, r0
 8002f88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	db10      	blt.n	8002fb4 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f92:	79fb      	ldrb	r3, [r7, #7]
 8002f94:	f003 021f 	and.w	r2, r3, #31
 8002f98:	4909      	ldr	r1, [pc, #36]	; (8002fc0 <__NVIC_DisableIRQ+0x40>)
 8002f9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f9e:	095b      	lsrs	r3, r3, #5
 8002fa0:	2001      	movs	r0, #1
 8002fa2:	fa00 f202 	lsl.w	r2, r0, r2
 8002fa6:	3320      	adds	r3, #32
 8002fa8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002fac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002fb0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8002fb4:	bf00      	nop
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	e000e100 	.word	0xe000e100

08002fc4 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	4603      	mov	r3, r0
 8002fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	db0c      	blt.n	8002ff0 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	f003 021f 	and.w	r2, r3, #31
 8002fdc:	4907      	ldr	r1, [pc, #28]	; (8002ffc <__NVIC_SetPendingIRQ+0x38>)
 8002fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe2:	095b      	lsrs	r3, r3, #5
 8002fe4:	2001      	movs	r0, #1
 8002fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8002fea:	3340      	adds	r3, #64	; 0x40
 8002fec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ff0:	bf00      	nop
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr
 8002ffc:	e000e100 	.word	0xe000e100

08003000 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800300a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300e:	2b00      	cmp	r3, #0
 8003010:	db0c      	blt.n	800302c <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003012:	79fb      	ldrb	r3, [r7, #7]
 8003014:	f003 021f 	and.w	r2, r3, #31
 8003018:	4907      	ldr	r1, [pc, #28]	; (8003038 <__NVIC_ClearPendingIRQ+0x38>)
 800301a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301e:	095b      	lsrs	r3, r3, #5
 8003020:	2001      	movs	r0, #1
 8003022:	fa00 f202 	lsl.w	r2, r0, r2
 8003026:	3360      	adds	r3, #96	; 0x60
 8003028:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr
 8003038:	e000e100 	.word	0xe000e100

0800303c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	6039      	str	r1, [r7, #0]
 8003046:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003048:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304c:	2b00      	cmp	r3, #0
 800304e:	db0a      	blt.n	8003066 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	b2da      	uxtb	r2, r3
 8003054:	490c      	ldr	r1, [pc, #48]	; (8003088 <__NVIC_SetPriority+0x4c>)
 8003056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800305a:	0112      	lsls	r2, r2, #4
 800305c:	b2d2      	uxtb	r2, r2
 800305e:	440b      	add	r3, r1
 8003060:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003064:	e00a      	b.n	800307c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	b2da      	uxtb	r2, r3
 800306a:	4908      	ldr	r1, [pc, #32]	; (800308c <__NVIC_SetPriority+0x50>)
 800306c:	79fb      	ldrb	r3, [r7, #7]
 800306e:	f003 030f 	and.w	r3, r3, #15
 8003072:	3b04      	subs	r3, #4
 8003074:	0112      	lsls	r2, r2, #4
 8003076:	b2d2      	uxtb	r2, r2
 8003078:	440b      	add	r3, r1
 800307a:	761a      	strb	r2, [r3, #24]
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr
 8003088:	e000e100 	.word	0xe000e100
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003090:	b480      	push	{r7}
 8003092:	b089      	sub	sp, #36	; 0x24
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f003 0307 	and.w	r3, r3, #7
 80030a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	f1c3 0307 	rsb	r3, r3, #7
 80030aa:	2b04      	cmp	r3, #4
 80030ac:	bf28      	it	cs
 80030ae:	2304      	movcs	r3, #4
 80030b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030b2:	69fb      	ldr	r3, [r7, #28]
 80030b4:	3304      	adds	r3, #4
 80030b6:	2b06      	cmp	r3, #6
 80030b8:	d902      	bls.n	80030c0 <NVIC_EncodePriority+0x30>
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	3b03      	subs	r3, #3
 80030be:	e000      	b.n	80030c2 <NVIC_EncodePriority+0x32>
 80030c0:	2300      	movs	r3, #0
 80030c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c4:	f04f 32ff 	mov.w	r2, #4294967295
 80030c8:	69bb      	ldr	r3, [r7, #24]
 80030ca:	fa02 f303 	lsl.w	r3, r2, r3
 80030ce:	43da      	mvns	r2, r3
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	401a      	ands	r2, r3
 80030d4:	697b      	ldr	r3, [r7, #20]
 80030d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030d8:	f04f 31ff 	mov.w	r1, #4294967295
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	fa01 f303 	lsl.w	r3, r1, r3
 80030e2:	43d9      	mvns	r1, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e8:	4313      	orrs	r3, r2
         );
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	3724      	adds	r7, #36	; 0x24
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
	...

080030f8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80030fc:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003100:	4b05      	ldr	r3, [pc, #20]	; (8003118 <__NVIC_SystemReset+0x20>)
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003108:	4903      	ldr	r1, [pc, #12]	; (8003118 <__NVIC_SystemReset+0x20>)
 800310a:	4b04      	ldr	r3, [pc, #16]	; (800311c <__NVIC_SystemReset+0x24>)
 800310c:	4313      	orrs	r3, r2
 800310e:	60cb      	str	r3, [r1, #12]
 8003110:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003114:	bf00      	nop
 8003116:	e7fd      	b.n	8003114 <__NVIC_SystemReset+0x1c>
 8003118:	e000ed00 	.word	0xe000ed00
 800311c:	05fa0004 	.word	0x05fa0004

08003120 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f7ff fed9 	bl	8002ee0 <__NVIC_SetPriorityGrouping>
}
 800312e:	bf00      	nop
 8003130:	3708      	adds	r7, #8
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003136:	b580      	push	{r7, lr}
 8003138:	b086      	sub	sp, #24
 800313a:	af00      	add	r7, sp, #0
 800313c:	4603      	mov	r3, r0
 800313e:	60b9      	str	r1, [r7, #8]
 8003140:	607a      	str	r2, [r7, #4]
 8003142:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003144:	f7ff fef0 	bl	8002f28 <__NVIC_GetPriorityGrouping>
 8003148:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	68b9      	ldr	r1, [r7, #8]
 800314e:	6978      	ldr	r0, [r7, #20]
 8003150:	f7ff ff9e 	bl	8003090 <NVIC_EncodePriority>
 8003154:	4602      	mov	r2, r0
 8003156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315a:	4611      	mov	r1, r2
 800315c:	4618      	mov	r0, r3
 800315e:	f7ff ff6d 	bl	800303c <__NVIC_SetPriority>
}
 8003162:	bf00      	nop
 8003164:	3718      	adds	r7, #24
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}

0800316a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	4603      	mov	r3, r0
 8003172:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff fee3 	bl	8002f44 <__NVIC_EnableIRQ>
}
 800317e:	bf00      	nop
 8003180:	3708      	adds	r7, #8
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b082      	sub	sp, #8
 800318a:	af00      	add	r7, sp, #0
 800318c:	4603      	mov	r3, r0
 800318e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff fef3 	bl	8002f80 <__NVIC_DisableIRQ>
}
 800319a:	bf00      	nop
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiate a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 80031a2:	b580      	push	{r7, lr}
 80031a4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 80031a6:	f7ff ffa7 	bl	80030f8 <__NVIC_SystemReset>

080031aa <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 80031aa:	b580      	push	{r7, lr}
 80031ac:	b082      	sub	sp, #8
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	4603      	mov	r3, r0
 80031b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 80031b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f7ff ff03 	bl	8002fc4 <__NVIC_SetPendingIRQ>
}
 80031be:	bf00      	nop
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b082      	sub	sp, #8
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	4603      	mov	r3, r0
 80031ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80031d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d4:	4618      	mov	r0, r3
 80031d6:	f7ff ff13 	bl	8003000 <__NVIC_ClearPendingIRQ>
}
 80031da:	bf00      	nop
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
	...

080031e4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d101      	bne.n	80031f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e08e      	b.n	8003314 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	461a      	mov	r2, r3
 80031fc:	4b47      	ldr	r3, [pc, #284]	; (800331c <HAL_DMA_Init+0x138>)
 80031fe:	429a      	cmp	r2, r3
 8003200:	d80f      	bhi.n	8003222 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	461a      	mov	r2, r3
 8003208:	4b45      	ldr	r3, [pc, #276]	; (8003320 <HAL_DMA_Init+0x13c>)
 800320a:	4413      	add	r3, r2
 800320c:	4a45      	ldr	r2, [pc, #276]	; (8003324 <HAL_DMA_Init+0x140>)
 800320e:	fba2 2303 	umull	r2, r3, r2, r3
 8003212:	091b      	lsrs	r3, r3, #4
 8003214:	009a      	lsls	r2, r3, #2
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a42      	ldr	r2, [pc, #264]	; (8003328 <HAL_DMA_Init+0x144>)
 800321e:	641a      	str	r2, [r3, #64]	; 0x40
 8003220:	e00e      	b.n	8003240 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	461a      	mov	r2, r3
 8003228:	4b40      	ldr	r3, [pc, #256]	; (800332c <HAL_DMA_Init+0x148>)
 800322a:	4413      	add	r3, r2
 800322c:	4a3d      	ldr	r2, [pc, #244]	; (8003324 <HAL_DMA_Init+0x140>)
 800322e:	fba2 2303 	umull	r2, r3, r2, r3
 8003232:	091b      	lsrs	r3, r3, #4
 8003234:	009a      	lsls	r2, r3, #2
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a3c      	ldr	r2, [pc, #240]	; (8003330 <HAL_DMA_Init+0x14c>)
 800323e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2202      	movs	r2, #2
 8003244:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800325a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003264:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003270:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800327c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003284:	68fa      	ldr	r2, [r7, #12]
 8003286:	4313      	orrs	r3, r2
 8003288:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68fa      	ldr	r2, [r7, #12]
 8003290:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003292:	6878      	ldr	r0, [r7, #4]
 8003294:	f000 fa16 	bl	80036c4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032a0:	d102      	bne.n	80032a8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	685a      	ldr	r2, [r3, #4]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032b0:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 80032b4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032ba:	687a      	ldr	r2, [r7, #4]
 80032bc:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80032be:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d010      	beq.n	80032ea <HAL_DMA_Init+0x106>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	d80c      	bhi.n	80032ea <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f000 fa35 	bl	8003740 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032da:	2200      	movs	r2, #0
 80032dc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e2:	687a      	ldr	r2, [r7, #4]
 80032e4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80032e6:	605a      	str	r2, [r3, #4]
 80032e8:	e008      	b.n	80032fc <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2200      	movs	r2, #0
 80032fa:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3710      	adds	r7, #16
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	40020407 	.word	0x40020407
 8003320:	bffdfff8 	.word	0xbffdfff8
 8003324:	cccccccd 	.word	0xcccccccd
 8003328:	40020000 	.word	0x40020000
 800332c:	bffdfbf8 	.word	0xbffdfbf8
 8003330:	40020400 	.word	0x40020400

08003334 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b086      	sub	sp, #24
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
 8003340:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003342:	2300      	movs	r3, #0
 8003344:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800334c:	2b01      	cmp	r3, #1
 800334e:	d101      	bne.n	8003354 <HAL_DMA_Start_IT+0x20>
 8003350:	2302      	movs	r3, #2
 8003352:	e066      	b.n	8003422 <HAL_DMA_Start_IT+0xee>
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2201      	movs	r2, #1
 8003358:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b01      	cmp	r3, #1
 8003366:	d155      	bne.n	8003414 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	2202      	movs	r2, #2
 800336c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2200      	movs	r2, #0
 8003374:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f022 0201 	bic.w	r2, r2, #1
 8003384:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	68b9      	ldr	r1, [r7, #8]
 800338c:	68f8      	ldr	r0, [r7, #12]
 800338e:	f000 f95a 	bl	8003646 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003396:	2b00      	cmp	r3, #0
 8003398:	d008      	beq.n	80033ac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f042 020e 	orr.w	r2, r2, #14
 80033a8:	601a      	str	r2, [r3, #0]
 80033aa:	e00f      	b.n	80033cc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f022 0204 	bic.w	r2, r2, #4
 80033ba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	681a      	ldr	r2, [r3, #0]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f042 020a 	orr.w	r2, r2, #10
 80033ca:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d007      	beq.n	80033ea <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033e8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d007      	beq.n	8003402 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003400:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f042 0201 	orr.w	r2, r2, #1
 8003410:	601a      	str	r2, [r3, #0]
 8003412:	e005      	b.n	8003420 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800341c:	2302      	movs	r3, #2
 800341e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003420:	7dfb      	ldrb	r3, [r7, #23]
}
 8003422:	4618      	mov	r0, r3
 8003424:	3718      	adds	r7, #24
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b084      	sub	sp, #16
 800342e:	af00      	add	r7, sp, #0
 8003430:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003432:	2300      	movs	r3, #0
 8003434:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b02      	cmp	r3, #2
 8003440:	d005      	beq.n	800344e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2204      	movs	r2, #4
 8003446:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	73fb      	strb	r3, [r7, #15]
 800344c:	e047      	b.n	80034de <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f022 020e 	bic.w	r2, r2, #14
 800345c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f022 0201 	bic.w	r2, r2, #1
 800346c:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003472:	681a      	ldr	r2, [r3, #0]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003478:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800347c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003482:	f003 021c 	and.w	r2, r3, #28
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	2101      	movs	r1, #1
 800348c:	fa01 f202 	lsl.w	r2, r1, r2
 8003490:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800349a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d00c      	beq.n	80034be <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80034b2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80034bc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2201      	movs	r2, #1
 80034c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	4798      	blx	r3
    }
  }
  return status;
 80034de:	7bfb      	ldrb	r3, [r7, #15]
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3710      	adds	r7, #16
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003504:	f003 031c 	and.w	r3, r3, #28
 8003508:	2204      	movs	r2, #4
 800350a:	409a      	lsls	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4013      	ands	r3, r2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d026      	beq.n	8003562 <HAL_DMA_IRQHandler+0x7a>
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	f003 0304 	and.w	r3, r3, #4
 800351a:	2b00      	cmp	r3, #0
 800351c:	d021      	beq.n	8003562 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0320 	and.w	r3, r3, #32
 8003528:	2b00      	cmp	r3, #0
 800352a:	d107      	bne.n	800353c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f022 0204 	bic.w	r2, r2, #4
 800353a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003540:	f003 021c 	and.w	r2, r3, #28
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	2104      	movs	r1, #4
 800354a:	fa01 f202 	lsl.w	r2, r1, r2
 800354e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003554:	2b00      	cmp	r3, #0
 8003556:	d071      	beq.n	800363c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003560:	e06c      	b.n	800363c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003566:	f003 031c 	and.w	r3, r3, #28
 800356a:	2202      	movs	r2, #2
 800356c:	409a      	lsls	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4013      	ands	r3, r2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d02e      	beq.n	80035d4 <HAL_DMA_IRQHandler+0xec>
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	f003 0302 	and.w	r3, r3, #2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d029      	beq.n	80035d4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0320 	and.w	r3, r3, #32
 800358a:	2b00      	cmp	r3, #0
 800358c:	d10b      	bne.n	80035a6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 020a 	bic.w	r2, r2, #10
 800359c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035aa:	f003 021c 	and.w	r2, r3, #28
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	2102      	movs	r1, #2
 80035b4:	fa01 f202 	lsl.w	r2, r1, r2
 80035b8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d038      	beq.n	800363c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80035d2:	e033      	b.n	800363c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d8:	f003 031c 	and.w	r3, r3, #28
 80035dc:	2208      	movs	r2, #8
 80035de:	409a      	lsls	r2, r3
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	4013      	ands	r3, r2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d02a      	beq.n	800363e <HAL_DMA_IRQHandler+0x156>
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	f003 0308 	and.w	r3, r3, #8
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d025      	beq.n	800363e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 020e 	bic.w	r2, r2, #14
 8003600:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003606:	f003 021c 	and.w	r2, r3, #28
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360e:	2101      	movs	r1, #1
 8003610:	fa01 f202 	lsl.w	r2, r1, r2
 8003614:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003630:	2b00      	cmp	r3, #0
 8003632:	d004      	beq.n	800363e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800363c:	bf00      	nop
 800363e:	bf00      	nop
}
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003646:	b480      	push	{r7}
 8003648:	b085      	sub	sp, #20
 800364a:	af00      	add	r7, sp, #0
 800364c:	60f8      	str	r0, [r7, #12]
 800364e:	60b9      	str	r1, [r7, #8]
 8003650:	607a      	str	r2, [r7, #4]
 8003652:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003658:	68fa      	ldr	r2, [r7, #12]
 800365a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800365c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003662:	2b00      	cmp	r3, #0
 8003664:	d004      	beq.n	8003670 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800366e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003674:	f003 021c 	and.w	r2, r3, #28
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367c:	2101      	movs	r1, #1
 800367e:	fa01 f202 	lsl.w	r2, r1, r2
 8003682:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	683a      	ldr	r2, [r7, #0]
 800368a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	2b10      	cmp	r3, #16
 8003692:	d108      	bne.n	80036a6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68ba      	ldr	r2, [r7, #8]
 80036a2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036a4:	e007      	b.n	80036b6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	60da      	str	r2, [r3, #12]
}
 80036b6:	bf00      	nop
 80036b8:	3714      	adds	r7, #20
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr
	...

080036c4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b085      	sub	sp, #20
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	461a      	mov	r2, r3
 80036d2:	4b17      	ldr	r3, [pc, #92]	; (8003730 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d80a      	bhi.n	80036ee <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036dc:	089b      	lsrs	r3, r3, #2
 80036de:	009b      	lsls	r3, r3, #2
 80036e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80036e4:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6493      	str	r3, [r2, #72]	; 0x48
 80036ec:	e007      	b.n	80036fe <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036f2:	089b      	lsrs	r3, r3, #2
 80036f4:	009a      	lsls	r2, r3, #2
 80036f6:	4b0f      	ldr	r3, [pc, #60]	; (8003734 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80036f8:	4413      	add	r3, r2
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	6493      	str	r3, [r2, #72]	; 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	b2db      	uxtb	r3, r3
 8003704:	3b08      	subs	r3, #8
 8003706:	4a0c      	ldr	r2, [pc, #48]	; (8003738 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003708:	fba2 2303 	umull	r2, r3, r2, r3
 800370c:	091b      	lsrs	r3, r3, #4
 800370e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	4a0a      	ldr	r2, [pc, #40]	; (800373c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003714:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	f003 031f 	and.w	r3, r3, #31
 800371c:	2201      	movs	r2, #1
 800371e:	409a      	lsls	r2, r3
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003724:	bf00      	nop
 8003726:	3714      	adds	r7, #20
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	40020407 	.word	0x40020407
 8003734:	4002081c 	.word	0x4002081c
 8003738:	cccccccd 	.word	0xcccccccd
 800373c:	40020880 	.word	0x40020880

08003740 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003740:	b480      	push	{r7}
 8003742:	b085      	sub	sp, #20
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003750:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003752:	68fa      	ldr	r2, [r7, #12]
 8003754:	4b0b      	ldr	r3, [pc, #44]	; (8003784 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003756:	4413      	add	r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	461a      	mov	r2, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	4a09      	ldr	r2, [pc, #36]	; (8003788 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8003764:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	3b01      	subs	r3, #1
 800376a:	f003 0303 	and.w	r3, r3, #3
 800376e:	2201      	movs	r2, #1
 8003770:	409a      	lsls	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003776:	bf00      	nop
 8003778:	3714      	adds	r7, #20
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	1000823f 	.word	0x1000823f
 8003788:	40020940 	.word	0x40020940

0800378c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800378c:	b480      	push	{r7}
 800378e:	b087      	sub	sp, #28
 8003790:	af00      	add	r7, sp, #0
 8003792:	6078      	str	r0, [r7, #4]
 8003794:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003796:	2300      	movs	r3, #0
 8003798:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800379a:	e14c      	b.n	8003a36 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	2101      	movs	r1, #1
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	fa01 f303 	lsl.w	r3, r1, r3
 80037a8:	4013      	ands	r3, r2
 80037aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	f000 813e 	beq.w	8003a30 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	685b      	ldr	r3, [r3, #4]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d00b      	beq.n	80037d4 <HAL_GPIO_Init+0x48>
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	685b      	ldr	r3, [r3, #4]
 80037c0:	2b02      	cmp	r3, #2
 80037c2:	d007      	beq.n	80037d4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80037c8:	2b11      	cmp	r3, #17
 80037ca:	d003      	beq.n	80037d4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	2b12      	cmp	r3, #18
 80037d2:	d130      	bne.n	8003836 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	005b      	lsls	r3, r3, #1
 80037de:	2203      	movs	r2, #3
 80037e0:	fa02 f303 	lsl.w	r3, r2, r3
 80037e4:	43db      	mvns	r3, r3
 80037e6:	693a      	ldr	r2, [r7, #16]
 80037e8:	4013      	ands	r3, r2
 80037ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	68da      	ldr	r2, [r3, #12]
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	fa02 f303 	lsl.w	r3, r2, r3
 80037f8:	693a      	ldr	r2, [r7, #16]
 80037fa:	4313      	orrs	r3, r2
 80037fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	693a      	ldr	r2, [r7, #16]
 8003802:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800380a:	2201      	movs	r2, #1
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	fa02 f303 	lsl.w	r3, r2, r3
 8003812:	43db      	mvns	r3, r3
 8003814:	693a      	ldr	r2, [r7, #16]
 8003816:	4013      	ands	r3, r2
 8003818:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	091b      	lsrs	r3, r3, #4
 8003820:	f003 0201 	and.w	r2, r3, #1
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	fa02 f303 	lsl.w	r3, r2, r3
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	4313      	orrs	r3, r2
 800382e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	005b      	lsls	r3, r3, #1
 8003840:	2203      	movs	r2, #3
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	43db      	mvns	r3, r3
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	689a      	ldr	r2, [r3, #8]
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	fa02 f303 	lsl.w	r3, r2, r3
 800385a:	693a      	ldr	r2, [r7, #16]
 800385c:	4313      	orrs	r3, r2
 800385e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	2b02      	cmp	r3, #2
 800386c:	d003      	beq.n	8003876 <HAL_GPIO_Init+0xea>
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	2b12      	cmp	r3, #18
 8003874:	d123      	bne.n	80038be <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	08da      	lsrs	r2, r3, #3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	3208      	adds	r2, #8
 800387e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003882:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	f003 0307 	and.w	r3, r3, #7
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	220f      	movs	r2, #15
 800388e:	fa02 f303 	lsl.w	r3, r2, r3
 8003892:	43db      	mvns	r3, r3
 8003894:	693a      	ldr	r2, [r7, #16]
 8003896:	4013      	ands	r3, r2
 8003898:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	691a      	ldr	r2, [r3, #16]
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	f003 0307 	and.w	r3, r3, #7
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80038b0:	697b      	ldr	r3, [r7, #20]
 80038b2:	08da      	lsrs	r2, r3, #3
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	3208      	adds	r2, #8
 80038b8:	6939      	ldr	r1, [r7, #16]
 80038ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	005b      	lsls	r3, r3, #1
 80038c8:	2203      	movs	r2, #3
 80038ca:	fa02 f303 	lsl.w	r3, r2, r3
 80038ce:	43db      	mvns	r3, r3
 80038d0:	693a      	ldr	r2, [r7, #16]
 80038d2:	4013      	ands	r3, r2
 80038d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f003 0203 	and.w	r2, r3, #3
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	fa02 f303 	lsl.w	r3, r2, r3
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	f000 8098 	beq.w	8003a30 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8003900:	4a54      	ldr	r2, [pc, #336]	; (8003a54 <HAL_GPIO_Init+0x2c8>)
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	089b      	lsrs	r3, r3, #2
 8003906:	3302      	adds	r3, #2
 8003908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800390c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	f003 0303 	and.w	r3, r3, #3
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	220f      	movs	r2, #15
 8003918:	fa02 f303 	lsl.w	r3, r2, r3
 800391c:	43db      	mvns	r3, r3
 800391e:	693a      	ldr	r2, [r7, #16]
 8003920:	4013      	ands	r3, r2
 8003922:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800392a:	d019      	beq.n	8003960 <HAL_GPIO_Init+0x1d4>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	4a4a      	ldr	r2, [pc, #296]	; (8003a58 <HAL_GPIO_Init+0x2cc>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d013      	beq.n	800395c <HAL_GPIO_Init+0x1d0>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a49      	ldr	r2, [pc, #292]	; (8003a5c <HAL_GPIO_Init+0x2d0>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d00d      	beq.n	8003958 <HAL_GPIO_Init+0x1cc>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a48      	ldr	r2, [pc, #288]	; (8003a60 <HAL_GPIO_Init+0x2d4>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d007      	beq.n	8003954 <HAL_GPIO_Init+0x1c8>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a47      	ldr	r2, [pc, #284]	; (8003a64 <HAL_GPIO_Init+0x2d8>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d101      	bne.n	8003950 <HAL_GPIO_Init+0x1c4>
 800394c:	2304      	movs	r3, #4
 800394e:	e008      	b.n	8003962 <HAL_GPIO_Init+0x1d6>
 8003950:	2307      	movs	r3, #7
 8003952:	e006      	b.n	8003962 <HAL_GPIO_Init+0x1d6>
 8003954:	2303      	movs	r3, #3
 8003956:	e004      	b.n	8003962 <HAL_GPIO_Init+0x1d6>
 8003958:	2302      	movs	r3, #2
 800395a:	e002      	b.n	8003962 <HAL_GPIO_Init+0x1d6>
 800395c:	2301      	movs	r3, #1
 800395e:	e000      	b.n	8003962 <HAL_GPIO_Init+0x1d6>
 8003960:	2300      	movs	r3, #0
 8003962:	697a      	ldr	r2, [r7, #20]
 8003964:	f002 0203 	and.w	r2, r2, #3
 8003968:	0092      	lsls	r2, r2, #2
 800396a:	4093      	lsls	r3, r2
 800396c:	693a      	ldr	r2, [r7, #16]
 800396e:	4313      	orrs	r3, r2
 8003970:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003972:	4938      	ldr	r1, [pc, #224]	; (8003a54 <HAL_GPIO_Init+0x2c8>)
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	089b      	lsrs	r3, r3, #2
 8003978:	3302      	adds	r3, #2
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003980:	4b39      	ldr	r3, [pc, #228]	; (8003a68 <HAL_GPIO_Init+0x2dc>)
 8003982:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003986:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	43db      	mvns	r3, r3
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	4013      	ands	r3, r2
 8003990:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	685b      	ldr	r3, [r3, #4]
 8003996:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80039a6:	4a30      	ldr	r2, [pc, #192]	; (8003a68 <HAL_GPIO_Init+0x2dc>)
 80039a8:	693b      	ldr	r3, [r7, #16]
 80039aa:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 80039ae:	4b2e      	ldr	r3, [pc, #184]	; (8003a68 <HAL_GPIO_Init+0x2dc>)
 80039b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	43db      	mvns	r3, r3
 80039ba:	693a      	ldr	r2, [r7, #16]
 80039bc:	4013      	ands	r3, r2
 80039be:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d003      	beq.n	80039d4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	4313      	orrs	r3, r2
 80039d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80039d4:	4a24      	ldr	r2, [pc, #144]	; (8003a68 <HAL_GPIO_Init+0x2dc>)
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80039dc:	4b22      	ldr	r3, [pc, #136]	; (8003a68 <HAL_GPIO_Init+0x2dc>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	43db      	mvns	r3, r3
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	4013      	ands	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d003      	beq.n	8003a00 <HAL_GPIO_Init+0x274>
        {
          temp |= iocurrent;
 80039f8:	693a      	ldr	r2, [r7, #16]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a00:	4a19      	ldr	r2, [pc, #100]	; (8003a68 <HAL_GPIO_Init+0x2dc>)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003a06:	4b18      	ldr	r3, [pc, #96]	; (8003a68 <HAL_GPIO_Init+0x2dc>)
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	43db      	mvns	r3, r3
 8003a10:	693a      	ldr	r2, [r7, #16]
 8003a12:	4013      	ands	r3, r2
 8003a14:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8003a22:	693a      	ldr	r2, [r7, #16]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	4313      	orrs	r3, r2
 8003a28:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a2a:	4a0f      	ldr	r2, [pc, #60]	; (8003a68 <HAL_GPIO_Init+0x2dc>)
 8003a2c:	693b      	ldr	r3, [r7, #16]
 8003a2e:	6053      	str	r3, [r2, #4]
      }
    }
    
    position++;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	3301      	adds	r3, #1
 8003a34:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	f47f aeab 	bne.w	800379c <HAL_GPIO_Init+0x10>
  }
}
 8003a46:	bf00      	nop
 8003a48:	371c      	adds	r7, #28
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a50:	4770      	bx	lr
 8003a52:	bf00      	nop
 8003a54:	40010000 	.word	0x40010000
 8003a58:	48000400 	.word	0x48000400
 8003a5c:	48000800 	.word	0x48000800
 8003a60:	48000c00 	.word	0x48000c00
 8003a64:	48001000 	.word	0x48001000
 8003a68:	58000800 	.word	0x58000800

08003a6c <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b082      	sub	sp, #8
 8003a70:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 8003a72:	4b0a      	ldr	r3, [pc, #40]	; (8003a9c <HAL_HSEM_IRQHandler+0x30>)
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 8003a78:	4b08      	ldr	r3, [pc, #32]	; (8003a9c <HAL_HSEM_IRQHandler+0x30>)
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	43db      	mvns	r3, r3
 8003a80:	4906      	ldr	r1, [pc, #24]	; (8003a9c <HAL_HSEM_IRQHandler+0x30>)
 8003a82:	4013      	ands	r3, r2
 8003a84:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 8003a86:	4a05      	ldr	r2, [pc, #20]	; (8003a9c <HAL_HSEM_IRQHandler+0x30>)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 8003a8c:	6878      	ldr	r0, [r7, #4]
 8003a8e:	f000 f807 	bl	8003aa0 <HAL_HSEM_FreeCallback>
}
 8003a92:	bf00      	nop
 8003a94:	3708      	adds	r7, #8
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
 8003a9a:	bf00      	nop
 8003a9c:	58001500 	.word	0x58001500

08003aa0 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b083      	sub	sp, #12
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 8003aa8:	bf00      	nop
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ab8:	4b05      	ldr	r3, [pc, #20]	; (8003ad0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a04      	ldr	r2, [pc, #16]	; (8003ad0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003abe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ac2:	6013      	str	r3, [r2, #0]
}
 8003ac4:	bf00      	nop
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	58000400 	.word	0x58000400

08003ad4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */  
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	af00      	add	r7, sp, #0
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003ad8:	4b04      	ldr	r3, [pc, #16]	; (8003aec <HAL_PWREx_GetVoltageRange+0x18>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	58000400 	.word	0x58000400

08003af0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8003af0:	b480      	push	{r7}
 8003af2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003af4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003afe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b02:	d101      	bne.n	8003b08 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003b04:	2301      	movs	r3, #1
 8003b06:	e000      	b.n	8003b0a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <LL_RCC_HSE_Enable>:
{
 8003b14:	b480      	push	{r7}
 8003b16:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003b18:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b26:	6013      	str	r3, [r2, #0]
}
 8003b28:	bf00      	nop
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b30:	4770      	bx	lr

08003b32 <LL_RCC_HSE_Disable>:
{
 8003b32:	b480      	push	{r7}
 8003b34:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003b36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b44:	6013      	str	r3, [r2, #0]
}
 8003b46:	bf00      	nop
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <LL_RCC_HSE_IsReady>:
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003b54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b5e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b62:	d101      	bne.n	8003b68 <LL_RCC_HSE_IsReady+0x18>
 8003b64:	2301      	movs	r3, #1
 8003b66:	e000      	b.n	8003b6a <LL_RCC_HSE_IsReady+0x1a>
 8003b68:	2300      	movs	r3, #0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <LL_RCC_HSI_Enable>:
{
 8003b74:	b480      	push	{r7}
 8003b76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003b78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b86:	6013      	str	r3, [r2, #0]
}
 8003b88:	bf00      	nop
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b90:	4770      	bx	lr

08003b92 <LL_RCC_HSI_Disable>:
{
 8003b92:	b480      	push	{r7}
 8003b94:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003b96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ba0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ba4:	6013      	str	r3, [r2, #0]
}
 8003ba6:	bf00      	nop
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr

08003bb0 <LL_RCC_HSI_IsReady>:
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003bb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bc2:	d101      	bne.n	8003bc8 <LL_RCC_HSI_IsReady+0x18>
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e000      	b.n	8003bca <LL_RCC_HSI_IsReady+0x1a>
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <LL_RCC_HSI_SetCalibTrimming>:
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8003bdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	061b      	lsls	r3, r3, #24
 8003bea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	604b      	str	r3, [r1, #4]
}
 8003bf2:	bf00      	nop
 8003bf4:	370c      	adds	r7, #12
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr

08003bfe <LL_RCC_HSI48_Enable>:
{
 8003bfe:	b480      	push	{r7}
 8003c00:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003c02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c06:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c0a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c0e:	f043 0301 	orr.w	r3, r3, #1
 8003c12:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8003c16:	bf00      	nop
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <LL_RCC_HSI48_Disable>:
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003c24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c28:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c30:	f023 0301 	bic.w	r3, r3, #1
 8003c34:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8003c38:	bf00      	nop
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <LL_RCC_HSI48_IsReady>:
{
 8003c42:	b480      	push	{r7}
 8003c44:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8003c46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c4a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c4e:	f003 0302 	and.w	r3, r3, #2
 8003c52:	2b02      	cmp	r3, #2
 8003c54:	d101      	bne.n	8003c5a <LL_RCC_HSI48_IsReady+0x18>
 8003c56:	2301      	movs	r3, #1
 8003c58:	e000      	b.n	8003c5c <LL_RCC_HSI48_IsReady+0x1a>
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr

08003c66 <LL_RCC_LSE_Enable>:
{
 8003c66:	b480      	push	{r7}
 8003c68:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003c6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c76:	f043 0301 	orr.w	r3, r3, #1
 8003c7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003c7e:	bf00      	nop
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <LL_RCC_LSE_Disable>:
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003c8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c94:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c98:	f023 0301 	bic.w	r3, r3, #1
 8003c9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003ca0:	bf00      	nop
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca8:	4770      	bx	lr

08003caa <LL_RCC_LSE_EnableBypass>:
{
 8003caa:	b480      	push	{r7}
 8003cac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003cae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cb6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003cba:	f043 0304 	orr.w	r3, r3, #4
 8003cbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003cc2:	bf00      	nop
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <LL_RCC_LSE_DisableBypass>:
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003cd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cd8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003cdc:	f023 0304 	bic.w	r3, r3, #4
 8003ce0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003ce4:	bf00      	nop
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr

08003cee <LL_RCC_LSE_IsReady>:
{
 8003cee:	b480      	push	{r7}
 8003cf0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003cf2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cfa:	f003 0302 	and.w	r3, r3, #2
 8003cfe:	2b02      	cmp	r3, #2
 8003d00:	d101      	bne.n	8003d06 <LL_RCC_LSE_IsReady+0x18>
 8003d02:	2301      	movs	r3, #1
 8003d04:	e000      	b.n	8003d08 <LL_RCC_LSE_IsReady+0x1a>
 8003d06:	2300      	movs	r3, #0
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d10:	4770      	bx	lr

08003d12 <LL_RCC_LSI1_Enable>:
{
 8003d12:	b480      	push	{r7}
 8003d14:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003d16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d1e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d22:	f043 0301 	orr.w	r3, r3, #1
 8003d26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003d2a:	bf00      	nop
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <LL_RCC_LSI1_Disable>:
{
 8003d34:	b480      	push	{r7}
 8003d36:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003d38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d40:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d44:	f023 0301 	bic.w	r3, r3, #1
 8003d48:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003d4c:	bf00      	nop
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <LL_RCC_LSI1_IsReady>:
{
 8003d56:	b480      	push	{r7}
 8003d58:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8003d5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b02      	cmp	r3, #2
 8003d68:	d101      	bne.n	8003d6e <LL_RCC_LSI1_IsReady+0x18>
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e000      	b.n	8003d70 <LL_RCC_LSI1_IsReady+0x1a>
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr

08003d7a <LL_RCC_LSI2_Enable>:
{
 8003d7a:	b480      	push	{r7}
 8003d7c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003d7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d8a:	f043 0304 	orr.w	r3, r3, #4
 8003d8e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003d92:	bf00      	nop
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <LL_RCC_LSI2_Disable>:
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003da0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003da4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003da8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003dac:	f023 0304 	bic.w	r3, r3, #4
 8003db0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003db4:	bf00      	nop
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr

08003dbe <LL_RCC_LSI2_IsReady>:
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8003dc2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dca:	f003 0308 	and.w	r3, r3, #8
 8003dce:	2b08      	cmp	r3, #8
 8003dd0:	d101      	bne.n	8003dd6 <LL_RCC_LSI2_IsReady+0x18>
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e000      	b.n	8003dd8 <LL_RCC_LSI2_IsReady+0x1a>
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <LL_RCC_LSI2_SetTrimming>:
{
 8003de2:	b480      	push	{r7}
 8003de4:	b083      	sub	sp, #12
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8003dea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003df2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	021b      	lsls	r3, r3, #8
 8003dfa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003e04:	bf00      	nop
 8003e06:	370c      	adds	r7, #12
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr

08003e10 <LL_RCC_MSI_Enable>:
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8003e14:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e1e:	f043 0301 	orr.w	r3, r3, #1
 8003e22:	6013      	str	r3, [r2, #0]
}
 8003e24:	bf00      	nop
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <LL_RCC_MSI_Disable>:
{
 8003e2e:	b480      	push	{r7}
 8003e30:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003e32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e3c:	f023 0301 	bic.w	r3, r3, #1
 8003e40:	6013      	str	r3, [r2, #0]
}
 8003e42:	bf00      	nop
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <LL_RCC_MSI_IsReady>:
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003e50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0302 	and.w	r3, r3, #2
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d101      	bne.n	8003e62 <LL_RCC_MSI_IsReady+0x16>
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e000      	b.n	8003e64 <LL_RCC_MSI_IsReady+0x18>
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	46bd      	mov	sp, r7
 8003e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6c:	4770      	bx	lr

08003e6e <LL_RCC_MSI_SetRange>:
{
 8003e6e:	b480      	push	{r7}
 8003e70:	b083      	sub	sp, #12
 8003e72:	af00      	add	r7, sp, #0
 8003e74:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8003e76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e80:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	600b      	str	r3, [r1, #0]
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <LL_RCC_MSI_GetRange>:
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003e9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003ea6:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2bb0      	cmp	r3, #176	; 0xb0
 8003eac:	d901      	bls.n	8003eb2 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8003eae:	23b0      	movs	r3, #176	; 0xb0
 8003eb0:	607b      	str	r3, [r7, #4]
  return msiRange;
 8003eb2:	687b      	ldr	r3, [r7, #4]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <LL_RCC_MSI_SetCalibTrimming>:
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b083      	sub	sp, #12
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003ec8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	021b      	lsls	r3, r3, #8
 8003ed6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003eda:	4313      	orrs	r3, r2
 8003edc:	604b      	str	r3, [r1, #4]
}
 8003ede:	bf00      	nop
 8003ee0:	370c      	adds	r7, #12
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr

08003eea <LL_RCC_SetSysClkSource>:
{
 8003eea:	b480      	push	{r7}
 8003eec:	b083      	sub	sp, #12
 8003eee:	af00      	add	r7, sp, #0
 8003ef0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f023 0203 	bic.w	r2, r3, #3
 8003efc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	608b      	str	r3, [r1, #8]
}
 8003f06:	bf00      	nop
 8003f08:	370c      	adds	r7, #12
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr

08003f12 <LL_RCC_GetSysClkSource>:
{
 8003f12:	b480      	push	{r7}
 8003f14:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003f16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	f003 030c 	and.w	r3, r3, #12
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <LL_RCC_SetAHBPrescaler>:
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b083      	sub	sp, #12
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003f32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f3c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	608b      	str	r3, [r1, #8]
}
 8003f46:	bf00      	nop
 8003f48:	370c      	adds	r7, #12
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr

08003f52 <LL_C2_RCC_SetAHBPrescaler>:
{
 8003f52:	b480      	push	{r7}
 8003f54:	b083      	sub	sp, #12
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003f5a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f5e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003f62:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003f72:	bf00      	nop
 8003f74:	370c      	adds	r7, #12
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr

08003f7e <LL_RCC_SetAHB4Prescaler>:
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003f86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f8a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003f8e:	f023 020f 	bic.w	r2, r3, #15
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	091b      	lsrs	r3, r3, #4
 8003f96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003fa0:	bf00      	nop
 8003fa2:	370c      	adds	r7, #12
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003faa:	4770      	bx	lr

08003fac <LL_RCC_SetAPB1Prescaler>:
{
 8003fac:	b480      	push	{r7}
 8003fae:	b083      	sub	sp, #12
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003fb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fb8:	689b      	ldr	r3, [r3, #8]
 8003fba:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fbe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	608b      	str	r3, [r1, #8]
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <LL_RCC_SetAPB2Prescaler>:
{
 8003fd4:	b480      	push	{r7}
 8003fd6:	b083      	sub	sp, #12
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003fdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fe6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	608b      	str	r3, [r1, #8]
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <LL_RCC_GetAHBPrescaler>:
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8004000:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 800400a:	4618      	mov	r0, r3
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <LL_C2_RCC_GetAHBPrescaler>:
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8004018:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800401c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004020:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004024:	4618      	mov	r0, r3
 8004026:	46bd      	mov	sp, r7
 8004028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402c:	4770      	bx	lr

0800402e <LL_RCC_GetAHB4Prescaler>:
{
 800402e:	b480      	push	{r7}
 8004030:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004032:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004036:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800403a:	011b      	lsls	r3, r3, #4
 800403c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004040:	4618      	mov	r0, r3
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr

0800404a <LL_RCC_GetAPB1Prescaler>:
{
 800404a:	b480      	push	{r7}
 800404c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800404e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8004058:	4618      	mov	r0, r3
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr

08004062 <LL_RCC_GetAPB2Prescaler>:
{
 8004062:	b480      	push	{r7}
 8004064:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8004066:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800406a:	689b      	ldr	r3, [r3, #8]
 800406c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8004070:	4618      	mov	r0, r3
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr

0800407a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800407a:	b480      	push	{r7}
 800407c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800407e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004088:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800408c:	6013      	str	r3, [r2, #0]
}
 800408e:	bf00      	nop
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8004098:	b480      	push	{r7}
 800409a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800409c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80040a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80040aa:	6013      	str	r3, [r2, #0]
}
 80040ac:	bf00      	nop
 80040ae:	46bd      	mov	sp, r7
 80040b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b4:	4770      	bx	lr

080040b6 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80040b6:	b480      	push	{r7}
 80040b8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80040ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80040c8:	d101      	bne.n	80040ce <LL_RCC_PLL_IsReady+0x18>
 80040ca:	2301      	movs	r3, #1
 80040cc:	e000      	b.n	80040d0 <LL_RCC_PLL_IsReady+0x1a>
 80040ce:	2300      	movs	r3, #0
}
 80040d0:	4618      	mov	r0, r3
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr

080040da <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80040da:	b480      	push	{r7}
 80040dc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80040de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	0a1b      	lsrs	r3, r3, #8
 80040e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	46bd      	mov	sp, r7
 80040ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f2:	4770      	bx	lr

080040f4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80040f4:	b480      	push	{r7}
 80040f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80040f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040fc:	68db      	ldr	r3, [r3, #12]
 80040fe:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8004102:	4618      	mov	r0, r3
 8004104:	46bd      	mov	sp, r7
 8004106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410a:	4770      	bx	lr

0800410c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8004110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 800411a:	4618      	mov	r0, r3
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr

08004124 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8004128:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	f003 0303 	and.w	r3, r3, #3
}
 8004132:	4618      	mov	r0, r3
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800413c:	b480      	push	{r7}
 800413e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8004140:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004144:	689b      	ldr	r3, [r3, #8]
 8004146:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800414a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800414e:	d101      	bne.n	8004154 <LL_RCC_IsActiveFlag_HPRE+0x18>
 8004150:	2301      	movs	r3, #1
 8004152:	e000      	b.n	8004156 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8004154:	2300      	movs	r3, #0
}
 8004156:	4618      	mov	r0, r3
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8004164:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004168:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800416c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004170:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004174:	d101      	bne.n	800417a <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004176:	2301      	movs	r3, #1
 8004178:	e000      	b.n	800417c <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr

08004186 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004186:	b480      	push	{r7}
 8004188:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800418a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800418e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004192:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004196:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800419a:	d101      	bne.n	80041a0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800419c:	2301      	movs	r3, #1
 800419e:	e000      	b.n	80041a2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80041a0:	2300      	movs	r3, #0
}
 80041a2:	4618      	mov	r0, r3
 80041a4:	46bd      	mov	sp, r7
 80041a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041aa:	4770      	bx	lr

080041ac <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80041ac:	b480      	push	{r7}
 80041ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80041b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ba:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80041be:	d101      	bne.n	80041c4 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80041c0:	2301      	movs	r3, #1
 80041c2:	e000      	b.n	80041c6 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80041d0:	b480      	push	{r7}
 80041d2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80041d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041de:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80041e2:	d101      	bne.n	80041e8 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80041e4:	2301      	movs	r3, #1
 80041e6:	e000      	b.n	80041ea <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80041e8:	2300      	movs	r3, #0
}
 80041ea:	4618      	mov	r0, r3
 80041ec:	46bd      	mov	sp, r7
 80041ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f2:	4770      	bx	lr

080041f4 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80041f4:	b590      	push	{r4, r7, lr}
 80041f6:	b08d      	sub	sp, #52	; 0x34
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e37e      	b.n	8004904 <HAL_RCC_OscConfig+0x710>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 0320 	and.w	r3, r3, #32
 800420e:	2b00      	cmp	r3, #0
 8004210:	f000 8092 	beq.w	8004338 <HAL_RCC_OscConfig+0x144>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004214:	f7ff fe7d 	bl	8003f12 <LL_RCC_GetSysClkSource>
 8004218:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800421a:	f7ff ff83 	bl	8004124 <LL_RCC_PLL_GetMainSource>
 800421e:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004220:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004222:	2b00      	cmp	r3, #0
 8004224:	d005      	beq.n	8004232 <HAL_RCC_OscConfig+0x3e>
 8004226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004228:	2b0c      	cmp	r3, #12
 800422a:	d14c      	bne.n	80042c6 <HAL_RCC_OscConfig+0xd2>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800422c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800422e:	2b01      	cmp	r3, #1
 8004230:	d149      	bne.n	80042c6 <HAL_RCC_OscConfig+0xd2>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004232:	f7ff fe0b 	bl	8003e4c <LL_RCC_MSI_IsReady>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d005      	beq.n	8004248 <HAL_RCC_OscConfig+0x54>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	69db      	ldr	r3, [r3, #28]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d101      	bne.n	8004248 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8004244:	2301      	movs	r3, #1
 8004246:	e35d      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800424c:	f7ff fe23 	bl	8003e96 <LL_RCC_MSI_GetRange>
 8004250:	4603      	mov	r3, r0
 8004252:	429c      	cmp	r4, r3
 8004254:	d914      	bls.n	8004280 <HAL_RCC_OscConfig+0x8c>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425a:	4618      	mov	r0, r3
 800425c:	f000 fd72 	bl	8004d44 <RCC_SetFlashLatencyFromMSIRange>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <HAL_RCC_OscConfig+0x76>
          {
            return HAL_ERROR;
 8004266:	2301      	movs	r3, #1
 8004268:	e34c      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800426e:	4618      	mov	r0, r3
 8004270:	f7ff fdfd 	bl	8003e6e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a1b      	ldr	r3, [r3, #32]
 8004278:	4618      	mov	r0, r3
 800427a:	f7ff fe21 	bl	8003ec0 <LL_RCC_MSI_SetCalibTrimming>
 800427e:	e013      	b.n	80042a8 <HAL_RCC_OscConfig+0xb4>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004284:	4618      	mov	r0, r3
 8004286:	f7ff fdf2 	bl	8003e6e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6a1b      	ldr	r3, [r3, #32]
 800428e:	4618      	mov	r0, r3
 8004290:	f7ff fe16 	bl	8003ec0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004298:	4618      	mov	r0, r3
 800429a:	f000 fd53 	bl	8004d44 <RCC_SetFlashLatencyFromMSIRange>
 800429e:	4603      	mov	r3, r0
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d001      	beq.n	80042a8 <HAL_RCC_OscConfig+0xb4>
          {
            return HAL_ERROR;
 80042a4:	2301      	movs	r3, #1
 80042a6:	e32d      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80042a8:	f000 fcda 	bl	8004c60 <HAL_RCC_GetHCLKFreq>
 80042ac:	4602      	mov	r2, r0
 80042ae:	4bb3      	ldr	r3, [pc, #716]	; (800457c <HAL_RCC_OscConfig+0x388>)
 80042b0:	601a      	str	r2, [r3, #0]
        
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80042b2:	4bb3      	ldr	r3, [pc, #716]	; (8004580 <HAL_RCC_OscConfig+0x38c>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7fe f918 	bl	80024ec <HAL_InitTick>
 80042bc:	4603      	mov	r3, r0
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d039      	beq.n	8004336 <HAL_RCC_OscConfig+0x142>
        {
          return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e31e      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d01e      	beq.n	800430c <HAL_RCC_OscConfig+0x118>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80042ce:	f7ff fd9f 	bl	8003e10 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042d2:	f7fe fde7 	bl	8002ea4 <HAL_GetTick>
 80042d6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0xf8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042da:	f7fe fde3 	bl	8002ea4 <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b02      	cmp	r3, #2
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e30b      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() == 0U)
 80042ec:	f7ff fdae 	bl	8003e4c <LL_RCC_MSI_IsReady>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d0f1      	beq.n	80042da <HAL_RCC_OscConfig+0xe6>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fa:	4618      	mov	r0, r3
 80042fc:	f7ff fdb7 	bl	8003e6e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a1b      	ldr	r3, [r3, #32]
 8004304:	4618      	mov	r0, r3
 8004306:	f7ff fddb 	bl	8003ec0 <LL_RCC_MSI_SetCalibTrimming>
 800430a:	e015      	b.n	8004338 <HAL_RCC_OscConfig+0x144>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800430c:	f7ff fd8f 	bl	8003e2e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004310:	f7fe fdc8 	bl	8002ea4 <HAL_GetTick>
 8004314:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8004316:	e008      	b.n	800432a <HAL_RCC_OscConfig+0x136>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004318:	f7fe fdc4 	bl	8002ea4 <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	2b02      	cmp	r3, #2
 8004324:	d901      	bls.n	800432a <HAL_RCC_OscConfig+0x136>
          {
            return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e2ec      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_MSI_IsReady() != 0U)
 800432a:	f7ff fd8f 	bl	8003e4c <LL_RCC_MSI_IsReady>
 800432e:	4603      	mov	r3, r0
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1f1      	bne.n	8004318 <HAL_RCC_OscConfig+0x124>
 8004334:	e000      	b.n	8004338 <HAL_RCC_OscConfig+0x144>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004336:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0301 	and.w	r3, r3, #1
 8004340:	2b00      	cmp	r3, #0
 8004342:	d04e      	beq.n	80043e2 <HAL_RCC_OscConfig+0x1ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004344:	f7ff fde5 	bl	8003f12 <LL_RCC_GetSysClkSource>
 8004348:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800434a:	f7ff feeb 	bl	8004124 <LL_RCC_PLL_GetMainSource>
 800434e:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8004350:	6a3b      	ldr	r3, [r7, #32]
 8004352:	2b08      	cmp	r3, #8
 8004354:	d005      	beq.n	8004362 <HAL_RCC_OscConfig+0x16e>
 8004356:	6a3b      	ldr	r3, [r7, #32]
 8004358:	2b0c      	cmp	r3, #12
 800435a:	d10d      	bne.n	8004378 <HAL_RCC_OscConfig+0x184>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800435c:	69fb      	ldr	r3, [r7, #28]
 800435e:	2b03      	cmp	r3, #3
 8004360:	d10a      	bne.n	8004378 <HAL_RCC_OscConfig+0x184>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004362:	f7ff fbf5 	bl	8003b50 <LL_RCC_HSE_IsReady>
 8004366:	4603      	mov	r3, r0
 8004368:	2b00      	cmp	r3, #0
 800436a:	d039      	beq.n	80043e0 <HAL_RCC_OscConfig+0x1ec>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d135      	bne.n	80043e0 <HAL_RCC_OscConfig+0x1ec>
      {
        return HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e2c5      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004380:	d102      	bne.n	8004388 <HAL_RCC_OscConfig+0x194>
 8004382:	f7ff fbc7 	bl	8003b14 <LL_RCC_HSE_Enable>
 8004386:	e001      	b.n	800438c <HAL_RCC_OscConfig+0x198>
 8004388:	f7ff fbd3 	bl	8003b32 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d012      	beq.n	80043ba <HAL_RCC_OscConfig+0x1c6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004394:	f7fe fd86 	bl	8002ea4 <HAL_GetTick>
 8004398:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800439a:	e008      	b.n	80043ae <HAL_RCC_OscConfig+0x1ba>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800439c:	f7fe fd82 	bl	8002ea4 <HAL_GetTick>
 80043a0:	4602      	mov	r2, r0
 80043a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	2b64      	cmp	r3, #100	; 0x64
 80043a8:	d901      	bls.n	80043ae <HAL_RCC_OscConfig+0x1ba>
          {
            return HAL_TIMEOUT;
 80043aa:	2303      	movs	r3, #3
 80043ac:	e2aa      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() == 0U)
 80043ae:	f7ff fbcf 	bl	8003b50 <LL_RCC_HSE_IsReady>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0f1      	beq.n	800439c <HAL_RCC_OscConfig+0x1a8>
 80043b8:	e013      	b.n	80043e2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043ba:	f7fe fd73 	bl	8002ea4 <HAL_GetTick>
 80043be:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80043c0:	e008      	b.n	80043d4 <HAL_RCC_OscConfig+0x1e0>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043c2:	f7fe fd6f 	bl	8002ea4 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	2b64      	cmp	r3, #100	; 0x64
 80043ce:	d901      	bls.n	80043d4 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80043d0:	2303      	movs	r3, #3
 80043d2:	e297      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSE_IsReady() != 0U)
 80043d4:	f7ff fbbc 	bl	8003b50 <LL_RCC_HSE_IsReady>
 80043d8:	4603      	mov	r3, r0
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1f1      	bne.n	80043c2 <HAL_RCC_OscConfig+0x1ce>
 80043de:	e000      	b.n	80043e2 <HAL_RCC_OscConfig+0x1ee>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0302 	and.w	r3, r3, #2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d051      	beq.n	8004492 <HAL_RCC_OscConfig+0x29e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043ee:	f7ff fd90 	bl	8003f12 <LL_RCC_GetSysClkSource>
 80043f2:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80043f4:	f7ff fe96 	bl	8004124 <LL_RCC_PLL_GetMainSource>
 80043f8:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80043fa:	69bb      	ldr	r3, [r7, #24]
 80043fc:	2b04      	cmp	r3, #4
 80043fe:	d005      	beq.n	800440c <HAL_RCC_OscConfig+0x218>
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	2b0c      	cmp	r3, #12
 8004404:	d113      	bne.n	800442e <HAL_RCC_OscConfig+0x23a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	2b02      	cmp	r3, #2
 800440a:	d110      	bne.n	800442e <HAL_RCC_OscConfig+0x23a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800440c:	f7ff fbd0 	bl	8003bb0 <LL_RCC_HSI_IsReady>
 8004410:	4603      	mov	r3, r0
 8004412:	2b00      	cmp	r3, #0
 8004414:	d005      	beq.n	8004422 <HAL_RCC_OscConfig+0x22e>
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_RCC_OscConfig+0x22e>
      {
        return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e270      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	4618      	mov	r0, r3
 8004428:	f7ff fbd4 	bl	8003bd4 <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800442c:	e031      	b.n	8004492 <HAL_RCC_OscConfig+0x29e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	68db      	ldr	r3, [r3, #12]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d019      	beq.n	800446a <HAL_RCC_OscConfig+0x276>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004436:	f7ff fb9d 	bl	8003b74 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443a:	f7fe fd33 	bl	8002ea4 <HAL_GetTick>
 800443e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8004440:	e008      	b.n	8004454 <HAL_RCC_OscConfig+0x260>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004442:	f7fe fd2f 	bl	8002ea4 <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b02      	cmp	r3, #2
 800444e:	d901      	bls.n	8004454 <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e257      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() == 0U)
 8004454:	f7ff fbac 	bl	8003bb0 <LL_RCC_HSI_IsReady>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d0f1      	beq.n	8004442 <HAL_RCC_OscConfig+0x24e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	4618      	mov	r0, r3
 8004464:	f7ff fbb6 	bl	8003bd4 <LL_RCC_HSI_SetCalibTrimming>
 8004468:	e013      	b.n	8004492 <HAL_RCC_OscConfig+0x29e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800446a:	f7ff fb92 	bl	8003b92 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446e:	f7fe fd19 	bl	8002ea4 <HAL_GetTick>
 8004472:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8004474:	e008      	b.n	8004488 <HAL_RCC_OscConfig+0x294>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004476:	f7fe fd15 	bl	8002ea4 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	2b02      	cmp	r3, #2
 8004482:	d901      	bls.n	8004488 <HAL_RCC_OscConfig+0x294>
          {
            return HAL_TIMEOUT;
 8004484:	2303      	movs	r3, #3
 8004486:	e23d      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_HSI_IsReady() != 0U)
 8004488:	f7ff fb92 	bl	8003bb0 <LL_RCC_HSI_IsReady>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f1      	bne.n	8004476 <HAL_RCC_OscConfig+0x282>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0308 	and.w	r3, r3, #8
 800449a:	2b00      	cmp	r3, #0
 800449c:	d106      	bne.n	80044ac <HAL_RCC_OscConfig+0x2b8>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	f000 80a3 	beq.w	80045f2 <HAL_RCC_OscConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	695b      	ldr	r3, [r3, #20]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d076      	beq.n	80045a2 <HAL_RCC_OscConfig+0x3ae>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0310 	and.w	r3, r3, #16
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d046      	beq.n	800454e <HAL_RCC_OscConfig+0x35a>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 80044c0:	f7ff fc49 	bl	8003d56 <LL_RCC_LSI1_IsReady>
 80044c4:	4603      	mov	r3, r0
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d113      	bne.n	80044f2 <HAL_RCC_OscConfig+0x2fe>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 80044ca:	f7ff fc22 	bl	8003d12 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80044ce:	f7fe fce9 	bl	8002ea4 <HAL_GetTick>
 80044d2:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 80044d4:	e008      	b.n	80044e8 <HAL_RCC_OscConfig+0x2f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80044d6:	f7fe fce5 	bl	8002ea4 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d901      	bls.n	80044e8 <HAL_RCC_OscConfig+0x2f4>
            {
              return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e20d      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
          while (LL_RCC_LSI1_IsReady() == 0U)
 80044e8:	f7ff fc35 	bl	8003d56 <LL_RCC_LSI1_IsReady>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d0f1      	beq.n	80044d6 <HAL_RCC_OscConfig+0x2e2>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 80044f2:	f7ff fc42 	bl	8003d7a <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044f6:	f7fe fcd5 	bl	8002ea4 <HAL_GetTick>
 80044fa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 80044fc:	e008      	b.n	8004510 <HAL_RCC_OscConfig+0x31c>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80044fe:	f7fe fcd1 	bl	8002ea4 <HAL_GetTick>
 8004502:	4602      	mov	r2, r0
 8004504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	2b03      	cmp	r3, #3
 800450a:	d901      	bls.n	8004510 <HAL_RCC_OscConfig+0x31c>
          {
            return HAL_TIMEOUT;
 800450c:	2303      	movs	r3, #3
 800450e:	e1f9      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8004510:	f7ff fc55 	bl	8003dbe <LL_RCC_LSI2_IsReady>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	d0f1      	beq.n	80044fe <HAL_RCC_OscConfig+0x30a>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	699b      	ldr	r3, [r3, #24]
 800451e:	4618      	mov	r0, r3
 8004520:	f7ff fc5f 	bl	8003de2 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 8004524:	f7ff fc06 	bl	8003d34 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004528:	f7fe fcbc 	bl	8002ea4 <HAL_GetTick>
 800452c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800452e:	e008      	b.n	8004542 <HAL_RCC_OscConfig+0x34e>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004530:	f7fe fcb8 	bl	8002ea4 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	2b02      	cmp	r3, #2
 800453c:	d901      	bls.n	8004542 <HAL_RCC_OscConfig+0x34e>
          {
            return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e1e0      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() != 0U)
 8004542:	f7ff fc08 	bl	8003d56 <LL_RCC_LSI1_IsReady>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1f1      	bne.n	8004530 <HAL_RCC_OscConfig+0x33c>
 800454c:	e051      	b.n	80045f2 <HAL_RCC_OscConfig+0x3fe>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800454e:	f7ff fbe0 	bl	8003d12 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004552:	f7fe fca7 	bl	8002ea4 <HAL_GetTick>
 8004556:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 8004558:	e008      	b.n	800456c <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800455a:	f7fe fca3 	bl	8002ea4 <HAL_GetTick>
 800455e:	4602      	mov	r2, r0
 8004560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004562:	1ad3      	subs	r3, r2, r3
 8004564:	2b02      	cmp	r3, #2
 8004566:	d901      	bls.n	800456c <HAL_RCC_OscConfig+0x378>
          {
            return HAL_TIMEOUT;
 8004568:	2303      	movs	r3, #3
 800456a:	e1cb      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800456c:	f7ff fbf3 	bl	8003d56 <LL_RCC_LSI1_IsReady>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d0f1      	beq.n	800455a <HAL_RCC_OscConfig+0x366>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8004576:	f7ff fc11 	bl	8003d9c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800457a:	e00c      	b.n	8004596 <HAL_RCC_OscConfig+0x3a2>
 800457c:	20000004 	.word	0x20000004
 8004580:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004584:	f7fe fc8e 	bl	8002ea4 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b03      	cmp	r3, #3
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e1b6      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004596:	f7ff fc12 	bl	8003dbe <LL_RCC_LSI2_IsReady>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d1f1      	bne.n	8004584 <HAL_RCC_OscConfig+0x390>
 80045a0:	e027      	b.n	80045f2 <HAL_RCC_OscConfig+0x3fe>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 80045a2:	f7ff fbfb 	bl	8003d9c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045a6:	f7fe fc7d 	bl	8002ea4 <HAL_GetTick>
 80045aa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 80045ac:	e008      	b.n	80045c0 <HAL_RCC_OscConfig+0x3cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 80045ae:	f7fe fc79 	bl	8002ea4 <HAL_GetTick>
 80045b2:	4602      	mov	r2, r0
 80045b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b6:	1ad3      	subs	r3, r2, r3
 80045b8:	2b03      	cmp	r3, #3
 80045ba:	d901      	bls.n	80045c0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80045bc:	2303      	movs	r3, #3
 80045be:	e1a1      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI2_IsReady() != 0U)
 80045c0:	f7ff fbfd 	bl	8003dbe <LL_RCC_LSI2_IsReady>
 80045c4:	4603      	mov	r3, r0
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d1f1      	bne.n	80045ae <HAL_RCC_OscConfig+0x3ba>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 80045ca:	f7ff fbb3 	bl	8003d34 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ce:	f7fe fc69 	bl	8002ea4 <HAL_GetTick>
 80045d2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 80045d4:	e008      	b.n	80045e8 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80045d6:	f7fe fc65 	bl	8002ea4 <HAL_GetTick>
 80045da:	4602      	mov	r2, r0
 80045dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045de:	1ad3      	subs	r3, r2, r3
 80045e0:	2b02      	cmp	r3, #2
 80045e2:	d901      	bls.n	80045e8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80045e4:	2303      	movs	r3, #3
 80045e6:	e18d      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSI1_IsReady() != 0U)
 80045e8:	f7ff fbb5 	bl	8003d56 <LL_RCC_LSI1_IsReady>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d1f1      	bne.n	80045d6 <HAL_RCC_OscConfig+0x3e2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0304 	and.w	r3, r3, #4
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d05b      	beq.n	80046b6 <HAL_RCC_OscConfig+0x4c2>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045fe:	4bb5      	ldr	r3, [pc, #724]	; (80048d4 <HAL_RCC_OscConfig+0x6e0>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004606:	2b00      	cmp	r3, #0
 8004608:	d114      	bne.n	8004634 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800460a:	f7ff fa53 	bl	8003ab4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800460e:	f7fe fc49 	bl	8002ea4 <HAL_GetTick>
 8004612:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004614:	e008      	b.n	8004628 <HAL_RCC_OscConfig+0x434>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004616:	f7fe fc45 	bl	8002ea4 <HAL_GetTick>
 800461a:	4602      	mov	r2, r0
 800461c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461e:	1ad3      	subs	r3, r2, r3
 8004620:	2b02      	cmp	r3, #2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e16d      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004628:	4baa      	ldr	r3, [pc, #680]	; (80048d4 <HAL_RCC_OscConfig+0x6e0>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004630:	2b00      	cmp	r3, #0
 8004632:	d0f0      	beq.n	8004616 <HAL_RCC_OscConfig+0x422>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	2b01      	cmp	r3, #1
 800463a:	d102      	bne.n	8004642 <HAL_RCC_OscConfig+0x44e>
 800463c:	f7ff fb13 	bl	8003c66 <LL_RCC_LSE_Enable>
 8004640:	e00c      	b.n	800465c <HAL_RCC_OscConfig+0x468>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	2b05      	cmp	r3, #5
 8004648:	d104      	bne.n	8004654 <HAL_RCC_OscConfig+0x460>
 800464a:	f7ff fb2e 	bl	8003caa <LL_RCC_LSE_EnableBypass>
 800464e:	f7ff fb0a 	bl	8003c66 <LL_RCC_LSE_Enable>
 8004652:	e003      	b.n	800465c <HAL_RCC_OscConfig+0x468>
 8004654:	f7ff fb18 	bl	8003c88 <LL_RCC_LSE_Disable>
 8004658:	f7ff fb38 	bl	8003ccc <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d014      	beq.n	800468e <HAL_RCC_OscConfig+0x49a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004664:	f7fe fc1e 	bl	8002ea4 <HAL_GetTick>
 8004668:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800466a:	e00a      	b.n	8004682 <HAL_RCC_OscConfig+0x48e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466c:	f7fe fc1a 	bl	8002ea4 <HAL_GetTick>
 8004670:	4602      	mov	r2, r0
 8004672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004674:	1ad3      	subs	r3, r2, r3
 8004676:	f241 3288 	movw	r2, #5000	; 0x1388
 800467a:	4293      	cmp	r3, r2
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0x48e>
        {
          return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e140      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() == 0U)
 8004682:	f7ff fb34 	bl	8003cee <LL_RCC_LSE_IsReady>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d0ef      	beq.n	800466c <HAL_RCC_OscConfig+0x478>
 800468c:	e013      	b.n	80046b6 <HAL_RCC_OscConfig+0x4c2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800468e:	f7fe fc09 	bl	8002ea4 <HAL_GetTick>
 8004692:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004694:	e00a      	b.n	80046ac <HAL_RCC_OscConfig+0x4b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004696:	f7fe fc05 	bl	8002ea4 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d901      	bls.n	80046ac <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e12b      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_LSE_IsReady() != 0U)
 80046ac:	f7ff fb1f 	bl	8003cee <LL_RCC_LSE_IsReady>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1ef      	bne.n	8004696 <HAL_RCC_OscConfig+0x4a2>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d02c      	beq.n	800471c <HAL_RCC_OscConfig+0x528>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d014      	beq.n	80046f4 <HAL_RCC_OscConfig+0x500>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80046ca:	f7ff fa98 	bl	8003bfe <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046ce:	f7fe fbe9 	bl	8002ea4 <HAL_GetTick>
 80046d2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 80046d4:	e008      	b.n	80046e8 <HAL_RCC_OscConfig+0x4f4>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80046d6:	f7fe fbe5 	bl	8002ea4 <HAL_GetTick>
 80046da:	4602      	mov	r2, r0
 80046dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	2b02      	cmp	r3, #2
 80046e2:	d901      	bls.n	80046e8 <HAL_RCC_OscConfig+0x4f4>
        {
          return HAL_TIMEOUT;
 80046e4:	2303      	movs	r3, #3
 80046e6:	e10d      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() == 0U)
 80046e8:	f7ff faab 	bl	8003c42 <LL_RCC_HSI48_IsReady>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0f1      	beq.n	80046d6 <HAL_RCC_OscConfig+0x4e2>
 80046f2:	e013      	b.n	800471c <HAL_RCC_OscConfig+0x528>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80046f4:	f7ff fa94 	bl	8003c20 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f8:	f7fe fbd4 	bl	8002ea4 <HAL_GetTick>
 80046fc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 80046fe:	e008      	b.n	8004712 <HAL_RCC_OscConfig+0x51e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004700:	f7fe fbd0 	bl	8002ea4 <HAL_GetTick>
 8004704:	4602      	mov	r2, r0
 8004706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	2b02      	cmp	r3, #2
 800470c:	d901      	bls.n	8004712 <HAL_RCC_OscConfig+0x51e>
        {
          return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e0f8      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004712:	f7ff fa96 	bl	8003c42 <LL_RCC_HSI48_IsReady>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1f1      	bne.n	8004700 <HAL_RCC_OscConfig+0x50c>
#endif
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004720:	2b00      	cmp	r3, #0
 8004722:	f000 80ee 	beq.w	8004902 <HAL_RCC_OscConfig+0x70e>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004726:	f7ff fbf4 	bl	8003f12 <LL_RCC_GetSysClkSource>
 800472a:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800472c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	60fb      	str	r3, [r7, #12]
    
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004738:	2b02      	cmp	r3, #2
 800473a:	f040 80af 	bne.w	800489c <HAL_RCC_OscConfig+0x6a8>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	f003 0203 	and.w	r2, r3, #3
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004748:	429a      	cmp	r2, r3
 800474a:	d123      	bne.n	8004794 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004756:	429a      	cmp	r2, r3
 8004758:	d11c      	bne.n	8004794 <HAL_RCC_OscConfig+0x5a0>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	0a1b      	lsrs	r3, r3, #8
 800475e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004766:	429a      	cmp	r2, r3
 8004768:	d114      	bne.n	8004794 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8004774:	429a      	cmp	r2, r3
 8004776:	d10d      	bne.n	8004794 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004782:	429a      	cmp	r2, r3
 8004784:	d106      	bne.n	8004794 <HAL_RCC_OscConfig+0x5a0>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004790:	429a      	cmp	r2, r3
 8004792:	d05d      	beq.n	8004850 <HAL_RCC_OscConfig+0x65c>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004794:	693b      	ldr	r3, [r7, #16]
 8004796:	2b0c      	cmp	r3, #12
 8004798:	d058      	beq.n	800484c <HAL_RCC_OscConfig+0x658>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800479a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d001      	beq.n	80047ac <HAL_RCC_OscConfig+0x5b8>

          {
            return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e0ab      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
          }
          else
#endif
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80047ac:	f7ff fc74 	bl	8004098 <LL_RCC_PLL_Disable>
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80047b0:	f7fe fb78 	bl	8002ea4 <HAL_GetTick>
 80047b4:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x5d6>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b8:	f7fe fb74 	bl	8002ea4 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x5d6>
              {
                return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e09c      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80047ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d1ef      	bne.n	80047b8 <HAL_RCC_OscConfig+0x5c4>
              }
            }
            
            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80047d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047dc:	68da      	ldr	r2, [r3, #12]
 80047de:	4b3e      	ldr	r3, [pc, #248]	; (80048d8 <HAL_RCC_OscConfig+0x6e4>)
 80047e0:	4013      	ands	r3, r2
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80047ea:	4311      	orrs	r1, r2
 80047ec:	687a      	ldr	r2, [r7, #4]
 80047ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80047f0:	0212      	lsls	r2, r2, #8
 80047f2:	4311      	orrs	r1, r2
 80047f4:	687a      	ldr	r2, [r7, #4]
 80047f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80047f8:	4311      	orrs	r1, r2
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80047fe:	4311      	orrs	r1, r2
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004804:	430a      	orrs	r2, r1
 8004806:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800480a:	4313      	orrs	r3, r2
 800480c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
            
            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800480e:	f7ff fc34 	bl	800407a <LL_RCC_PLL_Enable>
            
            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004812:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800481c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004820:	60d3      	str	r3, [r2, #12]
            
            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004822:	f7fe fb3f 	bl	8002ea4 <HAL_GetTick>
 8004826:	6278      	str	r0, [r7, #36]	; 0x24
            
            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004828:	e008      	b.n	800483c <HAL_RCC_OscConfig+0x648>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800482a:	f7fe fb3b 	bl	8002ea4 <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d901      	bls.n	800483c <HAL_RCC_OscConfig+0x648>
              {
                return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e063      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800483c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004846:	2b00      	cmp	r3, #0
 8004848:	d0ef      	beq.n	800482a <HAL_RCC_OscConfig+0x636>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800484a:	e05a      	b.n	8004902 <HAL_RCC_OscConfig+0x70e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800484c:	2301      	movs	r3, #1
 800484e:	e059      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004850:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d151      	bne.n	8004902 <HAL_RCC_OscConfig+0x70e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800485e:	f7ff fc0c 	bl	800407a <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004862:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800486c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004870:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004872:	f7fe fb17 	bl	8002ea4 <HAL_GetTick>
 8004876:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004878:	e008      	b.n	800488c <HAL_RCC_OscConfig+0x698>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800487a:	f7fe fb13 	bl	8002ea4 <HAL_GetTick>
 800487e:	4602      	mov	r2, r0
 8004880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004882:	1ad3      	subs	r3, r2, r3
 8004884:	2b02      	cmp	r3, #2
 8004886:	d901      	bls.n	800488c <HAL_RCC_OscConfig+0x698>
            {
              return HAL_TIMEOUT;
 8004888:	2303      	movs	r3, #3
 800488a:	e03b      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800488c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d0ef      	beq.n	800487a <HAL_RCC_OscConfig+0x686>
 800489a:	e032      	b.n	8004902 <HAL_RCC_OscConfig+0x70e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	2b0c      	cmp	r3, #12
 80048a0:	d02d      	beq.n	80048fe <HAL_RCC_OscConfig+0x70a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048a2:	f7ff fbf9 	bl	8004098 <LL_RCC_PLL_Disable>
        

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80048a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048b0:	f023 0303 	bic.w	r3, r3, #3
 80048b4:	60d3      	str	r3, [r2, #12]

#if defined(SAI1) && defined(USB)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK);
 80048b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80048c0:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80048c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048c8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK);
#endif

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ca:	f7fe faeb 	bl	8002ea4 <HAL_GetTick>
 80048ce:	6278      	str	r0, [r7, #36]	; 0x24
        
        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048d0:	e00d      	b.n	80048ee <HAL_RCC_OscConfig+0x6fa>
 80048d2:	bf00      	nop
 80048d4:	58000400 	.word	0x58000400
 80048d8:	11c1808c 	.word	0x11c1808c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048dc:	f7fe fae2 	bl	8002ea4 <HAL_GetTick>
 80048e0:	4602      	mov	r2, r0
 80048e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e4:	1ad3      	subs	r3, r2, r3
 80048e6:	2b02      	cmp	r3, #2
 80048e8:	d901      	bls.n	80048ee <HAL_RCC_OscConfig+0x6fa>
          {
            return HAL_TIMEOUT;
 80048ea:	2303      	movs	r3, #3
 80048ec:	e00a      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80048ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d1ef      	bne.n	80048dc <HAL_RCC_OscConfig+0x6e8>
 80048fc:	e001      	b.n	8004902 <HAL_RCC_OscConfig+0x70e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80048fe:	2301      	movs	r3, #1
 8004900:	e000      	b.n	8004904 <HAL_RCC_OscConfig+0x710>
      }
    }
  }
  return HAL_OK;
 8004902:	2300      	movs	r3, #0
}
 8004904:	4618      	mov	r0, r3
 8004906:	3734      	adds	r7, #52	; 0x34
 8004908:	46bd      	mov	sp, r7
 800490a:	bd90      	pop	{r4, r7, pc}

0800490c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e12d      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004920:	4b98      	ldr	r3, [pc, #608]	; (8004b84 <HAL_RCC_ClockConfig+0x278>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0307 	and.w	r3, r3, #7
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	429a      	cmp	r2, r3
 800492c:	d91b      	bls.n	8004966 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800492e:	4b95      	ldr	r3, [pc, #596]	; (8004b84 <HAL_RCC_ClockConfig+0x278>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f023 0207 	bic.w	r2, r3, #7
 8004936:	4993      	ldr	r1, [pc, #588]	; (8004b84 <HAL_RCC_ClockConfig+0x278>)
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	4313      	orrs	r3, r2
 800493c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800493e:	f7fe fab1 	bl	8002ea4 <HAL_GetTick>
 8004942:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004944:	e008      	b.n	8004958 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004946:	f7fe faad 	bl	8002ea4 <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	2b02      	cmp	r3, #2
 8004952:	d901      	bls.n	8004958 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e111      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004958:	4b8a      	ldr	r3, [pc, #552]	; (8004b84 <HAL_RCC_ClockConfig+0x278>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f003 0307 	and.w	r3, r3, #7
 8004960:	683a      	ldr	r2, [r7, #0]
 8004962:	429a      	cmp	r2, r3
 8004964:	d1ef      	bne.n	8004946 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f003 0302 	and.w	r3, r3, #2
 800496e:	2b00      	cmp	r3, #0
 8004970:	d016      	beq.n	80049a0 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	4618      	mov	r0, r3
 8004978:	f7ff fad7 	bl	8003f2a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800497c:	f7fe fa92 	bl	8002ea4 <HAL_GetTick>
 8004980:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004982:	e008      	b.n	8004996 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004984:	f7fe fa8e 	bl	8002ea4 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d901      	bls.n	8004996 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8004992:	2303      	movs	r3, #3
 8004994:	e0f2      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8004996:	f7ff fbd1 	bl	800413c <LL_RCC_IsActiveFlag_HPRE>
 800499a:	4603      	mov	r3, r0
 800499c:	2b00      	cmp	r3, #0
 800499e:	d0f1      	beq.n	8004984 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0320 	and.w	r3, r3, #32
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d016      	beq.n	80049da <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7ff face 	bl	8003f52 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80049b6:	f7fe fa75 	bl	8002ea4 <HAL_GetTick>
 80049ba:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80049bc:	e008      	b.n	80049d0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80049be:	f7fe fa71 	bl	8002ea4 <HAL_GetTick>
 80049c2:	4602      	mov	r2, r0
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	1ad3      	subs	r3, r2, r3
 80049c8:	2b02      	cmp	r3, #2
 80049ca:	d901      	bls.n	80049d0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 80049cc:	2303      	movs	r3, #3
 80049ce:	e0d5      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 80049d0:	f7ff fbc6 	bl	8004160 <LL_RCC_IsActiveFlag_C2HPRE>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d0f1      	beq.n	80049be <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d016      	beq.n	8004a14 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	699b      	ldr	r3, [r3, #24]
 80049ea:	4618      	mov	r0, r3
 80049ec:	f7ff fac7 	bl	8003f7e <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80049f0:	f7fe fa58 	bl	8002ea4 <HAL_GetTick>
 80049f4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 80049f6:	e008      	b.n	8004a0a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80049f8:	f7fe fa54 	bl	8002ea4 <HAL_GetTick>
 80049fc:	4602      	mov	r2, r0
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d901      	bls.n	8004a0a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8004a06:	2303      	movs	r3, #3
 8004a08:	e0b8      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004a0a:	f7ff fbbc 	bl	8004186 <LL_RCC_IsActiveFlag_SHDHPRE>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d0f1      	beq.n	80049f8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f003 0304 	and.w	r3, r3, #4
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d016      	beq.n	8004a4e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7ff fac1 	bl	8003fac <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004a2a:	f7fe fa3b 	bl	8002ea4 <HAL_GetTick>
 8004a2e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004a30:	e008      	b.n	8004a44 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004a32:	f7fe fa37 	bl	8002ea4 <HAL_GetTick>
 8004a36:	4602      	mov	r2, r0
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	1ad3      	subs	r3, r2, r3
 8004a3c:	2b02      	cmp	r3, #2
 8004a3e:	d901      	bls.n	8004a44 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	e09b      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004a44:	f7ff fbb2 	bl	80041ac <LL_RCC_IsActiveFlag_PPRE1>
 8004a48:	4603      	mov	r3, r0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d0f1      	beq.n	8004a32 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0308 	and.w	r3, r3, #8
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d017      	beq.n	8004a8a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	00db      	lsls	r3, r3, #3
 8004a60:	4618      	mov	r0, r3
 8004a62:	f7ff fab7 	bl	8003fd4 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004a66:	f7fe fa1d 	bl	8002ea4 <HAL_GetTick>
 8004a6a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004a6c:	e008      	b.n	8004a80 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004a6e:	f7fe fa19 	bl	8002ea4 <HAL_GetTick>
 8004a72:	4602      	mov	r2, r0
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	2b02      	cmp	r3, #2
 8004a7a:	d901      	bls.n	8004a80 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8004a7c:	2303      	movs	r3, #3
 8004a7e:	e07d      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8004a80:	f7ff fba6 	bl	80041d0 <LL_RCC_IsActiveFlag_PPRE2>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d0f1      	beq.n	8004a6e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d043      	beq.n	8004b1e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685b      	ldr	r3, [r3, #4]
 8004a9a:	2b02      	cmp	r3, #2
 8004a9c:	d106      	bne.n	8004aac <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8004a9e:	f7ff f857 	bl	8003b50 <LL_RCC_HSE_IsReady>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d11e      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e067      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	2b03      	cmp	r3, #3
 8004ab2:	d106      	bne.n	8004ac2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004ab4:	f7ff faff 	bl	80040b6 <LL_RCC_PLL_IsReady>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d113      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e05c      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d106      	bne.n	8004ad8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8004aca:	f7ff f9bf 	bl	8003e4c <LL_RCC_MSI_IsReady>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d108      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e051      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004ad8:	f7ff f86a 	bl	8003bb0 <LL_RCC_HSI_IsReady>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d101      	bne.n	8004ae6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	e04a      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7ff f9fd 	bl	8003eea <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004af0:	f7fe f9d8 	bl	8002ea4 <HAL_GetTick>
 8004af4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004af6:	e00a      	b.n	8004b0e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004af8:	f7fe f9d4 	bl	8002ea4 <HAL_GetTick>
 8004afc:	4602      	mov	r2, r0
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d901      	bls.n	8004b0e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8004b0a:	2303      	movs	r3, #3
 8004b0c:	e036      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b0e:	f7ff fa00 	bl	8003f12 <LL_RCC_GetSysClkSource>
 8004b12:	4602      	mov	r2, r0
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	009b      	lsls	r3, r3, #2
 8004b1a:	429a      	cmp	r2, r3
 8004b1c:	d1ec      	bne.n	8004af8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b1e:	4b19      	ldr	r3, [pc, #100]	; (8004b84 <HAL_RCC_ClockConfig+0x278>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	683a      	ldr	r2, [r7, #0]
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d21b      	bcs.n	8004b64 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b2c:	4b15      	ldr	r3, [pc, #84]	; (8004b84 <HAL_RCC_ClockConfig+0x278>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f023 0207 	bic.w	r2, r3, #7
 8004b34:	4913      	ldr	r1, [pc, #76]	; (8004b84 <HAL_RCC_ClockConfig+0x278>)
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b3c:	f7fe f9b2 	bl	8002ea4 <HAL_GetTick>
 8004b40:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b42:	e008      	b.n	8004b56 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004b44:	f7fe f9ae 	bl	8002ea4 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	2b02      	cmp	r3, #2
 8004b50:	d901      	bls.n	8004b56 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8004b52:	2303      	movs	r3, #3
 8004b54:	e012      	b.n	8004b7c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b56:	4b0b      	ldr	r3, [pc, #44]	; (8004b84 <HAL_RCC_ClockConfig+0x278>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0307 	and.w	r3, r3, #7
 8004b5e:	683a      	ldr	r2, [r7, #0]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d1ef      	bne.n	8004b44 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004b64:	f000 f87c 	bl	8004c60 <HAL_RCC_GetHCLKFreq>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	4b07      	ldr	r3, [pc, #28]	; (8004b88 <HAL_RCC_ClockConfig+0x27c>)
 8004b6c:	601a      	str	r2, [r3, #0]
  
  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8004b6e:	f7fe f9a5 	bl	8002ebc <HAL_GetTickPrio>
 8004b72:	4603      	mov	r3, r0
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7fd fcb9 	bl	80024ec <HAL_InitTick>
 8004b7a:	4603      	mov	r3, r0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}
 8004b84:	58004000 	.word	0x58004000
 8004b88:	20000004 	.word	0x20000004

08004b8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b8c:	b590      	push	{r4, r7, lr}
 8004b8e:	b085      	sub	sp, #20
 8004b90:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq, pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b92:	f7ff f9be 	bl	8003f12 <LL_RCC_GetSysClkSource>
 8004b96:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10a      	bne.n	8004bb4 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004b9e:	f7ff f97a 	bl	8003e96 <LL_RCC_MSI_GetRange>
 8004ba2:	4603      	mov	r3, r0
 8004ba4:	091b      	lsrs	r3, r3, #4
 8004ba6:	f003 030f 	and.w	r3, r3, #15
 8004baa:	4a2a      	ldr	r2, [pc, #168]	; (8004c54 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004bb0:	60fb      	str	r3, [r7, #12]
 8004bb2:	e04a      	b.n	8004c4a <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2b04      	cmp	r3, #4
 8004bb8:	d102      	bne.n	8004bc0 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004bba:	4b27      	ldr	r3, [pc, #156]	; (8004c58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004bbc:	60fb      	str	r3, [r7, #12]
 8004bbe:	e044      	b.n	8004c4a <HAL_RCC_GetSysClockFreq+0xbe>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2b08      	cmp	r3, #8
 8004bc4:	d10a      	bne.n	8004bdc <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004bc6:	f7fe ff93 	bl	8003af0 <LL_RCC_HSE_IsEnabledDiv2>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d102      	bne.n	8004bd6 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004bd0:	4b21      	ldr	r3, [pc, #132]	; (8004c58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004bd2:	60fb      	str	r3, [r7, #12]
 8004bd4:	e039      	b.n	8004c4a <HAL_RCC_GetSysClockFreq+0xbe>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004bd6:	4b21      	ldr	r3, [pc, #132]	; (8004c5c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004bd8:	60fb      	str	r3, [r7, #12]
 8004bda:	e036      	b.n	8004c4a <HAL_RCC_GetSysClockFreq+0xbe>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8004bdc:	f7ff faa2 	bl	8004124 <LL_RCC_PLL_GetMainSource>
 8004be0:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d002      	beq.n	8004bee <HAL_RCC_GetSysClockFreq+0x62>
 8004be8:	2b03      	cmp	r3, #3
 8004bea:	d003      	beq.n	8004bf4 <HAL_RCC_GetSysClockFreq+0x68>
 8004bec:	e00d      	b.n	8004c0a <HAL_RCC_GetSysClockFreq+0x7e>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004bee:	4b1a      	ldr	r3, [pc, #104]	; (8004c58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004bf0:	60bb      	str	r3, [r7, #8]
        break;
 8004bf2:	e015      	b.n	8004c20 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004bf4:	f7fe ff7c 	bl	8003af0 <LL_RCC_HSE_IsEnabledDiv2>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d102      	bne.n	8004c04 <HAL_RCC_GetSysClockFreq+0x78>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004bfe:	4b16      	ldr	r3, [pc, #88]	; (8004c58 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004c00:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004c02:	e00d      	b.n	8004c20 <HAL_RCC_GetSysClockFreq+0x94>
          pllinputfreq = HSE_VALUE;
 8004c04:	4b15      	ldr	r3, [pc, #84]	; (8004c5c <HAL_RCC_GetSysClockFreq+0xd0>)
 8004c06:	60bb      	str	r3, [r7, #8]
        break;
 8004c08:	e00a      	b.n	8004c20 <HAL_RCC_GetSysClockFreq+0x94>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004c0a:	f7ff f944 	bl	8003e96 <LL_RCC_MSI_GetRange>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	091b      	lsrs	r3, r3, #4
 8004c12:	f003 030f 	and.w	r3, r3, #15
 8004c16:	4a0f      	ldr	r2, [pc, #60]	; (8004c54 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c1c:	60bb      	str	r3, [r7, #8]
        break;
 8004c1e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
 8004c20:	f7ff fa5b 	bl	80040da <LL_RCC_PLL_GetN>
 8004c24:	4602      	mov	r2, r0
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	fb03 f402 	mul.w	r4, r3, r2
 8004c2c:	f7ff fa6e 	bl	800410c <LL_RCC_PLL_GetDivider>
 8004c30:	4603      	mov	r3, r0
 8004c32:	091b      	lsrs	r3, r3, #4
 8004c34:	3301      	adds	r3, #1
 8004c36:	fbb4 f4f3 	udiv	r4, r4, r3
 8004c3a:	f7ff fa5b 	bl	80040f4 <LL_RCC_PLL_GetR>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	0f5b      	lsrs	r3, r3, #29
 8004c42:	3301      	adds	r3, #1
 8004c44:	fbb4 f3f3 	udiv	r3, r4, r3
 8004c48:	60fb      	str	r3, [r7, #12]
  }

  return sysclockfreq;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
}
 8004c4c:	4618      	mov	r0, r3
 8004c4e:	3714      	adds	r7, #20
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd90      	pop	{r4, r7, pc}
 8004c54:	08012688 	.word	0x08012688
 8004c58:	00f42400 	.word	0x00f42400
 8004c5c:	01e84800 	.word	0x01e84800

08004c60 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c60:	b598      	push	{r3, r4, r7, lr}
 8004c62:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8004c64:	f7ff ff92 	bl	8004b8c <HAL_RCC_GetSysClockFreq>
 8004c68:	4604      	mov	r4, r0
 8004c6a:	f7ff f9c7 	bl	8003ffc <LL_RCC_GetAHBPrescaler>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	091b      	lsrs	r3, r3, #4
 8004c72:	f003 030f 	and.w	r3, r3, #15
 8004c76:	4a03      	ldr	r2, [pc, #12]	; (8004c84 <HAL_RCC_GetHCLKFreq+0x24>)
 8004c78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c7c:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	bd98      	pop	{r3, r4, r7, pc}
 8004c84:	08012628 	.word	0x08012628

08004c88 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004c88:	b598      	push	{r3, r4, r7, lr}
 8004c8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8004c8c:	f7ff ffe8 	bl	8004c60 <HAL_RCC_GetHCLKFreq>
 8004c90:	4604      	mov	r4, r0
 8004c92:	f7ff f9da 	bl	800404a <LL_RCC_GetAPB1Prescaler>
 8004c96:	4603      	mov	r3, r0
 8004c98:	0a1b      	lsrs	r3, r3, #8
 8004c9a:	f003 0307 	and.w	r3, r3, #7
 8004c9e:	4a04      	ldr	r2, [pc, #16]	; (8004cb0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ca4:	f003 031f 	and.w	r3, r3, #31
 8004ca8:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	bd98      	pop	{r3, r4, r7, pc}
 8004cb0:	08012668 	.word	0x08012668

08004cb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cb4:	b598      	push	{r3, r4, r7, lr}
 8004cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8004cb8:	f7ff ffd2 	bl	8004c60 <HAL_RCC_GetHCLKFreq>
 8004cbc:	4604      	mov	r4, r0
 8004cbe:	f7ff f9d0 	bl	8004062 <LL_RCC_GetAPB2Prescaler>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	0adb      	lsrs	r3, r3, #11
 8004cc6:	f003 0307 	and.w	r3, r3, #7
 8004cca:	4a04      	ldr	r2, [pc, #16]	; (8004cdc <HAL_RCC_GetPCLK2Freq+0x28>)
 8004ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cd0:	f003 031f 	and.w	r3, r3, #31
 8004cd4:	fa24 f303 	lsr.w	r3, r4, r3
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	bd98      	pop	{r3, r4, r7, pc}
 8004cdc:	08012668 	.word	0x08012668

08004ce0 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
 8004ce8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 |  \
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	226f      	movs	r2, #111	; 0x6f
 8004cee:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 8004cf0:	f7ff f90f 	bl	8003f12 <LL_RCC_GetSysClkSource>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 8004cfa:	f7ff f97f 	bl	8003ffc <LL_RCC_GetAHBPrescaler>
 8004cfe:	4602      	mov	r2, r0
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 8004d04:	f7ff f9a1 	bl	800404a <LL_RCC_GetAPB1Prescaler>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 8004d0e:	f7ff f9a8 	bl	8004062 <LL_RCC_GetAPB2Prescaler>
 8004d12:	4602      	mov	r2, r0
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 8004d18:	f7ff f97c 	bl	8004014 <LL_C2_RCC_GetAHBPrescaler>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 8004d22:	f7ff f984 	bl	800402e <LL_RCC_GetAHB4Prescaler>
 8004d26:	4602      	mov	r2, r0
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004d2c:	4b04      	ldr	r3, [pc, #16]	; (8004d40 <HAL_RCC_GetClockConfig+0x60>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f003 0207 	and.w	r2, r3, #7
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	601a      	str	r2, [r3, #0]
}
 8004d38:	bf00      	nop
 8004d3a:	3708      	adds	r7, #8
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	58004000 	.word	0x58004000

08004d44 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8004d44:	b590      	push	{r4, r7, lr}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2bb0      	cmp	r3, #176	; 0xb0
 8004d50:	d903      	bls.n	8004d5a <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8004d52:	4b15      	ldr	r3, [pc, #84]	; (8004da8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d56:	60fb      	str	r3, [r7, #12]
 8004d58:	e007      	b.n	8004d6a <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	091b      	lsrs	r3, r3, #4
 8004d5e:	f003 030f 	and.w	r3, r3, #15
 8004d62:	4a11      	ldr	r2, [pc, #68]	; (8004da8 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004d64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d68:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8004d6a:	f7ff f960 	bl	800402e <LL_RCC_GetAHB4Prescaler>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	091b      	lsrs	r3, r3, #4
 8004d72:	f003 030f 	and.w	r3, r3, #15
 8004d76:	4a0d      	ldr	r2, [pc, #52]	; (8004dac <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8004d78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d7c:	68fa      	ldr	r2, [r7, #12]
 8004d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d82:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	4a0a      	ldr	r2, [pc, #40]	; (8004db0 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 8004d88:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8c:	0c9c      	lsrs	r4, r3, #18
 8004d8e:	f7fe fea1 	bl	8003ad4 <HAL_PWREx_GetVoltageRange>
 8004d92:	4603      	mov	r3, r0
 8004d94:	4619      	mov	r1, r3
 8004d96:	4620      	mov	r0, r4
 8004d98:	f000 f80c 	bl	8004db4 <RCC_SetFlashLatency>
 8004d9c:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3714      	adds	r7, #20
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd90      	pop	{r4, r7, pc}
 8004da6:	bf00      	nop
 8004da8:	08012688 	.word	0x08012688
 8004dac:	08012628 	.word	0x08012628
 8004db0:	431bde83 	.word	0x431bde83

08004db4 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004db4:	b590      	push	{r4, r7, lr}
 8004db6:	b093      	sub	sp, #76	; 0x4c
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8004dbe:	4b39      	ldr	r3, [pc, #228]	; (8004ea4 <RCC_SetFlashLatency+0xf0>)
 8004dc0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8004dc4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004dc6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 8004dca:	4a37      	ldr	r2, [pc, #220]	; (8004ea8 <RCC_SetFlashLatency+0xf4>)
 8004dcc:	f107 031c 	add.w	r3, r7, #28
 8004dd0:	ca07      	ldmia	r2, {r0, r1, r2}
 8004dd2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8004dd6:	4b35      	ldr	r3, [pc, #212]	; (8004eac <RCC_SetFlashLatency+0xf8>)
 8004dd8:	f107 040c 	add.w	r4, r7, #12
 8004ddc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004dde:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004de2:	2300      	movs	r3, #0
 8004de4:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dec:	d11c      	bne.n	8004e28 <RCC_SetFlashLatency+0x74>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004dee:	2300      	movs	r3, #0
 8004df0:	643b      	str	r3, [r7, #64]	; 0x40
 8004df2:	e015      	b.n	8004e20 <RCC_SetFlashLatency+0x6c>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004df4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004dfc:	4413      	add	r3, r2
 8004dfe:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d808      	bhi.n	8004e1a <RCC_SetFlashLatency+0x66>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004e08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e0a:	009b      	lsls	r3, r3, #2
 8004e0c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004e10:	4413      	add	r3, r2
 8004e12:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004e16:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8004e18:	e022      	b.n	8004e60 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004e1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	643b      	str	r3, [r7, #64]	; 0x40
 8004e20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e22:	2b03      	cmp	r3, #3
 8004e24:	d9e6      	bls.n	8004df4 <RCC_SetFlashLatency+0x40>
 8004e26:	e01b      	b.n	8004e60 <RCC_SetFlashLatency+0xac>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004e28:	2300      	movs	r3, #0
 8004e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e2c:	e015      	b.n	8004e5a <RCC_SetFlashLatency+0xa6>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8004e2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004e36:	4413      	add	r3, r2
 8004e38:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d808      	bhi.n	8004e54 <RCC_SetFlashLatency+0xa0>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8004e42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 8004e50:	647b      	str	r3, [r7, #68]	; 0x44
        break;
 8004e52:	e005      	b.n	8004e60 <RCC_SetFlashLatency+0xac>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8004e54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e56:	3301      	adds	r3, #1
 8004e58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e5c:	2b02      	cmp	r3, #2
 8004e5e:	d9e6      	bls.n	8004e2e <RCC_SetFlashLatency+0x7a>
      break;
    }
  }
#endif

  __HAL_FLASH_SET_LATENCY(latency);
 8004e60:	4b13      	ldr	r3, [pc, #76]	; (8004eb0 <RCC_SetFlashLatency+0xfc>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f023 0207 	bic.w	r2, r3, #7
 8004e68:	4911      	ldr	r1, [pc, #68]	; (8004eb0 <RCC_SetFlashLatency+0xfc>)
 8004e6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e6c:	4313      	orrs	r3, r2
 8004e6e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004e70:	f7fe f818 	bl	8002ea4 <HAL_GetTick>
 8004e74:	63b8      	str	r0, [r7, #56]	; 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004e76:	e008      	b.n	8004e8a <RCC_SetFlashLatency+0xd6>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004e78:	f7fe f814 	bl	8002ea4 <HAL_GetTick>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	2b02      	cmp	r3, #2
 8004e84:	d901      	bls.n	8004e8a <RCC_SetFlashLatency+0xd6>
    {
      return HAL_TIMEOUT;
 8004e86:	2303      	movs	r3, #3
 8004e88:	e007      	b.n	8004e9a <RCC_SetFlashLatency+0xe6>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004e8a:	4b09      	ldr	r3, [pc, #36]	; (8004eb0 <RCC_SetFlashLatency+0xfc>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0307 	and.w	r3, r3, #7
 8004e92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d1ef      	bne.n	8004e78 <RCC_SetFlashLatency+0xc4>
    }
  }
  return HAL_OK;
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	374c      	adds	r7, #76	; 0x4c
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bd90      	pop	{r4, r7, pc}
 8004ea2:	bf00      	nop
 8004ea4:	0801226c 	.word	0x0801226c
 8004ea8:	0801227c 	.word	0x0801227c
 8004eac:	08012288 	.word	0x08012288
 8004eb0:	58004000 	.word	0x58004000

08004eb4 <LL_RCC_LSE_IsEnabled>:
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004eb8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ebc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ec0:	f003 0301 	and.w	r3, r3, #1
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d101      	bne.n	8004ecc <LL_RCC_LSE_IsEnabled+0x18>
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e000      	b.n	8004ece <LL_RCC_LSE_IsEnabled+0x1a>
 8004ecc:	2300      	movs	r3, #0
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <LL_RCC_LSE_IsReady>:
{
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004edc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee4:	f003 0302 	and.w	r3, r3, #2
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d101      	bne.n	8004ef0 <LL_RCC_LSE_IsReady+0x18>
 8004eec:	2301      	movs	r3, #1
 8004eee:	e000      	b.n	8004ef2 <LL_RCC_LSE_IsReady+0x1a>
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <LL_RCC_SetRFWKPClockSource>:
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8004f04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004f0c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004f10:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4313      	orrs	r3, r2
 8004f18:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <LL_RCC_SetSMPSClockSource>:
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 8004f30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f36:	f023 0203 	bic.w	r2, r3, #3
 8004f3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <LL_RCC_SetSMPSPrescaler>:
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 8004f58:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f5e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004f62:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	624b      	str	r3, [r1, #36]	; 0x24
}
 8004f6c:	bf00      	nop
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <LL_RCC_SetUSARTClockSource>:
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8004f80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f88:	f023 0203 	bic.w	r2, r3, #3
 8004f8c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	4313      	orrs	r3, r2
 8004f94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr

08004fa4 <LL_RCC_SetLPUARTClockSource>:
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8004fac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fb4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004fb8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <LL_RCC_SetI2CClockSource>:
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004fd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fdc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	091b      	lsrs	r3, r3, #4
 8004fe4:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004fe8:	43db      	mvns	r3, r3
 8004fea:	401a      	ands	r2, r3
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	011b      	lsls	r3, r3, #4
 8004ff0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004ff4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004ff8:	4313      	orrs	r3, r2
 8004ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004ffe:	bf00      	nop
 8005000:	370c      	adds	r7, #12
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr

0800500a <LL_RCC_SetLPTIMClockSource>:
{
 800500a:	b480      	push	{r7}
 800500c:	b083      	sub	sp, #12
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8005012:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005016:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	0c1b      	lsrs	r3, r3, #16
 800501e:	041b      	lsls	r3, r3, #16
 8005020:	43db      	mvns	r3, r3
 8005022:	401a      	ands	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	041b      	lsls	r3, r3, #16
 8005028:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800502c:	4313      	orrs	r3, r2
 800502e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005032:	bf00      	nop
 8005034:	370c      	adds	r7, #12
 8005036:	46bd      	mov	sp, r7
 8005038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503c:	4770      	bx	lr

0800503e <LL_RCC_SetSAIClockSource>:
{
 800503e:	b480      	push	{r7}
 8005040:	b083      	sub	sp, #12
 8005042:	af00      	add	r7, sp, #0
 8005044:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 8005046:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800504a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800504e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005052:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	4313      	orrs	r3, r2
 800505a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr

0800506a <LL_RCC_SetRNGClockSource>:
{
 800506a:	b480      	push	{r7}
 800506c:	b083      	sub	sp, #12
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8005072:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800507a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800507e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4313      	orrs	r3, r2
 8005086:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800508a:	bf00      	nop
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr

08005096 <LL_RCC_SetCLK48ClockSource>:
{
 8005096:	b480      	push	{r7}
 8005098:	b083      	sub	sp, #12
 800509a:	af00      	add	r7, sp, #0
 800509c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800509e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050a6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80050aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80050b6:	bf00      	nop
 80050b8:	370c      	adds	r7, #12
 80050ba:	46bd      	mov	sp, r7
 80050bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c0:	4770      	bx	lr

080050c2 <LL_RCC_SetUSBClockSource>:
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b082      	sub	sp, #8
 80050c6:	af00      	add	r7, sp, #0
 80050c8:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f7ff ffe3 	bl	8005096 <LL_RCC_SetCLK48ClockSource>
}
 80050d0:	bf00      	nop
 80050d2:	3708      	adds	r7, #8
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <LL_RCC_SetADCClockSource>:
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80050e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e8:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80050ec:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80050f8:	bf00      	nop
 80050fa:	370c      	adds	r7, #12
 80050fc:	46bd      	mov	sp, r7
 80050fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005102:	4770      	bx	lr

08005104 <LL_RCC_SetRTCClockSource>:
{
 8005104:	b480      	push	{r7}
 8005106:	b083      	sub	sp, #12
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800510c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005110:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005114:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005118:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4313      	orrs	r3, r2
 8005120:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8005124:	bf00      	nop
 8005126:	370c      	adds	r7, #12
 8005128:	46bd      	mov	sp, r7
 800512a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512e:	4770      	bx	lr

08005130 <LL_RCC_GetRTCClockSource>:
{
 8005130:	b480      	push	{r7}
 8005132:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8005134:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005138:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800513c:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8005140:	4618      	mov	r0, r3
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <LL_RCC_ForceBackupDomainReset>:
{
 800514a:	b480      	push	{r7}
 800514c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800514e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005156:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800515a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800515e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005162:	bf00      	nop
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr

0800516c <LL_RCC_ReleaseBackupDomainReset>:
{
 800516c:	b480      	push	{r7}
 800516e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8005170:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005174:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005178:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800517c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005180:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8005184:	bf00      	nop
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr

0800518e <LL_RCC_PLLSAI1_Enable>:
{
 800518e:	b480      	push	{r7}
 8005190:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 8005192:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800519c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80051a0:	6013      	str	r3, [r2, #0]
}
 80051a2:	bf00      	nop
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <LL_RCC_PLLSAI1_Disable>:
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 80051b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80051ba:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80051be:	6013      	str	r3, [r2, #0]
}
 80051c0:	bf00      	nop
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr

080051ca <LL_RCC_PLLSAI1_IsReady>:
{
 80051ca:	b480      	push	{r7}
 80051cc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 80051ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80051d8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80051dc:	d101      	bne.n	80051e2 <LL_RCC_PLLSAI1_IsReady+0x18>
 80051de:	2301      	movs	r3, #1
 80051e0:	e000      	b.n	80051e4 <LL_RCC_PLLSAI1_IsReady+0x1a>
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b088      	sub	sp, #32
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 80051f6:	2300      	movs	r3, #0
 80051f8:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 80051fa:	2300      	movs	r3, #0
 80051fc:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005206:	2b00      	cmp	r3, #0
 8005208:	d033      	beq.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800520e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005212:	d00c      	beq.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x40>
 8005214:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005218:	d802      	bhi.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x32>
 800521a:	2b00      	cmp	r3, #0
 800521c:	d010      	beq.n	8005240 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800521e:	e017      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005220:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005224:	d017      	beq.n	8005256 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8005226:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800522a:	d016      	beq.n	800525a <HAL_RCCEx_PeriphCLKConfig+0x6c>
 800522c:	e010      	b.n	8005250 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800522e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005238:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800523c:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800523e:	e00d      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x6e>

#if defined(SAI1)
      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	3304      	adds	r3, #4
 8005244:	4618      	mov	r0, r3
 8005246:	f000 f947 	bl	80054d8 <RCCEx_PLLSAI1_ConfigNP>
 800524a:	4603      	mov	r3, r0
 800524c:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800524e:	e005      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x6e>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	77fb      	strb	r3, [r7, #31]
        break;
 8005254:	e002      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 8005256:	bf00      	nop
 8005258:	e000      	b.n	800525c <HAL_RCCEx_PeriphCLKConfig+0x6e>
        break;
 800525a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800525c:	7ffb      	ldrb	r3, [r7, #31]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d105      	bne.n	800526e <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005266:	4618      	mov	r0, r3
 8005268:	f7ff fee9 	bl	800503e <LL_RCC_SetSAIClockSource>
 800526c:	e001      	b.n	8005272 <HAL_RCCEx_PeriphCLKConfig+0x84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800526e:	7ffb      	ldrb	r3, [r7, #31]
 8005270:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800527a:	2b00      	cmp	r3, #0
 800527c:	d046      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800527e:	f7ff ff57 	bl	8005130 <LL_RCC_GetRTCClockSource>
 8005282:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	429a      	cmp	r2, r3
 800528c:	d03c      	beq.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x11a>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800528e:	f7fe fc11 	bl	8003ab4 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d105      	bne.n	80052a4 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529c:	4618      	mov	r0, r3
 800529e:	f7ff ff31 	bl	8005104 <LL_RCC_SetRTCClockSource>
 80052a2:	e02e      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x114>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 80052a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80052ac:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 80052ae:	f7ff ff4c 	bl	800514a <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 80052b2:	f7ff ff5b 	bl	800516c <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c0:	4313      	orrs	r3, r2
 80052c2:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 80052c4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 80052ce:	f7ff fdf1 	bl	8004eb4 <LL_RCC_LSE_IsEnabled>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d114      	bne.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80052d8:	f7fd fde4 	bl	8002ea4 <HAL_GetTick>
 80052dc:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 80052de:	e00b      	b.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052e0:	f7fd fde0 	bl	8002ea4 <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d902      	bls.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x10a>
            {
              ret = HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	77fb      	strb	r3, [r7, #31]
              break;
 80052f6:	e004      	b.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x114>
          while (LL_RCC_LSE_IsReady() != 1U)
 80052f8:	f7ff fdee 	bl	8004ed8 <LL_RCC_LSE_IsReady>
 80052fc:	4603      	mov	r3, r0
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d1ee      	bne.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0xf2>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8005302:	7ffb      	ldrb	r3, [r7, #31]
 8005304:	77bb      	strb	r3, [r7, #30]
 8005306:	e001      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x11e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005308:	7ffb      	ldrb	r3, [r7, #31]
 800530a:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f003 0301 	and.w	r3, r3, #1
 8005314:	2b00      	cmp	r3, #0
 8005316:	d004      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	699b      	ldr	r3, [r3, #24]
 800531c:	4618      	mov	r0, r3
 800531e:	f7ff fe2b 	bl	8004f78 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0302 	and.w	r3, r3, #2
 800532a:	2b00      	cmp	r3, #0
 800532c:	d004      	beq.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	4618      	mov	r0, r3
 8005334:	f7ff fe36 	bl	8004fa4 <LL_RCC_SetLPUARTClockSource>
  }
#endif

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0310 	and.w	r3, r3, #16
 8005340:	2b00      	cmp	r3, #0
 8005342:	d004      	beq.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff fe5e 	bl	800500a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0320 	and.w	r3, r3, #32
 8005356:	2b00      	cmp	r3, #0
 8005358:	d004      	beq.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800535e:	4618      	mov	r0, r3
 8005360:	f7ff fe53 	bl	800500a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f003 0304 	and.w	r3, r3, #4
 800536c:	2b00      	cmp	r3, #0
 800536e:	d004      	beq.n	800537a <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	4618      	mov	r0, r3
 8005376:	f7ff fe2b 	bl	8004fd0 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f003 0308 	and.w	r3, r3, #8
 8005382:	2b00      	cmp	r3, #0
 8005384:	d004      	beq.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538a:	4618      	mov	r0, r3
 800538c:	f7ff fe20 	bl	8004fd0 <LL_RCC_SetI2CClockSource>
  }
#endif

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005398:	2b00      	cmp	r3, #0
 800539a:	d022      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053a0:	4618      	mov	r0, r3
 80053a2:	f7ff fe8e 	bl	80050c2 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80053ae:	d107      	bne.n	80053c0 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 80053b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80053b4:	68db      	ldr	r3, [r3, #12]
 80053b6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80053ba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053be:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
  if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053c4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053c8:	d10b      	bne.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
  {
    /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	3304      	adds	r3, #4
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 f8dd 	bl	800558e <RCCEx_PLLSAI1_ConfigNQ>
 80053d4:	4603      	mov	r3, r0
 80053d6:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 80053d8:	7ffb      	ldrb	r3, [r7, #31]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d001      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    {
      /* set overall return value */
      status = ret;
 80053de:	7ffb      	ldrb	r3, [r7, #31]
 80053e0:	77bb      	strb	r3, [r7, #30]
#endif
  }
#endif

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d02b      	beq.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053f6:	d008      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x21c>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005400:	d003      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005406:	2b00      	cmp	r3, #0
 8005408:	d105      	bne.n	8005416 <HAL_RCCEx_PeriphCLKConfig+0x228>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800540e:	4618      	mov	r0, r3
 8005410:	f7ff fe2b 	bl	800506a <LL_RCC_SetRNGClockSource>
 8005414:	e00a      	b.n	800542c <HAL_RCCEx_PeriphCLKConfig+0x23e>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800541a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800541e:	60fb      	str	r3, [r7, #12]
 8005420:	2000      	movs	r0, #0
 8005422:	f7ff fe22 	bl	800506a <LL_RCC_SetRNGClockSource>
 8005426:	68f8      	ldr	r0, [r7, #12]
 8005428:	f7ff fe35 	bl	8005096 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005430:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8005434:	d107      	bne.n	8005446 <HAL_RCCEx_PeriphCLKConfig+0x258>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005436:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005440:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005444:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800544e:	2b00      	cmp	r3, #0
 8005450:	d022      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005456:	4618      	mov	r0, r3
 8005458:	f7ff fe3e 	bl	80050d8 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005460:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005464:	d107      	bne.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005466:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800546a:	68db      	ldr	r3, [r3, #12]
 800546c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005474:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
  if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800547a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800547e:	d10b      	bne.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
    ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	3304      	adds	r3, #4
 8005484:	4618      	mov	r0, r3
 8005486:	f000 f8dd 	bl	8005644 <RCCEx_PLLSAI1_ConfigNR>
 800548a:	4603      	mov	r3, r0
 800548c:	77fb      	strb	r3, [r7, #31]

    if (ret != HAL_OK)
 800548e:	7ffb      	ldrb	r3, [r7, #31]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d001      	beq.n	8005498 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    {
      /* set overall return value */
      status = ret;
 8005494:	7ffb      	ldrb	r3, [r7, #31]
 8005496:	77bb      	strb	r3, [r7, #30]
  }
#endif
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d004      	beq.n	80054ae <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a8:	4618      	mov	r0, r3
 80054aa:	f7ff fd27 	bl	8004efc <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d009      	beq.n	80054ce <HAL_RCCEx_PeriphCLKConfig+0x2e0>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054be:	4618      	mov	r0, r3
 80054c0:	f7ff fd46 	bl	8004f50 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054c8:	4618      	mov	r0, r3
 80054ca:	f7ff fd2d 	bl	8004f28 <LL_RCC_SetSMPSClockSource>
  }
#endif


  return status;
 80054ce:	7fbb      	ldrb	r3, [r7, #30]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	3720      	adds	r7, #32
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 80054d8:	b580      	push	{r7, lr}
 80054da:	b084      	sub	sp, #16
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054e0:	2300      	movs	r3, #0
 80054e2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 80054e4:	f7ff fe62 	bl	80051ac <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80054e8:	f7fd fcdc 	bl	8002ea4 <HAL_GetTick>
 80054ec:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80054ee:	e009      	b.n	8005504 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80054f0:	f7fd fcd8 	bl	8002ea4 <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	68bb      	ldr	r3, [r7, #8]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d902      	bls.n	8005504 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	73fb      	strb	r3, [r7, #15]
      break;
 8005502:	e004      	b.n	800550e <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005504:	f7ff fe61 	bl	80051ca <LL_RCC_PLLSAI1_IsReady>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1f0      	bne.n	80054f0 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800550e:	7bfb      	ldrb	r3, [r7, #15]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d137      	bne.n	8005584 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005514:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005518:	691b      	ldr	r3, [r3, #16]
 800551a:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	021b      	lsls	r3, r3, #8
 8005524:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005528:	4313      	orrs	r3, r2
 800552a:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800552c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005530:	691b      	ldr	r3, [r3, #16]
 8005532:	f423 1278 	bic.w	r2, r3, #4063232	; 0x3e0000
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800553e:	4313      	orrs	r3, r2
 8005540:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 8005542:	f7ff fe24 	bl	800518e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005546:	f7fd fcad 	bl	8002ea4 <HAL_GetTick>
 800554a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800554c:	e009      	b.n	8005562 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800554e:	f7fd fca9 	bl	8002ea4 <HAL_GetTick>
 8005552:	4602      	mov	r2, r0
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	2b02      	cmp	r3, #2
 800555a:	d902      	bls.n	8005562 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	73fb      	strb	r3, [r7, #15]
        break;
 8005560:	e004      	b.n	800556c <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005562:	f7ff fe32 	bl	80051ca <LL_RCC_PLLSAI1_IsReady>
 8005566:	4603      	mov	r3, r0
 8005568:	2b01      	cmp	r3, #1
 800556a:	d1f0      	bne.n	800554e <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800556c:	7bfb      	ldrb	r3, [r7, #15]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d108      	bne.n	8005584 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005572:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005576:	691a      	ldr	r2, [r3, #16]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005580:	4313      	orrs	r3, r2
 8005582:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 8005584:	7bfb      	ldrb	r3, [r7, #15]
}
 8005586:	4618      	mov	r0, r3
 8005588:	3710      	adds	r7, #16
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}

0800558e <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800558e:	b580      	push	{r7, lr}
 8005590:	b084      	sub	sp, #16
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005596:	2300      	movs	r3, #0
 8005598:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800559a:	f7ff fe07 	bl	80051ac <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800559e:	f7fd fc81 	bl	8002ea4 <HAL_GetTick>
 80055a2:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80055a4:	e009      	b.n	80055ba <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80055a6:	f7fd fc7d 	bl	8002ea4 <HAL_GetTick>
 80055aa:	4602      	mov	r2, r0
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	1ad3      	subs	r3, r2, r3
 80055b0:	2b02      	cmp	r3, #2
 80055b2:	d902      	bls.n	80055ba <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 80055b4:	2303      	movs	r3, #3
 80055b6:	73fb      	strb	r3, [r7, #15]
      break;
 80055b8:	e004      	b.n	80055c4 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 80055ba:	f7ff fe06 	bl	80051ca <LL_RCC_PLLSAI1_IsReady>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d1f0      	bne.n	80055a6 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 80055c4:	7bfb      	ldrb	r3, [r7, #15]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d137      	bne.n	800563a <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 80055ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055ce:	691b      	ldr	r3, [r3, #16]
 80055d0:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	021b      	lsls	r3, r3, #8
 80055da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80055de:	4313      	orrs	r3, r2
 80055e0:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 80055e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055e6:	691b      	ldr	r3, [r3, #16]
 80055e8:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	689b      	ldr	r3, [r3, #8]
 80055f0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80055f4:	4313      	orrs	r3, r2
 80055f6:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80055f8:	f7ff fdc9 	bl	800518e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055fc:	f7fd fc52 	bl	8002ea4 <HAL_GetTick>
 8005600:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005602:	e009      	b.n	8005618 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005604:	f7fd fc4e 	bl	8002ea4 <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	2b02      	cmp	r3, #2
 8005610:	d902      	bls.n	8005618 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	73fb      	strb	r3, [r7, #15]
        break;
 8005616:	e004      	b.n	8005622 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 8005618:	f7ff fdd7 	bl	80051ca <LL_RCC_PLLSAI1_IsReady>
 800561c:	4603      	mov	r3, r0
 800561e:	2b01      	cmp	r3, #1
 8005620:	d1f0      	bne.n	8005604 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 8005622:	7bfb      	ldrb	r3, [r7, #15]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d108      	bne.n	800563a <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 8005628:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800562c:	691a      	ldr	r2, [r3, #16]
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005636:	4313      	orrs	r3, r2
 8005638:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800563a:	7bfb      	ldrb	r3, [r7, #15]
}
 800563c:	4618      	mov	r0, r3
 800563e:	3710      	adds	r7, #16
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800564c:	2300      	movs	r3, #0
 800564e:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 8005650:	f7ff fdac 	bl	80051ac <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8005654:	f7fd fc26 	bl	8002ea4 <HAL_GetTick>
 8005658:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800565a:	e009      	b.n	8005670 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800565c:	f7fd fc22 	bl	8002ea4 <HAL_GetTick>
 8005660:	4602      	mov	r2, r0
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	1ad3      	subs	r3, r2, r3
 8005666:	2b02      	cmp	r3, #2
 8005668:	d902      	bls.n	8005670 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800566a:	2303      	movs	r3, #3
 800566c:	73fb      	strb	r3, [r7, #15]
      break;
 800566e:	e004      	b.n	800567a <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 8005670:	f7ff fdab 	bl	80051ca <LL_RCC_PLLSAI1_IsReady>
 8005674:	4603      	mov	r3, r0
 8005676:	2b00      	cmp	r3, #0
 8005678:	d1f0      	bne.n	800565c <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800567a:	7bfb      	ldrb	r3, [r7, #15]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d137      	bne.n	80056f0 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 8005680:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	f423 42fe 	bic.w	r2, r3, #32512	; 0x7f00
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	021b      	lsls	r3, r3, #8
 8005690:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005694:	4313      	orrs	r3, r2
 8005696:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 8005698:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800569c:	691b      	ldr	r3, [r3, #16]
 800569e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	68db      	ldr	r3, [r3, #12]
 80056a6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80056aa:	4313      	orrs	r3, r2
 80056ac:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 80056ae:	f7ff fd6e 	bl	800518e <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056b2:	f7fd fbf7 	bl	8002ea4 <HAL_GetTick>
 80056b6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80056b8:	e009      	b.n	80056ce <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80056ba:	f7fd fbf3 	bl	8002ea4 <HAL_GetTick>
 80056be:	4602      	mov	r2, r0
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	1ad3      	subs	r3, r2, r3
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	d902      	bls.n	80056ce <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 80056c8:	2303      	movs	r3, #3
 80056ca:	73fb      	strb	r3, [r7, #15]
        break;
 80056cc:	e004      	b.n	80056d8 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 80056ce:	f7ff fd7c 	bl	80051ca <LL_RCC_PLLSAI1_IsReady>
 80056d2:	4603      	mov	r3, r0
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d1f0      	bne.n	80056ba <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 80056d8:	7bfb      	ldrb	r3, [r7, #15]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d108      	bne.n	80056f0 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 80056de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056e2:	691a      	ldr	r2, [r3, #16]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	691b      	ldr	r3, [r3, #16]
 80056e8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80056ec:	4313      	orrs	r3, r2
 80056ee:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 80056f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f2:	4618      	mov	r0, r3
 80056f4:	3710      	adds	r7, #16
 80056f6:	46bd      	mov	sp, r7
 80056f8:	bd80      	pop	{r7, pc}

080056fa <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80056fa:	b580      	push	{r7, lr}
 80056fc:	b082      	sub	sp, #8
 80056fe:	af00      	add	r7, sp, #0
 8005700:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e090      	b.n	800582e <HAL_RTC_Init+0x134>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005712:	b2db      	uxtb	r3, r3
 8005714:	2b00      	cmp	r3, #0
 8005716:	d106      	bne.n	8005726 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2200      	movs	r2, #0
 800571c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005720:	6878      	ldr	r0, [r7, #4]
 8005722:	f7fc fe7b 	bl	800241c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2202      	movs	r2, #2
 800572a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	22ca      	movs	r2, #202	; 0xca
 8005734:	625a      	str	r2, [r3, #36]	; 0x24
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	2253      	movs	r2, #83	; 0x53
 800573c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f89f 	bl	8005882 <RTC_EnterInitMode>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d009      	beq.n	800575e <HAL_RTC_Init+0x64>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	22ff      	movs	r2, #255	; 0xff
 8005750:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2204      	movs	r2, #4
 8005756:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	e067      	b.n	800582e <HAL_RTC_Init+0x134>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	689b      	ldr	r3, [r3, #8]
 8005764:	687a      	ldr	r2, [r7, #4]
 8005766:	6812      	ldr	r2, [r2, #0]
 8005768:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800576c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005770:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	6899      	ldr	r1, [r3, #8]
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685a      	ldr	r2, [r3, #4]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	431a      	orrs	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	699b      	ldr	r3, [r3, #24]
 8005786:	431a      	orrs	r2, r3
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	430a      	orrs	r2, r1
 800578e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	68d2      	ldr	r2, [r2, #12]
 8005798:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6919      	ldr	r1, [r3, #16]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	041a      	lsls	r2, r3, #16
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	430a      	orrs	r2, r1
 80057ac:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68da      	ldr	r2, [r3, #12]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057bc:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f022 0203 	bic.w	r2, r2, #3
 80057cc:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	69da      	ldr	r2, [r3, #28]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	431a      	orrs	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	f003 0320 	and.w	r3, r3, #32
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d113      	bne.n	800581c <HAL_RTC_Init+0x122>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80057f4:	6878      	ldr	r0, [r7, #4]
 80057f6:	f000 f81e 	bl	8005836 <HAL_RTC_WaitForSynchro>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d00d      	beq.n	800581c <HAL_RTC_Init+0x122>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	22ff      	movs	r2, #255	; 0xff
 8005806:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2204      	movs	r2, #4
 800580c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2200      	movs	r2, #0
 8005814:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e008      	b.n	800582e <HAL_RTC_Init+0x134>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	22ff      	movs	r2, #255	; 0xff
 8005822:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    return HAL_OK;
 800582c:	2300      	movs	r3, #0
  }
}
 800582e:	4618      	mov	r0, r3
 8005830:	3708      	adds	r7, #8
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005836:	b580      	push	{r7, lr}
 8005838:	b084      	sub	sp, #16
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	68da      	ldr	r2, [r3, #12]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800584c:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800584e:	f7fd fb29 	bl	8002ea4 <HAL_GetTick>
 8005852:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005854:	e009      	b.n	800586a <HAL_RTC_WaitForSynchro+0x34>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005856:	f7fd fb25 	bl	8002ea4 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005864:	d901      	bls.n	800586a <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	e007      	b.n	800587a <HAL_RTC_WaitForSynchro+0x44>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	68db      	ldr	r3, [r3, #12]
 8005870:	f003 0320 	and.w	r3, r3, #32
 8005874:	2b00      	cmp	r3, #0
 8005876:	d0ee      	beq.n	8005856 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}

08005882 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005882:	b580      	push	{r7, lr}
 8005884:	b084      	sub	sp, #16
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	68db      	ldr	r3, [r3, #12]
 8005890:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005894:	2b00      	cmp	r3, #0
 8005896:	d119      	bne.n	80058cc <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f04f 32ff 	mov.w	r2, #4294967295
 80058a0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80058a2:	f7fd faff 	bl	8002ea4 <HAL_GetTick>
 80058a6:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80058a8:	e009      	b.n	80058be <RTC_EnterInitMode+0x3c>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 80058aa:	f7fd fafb 	bl	8002ea4 <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80058b8:	d901      	bls.n	80058be <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 80058ba:	2303      	movs	r3, #3
 80058bc:	e007      	b.n	80058ce <RTC_EnterInitMode+0x4c>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d0ee      	beq.n	80058aa <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3710      	adds	r7, #16
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}

080058d6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80058d6:	b580      	push	{r7, lr}
 80058d8:	b082      	sub	sp, #8
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d101      	bne.n	80058e8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80058e4:	2301      	movs	r3, #1
 80058e6:	e049      	b.n	800597c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058ee:	b2db      	uxtb	r3, r3
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d106      	bne.n	8005902 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f841 	bl	8005984 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2202      	movs	r2, #2
 8005906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681a      	ldr	r2, [r3, #0]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	3304      	adds	r3, #4
 8005912:	4619      	mov	r1, r3
 8005914:	4610      	mov	r0, r2
 8005916:	f000 f9d5 	bl	8005cc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2201      	movs	r2, #1
 800592e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2201      	movs	r2, #1
 8005936:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2201      	movs	r2, #1
 800593e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2201      	movs	r2, #1
 8005946:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2201      	movs	r2, #1
 800594e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	2201      	movs	r2, #1
 8005956:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2201      	movs	r2, #1
 800595e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2201      	movs	r2, #1
 8005966:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	2201      	movs	r2, #1
 800596e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2201      	movs	r2, #1
 8005976:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	3708      	adds	r7, #8
 8005980:	46bd      	mov	sp, r7
 8005982:	bd80      	pop	{r7, pc}

08005984 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005984:	b480      	push	{r7}
 8005986:	b083      	sub	sp, #12
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800598c:	bf00      	nop
 800598e:	370c      	adds	r7, #12
 8005990:	46bd      	mov	sp, r7
 8005992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005996:	4770      	bx	lr

08005998 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005998:	b480      	push	{r7}
 800599a:	b085      	sub	sp, #20
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	2b01      	cmp	r3, #1
 80059aa:	d001      	beq.n	80059b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80059ac:	2301      	movs	r3, #1
 80059ae:	e036      	b.n	8005a1e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	68da      	ldr	r2, [r3, #12]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f042 0201 	orr.w	r2, r2, #1
 80059c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a17      	ldr	r2, [pc, #92]	; (8005a2c <HAL_TIM_Base_Start_IT+0x94>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d004      	beq.n	80059dc <HAL_TIM_Base_Start_IT+0x44>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059da:	d115      	bne.n	8005a08 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	689a      	ldr	r2, [r3, #8]
 80059e2:	4b13      	ldr	r3, [pc, #76]	; (8005a30 <HAL_TIM_Base_Start_IT+0x98>)
 80059e4:	4013      	ands	r3, r2
 80059e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2b06      	cmp	r3, #6
 80059ec:	d015      	beq.n	8005a1a <HAL_TIM_Base_Start_IT+0x82>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80059f4:	d011      	beq.n	8005a1a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681a      	ldr	r2, [r3, #0]
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f042 0201 	orr.w	r2, r2, #1
 8005a04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a06:	e008      	b.n	8005a1a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f042 0201 	orr.w	r2, r2, #1
 8005a16:	601a      	str	r2, [r3, #0]
 8005a18:	e000      	b.n	8005a1c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a1a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3714      	adds	r7, #20
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	40012c00 	.word	0x40012c00
 8005a30:	00010007 	.word	0x00010007

08005a34 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b082      	sub	sp, #8
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	691b      	ldr	r3, [r3, #16]
 8005a42:	f003 0302 	and.w	r3, r3, #2
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d122      	bne.n	8005a90 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	f003 0302 	and.w	r3, r3, #2
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d11b      	bne.n	8005a90 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f06f 0202 	mvn.w	r2, #2
 8005a60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2201      	movs	r2, #1
 8005a66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	f003 0303 	and.w	r3, r3, #3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d003      	beq.n	8005a7e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f000 f905 	bl	8005c86 <HAL_TIM_IC_CaptureCallback>
 8005a7c:	e005      	b.n	8005a8a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f000 f8f7 	bl	8005c72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f000 f908 	bl	8005c9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	691b      	ldr	r3, [r3, #16]
 8005a96:	f003 0304 	and.w	r3, r3, #4
 8005a9a:	2b04      	cmp	r3, #4
 8005a9c:	d122      	bne.n	8005ae4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68db      	ldr	r3, [r3, #12]
 8005aa4:	f003 0304 	and.w	r3, r3, #4
 8005aa8:	2b04      	cmp	r3, #4
 8005aaa:	d11b      	bne.n	8005ae4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f06f 0204 	mvn.w	r2, #4
 8005ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	2202      	movs	r2, #2
 8005aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d003      	beq.n	8005ad2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f000 f8db 	bl	8005c86 <HAL_TIM_IC_CaptureCallback>
 8005ad0:	e005      	b.n	8005ade <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f000 f8cd 	bl	8005c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 f8de 	bl	8005c9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	f003 0308 	and.w	r3, r3, #8
 8005aee:	2b08      	cmp	r3, #8
 8005af0:	d122      	bne.n	8005b38 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	f003 0308 	and.w	r3, r3, #8
 8005afc:	2b08      	cmp	r3, #8
 8005afe:	d11b      	bne.n	8005b38 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f06f 0208 	mvn.w	r2, #8
 8005b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2204      	movs	r2, #4
 8005b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	69db      	ldr	r3, [r3, #28]
 8005b16:	f003 0303 	and.w	r3, r3, #3
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d003      	beq.n	8005b26 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 f8b1 	bl	8005c86 <HAL_TIM_IC_CaptureCallback>
 8005b24:	e005      	b.n	8005b32 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f000 f8a3 	bl	8005c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f000 f8b4 	bl	8005c9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	691b      	ldr	r3, [r3, #16]
 8005b3e:	f003 0310 	and.w	r3, r3, #16
 8005b42:	2b10      	cmp	r3, #16
 8005b44:	d122      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
 8005b4c:	f003 0310 	and.w	r3, r3, #16
 8005b50:	2b10      	cmp	r3, #16
 8005b52:	d11b      	bne.n	8005b8c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f06f 0210 	mvn.w	r2, #16
 8005b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2208      	movs	r2, #8
 8005b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	69db      	ldr	r3, [r3, #28]
 8005b6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d003      	beq.n	8005b7a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f000 f887 	bl	8005c86 <HAL_TIM_IC_CaptureCallback>
 8005b78:	e005      	b.n	8005b86 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b7a:	6878      	ldr	r0, [r7, #4]
 8005b7c:	f000 f879 	bl	8005c72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f000 f88a 	bl	8005c9a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d10e      	bne.n	8005bb8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	f003 0301 	and.w	r3, r3, #1
 8005ba4:	2b01      	cmp	r3, #1
 8005ba6:	d107      	bne.n	8005bb8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f06f 0201 	mvn.w	r2, #1
 8005bb0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f7fc fbc0 	bl	8002338 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	691b      	ldr	r3, [r3, #16]
 8005bbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bc2:	2b80      	cmp	r3, #128	; 0x80
 8005bc4:	d10e      	bne.n	8005be4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bd0:	2b80      	cmp	r3, #128	; 0x80
 8005bd2:	d107      	bne.n	8005be4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005bdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f8de 	bl	8005da0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	691b      	ldr	r3, [r3, #16]
 8005bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005bf2:	d10e      	bne.n	8005c12 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bfe:	2b80      	cmp	r3, #128	; 0x80
 8005c00:	d107      	bne.n	8005c12 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005c0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f000 f8d1 	bl	8005db4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c1c:	2b40      	cmp	r3, #64	; 0x40
 8005c1e:	d10e      	bne.n	8005c3e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68db      	ldr	r3, [r3, #12]
 8005c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c2a:	2b40      	cmp	r3, #64	; 0x40
 8005c2c:	d107      	bne.n	8005c3e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c36:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 f838 	bl	8005cae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	f003 0320 	and.w	r3, r3, #32
 8005c48:	2b20      	cmp	r3, #32
 8005c4a:	d10e      	bne.n	8005c6a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	f003 0320 	and.w	r3, r3, #32
 8005c56:	2b20      	cmp	r3, #32
 8005c58:	d107      	bne.n	8005c6a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f06f 0220 	mvn.w	r2, #32
 8005c62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f000 f891 	bl	8005d8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c6a:	bf00      	nop
 8005c6c:	3708      	adds	r7, #8
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}

08005c72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c72:	b480      	push	{r7}
 8005c74:	b083      	sub	sp, #12
 8005c76:	af00      	add	r7, sp, #0
 8005c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c7a:	bf00      	nop
 8005c7c:	370c      	adds	r7, #12
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c84:	4770      	bx	lr

08005c86 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c86:	b480      	push	{r7}
 8005c88:	b083      	sub	sp, #12
 8005c8a:	af00      	add	r7, sp, #0
 8005c8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c8e:	bf00      	nop
 8005c90:	370c      	adds	r7, #12
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr

08005c9a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c9a:	b480      	push	{r7}
 8005c9c:	b083      	sub	sp, #12
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005ca2:	bf00      	nop
 8005ca4:	370c      	adds	r7, #12
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cac:	4770      	bx	lr

08005cae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005cae:	b480      	push	{r7}
 8005cb0:	b083      	sub	sp, #12
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005cb6:	bf00      	nop
 8005cb8:	370c      	adds	r7, #12
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr
	...

08005cc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
 8005ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	4a2a      	ldr	r2, [pc, #168]	; (8005d80 <TIM_Base_SetConfig+0xbc>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d003      	beq.n	8005ce4 <TIM_Base_SetConfig+0x20>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ce2:	d108      	bne.n	8005cf6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	68fa      	ldr	r2, [r7, #12]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a21      	ldr	r2, [pc, #132]	; (8005d80 <TIM_Base_SetConfig+0xbc>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d00b      	beq.n	8005d16 <TIM_Base_SetConfig+0x52>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d04:	d007      	beq.n	8005d16 <TIM_Base_SetConfig+0x52>
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	4a1e      	ldr	r2, [pc, #120]	; (8005d84 <TIM_Base_SetConfig+0xc0>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d003      	beq.n	8005d16 <TIM_Base_SetConfig+0x52>
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	4a1d      	ldr	r2, [pc, #116]	; (8005d88 <TIM_Base_SetConfig+0xc4>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d108      	bne.n	8005d28 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	68fa      	ldr	r2, [r7, #12]
 8005d24:	4313      	orrs	r3, r2
 8005d26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	695b      	ldr	r3, [r3, #20]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	68fa      	ldr	r2, [r7, #12]
 8005d3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	689a      	ldr	r2, [r3, #8]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d44:	683b      	ldr	r3, [r7, #0]
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	4a0c      	ldr	r2, [pc, #48]	; (8005d80 <TIM_Base_SetConfig+0xbc>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d007      	beq.n	8005d64 <TIM_Base_SetConfig+0xa0>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a0b      	ldr	r2, [pc, #44]	; (8005d84 <TIM_Base_SetConfig+0xc0>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d003      	beq.n	8005d64 <TIM_Base_SetConfig+0xa0>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a0a      	ldr	r2, [pc, #40]	; (8005d88 <TIM_Base_SetConfig+0xc4>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d103      	bne.n	8005d6c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	691a      	ldr	r2, [r3, #16]
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2201      	movs	r2, #1
 8005d70:	615a      	str	r2, [r3, #20]
}
 8005d72:	bf00      	nop
 8005d74:	3714      	adds	r7, #20
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr
 8005d7e:	bf00      	nop
 8005d80:	40012c00 	.word	0x40012c00
 8005d84:	40014400 	.word	0x40014400
 8005d88:	40014800 	.word	0x40014800

08005d8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b083      	sub	sp, #12
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d94:	bf00      	nop
 8005d96:	370c      	adds	r7, #12
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9e:	4770      	bx	lr

08005da0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005da0:	b480      	push	{r7}
 8005da2:	b083      	sub	sp, #12
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005da8:	bf00      	nop
 8005daa:	370c      	adds	r7, #12
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b083      	sub	sp, #12
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005dbc:	bf00      	nop
 8005dbe:	370c      	adds	r7, #12
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc6:	4770      	bx	lr

08005dc8 <LL_RCC_GetUSARTClockSource>:
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 8005dd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dd4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4013      	ands	r3, r2
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	370c      	adds	r7, #12
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr

08005de8 <LL_RCC_GetLPUARTClockSource>:
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8005df0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005df4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	4013      	ands	r3, r2
}
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	370c      	adds	r7, #12
 8005e00:	46bd      	mov	sp, r7
 8005e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e06:	4770      	bx	lr

08005e08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b082      	sub	sp, #8
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d101      	bne.n	8005e1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e16:	2301      	movs	r3, #1
 8005e18:	e042      	b.n	8005ea0 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d106      	bne.n	8005e32 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2200      	movs	r2, #0
 8005e28:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e2c:	6878      	ldr	r0, [r7, #4]
 8005e2e:	f7fc ff03 	bl	8002c38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2224      	movs	r2, #36	; 0x24
 8005e36:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 0201 	bic.w	r2, r2, #1
 8005e48:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 fb9c 	bl	8006588 <UART_SetConfig>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d101      	bne.n	8005e5a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e022      	b.n	8005ea0 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d002      	beq.n	8005e68 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 fd9e 	bl	80069a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	685a      	ldr	r2, [r3, #4]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	689a      	ldr	r2, [r3, #8]
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f042 0201 	orr.w	r2, r2, #1
 8005e96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e98:	6878      	ldr	r0, [r7, #4]
 8005e9a:	f000 fe25 	bl	8006ae8 <UART_CheckIdleState>
 8005e9e:	4603      	mov	r3, r0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3708      	adds	r7, #8
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b085      	sub	sp, #20
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	60b9      	str	r1, [r7, #8]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ebc:	2b20      	cmp	r3, #32
 8005ebe:	d168      	bne.n	8005f92 <HAL_UART_Transmit_IT+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d002      	beq.n	8005ecc <HAL_UART_Transmit_IT+0x24>
 8005ec6:	88fb      	ldrh	r3, [r7, #6]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d101      	bne.n	8005ed0 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e061      	b.n	8005f94 <HAL_UART_Transmit_IT+0xec>
    }

    __HAL_LOCK(huart);
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d101      	bne.n	8005ede <HAL_UART_Transmit_IT+0x36>
 8005eda:	2302      	movs	r3, #2
 8005edc:	e05a      	b.n	8005f94 <HAL_UART_Transmit_IT+0xec>
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pTxBuffPtr  = pData;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	68ba      	ldr	r2, [r7, #8]
 8005eea:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	88fa      	ldrh	r2, [r7, #6]
 8005ef0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	88fa      	ldrh	r2, [r7, #6]
 8005ef8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    huart->TxISR       = NULL;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	2200      	movs	r2, #0
 8005f00:	671a      	str	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	2200      	movs	r2, #0
 8005f06:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2221      	movs	r2, #33	; 0x21
 8005f0e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005f16:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005f1a:	d11c      	bne.n	8005f56 <HAL_UART_Transmit_IT+0xae>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f24:	d107      	bne.n	8005f36 <HAL_UART_Transmit_IT+0x8e>
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	691b      	ldr	r3, [r3, #16]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d103      	bne.n	8005f36 <HAL_UART_Transmit_IT+0x8e>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	4a1b      	ldr	r2, [pc, #108]	; (8005fa0 <HAL_UART_Transmit_IT+0xf8>)
 8005f32:	671a      	str	r2, [r3, #112]	; 0x70
 8005f34:	e002      	b.n	8005f3c <HAL_UART_Transmit_IT+0x94>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	4a1a      	ldr	r2, [pc, #104]	; (8005fa4 <HAL_UART_Transmit_IT+0xfc>)
 8005f3a:	671a      	str	r2, [r3, #112]	; 0x70
      }

      __HAL_UNLOCK(huart);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the TX FIFO threshold interrupt */
      SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	689a      	ldr	r2, [r3, #8]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005f52:	609a      	str	r2, [r3, #8]
 8005f54:	e01b      	b.n	8005f8e <HAL_UART_Transmit_IT+0xe6>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f5e:	d107      	bne.n	8005f70 <HAL_UART_Transmit_IT+0xc8>
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d103      	bne.n	8005f70 <HAL_UART_Transmit_IT+0xc8>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	4a0f      	ldr	r2, [pc, #60]	; (8005fa8 <HAL_UART_Transmit_IT+0x100>)
 8005f6c:	671a      	str	r2, [r3, #112]	; 0x70
 8005f6e:	e002      	b.n	8005f76 <HAL_UART_Transmit_IT+0xce>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	4a0e      	ldr	r2, [pc, #56]	; (8005fac <HAL_UART_Transmit_IT+0x104>)
 8005f74:	671a      	str	r2, [r3, #112]	; 0x70
      }

      __HAL_UNLOCK(huart);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005f8c:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	e000      	b.n	8005f94 <HAL_UART_Transmit_IT+0xec>
  }
  else
  {
    return HAL_BUSY;
 8005f92:	2302      	movs	r3, #2
  }
}
 8005f94:	4618      	mov	r0, r3
 8005f96:	3714      	adds	r7, #20
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr
 8005fa0:	08006fa3 	.word	0x08006fa3
 8005fa4:	08006f09 	.word	0x08006f09
 8005fa8:	08006e8b 	.word	0x08006e8b
 8005fac:	08006e17 	.word	0x08006e17

08005fb0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b085      	sub	sp, #20
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	4613      	mov	r3, r2
 8005fbc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005fc4:	2b20      	cmp	r3, #32
 8005fc6:	f040 80bc 	bne.w	8006142 <HAL_UART_Receive_IT+0x192>
  {
    if ((pData == NULL) || (Size == 0U))
 8005fca:	68bb      	ldr	r3, [r7, #8]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d002      	beq.n	8005fd6 <HAL_UART_Receive_IT+0x26>
 8005fd0:	88fb      	ldrh	r3, [r7, #6]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d101      	bne.n	8005fda <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e0b4      	b.n	8006144 <HAL_UART_Receive_IT+0x194>
    }

    __HAL_LOCK(huart);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8005fe0:	2b01      	cmp	r3, #1
 8005fe2:	d101      	bne.n	8005fe8 <HAL_UART_Receive_IT+0x38>
 8005fe4:	2302      	movs	r3, #2
 8005fe6:	e0ad      	b.n	8006144 <HAL_UART_Receive_IT+0x194>
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pRxBuffPtr  = pData;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	68ba      	ldr	r2, [r7, #8]
 8005ff4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferSize  = Size;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	88fa      	ldrh	r2, [r7, #6]
 8005ffa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	88fa      	ldrh	r2, [r7, #6]
 8006002:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    huart->RxISR       = NULL;
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	2200      	movs	r2, #0
 800600a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006014:	d10e      	bne.n	8006034 <HAL_UART_Receive_IT+0x84>
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d105      	bne.n	800602a <HAL_UART_Receive_IT+0x7a>
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006024:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006028:	e02d      	b.n	8006086 <HAL_UART_Receive_IT+0xd6>
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	22ff      	movs	r2, #255	; 0xff
 800602e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006032:	e028      	b.n	8006086 <HAL_UART_Receive_IT+0xd6>
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d10d      	bne.n	8006058 <HAL_UART_Receive_IT+0xa8>
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	691b      	ldr	r3, [r3, #16]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d104      	bne.n	800604e <HAL_UART_Receive_IT+0x9e>
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	22ff      	movs	r2, #255	; 0xff
 8006048:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800604c:	e01b      	b.n	8006086 <HAL_UART_Receive_IT+0xd6>
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	227f      	movs	r2, #127	; 0x7f
 8006052:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006056:	e016      	b.n	8006086 <HAL_UART_Receive_IT+0xd6>
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	689b      	ldr	r3, [r3, #8]
 800605c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006060:	d10d      	bne.n	800607e <HAL_UART_Receive_IT+0xce>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	691b      	ldr	r3, [r3, #16]
 8006066:	2b00      	cmp	r3, #0
 8006068:	d104      	bne.n	8006074 <HAL_UART_Receive_IT+0xc4>
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	227f      	movs	r2, #127	; 0x7f
 800606e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8006072:	e008      	b.n	8006086 <HAL_UART_Receive_IT+0xd6>
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	223f      	movs	r2, #63	; 0x3f
 8006078:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800607c:	e003      	b.n	8006086 <HAL_UART_Receive_IT+0xd6>
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2200      	movs	r2, #0
 800608a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	2222      	movs	r2, #34	; 0x22
 8006092:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	689a      	ldr	r2, [r3, #8]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f042 0201 	orr.w	r2, r2, #1
 80060a4:	609a      	str	r2, [r3, #8]

    /* Configure Rx interrupt processing*/
    if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80060aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80060ae:	d12a      	bne.n	8006106 <HAL_UART_Receive_IT+0x156>
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80060b6:	88fa      	ldrh	r2, [r7, #6]
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d324      	bcc.n	8006106 <HAL_UART_Receive_IT+0x156>
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060c4:	d107      	bne.n	80060d6 <HAL_UART_Receive_IT+0x126>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d103      	bne.n	80060d6 <HAL_UART_Receive_IT+0x126>
      {
        huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	4a1f      	ldr	r2, [pc, #124]	; (8006150 <HAL_UART_Receive_IT+0x1a0>)
 80060d2:	66da      	str	r2, [r3, #108]	; 0x6c
 80060d4:	e002      	b.n	80060dc <HAL_UART_Receive_IT+0x12c>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	4a1e      	ldr	r2, [pc, #120]	; (8006154 <HAL_UART_Receive_IT+0x1a4>)
 80060da:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060f2:	601a      	str	r2, [r3, #0]
      SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	689a      	ldr	r2, [r3, #8]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006102:	609a      	str	r2, [r3, #8]
 8006104:	e01b      	b.n	800613e <HAL_UART_Receive_IT+0x18e>
    }
    else
    {
      /* Set the Rx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800610e:	d107      	bne.n	8006120 <HAL_UART_Receive_IT+0x170>
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d103      	bne.n	8006120 <HAL_UART_Receive_IT+0x170>
      {
        huart->RxISR = UART_RxISR_16BIT;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	4a0f      	ldr	r2, [pc, #60]	; (8006158 <HAL_UART_Receive_IT+0x1a8>)
 800611c:	66da      	str	r2, [r3, #108]	; 0x6c
 800611e:	e002      	b.n	8006126 <HAL_UART_Receive_IT+0x176>
      }
      else
      {
        huart->RxISR = UART_RxISR_8BIT;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	4a0e      	ldr	r2, [pc, #56]	; (800615c <HAL_UART_Receive_IT+0x1ac>)
 8006124:	66da      	str	r2, [r3, #108]	; 0x6c
      }

      __HAL_UNLOCK(huart);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800613c:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 800613e:	2300      	movs	r3, #0
 8006140:	e000      	b.n	8006144 <HAL_UART_Receive_IT+0x194>
  }
  else
  {
    return HAL_BUSY;
 8006142:	2302      	movs	r3, #2
  }
}
 8006144:	4618      	mov	r0, r3
 8006146:	3714      	adds	r7, #20
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr
 8006150:	080072d9 	.word	0x080072d9
 8006154:	080071d1 	.word	0x080071d1
 8006158:	08007125 	.word	0x08007125
 800615c:	0800707b 	.word	0x0800707b

08006160 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	4613      	mov	r3, r2
 800616c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006174:	2b20      	cmp	r3, #32
 8006176:	d168      	bne.n	800624a <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d002      	beq.n	8006184 <HAL_UART_Transmit_DMA+0x24>
 800617e:	88fb      	ldrh	r3, [r7, #6]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d101      	bne.n	8006188 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e061      	b.n	800624c <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800618e:	2b01      	cmp	r3, #1
 8006190:	d101      	bne.n	8006196 <HAL_UART_Transmit_DMA+0x36>
 8006192:	2302      	movs	r3, #2
 8006194:	e05a      	b.n	800624c <HAL_UART_Transmit_DMA+0xec>
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->pTxBuffPtr  = pData;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	68ba      	ldr	r2, [r7, #8]
 80061a2:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	88fa      	ldrh	r2, [r7, #6]
 80061a8:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	88fa      	ldrh	r2, [r7, #6]
 80061b0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2200      	movs	r2, #0
 80061b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2221      	movs	r2, #33	; 0x21
 80061c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    if (huart->hdmatx != NULL)
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d02c      	beq.n	8006226 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061d0:	4a20      	ldr	r2, [pc, #128]	; (8006254 <HAL_UART_Transmit_DMA+0xf4>)
 80061d2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061d8:	4a1f      	ldr	r2, [pc, #124]	; (8006258 <HAL_UART_Transmit_DMA+0xf8>)
 80061da:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061e0:	4a1e      	ldr	r2, [pc, #120]	; (800625c <HAL_UART_Transmit_DMA+0xfc>)
 80061e2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80061e8:	2200      	movs	r2, #0
 80061ea:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061f4:	4619      	mov	r1, r3
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	3328      	adds	r3, #40	; 0x28
 80061fc:	461a      	mov	r2, r3
 80061fe:	88fb      	ldrh	r3, [r7, #6]
 8006200:	f7fd f898 	bl	8003334 <HAL_DMA_Start_IT>
 8006204:	4603      	mov	r3, r0
 8006206:	2b00      	cmp	r3, #0
 8006208:	d00d      	beq.n	8006226 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2210      	movs	r2, #16
 800620e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	2220      	movs	r2, #32
 800621e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e012      	b.n	800624c <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2240      	movs	r2, #64	; 0x40
 800622c:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2200      	movs	r2, #0
 8006232:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	689a      	ldr	r2, [r3, #8]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006244:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8006246:	2300      	movs	r3, #0
 8006248:	e000      	b.n	800624c <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800624a:	2302      	movs	r3, #2
  }
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}
 8006254:	08006cfb 	.word	0x08006cfb
 8006258:	08006d4f 	.word	0x08006d4f
 800625c:	08006d6b 	.word	0x08006d6b

08006260 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b088      	sub	sp, #32
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	69db      	ldr	r3, [r3, #28]
 800626e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	689b      	ldr	r3, [r3, #8]
 800627e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006280:	69fa      	ldr	r2, [r7, #28]
 8006282:	f640 030f 	movw	r3, #2063	; 0x80f
 8006286:	4013      	ands	r3, r2
 8006288:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d118      	bne.n	80062c2 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	f003 0320 	and.w	r3, r3, #32
 8006296:	2b00      	cmp	r3, #0
 8006298:	d013      	beq.n	80062c2 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	f003 0320 	and.w	r3, r3, #32
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d104      	bne.n	80062ae <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80062a4:	697b      	ldr	r3, [r7, #20]
 80062a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d009      	beq.n	80062c2 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	f000 8145 	beq.w	8006542 <HAL_UART_IRQHandler+0x2e2>
      {
        huart->RxISR(huart);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	4798      	blx	r3
      }
      return;
 80062c0:	e13f      	b.n	8006542 <HAL_UART_IRQHandler+0x2e2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	f000 80e8 	beq.w	800649a <HAL_UART_IRQHandler+0x23a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	4ba1      	ldr	r3, [pc, #644]	; (8006554 <HAL_UART_IRQHandler+0x2f4>)
 80062ce:	4013      	ands	r3, r2
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d105      	bne.n	80062e0 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80062d4:	69ba      	ldr	r2, [r7, #24]
 80062d6:	4ba0      	ldr	r3, [pc, #640]	; (8006558 <HAL_UART_IRQHandler+0x2f8>)
 80062d8:	4013      	ands	r3, r2
 80062da:	2b00      	cmp	r3, #0
 80062dc:	f000 80dd 	beq.w	800649a <HAL_UART_IRQHandler+0x23a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	f003 0301 	and.w	r3, r3, #1
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d010      	beq.n	800630c <HAL_UART_IRQHandler+0xac>
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d00b      	beq.n	800630c <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2201      	movs	r2, #1
 80062fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006302:	f043 0201 	orr.w	r2, r3, #1
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	f003 0302 	and.w	r3, r3, #2
 8006312:	2b00      	cmp	r3, #0
 8006314:	d010      	beq.n	8006338 <HAL_UART_IRQHandler+0xd8>
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	f003 0301 	and.w	r3, r3, #1
 800631c:	2b00      	cmp	r3, #0
 800631e:	d00b      	beq.n	8006338 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	2202      	movs	r2, #2
 8006326:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800632e:	f043 0204 	orr.w	r2, r3, #4
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006338:	69fb      	ldr	r3, [r7, #28]
 800633a:	f003 0304 	and.w	r3, r3, #4
 800633e:	2b00      	cmp	r3, #0
 8006340:	d010      	beq.n	8006364 <HAL_UART_IRQHandler+0x104>
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	f003 0301 	and.w	r3, r3, #1
 8006348:	2b00      	cmp	r3, #0
 800634a:	d00b      	beq.n	8006364 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	2204      	movs	r2, #4
 8006352:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800635a:	f043 0202 	orr.w	r2, r3, #2
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	f003 0308 	and.w	r3, r3, #8
 800636a:	2b00      	cmp	r3, #0
 800636c:	d015      	beq.n	800639a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800636e:	69bb      	ldr	r3, [r7, #24]
 8006370:	f003 0320 	and.w	r3, r3, #32
 8006374:	2b00      	cmp	r3, #0
 8006376:	d104      	bne.n	8006382 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006378:	697a      	ldr	r2, [r7, #20]
 800637a:	4b76      	ldr	r3, [pc, #472]	; (8006554 <HAL_UART_IRQHandler+0x2f4>)
 800637c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00b      	beq.n	800639a <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	2208      	movs	r2, #8
 8006388:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006390:	f043 0208 	orr.w	r2, r3, #8
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d011      	beq.n	80063c8 <HAL_UART_IRQHandler+0x168>
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00c      	beq.n	80063c8 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80063b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063be:	f043 0220 	orr.w	r2, r3, #32
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	f000 80b9 	beq.w	8006546 <HAL_UART_IRQHandler+0x2e6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80063d4:	69fb      	ldr	r3, [r7, #28]
 80063d6:	f003 0320 	and.w	r3, r3, #32
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d011      	beq.n	8006402 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	f003 0320 	and.w	r3, r3, #32
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d104      	bne.n	80063f2 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d007      	beq.n	8006402 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d003      	beq.n	8006402 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006408:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006414:	2b40      	cmp	r3, #64	; 0x40
 8006416:	d004      	beq.n	8006422 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800641e:	2b00      	cmp	r3, #0
 8006420:	d031      	beq.n	8006486 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f000 fc46 	bl	8006cb4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006432:	2b40      	cmp	r3, #64	; 0x40
 8006434:	d123      	bne.n	800647e <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689a      	ldr	r2, [r3, #8]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006444:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800644a:	2b00      	cmp	r3, #0
 800644c:	d013      	beq.n	8006476 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006452:	4a42      	ldr	r2, [pc, #264]	; (800655c <HAL_UART_IRQHandler+0x2fc>)
 8006454:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800645a:	4618      	mov	r0, r3
 800645c:	f7fc ffe5 	bl	800342a <HAL_DMA_Abort_IT>
 8006460:	4603      	mov	r3, r0
 8006462:	2b00      	cmp	r3, #0
 8006464:	d017      	beq.n	8006496 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800646a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8006470:	4610      	mov	r0, r2
 8006472:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006474:	e00f      	b.n	8006496 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 f87c 	bl	8006574 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800647c:	e00b      	b.n	8006496 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f000 f878 	bl	8006574 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006484:	e007      	b.n	8006496 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f000 f874 	bl	8006574 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2200      	movs	r2, #0
 8006490:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      }
    }
    return;
 8006494:	e057      	b.n	8006546 <HAL_UART_IRQHandler+0x2e6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006496:	bf00      	nop
    return;
 8006498:	e055      	b.n	8006546 <HAL_UART_IRQHandler+0x2e6>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d00d      	beq.n	80064c0 <HAL_UART_IRQHandler+0x260>
 80064a4:	697b      	ldr	r3, [r7, #20]
 80064a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d008      	beq.n	80064c0 <HAL_UART_IRQHandler+0x260>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80064b6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f000 ff91 	bl	80073e0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80064be:	e045      	b.n	800654c <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d012      	beq.n	80064f0 <HAL_UART_IRQHandler+0x290>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d104      	bne.n	80064de <HAL_UART_IRQHandler+0x27e>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d008      	beq.n	80064f0 <HAL_UART_IRQHandler+0x290>
  {
    if (huart->TxISR != NULL)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d031      	beq.n	800654a <HAL_UART_IRQHandler+0x2ea>
    {
      huart->TxISR(huart);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ea:	6878      	ldr	r0, [r7, #4]
 80064ec:	4798      	blx	r3
    }
    return;
 80064ee:	e02c      	b.n	800654a <HAL_UART_IRQHandler+0x2ea>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80064f0:	69fb      	ldr	r3, [r7, #28]
 80064f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d008      	beq.n	800650c <HAL_UART_IRQHandler+0x2ac>
 80064fa:	69bb      	ldr	r3, [r7, #24]
 80064fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006500:	2b00      	cmp	r3, #0
 8006502:	d003      	beq.n	800650c <HAL_UART_IRQHandler+0x2ac>
  {
    UART_EndTransmit_IT(huart);
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	f000 fd9e 	bl	8007046 <UART_EndTransmit_IT>
    return;
 800650a:	e01f      	b.n	800654c <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800650c:	69fb      	ldr	r3, [r7, #28]
 800650e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006512:	2b00      	cmp	r3, #0
 8006514:	d008      	beq.n	8006528 <HAL_UART_IRQHandler+0x2c8>
 8006516:	69bb      	ldr	r3, [r7, #24]
 8006518:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800651c:	2b00      	cmp	r3, #0
 800651e:	d003      	beq.n	8006528 <HAL_UART_IRQHandler+0x2c8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f000 ff71 	bl	8007408 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006526:	e011      	b.n	800654c <HAL_UART_IRQHandler+0x2ec>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00c      	beq.n	800654c <HAL_UART_IRQHandler+0x2ec>
 8006532:	69bb      	ldr	r3, [r7, #24]
 8006534:	2b00      	cmp	r3, #0
 8006536:	da09      	bge.n	800654c <HAL_UART_IRQHandler+0x2ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 ff5b 	bl	80073f4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800653e:	bf00      	nop
 8006540:	e004      	b.n	800654c <HAL_UART_IRQHandler+0x2ec>
      return;
 8006542:	bf00      	nop
 8006544:	e002      	b.n	800654c <HAL_UART_IRQHandler+0x2ec>
    return;
 8006546:	bf00      	nop
 8006548:	e000      	b.n	800654c <HAL_UART_IRQHandler+0x2ec>
    return;
 800654a:	bf00      	nop
  }
}
 800654c:	3720      	adds	r7, #32
 800654e:	46bd      	mov	sp, r7
 8006550:	bd80      	pop	{r7, pc}
 8006552:	bf00      	nop
 8006554:	10000001 	.word	0x10000001
 8006558:	04000120 	.word	0x04000120
 800655c:	08006deb 	.word	0x08006deb

08006560 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006560:	b480      	push	{r7}
 8006562:	b083      	sub	sp, #12
 8006564:	af00      	add	r7, sp, #0
 8006566:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006568:	bf00      	nop
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006588:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800658c:	b088      	sub	sp, #32
 800658e:	af00      	add	r7, sp, #0
 8006590:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006592:	2300      	movs	r3, #0
 8006594:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	689a      	ldr	r2, [r3, #8]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	691b      	ldr	r3, [r3, #16]
 800659e:	431a      	orrs	r2, r3
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	695b      	ldr	r3, [r3, #20]
 80065a4:	431a      	orrs	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	69db      	ldr	r3, [r3, #28]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	61fb      	str	r3, [r7, #28]
  tmpreg |= (uint32_t)huart->FifoMode;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80065b2:	69fa      	ldr	r2, [r7, #28]
 80065b4:	4313      	orrs	r3, r2
 80065b6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	681a      	ldr	r2, [r3, #0]
 80065be:	4ba4      	ldr	r3, [pc, #656]	; (8006850 <UART_SetConfig+0x2c8>)
 80065c0:	4013      	ands	r3, r2
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	6812      	ldr	r2, [r2, #0]
 80065c6:	69f9      	ldr	r1, [r7, #28]
 80065c8:	430b      	orrs	r3, r1
 80065ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68da      	ldr	r2, [r3, #12]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	430a      	orrs	r2, r1
 80065e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	61fb      	str	r3, [r7, #28]

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a99      	ldr	r2, [pc, #612]	; (8006854 <UART_SetConfig+0x2cc>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d004      	beq.n	80065fc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a1b      	ldr	r3, [r3, #32]
 80065f6:	69fa      	ldr	r2, [r7, #28]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	61fb      	str	r3, [r7, #28]
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8006606:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	6812      	ldr	r2, [r2, #0]
 800660e:	69f9      	ldr	r1, [r7, #28]
 8006610:	430b      	orrs	r3, r1
 8006612:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800661a:	f023 010f 	bic.w	r1, r3, #15
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	4a8a      	ldr	r2, [pc, #552]	; (8006858 <UART_SetConfig+0x2d0>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d121      	bne.n	8006678 <UART_SetConfig+0xf0>
 8006634:	2003      	movs	r0, #3
 8006636:	f7ff fbc7 	bl	8005dc8 <LL_RCC_GetUSARTClockSource>
 800663a:	4603      	mov	r3, r0
 800663c:	2b03      	cmp	r3, #3
 800663e:	d817      	bhi.n	8006670 <UART_SetConfig+0xe8>
 8006640:	a201      	add	r2, pc, #4	; (adr r2, 8006648 <UART_SetConfig+0xc0>)
 8006642:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006646:	bf00      	nop
 8006648:	08006659 	.word	0x08006659
 800664c:	08006665 	.word	0x08006665
 8006650:	0800665f 	.word	0x0800665f
 8006654:	0800666b 	.word	0x0800666b
 8006658:	2301      	movs	r3, #1
 800665a:	76fb      	strb	r3, [r7, #27]
 800665c:	e038      	b.n	80066d0 <UART_SetConfig+0x148>
 800665e:	2302      	movs	r3, #2
 8006660:	76fb      	strb	r3, [r7, #27]
 8006662:	e035      	b.n	80066d0 <UART_SetConfig+0x148>
 8006664:	2304      	movs	r3, #4
 8006666:	76fb      	strb	r3, [r7, #27]
 8006668:	e032      	b.n	80066d0 <UART_SetConfig+0x148>
 800666a:	2308      	movs	r3, #8
 800666c:	76fb      	strb	r3, [r7, #27]
 800666e:	e02f      	b.n	80066d0 <UART_SetConfig+0x148>
 8006670:	2310      	movs	r3, #16
 8006672:	76fb      	strb	r3, [r7, #27]
 8006674:	bf00      	nop
 8006676:	e02b      	b.n	80066d0 <UART_SetConfig+0x148>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a75      	ldr	r2, [pc, #468]	; (8006854 <UART_SetConfig+0x2cc>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d124      	bne.n	80066cc <UART_SetConfig+0x144>
 8006682:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8006686:	f7ff fbaf 	bl	8005de8 <LL_RCC_GetLPUARTClockSource>
 800668a:	4603      	mov	r3, r0
 800668c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006690:	d012      	beq.n	80066b8 <UART_SetConfig+0x130>
 8006692:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006696:	d802      	bhi.n	800669e <UART_SetConfig+0x116>
 8006698:	2b00      	cmp	r3, #0
 800669a:	d007      	beq.n	80066ac <UART_SetConfig+0x124>
 800669c:	e012      	b.n	80066c4 <UART_SetConfig+0x13c>
 800669e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066a2:	d006      	beq.n	80066b2 <UART_SetConfig+0x12a>
 80066a4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80066a8:	d009      	beq.n	80066be <UART_SetConfig+0x136>
 80066aa:	e00b      	b.n	80066c4 <UART_SetConfig+0x13c>
 80066ac:	2300      	movs	r3, #0
 80066ae:	76fb      	strb	r3, [r7, #27]
 80066b0:	e00e      	b.n	80066d0 <UART_SetConfig+0x148>
 80066b2:	2302      	movs	r3, #2
 80066b4:	76fb      	strb	r3, [r7, #27]
 80066b6:	e00b      	b.n	80066d0 <UART_SetConfig+0x148>
 80066b8:	2304      	movs	r3, #4
 80066ba:	76fb      	strb	r3, [r7, #27]
 80066bc:	e008      	b.n	80066d0 <UART_SetConfig+0x148>
 80066be:	2308      	movs	r3, #8
 80066c0:	76fb      	strb	r3, [r7, #27]
 80066c2:	e005      	b.n	80066d0 <UART_SetConfig+0x148>
 80066c4:	2310      	movs	r3, #16
 80066c6:	76fb      	strb	r3, [r7, #27]
 80066c8:	bf00      	nop
 80066ca:	e001      	b.n	80066d0 <UART_SetConfig+0x148>
 80066cc:	2310      	movs	r3, #16
 80066ce:	76fb      	strb	r3, [r7, #27]

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a5f      	ldr	r2, [pc, #380]	; (8006854 <UART_SetConfig+0x2cc>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	f040 808e 	bne.w	80067f8 <UART_SetConfig+0x270>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80066dc:	7efb      	ldrb	r3, [r7, #27]
 80066de:	2b08      	cmp	r3, #8
 80066e0:	d823      	bhi.n	800672a <UART_SetConfig+0x1a2>
 80066e2:	a201      	add	r2, pc, #4	; (adr r2, 80066e8 <UART_SetConfig+0x160>)
 80066e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066e8:	0800670d 	.word	0x0800670d
 80066ec:	0800672b 	.word	0x0800672b
 80066f0:	08006715 	.word	0x08006715
 80066f4:	0800672b 	.word	0x0800672b
 80066f8:	0800671b 	.word	0x0800671b
 80066fc:	0800672b 	.word	0x0800672b
 8006700:	0800672b 	.word	0x0800672b
 8006704:	0800672b 	.word	0x0800672b
 8006708:	08006723 	.word	0x08006723
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800670c:	f7fe fabc 	bl	8004c88 <HAL_RCC_GetPCLK1Freq>
 8006710:	6178      	str	r0, [r7, #20]
        break;
 8006712:	e00f      	b.n	8006734 <UART_SetConfig+0x1ac>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006714:	4b51      	ldr	r3, [pc, #324]	; (800685c <UART_SetConfig+0x2d4>)
 8006716:	617b      	str	r3, [r7, #20]
        break;
 8006718:	e00c      	b.n	8006734 <UART_SetConfig+0x1ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800671a:	f7fe fa37 	bl	8004b8c <HAL_RCC_GetSysClockFreq>
 800671e:	6178      	str	r0, [r7, #20]
        break;
 8006720:	e008      	b.n	8006734 <UART_SetConfig+0x1ac>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006722:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006726:	617b      	str	r3, [r7, #20]
        break;
 8006728:	e004      	b.n	8006734 <UART_SetConfig+0x1ac>
      default:
        pclk = 0U;
 800672a:	2300      	movs	r3, #0
 800672c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	76bb      	strb	r3, [r7, #26]
        break;
 8006732:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006734:	697b      	ldr	r3, [r7, #20]
 8006736:	2b00      	cmp	r3, #0
 8006738:	f000 811c 	beq.w	8006974 <UART_SetConfig+0x3ec>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006740:	4a47      	ldr	r2, [pc, #284]	; (8006860 <UART_SetConfig+0x2d8>)
 8006742:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006746:	461a      	mov	r2, r3
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	fbb3 f3f2 	udiv	r3, r3, r2
 800674e:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	685a      	ldr	r2, [r3, #4]
 8006754:	4613      	mov	r3, r2
 8006756:	005b      	lsls	r3, r3, #1
 8006758:	4413      	add	r3, r2
 800675a:	68ba      	ldr	r2, [r7, #8]
 800675c:	429a      	cmp	r2, r3
 800675e:	d305      	bcc.n	800676c <UART_SetConfig+0x1e4>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006766:	68ba      	ldr	r2, [r7, #8]
 8006768:	429a      	cmp	r2, r3
 800676a:	d902      	bls.n	8006772 <UART_SetConfig+0x1ea>
      {
        ret = HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	76bb      	strb	r3, [r7, #26]
 8006770:	e100      	b.n	8006974 <UART_SetConfig+0x3ec>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range 
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006772:	697b      	ldr	r3, [r7, #20]
 8006774:	4618      	mov	r0, r3
 8006776:	f04f 0100 	mov.w	r1, #0
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677e:	4a38      	ldr	r2, [pc, #224]	; (8006860 <UART_SetConfig+0x2d8>)
 8006780:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006784:	b29b      	uxth	r3, r3
 8006786:	f04f 0400 	mov.w	r4, #0
 800678a:	461a      	mov	r2, r3
 800678c:	4623      	mov	r3, r4
 800678e:	f7fa f97d 	bl	8000a8c <__aeabi_uldivmod>
 8006792:	4603      	mov	r3, r0
 8006794:	460c      	mov	r4, r1
 8006796:	4619      	mov	r1, r3
 8006798:	4622      	mov	r2, r4
 800679a:	f04f 0300 	mov.w	r3, #0
 800679e:	f04f 0400 	mov.w	r4, #0
 80067a2:	0214      	lsls	r4, r2, #8
 80067a4:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80067a8:	020b      	lsls	r3, r1, #8
 80067aa:	687a      	ldr	r2, [r7, #4]
 80067ac:	6852      	ldr	r2, [r2, #4]
 80067ae:	0852      	lsrs	r2, r2, #1
 80067b0:	4611      	mov	r1, r2
 80067b2:	f04f 0200 	mov.w	r2, #0
 80067b6:	eb13 0b01 	adds.w	fp, r3, r1
 80067ba:	eb44 0c02 	adc.w	ip, r4, r2
 80067be:	4658      	mov	r0, fp
 80067c0:	4661      	mov	r1, ip
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	f04f 0400 	mov.w	r4, #0
 80067ca:	461a      	mov	r2, r3
 80067cc:	4623      	mov	r3, r4
 80067ce:	f7fa f95d 	bl	8000a8c <__aeabi_uldivmod>
 80067d2:	4603      	mov	r3, r0
 80067d4:	460c      	mov	r4, r1
 80067d6:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80067de:	d308      	bcc.n	80067f2 <UART_SetConfig+0x26a>
 80067e0:	693b      	ldr	r3, [r7, #16]
 80067e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80067e6:	d204      	bcs.n	80067f2 <UART_SetConfig+0x26a>
        {
          huart->Instance->BRR = usartdiv;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	60da      	str	r2, [r3, #12]
 80067f0:	e0c0      	b.n	8006974 <UART_SetConfig+0x3ec>
        }
        else
        {
          ret = HAL_ERROR;
 80067f2:	2301      	movs	r3, #1
 80067f4:	76bb      	strb	r3, [r7, #26]
 80067f6:	e0bd      	b.n	8006974 <UART_SetConfig+0x3ec>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	69db      	ldr	r3, [r3, #28]
 80067fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006800:	d169      	bne.n	80068d6 <UART_SetConfig+0x34e>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 8006802:	7efb      	ldrb	r3, [r7, #27]
 8006804:	3b01      	subs	r3, #1
 8006806:	2b07      	cmp	r3, #7
 8006808:	d82c      	bhi.n	8006864 <UART_SetConfig+0x2dc>
 800680a:	a201      	add	r2, pc, #4	; (adr r2, 8006810 <UART_SetConfig+0x288>)
 800680c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006810:	08006831 	.word	0x08006831
 8006814:	08006839 	.word	0x08006839
 8006818:	08006865 	.word	0x08006865
 800681c:	0800683f 	.word	0x0800683f
 8006820:	08006865 	.word	0x08006865
 8006824:	08006865 	.word	0x08006865
 8006828:	08006865 	.word	0x08006865
 800682c:	08006847 	.word	0x08006847
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006830:	f7fe fa40 	bl	8004cb4 <HAL_RCC_GetPCLK2Freq>
 8006834:	6178      	str	r0, [r7, #20]
        break;
 8006836:	e01a      	b.n	800686e <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006838:	4b08      	ldr	r3, [pc, #32]	; (800685c <UART_SetConfig+0x2d4>)
 800683a:	617b      	str	r3, [r7, #20]
        break;
 800683c:	e017      	b.n	800686e <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800683e:	f7fe f9a5 	bl	8004b8c <HAL_RCC_GetSysClockFreq>
 8006842:	6178      	str	r0, [r7, #20]
        break;
 8006844:	e013      	b.n	800686e <UART_SetConfig+0x2e6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006846:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800684a:	617b      	str	r3, [r7, #20]
        break;
 800684c:	e00f      	b.n	800686e <UART_SetConfig+0x2e6>
 800684e:	bf00      	nop
 8006850:	cfff69f3 	.word	0xcfff69f3
 8006854:	40008000 	.word	0x40008000
 8006858:	40013800 	.word	0x40013800
 800685c:	00f42400 	.word	0x00f42400
 8006860:	080126c8 	.word	0x080126c8
      default:
        pclk = 0U;
 8006864:	2300      	movs	r3, #0
 8006866:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006868:	2301      	movs	r3, #1
 800686a:	76bb      	strb	r3, [r7, #26]
        break;
 800686c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d07f      	beq.n	8006974 <UART_SetConfig+0x3ec>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006878:	4a48      	ldr	r2, [pc, #288]	; (800699c <UART_SetConfig+0x414>)
 800687a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800687e:	461a      	mov	r2, r3
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	fbb3 f3f2 	udiv	r3, r3, r2
 8006886:	005a      	lsls	r2, r3, #1
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	685b      	ldr	r3, [r3, #4]
 800688c:	085b      	lsrs	r3, r3, #1
 800688e:	441a      	add	r2, r3
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	fbb2 f3f3 	udiv	r3, r2, r3
 8006898:	b29b      	uxth	r3, r3
 800689a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	2b0f      	cmp	r3, #15
 80068a0:	d916      	bls.n	80068d0 <UART_SetConfig+0x348>
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068a8:	d212      	bcs.n	80068d0 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	f023 030f 	bic.w	r3, r3, #15
 80068b2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	085b      	lsrs	r3, r3, #1
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	f003 0307 	and.w	r3, r3, #7
 80068be:	b29a      	uxth	r2, r3
 80068c0:	89fb      	ldrh	r3, [r7, #14]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	89fa      	ldrh	r2, [r7, #14]
 80068cc:	60da      	str	r2, [r3, #12]
 80068ce:	e051      	b.n	8006974 <UART_SetConfig+0x3ec>
      }
      else
      {
        ret = HAL_ERROR;
 80068d0:	2301      	movs	r3, #1
 80068d2:	76bb      	strb	r3, [r7, #26]
 80068d4:	e04e      	b.n	8006974 <UART_SetConfig+0x3ec>
      }
    }
  }
  else
  {
    switch (clocksource)
 80068d6:	7efb      	ldrb	r3, [r7, #27]
 80068d8:	3b01      	subs	r3, #1
 80068da:	2b07      	cmp	r3, #7
 80068dc:	d821      	bhi.n	8006922 <UART_SetConfig+0x39a>
 80068de:	a201      	add	r2, pc, #4	; (adr r2, 80068e4 <UART_SetConfig+0x35c>)
 80068e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068e4:	08006905 	.word	0x08006905
 80068e8:	0800690d 	.word	0x0800690d
 80068ec:	08006923 	.word	0x08006923
 80068f0:	08006913 	.word	0x08006913
 80068f4:	08006923 	.word	0x08006923
 80068f8:	08006923 	.word	0x08006923
 80068fc:	08006923 	.word	0x08006923
 8006900:	0800691b 	.word	0x0800691b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006904:	f7fe f9d6 	bl	8004cb4 <HAL_RCC_GetPCLK2Freq>
 8006908:	6178      	str	r0, [r7, #20]
        break;
 800690a:	e00f      	b.n	800692c <UART_SetConfig+0x3a4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800690c:	4b24      	ldr	r3, [pc, #144]	; (80069a0 <UART_SetConfig+0x418>)
 800690e:	617b      	str	r3, [r7, #20]
        break;
 8006910:	e00c      	b.n	800692c <UART_SetConfig+0x3a4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006912:	f7fe f93b 	bl	8004b8c <HAL_RCC_GetSysClockFreq>
 8006916:	6178      	str	r0, [r7, #20]
        break;
 8006918:	e008      	b.n	800692c <UART_SetConfig+0x3a4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800691a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800691e:	617b      	str	r3, [r7, #20]
        break;
 8006920:	e004      	b.n	800692c <UART_SetConfig+0x3a4>
      default:
        pclk = 0U;
 8006922:	2300      	movs	r3, #0
 8006924:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006926:	2301      	movs	r3, #1
 8006928:	76bb      	strb	r3, [r7, #26]
        break;
 800692a:	bf00      	nop
    }

    if (pclk != 0U)
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d020      	beq.n	8006974 <UART_SetConfig+0x3ec>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006936:	4a19      	ldr	r2, [pc, #100]	; (800699c <UART_SetConfig+0x414>)
 8006938:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800693c:	461a      	mov	r2, r3
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	fbb3 f2f2 	udiv	r2, r3, r2
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	085b      	lsrs	r3, r3, #1
 800694a:	441a      	add	r2, r3
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	685b      	ldr	r3, [r3, #4]
 8006950:	fbb2 f3f3 	udiv	r3, r2, r3
 8006954:	b29b      	uxth	r3, r3
 8006956:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006958:	693b      	ldr	r3, [r7, #16]
 800695a:	2b0f      	cmp	r3, #15
 800695c:	d908      	bls.n	8006970 <UART_SetConfig+0x3e8>
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006964:	d204      	bcs.n	8006970 <UART_SetConfig+0x3e8>
      {
        huart->Instance->BRR = usartdiv;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	693a      	ldr	r2, [r7, #16]
 800696c:	60da      	str	r2, [r3, #12]
 800696e:	e001      	b.n	8006974 <UART_SetConfig+0x3ec>
      }
      else
      {
        ret = HAL_ERROR;
 8006970:	2301      	movs	r3, #1
 8006972:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2200      	movs	r2, #0
 8006988:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 8006990:	7ebb      	ldrb	r3, [r7, #26]
}
 8006992:	4618      	mov	r0, r3
 8006994:	3720      	adds	r7, #32
 8006996:	46bd      	mov	sp, r7
 8006998:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800699c:	080126c8 	.word	0x080126c8
 80069a0:	00f42400 	.word	0x00f42400

080069a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b083      	sub	sp, #12
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069b0:	f003 0301 	and.w	r3, r3, #1
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00a      	beq.n	80069ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	430a      	orrs	r2, r1
 80069cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d2:	f003 0302 	and.w	r3, r3, #2
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00a      	beq.n	80069f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	430a      	orrs	r2, r1
 80069ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069f4:	f003 0304 	and.w	r3, r3, #4
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d00a      	beq.n	8006a12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	430a      	orrs	r2, r1
 8006a10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a16:	f003 0308 	and.w	r3, r3, #8
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d00a      	beq.n	8006a34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	430a      	orrs	r2, r1
 8006a32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a38:	f003 0310 	and.w	r3, r3, #16
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d00a      	beq.n	8006a56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	689b      	ldr	r3, [r3, #8]
 8006a46:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	430a      	orrs	r2, r1
 8006a54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a5a:	f003 0320 	and.w	r3, r3, #32
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d00a      	beq.n	8006a78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	430a      	orrs	r2, r1
 8006a76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d01a      	beq.n	8006aba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	430a      	orrs	r2, r1
 8006a98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a9e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006aa2:	d10a      	bne.n	8006aba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	685b      	ldr	r3, [r3, #4]
 8006aaa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	430a      	orrs	r2, r1
 8006ab8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00a      	beq.n	8006adc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	605a      	str	r2, [r3, #4]
  }
}
 8006adc:	bf00      	nop
 8006ade:	370c      	adds	r7, #12
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b086      	sub	sp, #24
 8006aec:	af02      	add	r7, sp, #8
 8006aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006af8:	f7fc f9d4 	bl	8002ea4 <HAL_GetTick>
 8006afc:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0308 	and.w	r3, r3, #8
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	d10e      	bne.n	8006b2a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b10:	9300      	str	r3, [sp, #0]
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006b1a:	6878      	ldr	r0, [r7, #4]
 8006b1c:	f000 f82c 	bl	8006b78 <UART_WaitOnFlagUntilTimeout>
 8006b20:	4603      	mov	r3, r0
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d001      	beq.n	8006b2a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e022      	b.n	8006b70 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 0304 	and.w	r3, r3, #4
 8006b34:	2b04      	cmp	r3, #4
 8006b36:	d10e      	bne.n	8006b56 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b38:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b3c:	9300      	str	r3, [sp, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2200      	movs	r2, #0
 8006b42:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 f816 	bl	8006b78 <UART_WaitOnFlagUntilTimeout>
 8006b4c:	4603      	mov	r3, r0
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d001      	beq.n	8006b56 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b52:	2303      	movs	r3, #3
 8006b54:	e00c      	b.n	8006b70 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	2220      	movs	r2, #32
 8006b5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2220      	movs	r2, #32
 8006b62:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2200      	movs	r2, #0
 8006b6a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3710      	adds	r7, #16
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bd80      	pop	{r7, pc}

08006b78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b084      	sub	sp, #16
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	60f8      	str	r0, [r7, #12]
 8006b80:	60b9      	str	r1, [r7, #8]
 8006b82:	603b      	str	r3, [r7, #0]
 8006b84:	4613      	mov	r3, r2
 8006b86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b88:	e062      	b.n	8006c50 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b8a:	69bb      	ldr	r3, [r7, #24]
 8006b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b90:	d05e      	beq.n	8006c50 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b92:	f7fc f987 	bl	8002ea4 <HAL_GetTick>
 8006b96:	4602      	mov	r2, r0
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	1ad3      	subs	r3, r2, r3
 8006b9c:	69ba      	ldr	r2, [r7, #24]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d302      	bcc.n	8006ba8 <UART_WaitOnFlagUntilTimeout+0x30>
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d11d      	bne.n	8006be4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006bb6:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	689a      	ldr	r2, [r3, #8]
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f022 0201 	bic.w	r2, r2, #1
 8006bc6:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2220      	movs	r2, #32
 8006bcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2220      	movs	r2, #32
 8006bd4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8006be0:	2303      	movs	r3, #3
 8006be2:	e045      	b.n	8006c70 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f003 0304 	and.w	r3, r3, #4
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d02e      	beq.n	8006c50 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	69db      	ldr	r3, [r3, #28]
 8006bf8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006bfc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c00:	d126      	bne.n	8006c50 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c0a:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006c1a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	689a      	ldr	r2, [r3, #8]
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f022 0201 	bic.w	r2, r2, #1
 8006c2a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2220      	movs	r2, #32
 8006c30:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	2220      	movs	r2, #32
 8006c38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	2220      	movs	r2, #32
 8006c40:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
          
          return HAL_TIMEOUT;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e00f      	b.n	8006c70 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	69da      	ldr	r2, [r3, #28]
 8006c56:	68bb      	ldr	r3, [r7, #8]
 8006c58:	4013      	ands	r3, r2
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	bf0c      	ite	eq
 8006c60:	2301      	moveq	r3, #1
 8006c62:	2300      	movne	r3, #0
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	461a      	mov	r2, r3
 8006c68:	79fb      	ldrb	r3, [r7, #7]
 8006c6a:	429a      	cmp	r2, r3
 8006c6c:	d08d      	beq.n	8006b8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c6e:	2300      	movs	r3, #0
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3710      	adds	r7, #16
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b083      	sub	sp, #12
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006c8e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	689a      	ldr	r2, [r3, #8]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8006c9e:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2220      	movs	r2, #32
 8006ca4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 8006ca8:	bf00      	nop
 8006caa:	370c      	adds	r7, #12
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b083      	sub	sp, #12
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681a      	ldr	r2, [r3, #0]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006cca:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	689b      	ldr	r3, [r3, #8]
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	6812      	ldr	r2, [r2, #0]
 8006cd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006cda:	f023 0301 	bic.w	r3, r3, #1
 8006cde:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2220      	movs	r2, #32
 8006ce4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8006cee:	bf00      	nop
 8006cf0:	370c      	adds	r7, #12
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr

08006cfa <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006cfa:	b580      	push	{r7, lr}
 8006cfc:	b084      	sub	sp, #16
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d06:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	f003 0320 	and.w	r3, r3, #32
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d114      	bne.n	8006d40 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	689a      	ldr	r2, [r3, #8]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006d2c:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d3c:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006d3e:	e002      	b.n	8006d46 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 8006d40:	68f8      	ldr	r0, [r7, #12]
 8006d42:	f7fb fa1d 	bl	8002180 <HAL_UART_TxCpltCallback>
}
 8006d46:	bf00      	nop
 8006d48:	3710      	adds	r7, #16
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}

08006d4e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006d4e:	b580      	push	{r7, lr}
 8006d50:	b084      	sub	sp, #16
 8006d52:	af00      	add	r7, sp, #0
 8006d54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d5a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f7ff fbff 	bl	8006560 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006d62:	bf00      	nop
 8006d64:	3710      	adds	r7, #16
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}

08006d6a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006d6a:	b580      	push	{r7, lr}
 8006d6c:	b086      	sub	sp, #24
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d76:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006d78:	697b      	ldr	r3, [r7, #20]
 8006d7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006d7e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006d88:	697b      	ldr	r3, [r7, #20]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d92:	2b80      	cmp	r3, #128	; 0x80
 8006d94:	d109      	bne.n	8006daa <UART_DMAError+0x40>
 8006d96:	693b      	ldr	r3, [r7, #16]
 8006d98:	2b21      	cmp	r3, #33	; 0x21
 8006d9a:	d106      	bne.n	8006daa <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8006da4:	6978      	ldr	r0, [r7, #20]
 8006da6:	f7ff ff67 	bl	8006c78 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	689b      	ldr	r3, [r3, #8]
 8006db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006db4:	2b40      	cmp	r3, #64	; 0x40
 8006db6:	d109      	bne.n	8006dcc <UART_DMAError+0x62>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	2b22      	cmp	r3, #34	; 0x22
 8006dbc:	d106      	bne.n	8006dcc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8006dc6:	6978      	ldr	r0, [r7, #20]
 8006dc8:	f7ff ff74 	bl	8006cb4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006dcc:	697b      	ldr	r3, [r7, #20]
 8006dce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dd2:	f043 0210 	orr.w	r2, r3, #16
 8006dd6:	697b      	ldr	r3, [r7, #20]
 8006dd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006ddc:	6978      	ldr	r0, [r7, #20]
 8006dde:	f7ff fbc9 	bl	8006574 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006de2:	bf00      	nop
 8006de4:	3718      	adds	r7, #24
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}

08006dea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006dea:	b580      	push	{r7, lr}
 8006dec:	b084      	sub	sp, #16
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006df6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2200      	movs	r2, #0
 8006e04:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f7ff fbb3 	bl	8006574 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e0e:	bf00      	nop
 8006e10:	3710      	adds	r7, #16
 8006e12:	46bd      	mov	sp, r7
 8006e14:	bd80      	pop	{r7, pc}

08006e16 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006e16:	b480      	push	{r7}
 8006e18:	b083      	sub	sp, #12
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e24:	2b21      	cmp	r3, #33	; 0x21
 8006e26:	d12a      	bne.n	8006e7e <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006e2e:	b29b      	uxth	r3, r3
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d110      	bne.n	8006e56 <UART_TxISR_8BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e42:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006e52:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8006e54:	e013      	b.n	8006e7e <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e5a:	781a      	ldrb	r2, [r3, #0]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e66:	1c5a      	adds	r2, r3, #1
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006e72:	b29b      	uxth	r3, r3
 8006e74:	3b01      	subs	r3, #1
 8006e76:	b29a      	uxth	r2, r3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8006e7e:	bf00      	nop
 8006e80:	370c      	adds	r7, #12
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr

08006e8a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	b085      	sub	sp, #20
 8006e8e:	af00      	add	r7, sp, #0
 8006e90:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006e98:	2b21      	cmp	r3, #33	; 0x21
 8006e9a:	d12f      	bne.n	8006efc <UART_TxISR_16BIT+0x72>
  {
    if (huart->TxXferCount == 0U)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d110      	bne.n	8006eca <UART_TxISR_16BIT+0x40>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006eb6:	601a      	str	r2, [r3, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ec6:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8006ec8:	e018      	b.n	8006efc <UART_TxISR_16BIT+0x72>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ece:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	881b      	ldrh	r3, [r3, #0]
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ede:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ee4:	1c9a      	adds	r2, r3, #2
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	3b01      	subs	r3, #1
 8006ef4:	b29a      	uxth	r2, r3
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
}
 8006efc:	bf00      	nop
 8006efe:	3714      	adds	r7, #20
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006f16:	2b21      	cmp	r3, #33	; 0x21
 8006f18:	d13d      	bne.n	8006f96 <UART_TxISR_8BIT_FIFOEN+0x8e>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006f20:	81fb      	strh	r3, [r7, #14]
 8006f22:	e035      	b.n	8006f90 <UART_TxISR_8BIT_FIFOEN+0x88>
    {
      if (huart->TxXferCount == 0U)
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006f2a:	b29b      	uxth	r3, r3
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d111      	bne.n	8006f54 <UART_TxISR_8BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	689a      	ldr	r2, [r3, #8]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8006f3e:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681a      	ldr	r2, [r3, #0]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006f4e:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 8006f50:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 8006f52:	e020      	b.n	8006f96 <UART_TxISR_8BIT_FIFOEN+0x8e>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	69db      	ldr	r3, [r3, #28]
 8006f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d013      	beq.n	8006f8a <UART_TxISR_8BIT_FIFOEN+0x82>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f66:	781a      	ldrb	r2, [r3, #0]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006f72:	1c5a      	adds	r2, r3, #1
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	3b01      	subs	r3, #1
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8006f8a:	89fb      	ldrh	r3, [r7, #14]
 8006f8c:	3b01      	subs	r3, #1
 8006f8e:	81fb      	strh	r3, [r7, #14]
 8006f90:	89fb      	ldrh	r3, [r7, #14]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1c6      	bne.n	8006f24 <UART_TxISR_8BIT_FIFOEN+0x1c>
}
 8006f96:	bf00      	nop
 8006f98:	3714      	adds	r7, #20
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa0:	4770      	bx	lr

08006fa2 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006fa2:	b480      	push	{r7}
 8006fa4:	b085      	sub	sp, #20
 8006fa6:	af00      	add	r7, sp, #0
 8006fa8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006fb0:	2b21      	cmp	r3, #33	; 0x21
 8006fb2:	d142      	bne.n	800703a <UART_TxISR_16BIT_FIFOEN+0x98>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8006fba:	81fb      	strh	r3, [r7, #14]
 8006fbc:	e03a      	b.n	8007034 <UART_TxISR_16BIT_FIFOEN+0x92>
    {
      if (huart->TxXferCount == 0U)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d111      	bne.n	8006fee <UART_TxISR_16BIT_FIFOEN+0x4c>
      {
        /* Disable the TX FIFO threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	689a      	ldr	r2, [r3, #8]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8006fd8:	609a      	str	r2, [r3, #8]

        /* Enable the UART Transmit Complete Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	681a      	ldr	r2, [r3, #0]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006fe8:	601a      	str	r2, [r3, #0]

        break; /* force exit loop */
 8006fea:	bf00      	nop
      {
        /* Nothing to do */
      }
    }
  }
}
 8006fec:	e025      	b.n	800703a <UART_TxISR_16BIT_FIFOEN+0x98>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	69db      	ldr	r3, [r3, #28]
 8006ff4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d018      	beq.n	800702e <UART_TxISR_16BIT_FIFOEN+0x8c>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007000:	60bb      	str	r3, [r7, #8]
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	881b      	ldrh	r3, [r3, #0]
 8007006:	461a      	mov	r2, r3
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007010:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007016:	1c9a      	adds	r2, r3, #2
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8007022:	b29b      	uxth	r3, r3
 8007024:	3b01      	subs	r3, #1
 8007026:	b29a      	uxth	r2, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800702e:	89fb      	ldrh	r3, [r7, #14]
 8007030:	3b01      	subs	r3, #1
 8007032:	81fb      	strh	r3, [r7, #14]
 8007034:	89fb      	ldrh	r3, [r7, #14]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1c1      	bne.n	8006fbe <UART_TxISR_16BIT_FIFOEN+0x1c>
}
 800703a:	bf00      	nop
 800703c:	3714      	adds	r7, #20
 800703e:	46bd      	mov	sp, r7
 8007040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007044:	4770      	bx	lr

08007046 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007046:	b580      	push	{r7, lr}
 8007048:	b082      	sub	sp, #8
 800704a:	af00      	add	r7, sp, #0
 800704c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800705c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2220      	movs	r2, #32
 8007062:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2200      	movs	r2, #0
 800706a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f7fb f887 	bl	8002180 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007072:	bf00      	nop
 8007074:	3708      	adds	r7, #8
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800707a:	b580      	push	{r7, lr}
 800707c:	b084      	sub	sp, #16
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007088:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007090:	2b22      	cmp	r3, #34	; 0x22
 8007092:	d13b      	bne.n	800710c <UART_RxISR_8BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800709a:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800709c:	89bb      	ldrh	r3, [r7, #12]
 800709e:	b2d9      	uxtb	r1, r3
 80070a0:	89fb      	ldrh	r3, [r7, #14]
 80070a2:	b2da      	uxtb	r2, r3
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070a8:	400a      	ands	r2, r1
 80070aa:	b2d2      	uxtb	r2, r2
 80070ac:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80070b2:	1c5a      	adds	r2, r3, #1
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80070be:	b29b      	uxth	r3, r3
 80070c0:	3b01      	subs	r3, #1
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d122      	bne.n	800711c <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	681a      	ldr	r2, [r3, #0]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80070e4:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	689a      	ldr	r2, [r3, #8]
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f022 0201 	bic.w	r2, r2, #1
 80070f4:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	2220      	movs	r2, #32
 80070fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f7fb f80f 	bl	8002128 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800710a:	e007      	b.n	800711c <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	699a      	ldr	r2, [r3, #24]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f042 0208 	orr.w	r2, r2, #8
 800711a:	619a      	str	r2, [r3, #24]
}
 800711c:	bf00      	nop
 800711e:	3710      	adds	r7, #16
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}

08007124 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8007132:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800713a:	2b22      	cmp	r3, #34	; 0x22
 800713c:	d13b      	bne.n	80071b6 <UART_RxISR_16BIT+0x92>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007144:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800714a:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800714c:	89ba      	ldrh	r2, [r7, #12]
 800714e:	89fb      	ldrh	r3, [r7, #14]
 8007150:	4013      	ands	r3, r2
 8007152:	b29a      	uxth	r2, r3
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800715c:	1c9a      	adds	r2, r3, #2
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007168:	b29b      	uxth	r3, r3
 800716a:	3b01      	subs	r3, #1
 800716c:	b29a      	uxth	r2, r3
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800717a:	b29b      	uxth	r3, r3
 800717c:	2b00      	cmp	r3, #0
 800717e:	d122      	bne.n	80071c6 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681a      	ldr	r2, [r3, #0]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800718e:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	689a      	ldr	r2, [r3, #8]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	f022 0201 	bic.w	r2, r2, #1
 800719e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2220      	movs	r2, #32
 80071a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	2200      	movs	r2, #0
 80071ac:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f7fa ffba 	bl	8002128 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80071b4:	e007      	b.n	80071c6 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	699a      	ldr	r2, [r3, #24]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f042 0208 	orr.w	r2, r2, #8
 80071c4:	619a      	str	r2, [r3, #24]
}
 80071c6:	bf00      	nop
 80071c8:	3710      	adds	r7, #16
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
	...

080071d0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80071de:	81bb      	strh	r3, [r7, #12]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80071e6:	2b22      	cmp	r3, #34	; 0x22
 80071e8:	d168      	bne.n	80072bc <UART_RxISR_8BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80071f0:	81fb      	strh	r3, [r7, #14]
 80071f2:	e03f      	b.n	8007274 <UART_RxISR_8BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071fa:	813b      	strh	r3, [r7, #8]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80071fc:	893b      	ldrh	r3, [r7, #8]
 80071fe:	b2d9      	uxtb	r1, r3
 8007200:	89bb      	ldrh	r3, [r7, #12]
 8007202:	b2da      	uxtb	r2, r3
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007208:	400a      	ands	r2, r1
 800720a:	b2d2      	uxtb	r2, r2
 800720c:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007212:	1c5a      	adds	r2, r3, #1
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800721e:	b29b      	uxth	r3, r3
 8007220:	3b01      	subs	r3, #1
 8007222:	b29a      	uxth	r2, r3
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007230:	b29b      	uxth	r3, r3
 8007232:	2b00      	cmp	r3, #0
 8007234:	d11b      	bne.n	800726e <UART_RxISR_8BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007244:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	687a      	ldr	r2, [r7, #4]
 800724e:	6812      	ldr	r2, [r2, #0]
 8007250:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007254:	f023 0301 	bic.w	r3, r3, #1
 8007258:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2220      	movs	r2, #32
 800725e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2200      	movs	r2, #0
 8007266:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f7fa ff5d 	bl	8002128 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 800726e:	89fb      	ldrh	r3, [r7, #14]
 8007270:	3b01      	subs	r3, #1
 8007272:	81fb      	strh	r3, [r7, #14]
 8007274:	89fb      	ldrh	r3, [r7, #14]
 8007276:	2b00      	cmp	r3, #0
 8007278:	d1bc      	bne.n	80071f4 <UART_RxISR_8BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007280:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007282:	897b      	ldrh	r3, [r7, #10]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d021      	beq.n	80072cc <UART_RxISR_8BIT_FIFOEN+0xfc>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800728e:	897a      	ldrh	r2, [r7, #10]
 8007290:	429a      	cmp	r2, r3
 8007292:	d21b      	bcs.n	80072cc <UART_RxISR_8BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	689a      	ldr	r2, [r3, #8]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80072a2:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	4a0b      	ldr	r2, [pc, #44]	; (80072d4 <UART_RxISR_8BIT_FIFOEN+0x104>)
 80072a8:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f042 0220 	orr.w	r2, r2, #32
 80072b8:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80072ba:	e007      	b.n	80072cc <UART_RxISR_8BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	699a      	ldr	r2, [r3, #24]
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f042 0208 	orr.w	r2, r2, #8
 80072ca:	619a      	str	r2, [r3, #24]
}
 80072cc:	bf00      	nop
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	0800707b 	.word	0x0800707b

080072d8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b086      	sub	sp, #24
 80072dc:	af00      	add	r7, sp, #0
 80072de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80072e6:	82bb      	strh	r3, [r7, #20]
  uint16_t  uhdata;
  uint16_t   nb_rx_data;
  uint16_t  rxdatacount;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80072ee:	2b22      	cmp	r3, #34	; 0x22
 80072f0:	d168      	bne.n	80073c4 <UART_RxISR_16BIT_FIFOEN+0xec>
  {
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80072f8:	82fb      	strh	r3, [r7, #22]
 80072fa:	e03f      	b.n	800737c <UART_RxISR_16BIT_FIFOEN+0xa4>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007302:	823b      	strh	r3, [r7, #16]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007308:	60fb      	str	r3, [r7, #12]
      *tmp = (uint16_t)(uhdata & uhMask);
 800730a:	8a3a      	ldrh	r2, [r7, #16]
 800730c:	8abb      	ldrh	r3, [r7, #20]
 800730e:	4013      	ands	r3, r2
 8007310:	b29a      	uxth	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800731a:	1c9a      	adds	r2, r3, #2
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007326:	b29b      	uxth	r3, r3
 8007328:	3b01      	subs	r3, #1
 800732a:	b29a      	uxth	r2, r3
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

      if (huart->RxXferCount == 0U)
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007338:	b29b      	uxth	r3, r3
 800733a:	2b00      	cmp	r3, #0
 800733c:	d11b      	bne.n	8007376 <UART_RxISR_16BIT_FIFOEN+0x9e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	681a      	ldr	r2, [r3, #0]
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800734c:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	689b      	ldr	r3, [r3, #8]
 8007354:	687a      	ldr	r2, [r7, #4]
 8007356:	6812      	ldr	r2, [r2, #0]
 8007358:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800735c:	f023 0301 	bic.w	r3, r3, #1
 8007360:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2220      	movs	r2, #32
 8007366:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	f7fa fed9 	bl	8002128 <HAL_UART_RxCpltCallback>
    for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--)
 8007376:	8afb      	ldrh	r3, [r7, #22]
 8007378:	3b01      	subs	r3, #1
 800737a:	82fb      	strh	r3, [r7, #22]
 800737c:	8afb      	ldrh	r3, [r7, #22]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d1bc      	bne.n	80072fc <UART_RxISR_16BIT_FIFOEN+0x24>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007388:	827b      	strh	r3, [r7, #18]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800738a:	8a7b      	ldrh	r3, [r7, #18]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d021      	beq.n	80073d4 <UART_RxISR_16BIT_FIFOEN+0xfc>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8007396:	8a7a      	ldrh	r2, [r7, #18]
 8007398:	429a      	cmp	r2, r3
 800739a:	d21b      	bcs.n	80073d4 <UART_RxISR_16BIT_FIFOEN+0xfc>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	689a      	ldr	r2, [r3, #8]
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80073aa:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a0b      	ldr	r2, [pc, #44]	; (80073dc <UART_RxISR_16BIT_FIFOEN+0x104>)
 80073b0:	66da      	str	r2, [r3, #108]	; 0x6c

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f042 0220 	orr.w	r2, r2, #32
 80073c0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80073c2:	e007      	b.n	80073d4 <UART_RxISR_16BIT_FIFOEN+0xfc>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	699a      	ldr	r2, [r3, #24]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f042 0208 	orr.w	r2, r2, #8
 80073d2:	619a      	str	r2, [r3, #24]
}
 80073d4:	bf00      	nop
 80073d6:	3718      	adds	r7, #24
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}
 80073dc:	08007125 	.word	0x08007125

080073e0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80073e8:	bf00      	nop
 80073ea:	370c      	adds	r7, #12
 80073ec:	46bd      	mov	sp, r7
 80073ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f2:	4770      	bx	lr

080073f4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b083      	sub	sp, #12
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80073fc:	bf00      	nop
 80073fe:	370c      	adds	r7, #12
 8007400:	46bd      	mov	sp, r7
 8007402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007406:	4770      	bx	lr

08007408 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007408:	b480      	push	{r7}
 800740a:	b083      	sub	sp, #12
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007410:	bf00      	nop
 8007412:	370c      	adds	r7, #12
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800742a:	2b01      	cmp	r3, #1
 800742c:	d101      	bne.n	8007432 <HAL_UARTEx_DisableFifoMode+0x16>
 800742e:	2302      	movs	r3, #2
 8007430:	e027      	b.n	8007482 <HAL_UARTEx_DisableFifoMode+0x66>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	2201      	movs	r2, #1
 8007436:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2224      	movs	r2, #36	; 0x24
 800743e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f022 0201 	bic.w	r2, r2, #1
 8007458:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007460:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2200      	movs	r2, #0
 8007466:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68fa      	ldr	r2, [r7, #12]
 800746e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2220      	movs	r2, #32
 8007474:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748c:	4770      	bx	lr

0800748e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800748e:	b580      	push	{r7, lr}
 8007490:	b084      	sub	sp, #16
 8007492:	af00      	add	r7, sp, #0
 8007494:	6078      	str	r0, [r7, #4]
 8007496:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d101      	bne.n	80074a6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80074a2:	2302      	movs	r3, #2
 80074a4:	e02d      	b.n	8007502 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2201      	movs	r2, #1
 80074aa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2224      	movs	r2, #36	; 0x24
 80074b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	681a      	ldr	r2, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f022 0201 	bic.w	r2, r2, #1
 80074cc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	683a      	ldr	r2, [r7, #0]
 80074de:	430a      	orrs	r2, r1
 80074e0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 f850 	bl	8007588 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2220      	movs	r2, #32
 80074f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2200      	movs	r2, #0
 80074fc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007500:	2300      	movs	r3, #0
}
 8007502:	4618      	mov	r0, r3
 8007504:	3710      	adds	r7, #16
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}

0800750a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800750a:	b580      	push	{r7, lr}
 800750c:	b084      	sub	sp, #16
 800750e:	af00      	add	r7, sp, #0
 8007510:	6078      	str	r0, [r7, #4]
 8007512:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800751a:	2b01      	cmp	r3, #1
 800751c:	d101      	bne.n	8007522 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800751e:	2302      	movs	r3, #2
 8007520:	e02d      	b.n	800757e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2201      	movs	r2, #1
 8007526:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2224      	movs	r2, #36	; 0x24
 800752e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	681a      	ldr	r2, [r3, #0]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f022 0201 	bic.w	r2, r2, #1
 8007548:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	683a      	ldr	r2, [r7, #0]
 800755a:	430a      	orrs	r2, r1
 800755c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	f000 f812 	bl	8007588 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68fa      	ldr	r2, [r7, #12]
 800756a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2220      	movs	r2, #32
 8007570:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800757c:	2300      	movs	r3, #0
}
 800757e:	4618      	mov	r0, r3
 8007580:	3710      	adds	r7, #16
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
	...

08007588 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007588:	b480      	push	{r7}
 800758a:	b089      	sub	sp, #36	; 0x24
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8007590:	4a2f      	ldr	r2, [pc, #188]	; (8007650 <UARTEx_SetNbDataToProcess+0xc8>)
 8007592:	f107 0314 	add.w	r3, r7, #20
 8007596:	e892 0003 	ldmia.w	r2, {r0, r1}
 800759a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800759e:	4a2d      	ldr	r2, [pc, #180]	; (8007654 <UARTEx_SetNbDataToProcess+0xcc>)
 80075a0:	f107 030c 	add.w	r3, r7, #12
 80075a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80075a8:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d108      	bne.n	80075c6 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2201      	movs	r2, #1
 80075b8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2201      	movs	r2, #1
 80075c0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80075c4:	e03d      	b.n	8007642 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80075c6:	2308      	movs	r3, #8
 80075c8:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80075ca:	2308      	movs	r3, #8
 80075cc:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	689b      	ldr	r3, [r3, #8]
 80075d4:	0e5b      	lsrs	r3, r3, #25
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	f003 0307 	and.w	r3, r3, #7
 80075dc:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	0f5b      	lsrs	r3, r3, #29
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	f003 0307 	and.w	r3, r3, #7
 80075ec:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 80075ee:	7fbb      	ldrb	r3, [r7, #30]
 80075f0:	7f3a      	ldrb	r2, [r7, #28]
 80075f2:	f107 0120 	add.w	r1, r7, #32
 80075f6:	440a      	add	r2, r1
 80075f8:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80075fc:	fb02 f303 	mul.w	r3, r2, r3
 8007600:	7f3a      	ldrb	r2, [r7, #28]
 8007602:	f107 0120 	add.w	r1, r7, #32
 8007606:	440a      	add	r2, r1
 8007608:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800760c:	fb93 f3f2 	sdiv	r3, r3, r2
 8007610:	b29a      	uxth	r2, r3
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8007618:	7ffb      	ldrb	r3, [r7, #31]
 800761a:	7f7a      	ldrb	r2, [r7, #29]
 800761c:	f107 0120 	add.w	r1, r7, #32
 8007620:	440a      	add	r2, r1
 8007622:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8007626:	fb02 f303 	mul.w	r3, r2, r3
 800762a:	7f7a      	ldrb	r2, [r7, #29]
 800762c:	f107 0120 	add.w	r1, r7, #32
 8007630:	440a      	add	r2, r1
 8007632:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8007636:	fb93 f3f2 	sdiv	r3, r3, r2
 800763a:	b29a      	uxth	r2, r3
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007642:	bf00      	nop
 8007644:	3724      	adds	r7, #36	; 0x24
 8007646:	46bd      	mov	sp, r7
 8007648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764c:	4770      	bx	lr
 800764e:	bf00      	nop
 8007650:	08012298 	.word	0x08012298
 8007654:	080122a0 	.word	0x080122a0

08007658 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b088      	sub	sp, #32
 800765c:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800765e:	2300      	movs	r3, #0
 8007660:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007662:	f107 0308 	add.w	r3, r7, #8
 8007666:	2218      	movs	r2, #24
 8007668:	2100      	movs	r1, #0
 800766a:	4618      	mov	r0, r3
 800766c:	f001 fb4c 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007670:	233f      	movs	r3, #63	; 0x3f
 8007672:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 8007674:	2381      	movs	r3, #129	; 0x81
 8007676:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007678:	1dfb      	adds	r3, r7, #7
 800767a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800767c:	2301      	movs	r3, #1
 800767e:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007680:	f107 0308 	add.w	r3, r7, #8
 8007684:	2100      	movs	r1, #0
 8007686:	4618      	mov	r0, r3
 8007688:	f001 fefc 	bl	8009484 <hci_send_req>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	da01      	bge.n	8007696 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 8007692:	23ff      	movs	r3, #255	; 0xff
 8007694:	e000      	b.n	8007698 <aci_gap_set_non_discoverable+0x40>
  return status;
 8007696:	79fb      	ldrb	r3, [r7, #7]
}
 8007698:	4618      	mov	r0, r3
 800769a:	3720      	adds	r7, #32
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}

080076a0 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Slave_Conn_Interval_Min,
                                     uint16_t Slave_Conn_Interval_Max )
{
 80076a0:	b5b0      	push	{r4, r5, r7, lr}
 80076a2:	b0ce      	sub	sp, #312	; 0x138
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	4605      	mov	r5, r0
 80076a8:	460c      	mov	r4, r1
 80076aa:	4610      	mov	r0, r2
 80076ac:	4619      	mov	r1, r3
 80076ae:	1dfb      	adds	r3, r7, #7
 80076b0:	462a      	mov	r2, r5
 80076b2:	701a      	strb	r2, [r3, #0]
 80076b4:	1d3b      	adds	r3, r7, #4
 80076b6:	4622      	mov	r2, r4
 80076b8:	801a      	strh	r2, [r3, #0]
 80076ba:	1cbb      	adds	r3, r7, #2
 80076bc:	4602      	mov	r2, r0
 80076be:	801a      	strh	r2, [r3, #0]
 80076c0:	1dbb      	adds	r3, r7, #6
 80076c2:	460a      	mov	r2, r1
 80076c4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 80076c6:	f107 0310 	add.w	r3, r7, #16
 80076ca:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 80076ce:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 80076d2:	3308      	adds	r3, #8
 80076d4:	f107 0210 	add.w	r2, r7, #16
 80076d8:	4413      	add	r3, r2
 80076da:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 80076de:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 80076e2:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 80076e6:	4413      	add	r3, r2
 80076e8:	3309      	adds	r3, #9
 80076ea:	f107 0210 	add.w	r2, r7, #16
 80076ee:	4413      	add	r3, r2
 80076f0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80076f4:	f107 030f 	add.w	r3, r7, #15
 80076f8:	2200      	movs	r2, #0
 80076fa:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80076fc:	2300      	movs	r3, #0
 80076fe:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Type = Advertising_Type;
 8007702:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007706:	1dfa      	adds	r2, r7, #7
 8007708:	7812      	ldrb	r2, [r2, #0]
 800770a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800770c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007710:	3301      	adds	r3, #1
 8007712:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 8007716:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800771a:	1d3a      	adds	r2, r7, #4
 800771c:	8812      	ldrh	r2, [r2, #0]
 800771e:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 8007722:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007726:	3302      	adds	r3, #2
 8007728:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800772c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007730:	1cba      	adds	r2, r7, #2
 8007732:	8812      	ldrh	r2, [r2, #0]
 8007734:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 8007738:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800773c:	3302      	adds	r3, #2
 800773e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 8007742:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007746:	1dba      	adds	r2, r7, #6
 8007748:	7812      	ldrb	r2, [r2, #0]
 800774a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800774c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007750:	3301      	adds	r3, #1
 8007752:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 8007756:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800775a:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 800775e:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8007760:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007764:	3301      	adds	r3, #1
 8007766:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800776a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800776e:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8007772:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 8007774:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007778:	3301      	adds	r3, #1
 800777a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800777e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007782:	3308      	adds	r3, #8
 8007784:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8007788:	f8d7 1150 	ldr.w	r1, [r7, #336]	; 0x150
 800778c:	4618      	mov	r0, r3
 800778e:	f001 faab 	bl	8008ce8 <Osal_MemCpy>
    index_input += Local_Name_Length;
 8007792:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8007796:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 800779a:	4413      	add	r3, r2
 800779c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 80077a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80077a4:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 80077a8:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 80077aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80077ae:	3301      	adds	r3, #1
 80077b0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 80077b4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80077b8:	3301      	adds	r3, #1
 80077ba:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 80077be:	f8d7 1158 	ldr.w	r1, [r7, #344]	; 0x158
 80077c2:	4618      	mov	r0, r3
 80077c4:	f001 fa90 	bl	8008ce8 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 80077c8:	f897 3154 	ldrb.w	r3, [r7, #340]	; 0x154
 80077cc:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80077d0:	4413      	add	r3, r2
 80077d2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Min = Slave_Conn_Interval_Min;
 80077d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077da:	f8b7 215c 	ldrh.w	r2, [r7, #348]	; 0x15c
 80077de:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 80077e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80077e4:	3302      	adds	r3, #2
 80077e6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp2->Slave_Conn_Interval_Max = Slave_Conn_Interval_Max;
 80077ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80077ee:	f8b7 2160 	ldrh.w	r2, [r7, #352]	; 0x160
 80077f2:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 80077f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80077f8:	3302      	adds	r3, #2
 80077fa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80077fe:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007802:	2218      	movs	r2, #24
 8007804:	2100      	movs	r1, #0
 8007806:	4618      	mov	r0, r3
 8007808:	f001 fa7e 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 800780c:	233f      	movs	r3, #63	; 0x3f
 800780e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x083;
 8007812:	2383      	movs	r3, #131	; 0x83
 8007814:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007818:	f107 0310 	add.w	r3, r7, #16
 800781c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007820:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007824:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007828:	f107 030f 	add.w	r3, r7, #15
 800782c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007830:	2301      	movs	r3, #1
 8007832:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007836:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800783a:	2100      	movs	r1, #0
 800783c:	4618      	mov	r0, r3
 800783e:	f001 fe21 	bl	8009484 <hci_send_req>
 8007842:	4603      	mov	r3, r0
 8007844:	2b00      	cmp	r3, #0
 8007846:	da01      	bge.n	800784c <aci_gap_set_discoverable+0x1ac>
    return BLE_STATUS_TIMEOUT;
 8007848:	23ff      	movs	r3, #255	; 0xff
 800784a:	e002      	b.n	8007852 <aci_gap_set_discoverable+0x1b2>
  return status;
 800784c:	f107 030f 	add.w	r3, r7, #15
 8007850:	781b      	ldrb	r3, [r3, #0]
}
 8007852:	4618      	mov	r0, r3
 8007854:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8007858:	46bd      	mov	sp, r7
 800785a:	bdb0      	pop	{r4, r5, r7, pc}

0800785c <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b0cc      	sub	sp, #304	; 0x130
 8007860:	af00      	add	r7, sp, #0
 8007862:	4602      	mov	r2, r0
 8007864:	1dfb      	adds	r3, r7, #7
 8007866:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 8007868:	f107 0310 	add.w	r3, r7, #16
 800786c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007870:	f107 030f 	add.w	r3, r7, #15
 8007874:	2200      	movs	r2, #0
 8007876:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007878:	2300      	movs	r3, #0
 800787a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->IO_Capability = IO_Capability;
 800787e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007882:	1dfa      	adds	r2, r7, #7
 8007884:	7812      	ldrb	r2, [r2, #0]
 8007886:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007888:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800788c:	3301      	adds	r3, #1
 800788e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007892:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007896:	2218      	movs	r2, #24
 8007898:	2100      	movs	r1, #0
 800789a:	4618      	mov	r0, r3
 800789c:	f001 fa34 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 80078a0:	233f      	movs	r3, #63	; 0x3f
 80078a2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x085;
 80078a6:	2385      	movs	r3, #133	; 0x85
 80078a8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80078ac:	f107 0310 	add.w	r3, r7, #16
 80078b0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80078b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80078b8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80078bc:	f107 030f 	add.w	r3, r7, #15
 80078c0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80078c4:	2301      	movs	r3, #1
 80078c6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80078ca:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80078ce:	2100      	movs	r1, #0
 80078d0:	4618      	mov	r0, r3
 80078d2:	f001 fdd7 	bl	8009484 <hci_send_req>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	da01      	bge.n	80078e0 <aci_gap_set_io_capability+0x84>
    return BLE_STATUS_TIMEOUT;
 80078dc:	23ff      	movs	r3, #255	; 0xff
 80078de:	e002      	b.n	80078e6 <aci_gap_set_io_capability+0x8a>
  return status;
 80078e0:	f107 030f 	add.w	r3, r7, #15
 80078e4:	781b      	ldrb	r3, [r3, #0]
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}

080078f0 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 80078f0:	b5b0      	push	{r4, r5, r7, lr}
 80078f2:	b0cc      	sub	sp, #304	; 0x130
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	4605      	mov	r5, r0
 80078f8:	460c      	mov	r4, r1
 80078fa:	4610      	mov	r0, r2
 80078fc:	4619      	mov	r1, r3
 80078fe:	1dfb      	adds	r3, r7, #7
 8007900:	462a      	mov	r2, r5
 8007902:	701a      	strb	r2, [r3, #0]
 8007904:	1dbb      	adds	r3, r7, #6
 8007906:	4622      	mov	r2, r4
 8007908:	701a      	strb	r2, [r3, #0]
 800790a:	1d7b      	adds	r3, r7, #5
 800790c:	4602      	mov	r2, r0
 800790e:	701a      	strb	r2, [r3, #0]
 8007910:	1d3b      	adds	r3, r7, #4
 8007912:	460a      	mov	r2, r1
 8007914:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 8007916:	f107 0310 	add.w	r3, r7, #16
 800791a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800791e:	f107 030f 	add.w	r3, r7, #15
 8007922:	2200      	movs	r2, #0
 8007924:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007926:	2300      	movs	r3, #0
 8007928:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800792c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007930:	1dfa      	adds	r2, r7, #7
 8007932:	7812      	ldrb	r2, [r2, #0]
 8007934:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007936:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800793a:	3301      	adds	r3, #1
 800793c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->MITM_Mode = MITM_Mode;
 8007940:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007944:	1dba      	adds	r2, r7, #6
 8007946:	7812      	ldrb	r2, [r2, #0]
 8007948:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800794a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800794e:	3301      	adds	r3, #1
 8007950:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->SC_Support = SC_Support;
 8007954:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007958:	1d7a      	adds	r2, r7, #5
 800795a:	7812      	ldrb	r2, [r2, #0]
 800795c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800795e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007962:	3301      	adds	r3, #1
 8007964:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 8007968:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800796c:	1d3a      	adds	r2, r7, #4
 800796e:	7812      	ldrb	r2, [r2, #0]
 8007970:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8007972:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007976:	3301      	adds	r3, #1
 8007978:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800797c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007980:	f897 2140 	ldrb.w	r2, [r7, #320]	; 0x140
 8007984:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8007986:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800798a:	3301      	adds	r3, #1
 800798c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 8007990:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007994:	f897 2144 	ldrb.w	r2, [r7, #324]	; 0x144
 8007998:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800799a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800799e:	3301      	adds	r3, #1
 80079a0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 80079a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079a8:	f897 2148 	ldrb.w	r2, [r7, #328]	; 0x148
 80079ac:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 80079ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80079b2:	3301      	adds	r3, #1
 80079b4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 80079b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079bc:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80079c0:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 80079c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80079c8:	3304      	adds	r3, #4
 80079ca:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 80079ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80079d2:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 80079d6:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 80079d8:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80079dc:	3301      	adds	r3, #1
 80079de:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80079e2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80079e6:	2218      	movs	r2, #24
 80079e8:	2100      	movs	r1, #0
 80079ea:	4618      	mov	r0, r3
 80079ec:	f001 f98c 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 80079f0:	233f      	movs	r3, #63	; 0x3f
 80079f2:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x086;
 80079f6:	2386      	movs	r3, #134	; 0x86
 80079f8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80079fc:	f107 0310 	add.w	r3, r7, #16
 8007a00:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007a04:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007a08:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007a0c:	f107 030f 	add.w	r3, r7, #15
 8007a10:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007a14:	2301      	movs	r3, #1
 8007a16:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007a1a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007a1e:	2100      	movs	r1, #0
 8007a20:	4618      	mov	r0, r3
 8007a22:	f001 fd2f 	bl	8009484 <hci_send_req>
 8007a26:	4603      	mov	r3, r0
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	da01      	bge.n	8007a30 <aci_gap_set_authentication_requirement+0x140>
    return BLE_STATUS_TIMEOUT;
 8007a2c:	23ff      	movs	r3, #255	; 0xff
 8007a2e:	e002      	b.n	8007a36 <aci_gap_set_authentication_requirement+0x146>
  return status;
 8007a30:	f107 030f 	add.w	r3, r7, #15
 8007a34:	781b      	ldrb	r3, [r3, #0]
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bdb0      	pop	{r4, r5, r7, pc}

08007a40 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b0cc      	sub	sp, #304	; 0x130
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	4602      	mov	r2, r0
 8007a48:	463b      	mov	r3, r7
 8007a4a:	6019      	str	r1, [r3, #0]
 8007a4c:	1dbb      	adds	r3, r7, #6
 8007a4e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 8007a50:	f107 0310 	add.w	r3, r7, #16
 8007a54:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007a58:	f107 030f 	add.w	r3, r7, #15
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007a60:	2300      	movs	r3, #0
 8007a62:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8007a66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a6a:	1dba      	adds	r2, r7, #6
 8007a6c:	8812      	ldrh	r2, [r2, #0]
 8007a6e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8007a70:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007a74:	3302      	adds	r3, #2
 8007a76:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Pass_Key = Pass_Key;
 8007a7a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007a7e:	463a      	mov	r2, r7
 8007a80:	6812      	ldr	r2, [r2, #0]
 8007a82:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 8007a86:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007a8a:	3304      	adds	r3, #4
 8007a8c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007a90:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007a94:	2218      	movs	r2, #24
 8007a96:	2100      	movs	r1, #0
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f001 f935 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007a9e:	233f      	movs	r3, #63	; 0x3f
 8007aa0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x088;
 8007aa4:	2388      	movs	r3, #136	; 0x88
 8007aa6:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007aaa:	f107 0310 	add.w	r3, r7, #16
 8007aae:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007ab2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007ab6:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007aba:	f107 030f 	add.w	r3, r7, #15
 8007abe:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007ac8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007acc:	2100      	movs	r1, #0
 8007ace:	4618      	mov	r0, r3
 8007ad0:	f001 fcd8 	bl	8009484 <hci_send_req>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	da01      	bge.n	8007ade <aci_gap_pass_key_resp+0x9e>
    return BLE_STATUS_TIMEOUT;
 8007ada:	23ff      	movs	r3, #255	; 0xff
 8007adc:	e002      	b.n	8007ae4 <aci_gap_pass_key_resp+0xa4>
  return status;
 8007ade:	f107 030f 	add.w	r3, r7, #15
 8007ae2:	781b      	ldrb	r3, [r3, #0]
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 8007aee:	b590      	push	{r4, r7, lr}
 8007af0:	b0cd      	sub	sp, #308	; 0x134
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	4604      	mov	r4, r0
 8007af6:	4608      	mov	r0, r1
 8007af8:	4611      	mov	r1, r2
 8007afa:	463a      	mov	r2, r7
 8007afc:	6013      	str	r3, [r2, #0]
 8007afe:	1dfb      	adds	r3, r7, #7
 8007b00:	4622      	mov	r2, r4
 8007b02:	701a      	strb	r2, [r3, #0]
 8007b04:	1dbb      	adds	r3, r7, #6
 8007b06:	4602      	mov	r2, r0
 8007b08:	701a      	strb	r2, [r3, #0]
 8007b0a:	1d7b      	adds	r3, r7, #5
 8007b0c:	460a      	mov	r2, r1
 8007b0e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 8007b10:	f107 0310 	add.w	r3, r7, #16
 8007b14:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8007b18:	f107 0308 	add.w	r3, r7, #8
 8007b1c:	2207      	movs	r2, #7
 8007b1e:	2100      	movs	r1, #0
 8007b20:	4618      	mov	r0, r3
 8007b22:	f001 f8f1 	bl	8008d08 <Osal_MemSet>
  int index_input = 0;
 8007b26:	2300      	movs	r3, #0
 8007b28:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Role = Role;
 8007b2c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b30:	1dfa      	adds	r2, r7, #7
 8007b32:	7812      	ldrb	r2, [r2, #0]
 8007b34:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007b36:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->privacy_enabled = privacy_enabled;
 8007b40:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b44:	1dba      	adds	r2, r7, #6
 8007b46:	7812      	ldrb	r2, [r2, #0]
 8007b48:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8007b4a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007b4e:	3301      	adds	r3, #1
 8007b50:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->device_name_char_len = device_name_char_len;
 8007b54:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007b58:	1d7a      	adds	r2, r7, #5
 8007b5a:	7812      	ldrb	r2, [r2, #0]
 8007b5c:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8007b5e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007b62:	3301      	adds	r3, #1
 8007b64:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007b68:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007b6c:	2218      	movs	r2, #24
 8007b6e:	2100      	movs	r1, #0
 8007b70:	4618      	mov	r0, r3
 8007b72:	f001 f8c9 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007b76:	233f      	movs	r3, #63	; 0x3f
 8007b78:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08a;
 8007b7c:	238a      	movs	r3, #138	; 0x8a
 8007b7e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007b82:	f107 0310 	add.w	r3, r7, #16
 8007b86:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007b8a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007b8e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8007b92:	f107 0308 	add.w	r3, r7, #8
 8007b96:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 8007b9a:	2307      	movs	r3, #7
 8007b9c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007ba0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f001 fc6c 	bl	8009484 <hci_send_req>
 8007bac:	4603      	mov	r3, r0
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	da01      	bge.n	8007bb6 <aci_gap_init+0xc8>
    return BLE_STATUS_TIMEOUT;
 8007bb2:	23ff      	movs	r3, #255	; 0xff
 8007bb4:	e021      	b.n	8007bfa <aci_gap_init+0x10c>
  if ( resp.Status )
 8007bb6:	f107 0308 	add.w	r3, r7, #8
 8007bba:	781b      	ldrb	r3, [r3, #0]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d003      	beq.n	8007bc8 <aci_gap_init+0xda>
    return resp.Status;
 8007bc0:	f107 0308 	add.w	r3, r7, #8
 8007bc4:	781b      	ldrb	r3, [r3, #0]
 8007bc6:	e018      	b.n	8007bfa <aci_gap_init+0x10c>
  *Service_Handle = resp.Service_Handle;
 8007bc8:	f107 0308 	add.w	r3, r7, #8
 8007bcc:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	463b      	mov	r3, r7
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 8007bd8:	f107 0308 	add.w	r3, r7, #8
 8007bdc:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8007be0:	b29a      	uxth	r2, r3
 8007be2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8007be6:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 8007be8:	f107 0308 	add.w	r3, r7, #8
 8007bec:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8007bf0:	b29a      	uxth	r2, r3
 8007bf2:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 8007bf6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd90      	pop	{r4, r7, pc}

08007c04 <aci_gap_update_adv_data>:
  return status;
}

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b0cc      	sub	sp, #304	; 0x130
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	4602      	mov	r2, r0
 8007c0c:	463b      	mov	r3, r7
 8007c0e:	6019      	str	r1, [r3, #0]
 8007c10:	1dfb      	adds	r3, r7, #7
 8007c12:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 8007c14:	f107 0310 	add.w	r3, r7, #16
 8007c18:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007c1c:	f107 030f 	add.w	r3, r7, #15
 8007c20:	2200      	movs	r2, #0
 8007c22:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007c24:	2300      	movs	r3, #0
 8007c26:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->AdvDataLen = AdvDataLen;
 8007c2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c2e:	1dfa      	adds	r2, r7, #7
 8007c30:	7812      	ldrb	r2, [r2, #0]
 8007c32:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007c34:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007c38:	3301      	adds	r3, #1
 8007c3a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 8007c3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007c42:	1c58      	adds	r0, r3, #1
 8007c44:	1dfb      	adds	r3, r7, #7
 8007c46:	781a      	ldrb	r2, [r3, #0]
 8007c48:	463b      	mov	r3, r7
 8007c4a:	6819      	ldr	r1, [r3, #0]
 8007c4c:	f001 f84c 	bl	8008ce8 <Osal_MemCpy>
  index_input += AdvDataLen;
 8007c50:	1dfb      	adds	r3, r7, #7
 8007c52:	781b      	ldrb	r3, [r3, #0]
 8007c54:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8007c58:	4413      	add	r3, r2
 8007c5a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007c5e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c62:	2218      	movs	r2, #24
 8007c64:	2100      	movs	r1, #0
 8007c66:	4618      	mov	r0, r3
 8007c68:	f001 f84e 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007c6c:	233f      	movs	r3, #63	; 0x3f
 8007c6e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x08e;
 8007c72:	238e      	movs	r3, #142	; 0x8e
 8007c74:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007c78:	f107 0310 	add.w	r3, r7, #16
 8007c7c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007c80:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007c84:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007c88:	f107 030f 	add.w	r3, r7, #15
 8007c8c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007c90:	2301      	movs	r3, #1
 8007c92:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007c96:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007c9a:	2100      	movs	r1, #0
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	f001 fbf1 	bl	8009484 <hci_send_req>
 8007ca2:	4603      	mov	r3, r0
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	da01      	bge.n	8007cac <aci_gap_update_adv_data+0xa8>
    return BLE_STATUS_TIMEOUT;
 8007ca8:	23ff      	movs	r3, #255	; 0xff
 8007caa:	e002      	b.n	8007cb2 <aci_gap_update_adv_data+0xae>
  return status;
 8007cac:	f107 030f 	add.w	r3, r7, #15
 8007cb0:	781b      	ldrb	r3, [r3, #0]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	bd80      	pop	{r7, pc}

08007cbc <aci_gap_configure_whitelist>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_whitelist( void )
{
 8007cbc:	b580      	push	{r7, lr}
 8007cbe:	b088      	sub	sp, #32
 8007cc0:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007cc6:	f107 0308 	add.w	r3, r7, #8
 8007cca:	2218      	movs	r2, #24
 8007ccc:	2100      	movs	r1, #0
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f001 f81a 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007cd4:	233f      	movs	r3, #63	; 0x3f
 8007cd6:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8007cd8:	2392      	movs	r3, #146	; 0x92
 8007cda:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007cdc:	1dfb      	adds	r3, r7, #7
 8007cde:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007ce4:	f107 0308 	add.w	r3, r7, #8
 8007ce8:	2100      	movs	r1, #0
 8007cea:	4618      	mov	r0, r3
 8007cec:	f001 fbca 	bl	8009484 <hci_send_req>
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	da01      	bge.n	8007cfa <aci_gap_configure_whitelist+0x3e>
    return BLE_STATUS_TIMEOUT;
 8007cf6:	23ff      	movs	r3, #255	; 0xff
 8007cf8:	e000      	b.n	8007cfc <aci_gap_configure_whitelist+0x40>
  return status;
 8007cfa:	79fb      	ldrb	r3, [r7, #7]
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3720      	adds	r7, #32
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <aci_gap_clear_security_db>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_clear_security_db( void )
{
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b088      	sub	sp, #32
 8007d08:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007d0e:	f107 0308 	add.w	r3, r7, #8
 8007d12:	2218      	movs	r2, #24
 8007d14:	2100      	movs	r1, #0
 8007d16:	4618      	mov	r0, r3
 8007d18:	f000 fff6 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007d1c:	233f      	movs	r3, #63	; 0x3f
 8007d1e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 8007d20:	2394      	movs	r3, #148	; 0x94
 8007d22:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007d24:	1dfb      	adds	r3, r7, #7
 8007d26:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007d2c:	f107 0308 	add.w	r3, r7, #8
 8007d30:	2100      	movs	r1, #0
 8007d32:	4618      	mov	r0, r3
 8007d34:	f001 fba6 	bl	8009484 <hci_send_req>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	da01      	bge.n	8007d42 <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 8007d3e:	23ff      	movs	r3, #255	; 0xff
 8007d40:	e000      	b.n	8007d44 <aci_gap_clear_security_db+0x40>
  return status;
 8007d42:	79fb      	ldrb	r3, [r7, #7]
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3720      	adds	r7, #32
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <aci_gap_terminate_gap_proc>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_terminate_gap_proc( uint8_t Procedure_Code )
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b0cc      	sub	sp, #304	; 0x130
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	4602      	mov	r2, r0
 8007d54:	1dfb      	adds	r3, r7, #7
 8007d56:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_terminate_gap_proc_cp0 *cp0 = (aci_gap_terminate_gap_proc_cp0*)(cmd_buffer);
 8007d58:	f107 0310 	add.w	r3, r7, #16
 8007d5c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007d60:	f107 030f 	add.w	r3, r7, #15
 8007d64:	2200      	movs	r2, #0
 8007d66:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Procedure_Code = Procedure_Code;
 8007d6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007d72:	1dfa      	adds	r2, r7, #7
 8007d74:	7812      	ldrb	r2, [r2, #0]
 8007d76:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007d78:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007d7c:	3301      	adds	r3, #1
 8007d7e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007d82:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007d86:	2218      	movs	r2, #24
 8007d88:	2100      	movs	r1, #0
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f000 ffbc 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007d90:	233f      	movs	r3, #63	; 0x3f
 8007d92:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x09d;
 8007d96:	239d      	movs	r3, #157	; 0x9d
 8007d98:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007d9c:	f107 0310 	add.w	r3, r7, #16
 8007da0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007da4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007da8:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007dac:	f107 030f 	add.w	r3, r7, #15
 8007db0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007db4:	2301      	movs	r3, #1
 8007db6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007dba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007dbe:	2100      	movs	r1, #0
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	f001 fb5f 	bl	8009484 <hci_send_req>
 8007dc6:	4603      	mov	r3, r0
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	da01      	bge.n	8007dd0 <aci_gap_terminate_gap_proc+0x84>
    return BLE_STATUS_TIMEOUT;
 8007dcc:	23ff      	movs	r3, #255	; 0xff
 8007dce:	e002      	b.n	8007dd6 <aci_gap_terminate_gap_proc+0x8a>
  return status;
 8007dd0:	f107 030f 	add.w	r3, r7, #15
 8007dd4:	781b      	ldrb	r3, [r3, #0]
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b0cc      	sub	sp, #304	; 0x130
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	4602      	mov	r2, r0
 8007de8:	1dbb      	adds	r3, r7, #6
 8007dea:	801a      	strh	r2, [r3, #0]
 8007dec:	1d7b      	adds	r3, r7, #5
 8007dee:	460a      	mov	r2, r1
 8007df0:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 8007df2:	f107 0310 	add.w	r3, r7, #16
 8007df6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8007dfa:	f107 030f 	add.w	r3, r7, #15
 8007dfe:	2200      	movs	r2, #0
 8007e00:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8007e02:	2300      	movs	r3, #0
 8007e04:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8007e08:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e0c:	1dba      	adds	r2, r7, #6
 8007e0e:	8812      	ldrh	r2, [r2, #0]
 8007e10:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8007e12:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007e16:	3302      	adds	r3, #2
 8007e18:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 8007e1c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007e20:	1d7a      	adds	r2, r7, #5
 8007e22:	7812      	ldrb	r2, [r2, #0]
 8007e24:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8007e26:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007e30:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007e34:	2218      	movs	r2, #24
 8007e36:	2100      	movs	r1, #0
 8007e38:	4618      	mov	r0, r3
 8007e3a:	f000 ff65 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007e3e:	233f      	movs	r3, #63	; 0x3f
 8007e40:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x0a5;
 8007e44:	23a5      	movs	r3, #165	; 0xa5
 8007e46:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007e4a:	f107 0310 	add.w	r3, r7, #16
 8007e4e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007e52:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007e56:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8007e5a:	f107 030f 	add.w	r3, r7, #15
 8007e5e:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8007e62:	2301      	movs	r3, #1
 8007e64:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007e68:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007e6c:	2100      	movs	r1, #0
 8007e6e:	4618      	mov	r0, r3
 8007e70:	f001 fb08 	bl	8009484 <hci_send_req>
 8007e74:	4603      	mov	r3, r0
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	da01      	bge.n	8007e7e <aci_gap_numeric_comparison_value_confirm_yesno+0x9e>
    return BLE_STATUS_TIMEOUT;
 8007e7a:	23ff      	movs	r3, #255	; 0xff
 8007e7c:	e002      	b.n	8007e84 <aci_gap_numeric_comparison_value_confirm_yesno+0xa4>
  return status;
 8007e7e:	f107 030f 	add.w	r3, r7, #15
 8007e82:	781b      	ldrb	r3, [r3, #0]
}
 8007e84:	4618      	mov	r0, r3
 8007e86:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	bd80      	pop	{r7, pc}

08007e8e <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 8007e8e:	b580      	push	{r7, lr}
 8007e90:	b088      	sub	sp, #32
 8007e92:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8007e94:	2300      	movs	r3, #0
 8007e96:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007e98:	f107 0308 	add.w	r3, r7, #8
 8007e9c:	2218      	movs	r2, #24
 8007e9e:	2100      	movs	r1, #0
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f000 ff31 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007ea6:	233f      	movs	r3, #63	; 0x3f
 8007ea8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8007eaa:	f240 1301 	movw	r3, #257	; 0x101
 8007eae:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8007eb0:	1dfb      	adds	r3, r7, #7
 8007eb2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007eb8:	f107 0308 	add.w	r3, r7, #8
 8007ebc:	2100      	movs	r1, #0
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	f001 fae0 	bl	8009484 <hci_send_req>
 8007ec4:	4603      	mov	r3, r0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	da01      	bge.n	8007ece <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 8007eca:	23ff      	movs	r3, #255	; 0xff
 8007ecc:	e000      	b.n	8007ed0 <aci_gatt_init+0x42>
  return status;
 8007ece:	79fb      	ldrb	r3, [r7, #7]
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3720      	adds	r7, #32
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}

08007ed8 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 8007ed8:	b590      	push	{r4, r7, lr}
 8007eda:	b0cf      	sub	sp, #316	; 0x13c
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	4604      	mov	r4, r0
 8007ee0:	4638      	mov	r0, r7
 8007ee2:	6001      	str	r1, [r0, #0]
 8007ee4:	4610      	mov	r0, r2
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	1dfb      	adds	r3, r7, #7
 8007eea:	4622      	mov	r2, r4
 8007eec:	701a      	strb	r2, [r3, #0]
 8007eee:	1dbb      	adds	r3, r7, #6
 8007ef0:	4602      	mov	r2, r0
 8007ef2:	701a      	strb	r2, [r3, #0]
 8007ef4:	1d7b      	adds	r3, r7, #5
 8007ef6:	460a      	mov	r2, r1
 8007ef8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 8007efa:	f107 0310 	add.w	r3, r7, #16
 8007efe:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8007f02:	1dfb      	adds	r3, r7, #7
 8007f04:	781b      	ldrb	r3, [r3, #0]
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d007      	beq.n	8007f1a <aci_gatt_add_service+0x42>
 8007f0a:	1dfb      	adds	r3, r7, #7
 8007f0c:	781b      	ldrb	r3, [r3, #0]
 8007f0e:	2b02      	cmp	r3, #2
 8007f10:	d101      	bne.n	8007f16 <aci_gatt_add_service+0x3e>
 8007f12:	2311      	movs	r3, #17
 8007f14:	e002      	b.n	8007f1c <aci_gatt_add_service+0x44>
 8007f16:	2301      	movs	r3, #1
 8007f18:	e000      	b.n	8007f1c <aci_gatt_add_service+0x44>
 8007f1a:	2303      	movs	r3, #3
 8007f1c:	f107 0210 	add.w	r2, r7, #16
 8007f20:	4413      	add	r3, r2
 8007f22:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8007f26:	f107 030c 	add.w	r3, r7, #12
 8007f2a:	2203      	movs	r2, #3
 8007f2c:	2100      	movs	r1, #0
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f000 feea 	bl	8008d08 <Osal_MemSet>
  int index_input = 0;
 8007f34:	2300      	movs	r3, #0
 8007f36:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 8007f3a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007f3e:	1dfa      	adds	r2, r7, #7
 8007f40:	7812      	ldrb	r2, [r2, #0]
 8007f42:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8007f44:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007f48:	3301      	adds	r3, #1
 8007f4a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8007f4e:	1dfb      	adds	r3, r7, #7
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	2b01      	cmp	r3, #1
 8007f54:	d002      	beq.n	8007f5c <aci_gatt_add_service+0x84>
 8007f56:	2b02      	cmp	r3, #2
 8007f58:	d004      	beq.n	8007f64 <aci_gatt_add_service+0x8c>
 8007f5a:	e007      	b.n	8007f6c <aci_gatt_add_service+0x94>
    {
      case 1: size = 2; break;
 8007f5c:	2302      	movs	r3, #2
 8007f5e:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8007f62:	e005      	b.n	8007f70 <aci_gatt_add_service+0x98>
      case 2: size = 16; break;
 8007f64:	2310      	movs	r3, #16
 8007f66:	f887 3137 	strb.w	r3, [r7, #311]	; 0x137
 8007f6a:	e001      	b.n	8007f70 <aci_gatt_add_service+0x98>
      default: return BLE_STATUS_ERROR;
 8007f6c:	2347      	movs	r3, #71	; 0x47
 8007f6e:	e05d      	b.n	800802c <aci_gatt_add_service+0x154>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 8007f70:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007f74:	1c58      	adds	r0, r3, #1
 8007f76:	f897 2137 	ldrb.w	r2, [r7, #311]	; 0x137
 8007f7a:	463b      	mov	r3, r7
 8007f7c:	6819      	ldr	r1, [r3, #0]
 8007f7e:	f000 feb3 	bl	8008ce8 <Osal_MemCpy>
    index_input += size;
 8007f82:	f897 3137 	ldrb.w	r3, [r7, #311]	; 0x137
 8007f86:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8007f8a:	4413      	add	r3, r2
 8007f8c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Service_Type = Service_Type;
 8007f90:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007f94:	1dba      	adds	r2, r7, #6
 8007f96:	7812      	ldrb	r2, [r2, #0]
 8007f98:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 8007f9a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 8007fa4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007fa8:	1d7a      	adds	r2, r7, #5
 8007faa:	7812      	ldrb	r2, [r2, #0]
 8007fac:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 8007fae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007fb2:	3301      	adds	r3, #1
 8007fb4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8007fb8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007fbc:	2218      	movs	r2, #24
 8007fbe:	2100      	movs	r1, #0
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	f000 fea1 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8007fc6:	233f      	movs	r3, #63	; 0x3f
 8007fc8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x102;
 8007fcc:	f44f 7381 	mov.w	r3, #258	; 0x102
 8007fd0:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8007fd4:	f107 0310 	add.w	r3, r7, #16
 8007fd8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8007fdc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007fe0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8007fe4:	f107 030c 	add.w	r3, r7, #12
 8007fe8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 8007fec:	2303      	movs	r3, #3
 8007fee:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8007ff2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8007ff6:	2100      	movs	r1, #0
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f001 fa43 	bl	8009484 <hci_send_req>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b00      	cmp	r3, #0
 8008002:	da01      	bge.n	8008008 <aci_gatt_add_service+0x130>
    return BLE_STATUS_TIMEOUT;
 8008004:	23ff      	movs	r3, #255	; 0xff
 8008006:	e011      	b.n	800802c <aci_gatt_add_service+0x154>
  if ( resp.Status )
 8008008:	f107 030c 	add.w	r3, r7, #12
 800800c:	781b      	ldrb	r3, [r3, #0]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d003      	beq.n	800801a <aci_gatt_add_service+0x142>
    return resp.Status;
 8008012:	f107 030c 	add.w	r3, r7, #12
 8008016:	781b      	ldrb	r3, [r3, #0]
 8008018:	e008      	b.n	800802c <aci_gatt_add_service+0x154>
  *Service_Handle = resp.Service_Handle;
 800801a:	f107 030c 	add.w	r3, r7, #12
 800801e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8008022:	b29a      	uxth	r2, r3
 8008024:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8008028:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800802a:	2300      	movs	r3, #0
}
 800802c:	4618      	mov	r0, r3
 800802e:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8008032:	46bd      	mov	sp, r7
 8008034:	bd90      	pop	{r4, r7, pc}

08008036 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8008036:	b590      	push	{r4, r7, lr}
 8008038:	b0d1      	sub	sp, #324	; 0x144
 800803a:	af00      	add	r7, sp, #0
 800803c:	4604      	mov	r4, r0
 800803e:	4608      	mov	r0, r1
 8008040:	f107 0108 	add.w	r1, r7, #8
 8008044:	600a      	str	r2, [r1, #0]
 8008046:	4619      	mov	r1, r3
 8008048:	f107 030e 	add.w	r3, r7, #14
 800804c:	4622      	mov	r2, r4
 800804e:	801a      	strh	r2, [r3, #0]
 8008050:	f107 030d 	add.w	r3, r7, #13
 8008054:	4602      	mov	r2, r0
 8008056:	701a      	strb	r2, [r3, #0]
 8008058:	1dbb      	adds	r3, r7, #6
 800805a:	460a      	mov	r2, r1
 800805c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800805e:	f107 0318 	add.w	r3, r7, #24
 8008062:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8008066:	f107 030d 	add.w	r3, r7, #13
 800806a:	781b      	ldrb	r3, [r3, #0]
 800806c:	2b01      	cmp	r3, #1
 800806e:	d008      	beq.n	8008082 <aci_gatt_add_char+0x4c>
 8008070:	f107 030d 	add.w	r3, r7, #13
 8008074:	781b      	ldrb	r3, [r3, #0]
 8008076:	2b02      	cmp	r3, #2
 8008078:	d101      	bne.n	800807e <aci_gatt_add_char+0x48>
 800807a:	2313      	movs	r3, #19
 800807c:	e002      	b.n	8008084 <aci_gatt_add_char+0x4e>
 800807e:	2303      	movs	r3, #3
 8008080:	e000      	b.n	8008084 <aci_gatt_add_char+0x4e>
 8008082:	2305      	movs	r3, #5
 8008084:	f107 0218 	add.w	r2, r7, #24
 8008088:	4413      	add	r3, r2
 800808a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800808e:	f107 0314 	add.w	r3, r7, #20
 8008092:	2203      	movs	r2, #3
 8008094:	2100      	movs	r1, #0
 8008096:	4618      	mov	r0, r3
 8008098:	f000 fe36 	bl	8008d08 <Osal_MemSet>
  int index_input = 0;
 800809c:	2300      	movs	r3, #0
 800809e:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Service_Handle = Service_Handle;
 80080a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80080a6:	f107 020e 	add.w	r2, r7, #14
 80080aa:	8812      	ldrh	r2, [r2, #0]
 80080ac:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80080ae:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80080b2:	3302      	adds	r3, #2
 80080b4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 80080b8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80080bc:	f107 020d 	add.w	r2, r7, #13
 80080c0:	7812      	ldrb	r2, [r2, #0]
 80080c2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 80080c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80080c8:	3301      	adds	r3, #1
 80080ca:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 80080ce:	f107 030d 	add.w	r3, r7, #13
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d002      	beq.n	80080de <aci_gatt_add_char+0xa8>
 80080d8:	2b02      	cmp	r3, #2
 80080da:	d004      	beq.n	80080e6 <aci_gatt_add_char+0xb0>
 80080dc:	e007      	b.n	80080ee <aci_gatt_add_char+0xb8>
    {
      case 1: size = 2; break;
 80080de:	2302      	movs	r3, #2
 80080e0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 80080e4:	e005      	b.n	80080f2 <aci_gatt_add_char+0xbc>
      case 2: size = 16; break;
 80080e6:	2310      	movs	r3, #16
 80080e8:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
 80080ec:	e001      	b.n	80080f2 <aci_gatt_add_char+0xbc>
      default: return BLE_STATUS_ERROR;
 80080ee:	2347      	movs	r3, #71	; 0x47
 80080f0:	e086      	b.n	8008200 <aci_gatt_add_char+0x1ca>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 80080f2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80080f6:	1cd8      	adds	r0, r3, #3
 80080f8:	f897 213f 	ldrb.w	r2, [r7, #319]	; 0x13f
 80080fc:	f107 0308 	add.w	r3, r7, #8
 8008100:	6819      	ldr	r1, [r3, #0]
 8008102:	f000 fdf1 	bl	8008ce8 <Osal_MemCpy>
    index_input += size;
 8008106:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800810a:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800810e:	4413      	add	r3, r2
 8008110:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 8008114:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008118:	1dba      	adds	r2, r7, #6
 800811a:	8812      	ldrh	r2, [r2, #0]
 800811c:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800811e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008122:	3302      	adds	r3, #2
 8008124:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8008128:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800812c:	f897 2150 	ldrb.w	r2, [r7, #336]	; 0x150
 8008130:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 8008132:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008136:	3301      	adds	r3, #1
 8008138:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800813c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008140:	f897 2154 	ldrb.w	r2, [r7, #340]	; 0x154
 8008144:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 8008146:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800814a:	3301      	adds	r3, #1
 800814c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 8008150:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008154:	f897 2158 	ldrb.w	r2, [r7, #344]	; 0x158
 8008158:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800815a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800815e:	3301      	adds	r3, #1
 8008160:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 8008164:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008168:	f897 215c 	ldrb.w	r2, [r7, #348]	; 0x15c
 800816c:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800816e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008172:	3301      	adds	r3, #1
 8008174:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
    {
      cp1->Is_Variable = Is_Variable;
 8008178:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800817c:	f897 2160 	ldrb.w	r2, [r7, #352]	; 0x160
 8008180:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 8008182:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008186:	3301      	adds	r3, #1
 8008188:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800818c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008190:	2218      	movs	r2, #24
 8008192:	2100      	movs	r1, #0
 8008194:	4618      	mov	r0, r3
 8008196:	f000 fdb7 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 800819a:	233f      	movs	r3, #63	; 0x3f
 800819c:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x104;
 80081a0:	f44f 7382 	mov.w	r3, #260	; 0x104
 80081a4:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 80081a8:	f107 0318 	add.w	r3, r7, #24
 80081ac:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80081b0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80081b4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 80081b8:	f107 0314 	add.w	r3, r7, #20
 80081bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 80081c0:	2303      	movs	r3, #3
 80081c2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80081c6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80081ca:	2100      	movs	r1, #0
 80081cc:	4618      	mov	r0, r3
 80081ce:	f001 f959 	bl	8009484 <hci_send_req>
 80081d2:	4603      	mov	r3, r0
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	da01      	bge.n	80081dc <aci_gatt_add_char+0x1a6>
    return BLE_STATUS_TIMEOUT;
 80081d8:	23ff      	movs	r3, #255	; 0xff
 80081da:	e011      	b.n	8008200 <aci_gatt_add_char+0x1ca>
  if ( resp.Status )
 80081dc:	f107 0314 	add.w	r3, r7, #20
 80081e0:	781b      	ldrb	r3, [r3, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d003      	beq.n	80081ee <aci_gatt_add_char+0x1b8>
    return resp.Status;
 80081e6:	f107 0314 	add.w	r3, r7, #20
 80081ea:	781b      	ldrb	r3, [r3, #0]
 80081ec:	e008      	b.n	8008200 <aci_gatt_add_char+0x1ca>
  *Char_Handle = resp.Char_Handle;
 80081ee:	f107 0314 	add.w	r3, r7, #20
 80081f2:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 80081f6:	b29a      	uxth	r2, r3
 80081f8:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80081fc:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80081fe:	2300      	movs	r3, #0
}
 8008200:	4618      	mov	r0, r3
 8008202:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 8008206:	46bd      	mov	sp, r7
 8008208:	bd90      	pop	{r4, r7, pc}

0800820a <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 800820a:	b5b0      	push	{r4, r5, r7, lr}
 800820c:	b0cc      	sub	sp, #304	; 0x130
 800820e:	af00      	add	r7, sp, #0
 8008210:	4605      	mov	r5, r0
 8008212:	460c      	mov	r4, r1
 8008214:	4610      	mov	r0, r2
 8008216:	4619      	mov	r1, r3
 8008218:	1dbb      	adds	r3, r7, #6
 800821a:	462a      	mov	r2, r5
 800821c:	801a      	strh	r2, [r3, #0]
 800821e:	1d3b      	adds	r3, r7, #4
 8008220:	4622      	mov	r2, r4
 8008222:	801a      	strh	r2, [r3, #0]
 8008224:	1cfb      	adds	r3, r7, #3
 8008226:	4602      	mov	r2, r0
 8008228:	701a      	strb	r2, [r3, #0]
 800822a:	1cbb      	adds	r3, r7, #2
 800822c:	460a      	mov	r2, r1
 800822e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8008230:	f107 0310 	add.w	r3, r7, #16
 8008234:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008238:	f107 030f 	add.w	r3, r7, #15
 800823c:	2200      	movs	r2, #0
 800823e:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008240:	2300      	movs	r3, #0
 8008242:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Service_Handle = Service_Handle;
 8008246:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800824a:	1dba      	adds	r2, r7, #6
 800824c:	8812      	ldrh	r2, [r2, #0]
 800824e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008250:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008254:	3302      	adds	r3, #2
 8008256:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 800825a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800825e:	1d3a      	adds	r2, r7, #4
 8008260:	8812      	ldrh	r2, [r2, #0]
 8008262:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8008264:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008268:	3302      	adds	r3, #2
 800826a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Val_Offset = Val_Offset;
 800826e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008272:	1cfa      	adds	r2, r7, #3
 8008274:	7812      	ldrb	r2, [r2, #0]
 8008276:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8008278:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800827c:	3301      	adds	r3, #1
 800827e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8008282:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008286:	1cba      	adds	r2, r7, #2
 8008288:	7812      	ldrb	r2, [r2, #0]
 800828a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800828c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008290:	3301      	adds	r3, #1
 8008292:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8008296:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800829a:	1d98      	adds	r0, r3, #6
 800829c:	1cbb      	adds	r3, r7, #2
 800829e:	781b      	ldrb	r3, [r3, #0]
 80082a0:	461a      	mov	r2, r3
 80082a2:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80082a6:	f000 fd1f 	bl	8008ce8 <Osal_MemCpy>
  index_input += Char_Value_Length;
 80082aa:	1cbb      	adds	r3, r7, #2
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 80082b2:	4413      	add	r3, r2
 80082b4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80082b8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80082bc:	2218      	movs	r2, #24
 80082be:	2100      	movs	r1, #0
 80082c0:	4618      	mov	r0, r3
 80082c2:	f000 fd21 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 80082c6:	233f      	movs	r3, #63	; 0x3f
 80082c8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x106;
 80082cc:	f44f 7383 	mov.w	r3, #262	; 0x106
 80082d0:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80082d4:	f107 0310 	add.w	r3, r7, #16
 80082d8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80082dc:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80082e0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80082e4:	f107 030f 	add.w	r3, r7, #15
 80082e8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80082ec:	2301      	movs	r3, #1
 80082ee:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80082f2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80082f6:	2100      	movs	r1, #0
 80082f8:	4618      	mov	r0, r3
 80082fa:	f001 f8c3 	bl	8009484 <hci_send_req>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	da01      	bge.n	8008308 <aci_gatt_update_char_value+0xfe>
    return BLE_STATUS_TIMEOUT;
 8008304:	23ff      	movs	r3, #255	; 0xff
 8008306:	e002      	b.n	800830e <aci_gatt_update_char_value+0x104>
  return status;
 8008308:	f107 030f 	add.w	r3, r7, #15
 800830c:	781b      	ldrb	r3, [r3, #0]
}
 800830e:	4618      	mov	r0, r3
 8008310:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008314:	46bd      	mov	sp, r7
 8008316:	bdb0      	pop	{r4, r5, r7, pc}

08008318 <aci_gatt_exchange_config>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_exchange_config( uint16_t Connection_Handle )
{
 8008318:	b580      	push	{r7, lr}
 800831a:	b0cc      	sub	sp, #304	; 0x130
 800831c:	af00      	add	r7, sp, #0
 800831e:	4602      	mov	r2, r0
 8008320:	1dbb      	adds	r3, r7, #6
 8008322:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_exchange_config_cp0 *cp0 = (aci_gatt_exchange_config_cp0*)(cmd_buffer);
 8008324:	f107 0310 	add.w	r3, r7, #16
 8008328:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800832c:	f107 030f 	add.w	r3, r7, #15
 8008330:	2200      	movs	r2, #0
 8008332:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008334:	2300      	movs	r3, #0
 8008336:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800833a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800833e:	1dba      	adds	r2, r7, #6
 8008340:	8812      	ldrh	r2, [r2, #0]
 8008342:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008344:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008348:	3302      	adds	r3, #2
 800834a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800834e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008352:	2218      	movs	r2, #24
 8008354:	2100      	movs	r1, #0
 8008356:	4618      	mov	r0, r3
 8008358:	f000 fcd6 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 800835c:	233f      	movs	r3, #63	; 0x3f
 800835e:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x10b;
 8008362:	f240 130b 	movw	r3, #267	; 0x10b
 8008366:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 800836a:	230f      	movs	r3, #15
 800836c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 8008370:	f107 0310 	add.w	r3, r7, #16
 8008374:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008378:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800837c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008380:	f107 030f 	add.w	r3, r7, #15
 8008384:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008388:	2301      	movs	r3, #1
 800838a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800838e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008392:	2100      	movs	r1, #0
 8008394:	4618      	mov	r0, r3
 8008396:	f001 f875 	bl	8009484 <hci_send_req>
 800839a:	4603      	mov	r3, r0
 800839c:	2b00      	cmp	r3, #0
 800839e:	da01      	bge.n	80083a4 <aci_gatt_exchange_config+0x8c>
    return BLE_STATUS_TIMEOUT;
 80083a0:	23ff      	movs	r3, #255	; 0xff
 80083a2:	e002      	b.n	80083aa <aci_gatt_exchange_config+0x92>
  return status;
 80083a4:	f107 030f 	add.w	r3, r7, #15
 80083a8:	781b      	ldrb	r3, [r3, #0]
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}

080083b4 <aci_gatt_disc_all_primary_services>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_disc_all_primary_services( uint16_t Connection_Handle )
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b0cc      	sub	sp, #304	; 0x130
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	4602      	mov	r2, r0
 80083bc:	1dbb      	adds	r3, r7, #6
 80083be:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_disc_all_primary_services_cp0 *cp0 = (aci_gatt_disc_all_primary_services_cp0*)(cmd_buffer);
 80083c0:	f107 0310 	add.w	r3, r7, #16
 80083c4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80083c8:	f107 030f 	add.w	r3, r7, #15
 80083cc:	2200      	movs	r2, #0
 80083ce:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80083d0:	2300      	movs	r3, #0
 80083d2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 80083d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80083da:	1dba      	adds	r2, r7, #6
 80083dc:	8812      	ldrh	r2, [r2, #0]
 80083de:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80083e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80083e4:	3302      	adds	r3, #2
 80083e6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80083ea:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80083ee:	2218      	movs	r2, #24
 80083f0:	2100      	movs	r1, #0
 80083f2:	4618      	mov	r0, r3
 80083f4:	f000 fc88 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 80083f8:	233f      	movs	r3, #63	; 0x3f
 80083fa:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x112;
 80083fe:	f44f 7389 	mov.w	r3, #274	; 0x112
 8008402:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 8008406:	230f      	movs	r3, #15
 8008408:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 800840c:	f107 0310 	add.w	r3, r7, #16
 8008410:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008414:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008418:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 800841c:	f107 030f 	add.w	r3, r7, #15
 8008420:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008424:	2301      	movs	r3, #1
 8008426:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800842a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800842e:	2100      	movs	r1, #0
 8008430:	4618      	mov	r0, r3
 8008432:	f001 f827 	bl	8009484 <hci_send_req>
 8008436:	4603      	mov	r3, r0
 8008438:	2b00      	cmp	r3, #0
 800843a:	da01      	bge.n	8008440 <aci_gatt_disc_all_primary_services+0x8c>
    return BLE_STATUS_TIMEOUT;
 800843c:	23ff      	movs	r3, #255	; 0xff
 800843e:	e002      	b.n	8008446 <aci_gatt_disc_all_primary_services+0x92>
  return status;
 8008440:	f107 030f 	add.w	r3, r7, #15
 8008444:	781b      	ldrb	r3, [r3, #0]
}
 8008446:	4618      	mov	r0, r3
 8008448:	f507 7798 	add.w	r7, r7, #304	; 0x130
 800844c:	46bd      	mov	sp, r7
 800844e:	bd80      	pop	{r7, pc}

08008450 <aci_gatt_disc_all_char_of_service>:
}

tBleStatus aci_gatt_disc_all_char_of_service( uint16_t Connection_Handle,
                                              uint16_t Start_Handle,
                                              uint16_t End_Handle )
{
 8008450:	b590      	push	{r4, r7, lr}
 8008452:	b0cd      	sub	sp, #308	; 0x134
 8008454:	af00      	add	r7, sp, #0
 8008456:	4604      	mov	r4, r0
 8008458:	4608      	mov	r0, r1
 800845a:	4611      	mov	r1, r2
 800845c:	1dbb      	adds	r3, r7, #6
 800845e:	4622      	mov	r2, r4
 8008460:	801a      	strh	r2, [r3, #0]
 8008462:	1d3b      	adds	r3, r7, #4
 8008464:	4602      	mov	r2, r0
 8008466:	801a      	strh	r2, [r3, #0]
 8008468:	1cbb      	adds	r3, r7, #2
 800846a:	460a      	mov	r2, r1
 800846c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_disc_all_char_of_service_cp0 *cp0 = (aci_gatt_disc_all_char_of_service_cp0*)(cmd_buffer);
 800846e:	f107 0310 	add.w	r3, r7, #16
 8008472:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008476:	f107 030f 	add.w	r3, r7, #15
 800847a:	2200      	movs	r2, #0
 800847c:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800847e:	2300      	movs	r3, #0
 8008480:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8008484:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008488:	1dba      	adds	r2, r7, #6
 800848a:	8812      	ldrh	r2, [r2, #0]
 800848c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800848e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008492:	3302      	adds	r3, #2
 8008494:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Start_Handle = Start_Handle;
 8008498:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800849c:	1d3a      	adds	r2, r7, #4
 800849e:	8812      	ldrh	r2, [r2, #0]
 80084a0:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80084a2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80084a6:	3302      	adds	r3, #2
 80084a8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->End_Handle = End_Handle;
 80084ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80084b0:	1cba      	adds	r2, r7, #2
 80084b2:	8812      	ldrh	r2, [r2, #0]
 80084b4:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 80084b6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80084ba:	3302      	adds	r3, #2
 80084bc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80084c0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80084c4:	2218      	movs	r2, #24
 80084c6:	2100      	movs	r1, #0
 80084c8:	4618      	mov	r0, r3
 80084ca:	f000 fc1d 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 80084ce:	233f      	movs	r3, #63	; 0x3f
 80084d0:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x115;
 80084d4:	f240 1315 	movw	r3, #277	; 0x115
 80084d8:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 80084dc:	230f      	movs	r3, #15
 80084de:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 80084e2:	f107 0310 	add.w	r3, r7, #16
 80084e6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80084ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80084ee:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80084f2:	f107 030f 	add.w	r3, r7, #15
 80084f6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80084fa:	2301      	movs	r3, #1
 80084fc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008500:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008504:	2100      	movs	r1, #0
 8008506:	4618      	mov	r0, r3
 8008508:	f000 ffbc 	bl	8009484 <hci_send_req>
 800850c:	4603      	mov	r3, r0
 800850e:	2b00      	cmp	r3, #0
 8008510:	da01      	bge.n	8008516 <aci_gatt_disc_all_char_of_service+0xc6>
    return BLE_STATUS_TIMEOUT;
 8008512:	23ff      	movs	r3, #255	; 0xff
 8008514:	e002      	b.n	800851c <aci_gatt_disc_all_char_of_service+0xcc>
  return status;
 8008516:	f107 030f 	add.w	r3, r7, #15
 800851a:	781b      	ldrb	r3, [r3, #0]
}
 800851c:	4618      	mov	r0, r3
 800851e:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8008522:	46bd      	mov	sp, r7
 8008524:	bd90      	pop	{r4, r7, pc}

08008526 <aci_gatt_disc_all_char_desc>:
}

tBleStatus aci_gatt_disc_all_char_desc( uint16_t Connection_Handle,
                                        uint16_t Char_Handle,
                                        uint16_t End_Handle )
{
 8008526:	b590      	push	{r4, r7, lr}
 8008528:	b0cd      	sub	sp, #308	; 0x134
 800852a:	af00      	add	r7, sp, #0
 800852c:	4604      	mov	r4, r0
 800852e:	4608      	mov	r0, r1
 8008530:	4611      	mov	r1, r2
 8008532:	1dbb      	adds	r3, r7, #6
 8008534:	4622      	mov	r2, r4
 8008536:	801a      	strh	r2, [r3, #0]
 8008538:	1d3b      	adds	r3, r7, #4
 800853a:	4602      	mov	r2, r0
 800853c:	801a      	strh	r2, [r3, #0]
 800853e:	1cbb      	adds	r3, r7, #2
 8008540:	460a      	mov	r2, r1
 8008542:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_disc_all_char_desc_cp0 *cp0 = (aci_gatt_disc_all_char_desc_cp0*)(cmd_buffer);
 8008544:	f107 0310 	add.w	r3, r7, #16
 8008548:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800854c:	f107 030f 	add.w	r3, r7, #15
 8008550:	2200      	movs	r2, #0
 8008552:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008554:	2300      	movs	r3, #0
 8008556:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800855a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800855e:	1dba      	adds	r2, r7, #6
 8008560:	8812      	ldrh	r2, [r2, #0]
 8008562:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008564:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008568:	3302      	adds	r3, #2
 800856a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Char_Handle = Char_Handle;
 800856e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008572:	1d3a      	adds	r2, r7, #4
 8008574:	8812      	ldrh	r2, [r2, #0]
 8008576:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8008578:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800857c:	3302      	adds	r3, #2
 800857e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->End_Handle = End_Handle;
 8008582:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008586:	1cba      	adds	r2, r7, #2
 8008588:	8812      	ldrh	r2, [r2, #0]
 800858a:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 800858c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008590:	3302      	adds	r3, #2
 8008592:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008596:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800859a:	2218      	movs	r2, #24
 800859c:	2100      	movs	r1, #0
 800859e:	4618      	mov	r0, r3
 80085a0:	f000 fbb2 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 80085a4:	233f      	movs	r3, #63	; 0x3f
 80085a6:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x117;
 80085aa:	f240 1317 	movw	r3, #279	; 0x117
 80085ae:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 80085b2:	230f      	movs	r3, #15
 80085b4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 80085b8:	f107 0310 	add.w	r3, r7, #16
 80085bc:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80085c0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80085c4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80085c8:	f107 030f 	add.w	r3, r7, #15
 80085cc:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80085d0:	2301      	movs	r3, #1
 80085d2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80085d6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80085da:	2100      	movs	r1, #0
 80085dc:	4618      	mov	r0, r3
 80085de:	f000 ff51 	bl	8009484 <hci_send_req>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	da01      	bge.n	80085ec <aci_gatt_disc_all_char_desc+0xc6>
    return BLE_STATUS_TIMEOUT;
 80085e8:	23ff      	movs	r3, #255	; 0xff
 80085ea:	e002      	b.n	80085f2 <aci_gatt_disc_all_char_desc+0xcc>
  return status;
 80085ec:	f107 030f 	add.w	r3, r7, #15
 80085f0:	781b      	ldrb	r3, [r3, #0]
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	f507 779a 	add.w	r7, r7, #308	; 0x134
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd90      	pop	{r4, r7, pc}

080085fc <aci_gatt_write_char_desc>:

tBleStatus aci_gatt_write_char_desc( uint16_t Connection_Handle,
                                     uint16_t Attr_Handle,
                                     uint8_t Attribute_Val_Length,
                                     const uint8_t* Attribute_Val )
{
 80085fc:	b590      	push	{r4, r7, lr}
 80085fe:	b0cf      	sub	sp, #316	; 0x13c
 8008600:	af00      	add	r7, sp, #0
 8008602:	4604      	mov	r4, r0
 8008604:	4608      	mov	r0, r1
 8008606:	4611      	mov	r1, r2
 8008608:	1d3a      	adds	r2, r7, #4
 800860a:	6013      	str	r3, [r2, #0]
 800860c:	f107 030e 	add.w	r3, r7, #14
 8008610:	4622      	mov	r2, r4
 8008612:	801a      	strh	r2, [r3, #0]
 8008614:	f107 030c 	add.w	r3, r7, #12
 8008618:	4602      	mov	r2, r0
 800861a:	801a      	strh	r2, [r3, #0]
 800861c:	f107 030b 	add.w	r3, r7, #11
 8008620:	460a      	mov	r2, r1
 8008622:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_write_char_desc_cp0 *cp0 = (aci_gatt_write_char_desc_cp0*)(cmd_buffer);
 8008624:	f107 0318 	add.w	r3, r7, #24
 8008628:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  tBleStatus status = 0;
 800862c:	f107 0317 	add.w	r3, r7, #23
 8008630:	2200      	movs	r2, #0
 8008632:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008634:	2300      	movs	r3, #0
 8008636:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Connection_Handle = Connection_Handle;
 800863a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800863e:	f107 020e 	add.w	r2, r7, #14
 8008642:	8812      	ldrh	r2, [r2, #0]
 8008644:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008646:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800864a:	3302      	adds	r3, #2
 800864c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Attr_Handle = Attr_Handle;
 8008650:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008654:	f107 020c 	add.w	r2, r7, #12
 8008658:	8812      	ldrh	r2, [r2, #0]
 800865a:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 800865c:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008660:	3302      	adds	r3, #2
 8008662:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Attribute_Val_Length = Attribute_Val_Length;
 8008666:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800866a:	f107 020b 	add.w	r2, r7, #11
 800866e:	7812      	ldrb	r2, [r2, #0]
 8008670:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8008672:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008676:	3301      	adds	r3, #1
 8008678:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  Osal_MemCpy( (void*)&cp0->Attribute_Val, (const void*)Attribute_Val, Attribute_Val_Length );
 800867c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008680:	1d58      	adds	r0, r3, #5
 8008682:	f107 030b 	add.w	r3, r7, #11
 8008686:	781a      	ldrb	r2, [r3, #0]
 8008688:	1d3b      	adds	r3, r7, #4
 800868a:	6819      	ldr	r1, [r3, #0]
 800868c:	f000 fb2c 	bl	8008ce8 <Osal_MemCpy>
  index_input += Attribute_Val_Length;
 8008690:	f107 030b 	add.w	r3, r7, #11
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 800869a:	4413      	add	r3, r2
 800869c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80086a0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80086a4:	2218      	movs	r2, #24
 80086a6:	2100      	movs	r1, #0
 80086a8:	4618      	mov	r0, r3
 80086aa:	f000 fb2d 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 80086ae:	233f      	movs	r3, #63	; 0x3f
 80086b0:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x121;
 80086b4:	f240 1321 	movw	r3, #289	; 0x121
 80086b8:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.event = 0x0F;
 80086bc:	230f      	movs	r3, #15
 80086be:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.cparam = cmd_buffer;
 80086c2:	f107 0318 	add.w	r3, r7, #24
 80086c6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 80086ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80086ce:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &status;
 80086d2:	f107 0317 	add.w	r3, r7, #23
 80086d6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = 1;
 80086da:	2301      	movs	r3, #1
 80086dc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 80086e0:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80086e4:	2100      	movs	r1, #0
 80086e6:	4618      	mov	r0, r3
 80086e8:	f000 fecc 	bl	8009484 <hci_send_req>
 80086ec:	4603      	mov	r3, r0
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	da01      	bge.n	80086f6 <aci_gatt_write_char_desc+0xfa>
    return BLE_STATUS_TIMEOUT;
 80086f2:	23ff      	movs	r3, #255	; 0xff
 80086f4:	e002      	b.n	80086fc <aci_gatt_write_char_desc+0x100>
  return status;
 80086f6:	f107 0317 	add.w	r3, r7, #23
 80086fa:	781b      	ldrb	r3, [r3, #0]
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	f507 779e 	add.w	r7, r7, #316	; 0x13c
 8008702:	46bd      	mov	sp, r7
 8008704:	bd90      	pop	{r4, r7, pc}

08008706 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8008706:	b580      	push	{r7, lr}
 8008708:	b0cc      	sub	sp, #304	; 0x130
 800870a:	af00      	add	r7, sp, #0
 800870c:	463b      	mov	r3, r7
 800870e:	601a      	str	r2, [r3, #0]
 8008710:	1dfb      	adds	r3, r7, #7
 8008712:	4602      	mov	r2, r0
 8008714:	701a      	strb	r2, [r3, #0]
 8008716:	1dbb      	adds	r3, r7, #6
 8008718:	460a      	mov	r2, r1
 800871a:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 800871c:	f107 0310 	add.w	r3, r7, #16
 8008720:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008724:	f107 030f 	add.w	r3, r7, #15
 8008728:	2200      	movs	r2, #0
 800872a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800872c:	2300      	movs	r3, #0
 800872e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Offset = Offset;
 8008732:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008736:	1dfa      	adds	r2, r7, #7
 8008738:	7812      	ldrb	r2, [r2, #0]
 800873a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800873c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008740:	3301      	adds	r3, #1
 8008742:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Length = Length;
 8008746:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800874a:	1dba      	adds	r2, r7, #6
 800874c:	7812      	ldrb	r2, [r2, #0]
 800874e:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008750:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008754:	3301      	adds	r3, #1
 8008756:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 800875a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800875e:	1c98      	adds	r0, r3, #2
 8008760:	1dbb      	adds	r3, r7, #6
 8008762:	781a      	ldrb	r2, [r3, #0]
 8008764:	463b      	mov	r3, r7
 8008766:	6819      	ldr	r1, [r3, #0]
 8008768:	f000 fabe 	bl	8008ce8 <Osal_MemCpy>
  index_input += Length;
 800876c:	1dbb      	adds	r3, r7, #6
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	f8d7 2128 	ldr.w	r2, [r7, #296]	; 0x128
 8008774:	4413      	add	r3, r2
 8008776:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800877a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800877e:	2218      	movs	r2, #24
 8008780:	2100      	movs	r1, #0
 8008782:	4618      	mov	r0, r3
 8008784:	f000 fac0 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008788:	233f      	movs	r3, #63	; 0x3f
 800878a:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00c;
 800878e:	230c      	movs	r3, #12
 8008790:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008794:	f107 0310 	add.w	r3, r7, #16
 8008798:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800879c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80087a0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80087a4:	f107 030f 	add.w	r3, r7, #15
 80087a8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80087ac:	2301      	movs	r3, #1
 80087ae:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80087b2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80087b6:	2100      	movs	r1, #0
 80087b8:	4618      	mov	r0, r3
 80087ba:	f000 fe63 	bl	8009484 <hci_send_req>
 80087be:	4603      	mov	r3, r0
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	da01      	bge.n	80087c8 <aci_hal_write_config_data+0xc2>
    return BLE_STATUS_TIMEOUT;
 80087c4:	23ff      	movs	r3, #255	; 0xff
 80087c6:	e002      	b.n	80087ce <aci_hal_write_config_data+0xc8>
  return status;
 80087c8:	f107 030f 	add.w	r3, r7, #15
 80087cc:	781b      	ldrb	r3, [r3, #0]
}
 80087ce:	4618      	mov	r0, r3
 80087d0:	f507 7798 	add.w	r7, r7, #304	; 0x130
 80087d4:	46bd      	mov	sp, r7
 80087d6:	bd80      	pop	{r7, pc}

080087d8 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b0cc      	sub	sp, #304	; 0x130
 80087dc:	af00      	add	r7, sp, #0
 80087de:	4602      	mov	r2, r0
 80087e0:	1dfb      	adds	r3, r7, #7
 80087e2:	701a      	strb	r2, [r3, #0]
 80087e4:	1dbb      	adds	r3, r7, #6
 80087e6:	460a      	mov	r2, r1
 80087e8:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 80087ea:	f107 0310 	add.w	r3, r7, #16
 80087ee:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 80087f2:	f107 030f 	add.w	r3, r7, #15
 80087f6:	2200      	movs	r2, #0
 80087f8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80087fa:	2300      	movs	r3, #0
 80087fc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->En_High_Power = En_High_Power;
 8008800:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008804:	1dfa      	adds	r2, r7, #7
 8008806:	7812      	ldrb	r2, [r2, #0]
 8008808:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800880a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800880e:	3301      	adds	r3, #1
 8008810:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PA_Level = PA_Level;
 8008814:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008818:	1dba      	adds	r2, r7, #6
 800881a:	7812      	ldrb	r2, [r2, #0]
 800881c:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800881e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008822:	3301      	adds	r3, #1
 8008824:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008828:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800882c:	2218      	movs	r2, #24
 800882e:	2100      	movs	r1, #0
 8008830:	4618      	mov	r0, r3
 8008832:	f000 fa69 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 8008836:	233f      	movs	r3, #63	; 0x3f
 8008838:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x00f;
 800883c:	230f      	movs	r3, #15
 800883e:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008842:	f107 0310 	add.w	r3, r7, #16
 8008846:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 800884a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800884e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008852:	f107 030f 	add.w	r3, r7, #15
 8008856:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 800885a:	2301      	movs	r3, #1
 800885c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008860:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008864:	2100      	movs	r1, #0
 8008866:	4618      	mov	r0, r3
 8008868:	f000 fe0c 	bl	8009484 <hci_send_req>
 800886c:	4603      	mov	r3, r0
 800886e:	2b00      	cmp	r3, #0
 8008870:	da01      	bge.n	8008876 <aci_hal_set_tx_power_level+0x9e>
    return BLE_STATUS_TIMEOUT;
 8008872:	23ff      	movs	r3, #255	; 0xff
 8008874:	e002      	b.n	800887c <aci_hal_set_tx_power_level+0xa4>
  return status;
 8008876:	f107 030f 	add.w	r3, r7, #15
 800887a:	781b      	ldrb	r3, [r3, #0]
}
 800887c:	4618      	mov	r0, r3
 800887e:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}

08008886 <aci_hal_set_radio_activity_mask>:
  Osal_MemCpy( (void*)Link_Connection_Handle, (const void*)resp.Link_Connection_Handle, 16 );
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_radio_activity_mask( uint16_t Radio_Activity_Mask )
{
 8008886:	b580      	push	{r7, lr}
 8008888:	b0cc      	sub	sp, #304	; 0x130
 800888a:	af00      	add	r7, sp, #0
 800888c:	4602      	mov	r2, r0
 800888e:	1dbb      	adds	r3, r7, #6
 8008890:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer);
 8008892:	f107 0310 	add.w	r3, r7, #16
 8008896:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 800889a:	f107 030f 	add.w	r3, r7, #15
 800889e:	2200      	movs	r2, #0
 80088a0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80088a2:	2300      	movs	r3, #0
 80088a4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Radio_Activity_Mask = Radio_Activity_Mask;
 80088a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80088ac:	1dba      	adds	r2, r7, #6
 80088ae:	8812      	ldrh	r2, [r2, #0]
 80088b0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80088b2:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80088b6:	3302      	adds	r3, #2
 80088b8:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80088bc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80088c0:	2218      	movs	r2, #24
 80088c2:	2100      	movs	r1, #0
 80088c4:	4618      	mov	r0, r3
 80088c6:	f000 fa1f 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x3f;
 80088ca:	233f      	movs	r3, #63	; 0x3f
 80088cc:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x018;
 80088d0:	2318      	movs	r3, #24
 80088d2:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80088d6:	f107 0310 	add.w	r3, r7, #16
 80088da:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80088de:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80088e2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 80088e6:	f107 030f 	add.w	r3, r7, #15
 80088ea:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 80088ee:	2301      	movs	r3, #1
 80088f0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80088f4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80088f8:	2100      	movs	r1, #0
 80088fa:	4618      	mov	r0, r3
 80088fc:	f000 fdc2 	bl	8009484 <hci_send_req>
 8008900:	4603      	mov	r3, r0
 8008902:	2b00      	cmp	r3, #0
 8008904:	da01      	bge.n	800890a <aci_hal_set_radio_activity_mask+0x84>
    return BLE_STATUS_TIMEOUT;
 8008906:	23ff      	movs	r3, #255	; 0xff
 8008908:	e002      	b.n	8008910 <aci_hal_set_radio_activity_mask+0x8a>
  return status;
 800890a:	f107 030f 	add.w	r3, r7, #15
 800890e:	781b      	ldrb	r3, [r3, #0]
}
 8008910:	4618      	mov	r0, r3
 8008912:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}

0800891a <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 800891a:	b580      	push	{r7, lr}
 800891c:	b088      	sub	sp, #32
 800891e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8008920:	2300      	movs	r3, #0
 8008922:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008924:	f107 0308 	add.w	r3, r7, #8
 8008928:	2218      	movs	r2, #24
 800892a:	2100      	movs	r1, #0
 800892c:	4618      	mov	r0, r3
 800892e:	f000 f9eb 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x03;
 8008932:	2303      	movs	r3, #3
 8008934:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8008936:	2303      	movs	r3, #3
 8008938:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800893a:	1dfb      	adds	r3, r7, #7
 800893c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800893e:	2301      	movs	r3, #1
 8008940:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008942:	f107 0308 	add.w	r3, r7, #8
 8008946:	2100      	movs	r1, #0
 8008948:	4618      	mov	r0, r3
 800894a:	f000 fd9b 	bl	8009484 <hci_send_req>
 800894e:	4603      	mov	r3, r0
 8008950:	2b00      	cmp	r3, #0
 8008952:	da01      	bge.n	8008958 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8008954:	23ff      	movs	r3, #255	; 0xff
 8008956:	e000      	b.n	800895a <hci_reset+0x40>
  return status;
 8008958:	79fb      	ldrb	r3, [r7, #7]
}
 800895a:	4618      	mov	r0, r3
 800895c:	3720      	adds	r7, #32
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}

08008962 <hci_le_set_data_length>:
}

tBleStatus hci_le_set_data_length( uint16_t Connection_Handle,
                                   uint16_t TxOctets,
                                   uint16_t TxTime )
{
 8008962:	b590      	push	{r4, r7, lr}
 8008964:	b0cd      	sub	sp, #308	; 0x134
 8008966:	af00      	add	r7, sp, #0
 8008968:	4604      	mov	r4, r0
 800896a:	4608      	mov	r0, r1
 800896c:	4611      	mov	r1, r2
 800896e:	1dbb      	adds	r3, r7, #6
 8008970:	4622      	mov	r2, r4
 8008972:	801a      	strh	r2, [r3, #0]
 8008974:	1d3b      	adds	r3, r7, #4
 8008976:	4602      	mov	r2, r0
 8008978:	801a      	strh	r2, [r3, #0]
 800897a:	1cbb      	adds	r3, r7, #2
 800897c:	460a      	mov	r2, r1
 800897e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_data_length_cp0 *cp0 = (hci_le_set_data_length_cp0*)(cmd_buffer);
 8008980:	f107 0310 	add.w	r3, r7, #16
 8008984:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  hci_le_set_data_length_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8008988:	f107 030c 	add.w	r3, r7, #12
 800898c:	2203      	movs	r2, #3
 800898e:	2100      	movs	r1, #0
 8008990:	4618      	mov	r0, r3
 8008992:	f000 f9b9 	bl	8008d08 <Osal_MemSet>
  int index_input = 0;
 8008996:	2300      	movs	r3, #0
 8008998:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 800899c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80089a0:	1dba      	adds	r2, r7, #6
 80089a2:	8812      	ldrh	r2, [r2, #0]
 80089a4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80089a6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80089aa:	3302      	adds	r3, #2
 80089ac:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TxOctets = TxOctets;
 80089b0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80089b4:	1d3a      	adds	r2, r7, #4
 80089b6:	8812      	ldrh	r2, [r2, #0]
 80089b8:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80089ba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80089be:	3302      	adds	r3, #2
 80089c0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TxTime = TxTime;
 80089c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80089c8:	1cba      	adds	r2, r7, #2
 80089ca:	8812      	ldrh	r2, [r2, #0]
 80089cc:	809a      	strh	r2, [r3, #4]
  index_input += 2;
 80089ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80089d2:	3302      	adds	r3, #2
 80089d4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80089d8:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80089dc:	2218      	movs	r2, #24
 80089de:	2100      	movs	r1, #0
 80089e0:	4618      	mov	r0, r3
 80089e2:	f000 f991 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x08;
 80089e6:	2308      	movs	r3, #8
 80089e8:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x022;
 80089ec:	2322      	movs	r3, #34	; 0x22
 80089ee:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 80089f2:	f107 0310 	add.w	r3, r7, #16
 80089f6:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 80089fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80089fe:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &resp;
 8008a02:	f107 030c 	add.w	r3, r7, #12
 8008a06:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = sizeof(resp);
 8008a0a:	2303      	movs	r3, #3
 8008a0c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008a10:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008a14:	2100      	movs	r1, #0
 8008a16:	4618      	mov	r0, r3
 8008a18:	f000 fd34 	bl	8009484 <hci_send_req>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	da01      	bge.n	8008a26 <hci_le_set_data_length+0xc4>
    return BLE_STATUS_TIMEOUT;
 8008a22:	23ff      	movs	r3, #255	; 0xff
 8008a24:	e009      	b.n	8008a3a <hci_le_set_data_length+0xd8>
  if ( resp.Status )
 8008a26:	f107 030c 	add.w	r3, r7, #12
 8008a2a:	781b      	ldrb	r3, [r3, #0]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d003      	beq.n	8008a38 <hci_le_set_data_length+0xd6>
    return resp.Status;
 8008a30:	f107 030c 	add.w	r3, r7, #12
 8008a34:	781b      	ldrb	r3, [r3, #0]
 8008a36:	e000      	b.n	8008a3a <hci_le_set_data_length+0xd8>
  return BLE_STATUS_SUCCESS;
 8008a38:	2300      	movs	r3, #0
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8008a40:	46bd      	mov	sp, r7
 8008a42:	bd90      	pop	{r4, r7, pc}

08008a44 <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 8008a44:	b580      	push	{r7, lr}
 8008a46:	b0ce      	sub	sp, #312	; 0x138
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	f107 0308 	add.w	r3, r7, #8
 8008a4e:	6019      	str	r1, [r3, #0]
 8008a50:	1d3b      	adds	r3, r7, #4
 8008a52:	601a      	str	r2, [r3, #0]
 8008a54:	f107 030e 	add.w	r3, r7, #14
 8008a58:	4602      	mov	r2, r0
 8008a5a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 8008a5c:	f107 0318 	add.w	r3, r7, #24
 8008a60:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8008a64:	f107 0310 	add.w	r3, r7, #16
 8008a68:	2205      	movs	r2, #5
 8008a6a:	2100      	movs	r1, #0
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f000 f94b 	bl	8008d08 <Osal_MemSet>
  int index_input = 0;
 8008a72:	2300      	movs	r3, #0
 8008a74:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  cp0->Connection_Handle = Connection_Handle;
 8008a78:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8008a7c:	f107 020e 	add.w	r2, r7, #14
 8008a80:	8812      	ldrh	r2, [r2, #0]
 8008a82:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008a84:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008a88:	3302      	adds	r3, #2
 8008a8a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008a8e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008a92:	2218      	movs	r2, #24
 8008a94:	2100      	movs	r1, #0
 8008a96:	4618      	mov	r0, r3
 8008a98:	f000 f936 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x08;
 8008a9c:	2308      	movs	r3, #8
 8008a9e:	f8a7 3118 	strh.w	r3, [r7, #280]	; 0x118
  rq.ocf = 0x030;
 8008aa2:	2330      	movs	r3, #48	; 0x30
 8008aa4:	f8a7 311a 	strh.w	r3, [r7, #282]	; 0x11a
  rq.cparam = cmd_buffer;
 8008aa8:	f107 0318 	add.w	r3, r7, #24
 8008aac:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.clen = index_input;
 8008ab0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8008ab4:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  rq.rparam = &resp;
 8008ab8:	f107 0310 	add.w	r3, r7, #16
 8008abc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  rq.rlen = sizeof(resp);
 8008ac0:	2305      	movs	r3, #5
 8008ac2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008ac6:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8008aca:	2100      	movs	r1, #0
 8008acc:	4618      	mov	r0, r3
 8008ace:	f000 fcd9 	bl	8009484 <hci_send_req>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	da01      	bge.n	8008adc <hci_le_read_phy+0x98>
    return BLE_STATUS_TIMEOUT;
 8008ad8:	23ff      	movs	r3, #255	; 0xff
 8008ada:	e016      	b.n	8008b0a <hci_le_read_phy+0xc6>
  if ( resp.Status )
 8008adc:	f107 0310 	add.w	r3, r7, #16
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d003      	beq.n	8008aee <hci_le_read_phy+0xaa>
    return resp.Status;
 8008ae6:	f107 0310 	add.w	r3, r7, #16
 8008aea:	781b      	ldrb	r3, [r3, #0]
 8008aec:	e00d      	b.n	8008b0a <hci_le_read_phy+0xc6>
  *TX_PHY = resp.TX_PHY;
 8008aee:	f107 0310 	add.w	r3, r7, #16
 8008af2:	78da      	ldrb	r2, [r3, #3]
 8008af4:	f107 0308 	add.w	r3, r7, #8
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 8008afc:	f107 0310 	add.w	r3, r7, #16
 8008b00:	791a      	ldrb	r2, [r3, #4]
 8008b02:	1d3b      	adds	r3, r7, #4
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8008b08:	2300      	movs	r3, #0
}
 8008b0a:	4618      	mov	r0, r3
 8008b0c:	f507 779c 	add.w	r7, r7, #312	; 0x138
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8008b14:	b590      	push	{r4, r7, lr}
 8008b16:	b0cd      	sub	sp, #308	; 0x134
 8008b18:	af00      	add	r7, sp, #0
 8008b1a:	4604      	mov	r4, r0
 8008b1c:	4608      	mov	r0, r1
 8008b1e:	4611      	mov	r1, r2
 8008b20:	1dfb      	adds	r3, r7, #7
 8008b22:	4622      	mov	r2, r4
 8008b24:	701a      	strb	r2, [r3, #0]
 8008b26:	1dbb      	adds	r3, r7, #6
 8008b28:	4602      	mov	r2, r0
 8008b2a:	701a      	strb	r2, [r3, #0]
 8008b2c:	1d7b      	adds	r3, r7, #5
 8008b2e:	460a      	mov	r2, r1
 8008b30:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8008b32:	f107 0310 	add.w	r3, r7, #16
 8008b36:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008b3a:	f107 030f 	add.w	r3, r7, #15
 8008b3e:	2200      	movs	r2, #0
 8008b40:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008b42:	2300      	movs	r3, #0
 8008b44:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8008b48:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b4c:	1dfa      	adds	r2, r7, #7
 8008b4e:	7812      	ldrb	r2, [r2, #0]
 8008b50:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8008b52:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b56:	3301      	adds	r3, #1
 8008b58:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 8008b5c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b60:	1dba      	adds	r2, r7, #6
 8008b62:	7812      	ldrb	r2, [r2, #0]
 8008b64:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8008b66:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b6a:	3301      	adds	r3, #1
 8008b6c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 8008b70:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008b74:	1d7a      	adds	r2, r7, #5
 8008b76:	7812      	ldrb	r2, [r2, #0]
 8008b78:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8008b7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008b7e:	3301      	adds	r3, #1
 8008b80:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008b84:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008b88:	2218      	movs	r2, #24
 8008b8a:	2100      	movs	r1, #0
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	f000 f8bb 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x08;
 8008b92:	2308      	movs	r3, #8
 8008b94:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x031;
 8008b98:	2331      	movs	r3, #49	; 0x31
 8008b9a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.cparam = cmd_buffer;
 8008b9e:	f107 0310 	add.w	r3, r7, #16
 8008ba2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008ba6:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008baa:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008bae:	f107 030f 	add.w	r3, r7, #15
 8008bb2:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008bbc:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008bc0:	2100      	movs	r1, #0
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	f000 fc5e 	bl	8009484 <hci_send_req>
 8008bc8:	4603      	mov	r3, r0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	da01      	bge.n	8008bd2 <hci_le_set_default_phy+0xbe>
    return BLE_STATUS_TIMEOUT;
 8008bce:	23ff      	movs	r3, #255	; 0xff
 8008bd0:	e002      	b.n	8008bd8 <hci_le_set_default_phy+0xc4>
  return status;
 8008bd2:	f107 030f 	add.w	r3, r7, #15
 8008bd6:	781b      	ldrb	r3, [r3, #0]
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f507 779a 	add.w	r7, r7, #308	; 0x134
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd90      	pop	{r4, r7, pc}

08008be2 <hci_le_set_phy>:
tBleStatus hci_le_set_phy( uint16_t Connection_Handle,
                           uint8_t ALL_PHYS,
                           uint8_t TX_PHYS,
                           uint8_t RX_PHYS,
                           uint16_t PHY_options )
{
 8008be2:	b5b0      	push	{r4, r5, r7, lr}
 8008be4:	b0cc      	sub	sp, #304	; 0x130
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	4605      	mov	r5, r0
 8008bea:	460c      	mov	r4, r1
 8008bec:	4610      	mov	r0, r2
 8008bee:	4619      	mov	r1, r3
 8008bf0:	1dbb      	adds	r3, r7, #6
 8008bf2:	462a      	mov	r2, r5
 8008bf4:	801a      	strh	r2, [r3, #0]
 8008bf6:	1d7b      	adds	r3, r7, #5
 8008bf8:	4622      	mov	r2, r4
 8008bfa:	701a      	strb	r2, [r3, #0]
 8008bfc:	1d3b      	adds	r3, r7, #4
 8008bfe:	4602      	mov	r2, r0
 8008c00:	701a      	strb	r2, [r3, #0]
 8008c02:	1cfb      	adds	r3, r7, #3
 8008c04:	460a      	mov	r2, r1
 8008c06:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_phy_cp0 *cp0 = (hci_le_set_phy_cp0*)(cmd_buffer);
 8008c08:	f107 0310 	add.w	r3, r7, #16
 8008c0c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  tBleStatus status = 0;
 8008c10:	f107 030f 	add.w	r3, r7, #15
 8008c14:	2200      	movs	r2, #0
 8008c16:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8008c18:	2300      	movs	r3, #0
 8008c1a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->Connection_Handle = Connection_Handle;
 8008c1e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c22:	1dba      	adds	r2, r7, #6
 8008c24:	8812      	ldrh	r2, [r2, #0]
 8008c26:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8008c28:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c2c:	3302      	adds	r3, #2
 8008c2e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8008c32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c36:	1d7a      	adds	r2, r7, #5
 8008c38:	7812      	ldrb	r2, [r2, #0]
 8008c3a:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8008c3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c40:	3301      	adds	r3, #1
 8008c42:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->TX_PHYS = TX_PHYS;
 8008c46:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c4a:	1d3a      	adds	r2, r7, #4
 8008c4c:	7812      	ldrb	r2, [r2, #0]
 8008c4e:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 8008c50:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c54:	3301      	adds	r3, #1
 8008c56:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->RX_PHYS = RX_PHYS;
 8008c5a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c5e:	1cfa      	adds	r2, r7, #3
 8008c60:	7812      	ldrb	r2, [r2, #0]
 8008c62:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8008c64:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c68:	3301      	adds	r3, #1
 8008c6a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  cp0->PHY_options = PHY_options;
 8008c6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8008c72:	f8b7 2140 	ldrh.w	r2, [r7, #320]	; 0x140
 8008c76:	f8a3 2005 	strh.w	r2, [r3, #5]
  index_input += 2;
 8008c7a:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008c7e:	3302      	adds	r3, #2
 8008c80:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8008c84:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008c88:	2218      	movs	r2, #24
 8008c8a:	2100      	movs	r1, #0
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f000 f83b 	bl	8008d08 <Osal_MemSet>
  rq.ogf = 0x08;
 8008c92:	2308      	movs	r3, #8
 8008c94:	f8a7 3110 	strh.w	r3, [r7, #272]	; 0x110
  rq.ocf = 0x032;
 8008c98:	2332      	movs	r3, #50	; 0x32
 8008c9a:	f8a7 3112 	strh.w	r3, [r7, #274]	; 0x112
  rq.event = 0x0F;
 8008c9e:	230f      	movs	r3, #15
 8008ca0:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  rq.cparam = cmd_buffer;
 8008ca4:	f107 0310 	add.w	r3, r7, #16
 8008ca8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  rq.clen = index_input;
 8008cac:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8008cb0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  rq.rparam = &status;
 8008cb4:	f107 030f 	add.w	r3, r7, #15
 8008cb8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
  rq.rlen = 1;
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8008cc2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8008cc6:	2100      	movs	r1, #0
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f000 fbdb 	bl	8009484 <hci_send_req>
 8008cce:	4603      	mov	r3, r0
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	da01      	bge.n	8008cd8 <hci_le_set_phy+0xf6>
    return BLE_STATUS_TIMEOUT;
 8008cd4:	23ff      	movs	r3, #255	; 0xff
 8008cd6:	e002      	b.n	8008cde <hci_le_set_phy+0xfc>
  return status;
 8008cd8:	f107 030f 	add.w	r3, r7, #15
 8008cdc:	781b      	ldrb	r3, [r3, #0]
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8008ce4:	46bd      	mov	sp, r7
 8008ce6:	bdb0      	pop	{r4, r5, r7, pc}

08008ce8 <Osal_MemCpy>:
 * Osal_MemCpy
 * 
 */
 
void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b084      	sub	sp, #16
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	60b9      	str	r1, [r7, #8]
 8008cf2:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size ); 
 8008cf4:	687a      	ldr	r2, [r7, #4]
 8008cf6:	68b9      	ldr	r1, [r7, #8]
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f008 f845 	bl	8010d88 <memcpy>
 8008cfe:	4603      	mov	r3, r0
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3710      	adds	r7, #16
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}

08008d08 <Osal_MemSet>:
 * Osal_MemSet
 * 
 */
 
void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	60f8      	str	r0, [r7, #12]
 8008d10:	60b9      	str	r1, [r7, #8]
 8008d12:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8008d14:	687a      	ldr	r2, [r7, #4]
 8008d16:	68b9      	ldr	r1, [r7, #8]
 8008d18:	68f8      	ldr	r0, [r7, #12]
 8008d1a:	f008 f840 	bl	8010d9e <memset>
 8008d1e:	4603      	mov	r3, r0
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3710      	adds	r7, #16
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd80      	pop	{r7, pc}

08008d28 <DIS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void DIS_Init(void)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af02      	add	r7, sp, #8
  uint16_t uuid;
  tBleStatus hciCmdResult;

  memset ( &DIS_Context, 0, sizeof(DIS_Context_t) );
 8008d2e:	2202      	movs	r2, #2
 8008d30:	2100      	movs	r1, #0
 8008d32:	480a      	ldr	r0, [pc, #40]	; (8008d5c <DIS_Init+0x34>)
 8008d34:	f008 f833 	bl	8010d9e <memset>
   */

  /**
   *  Add Device Information Service
   */
  uuid = DEVICE_INFORMATION_SERVICE_UUID;
 8008d38:	f641 030a 	movw	r3, #6154	; 0x180a
 8008d3c:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 8008d3e:	1d39      	adds	r1, r7, #4
 8008d40:	4b06      	ldr	r3, [pc, #24]	; (8008d5c <DIS_Init+0x34>)
 8008d42:	9300      	str	r3, [sp, #0]
 8008d44:	2301      	movs	r3, #1
 8008d46:	2201      	movs	r2, #1
 8008d48:	2001      	movs	r0, #1
 8008d4a:	f7ff f8c5 	bl	8007ed8 <aci_gatt_add_service>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	71fb      	strb	r3, [r7, #7]
    BLE_DBG_DIS_MSG ("FAILED to add PNP ID Characteristic, Error: %02X !!\n", 
                hciCmdResult);
  }
#endif
      
  return;
 8008d52:	bf00      	nop
}
 8008d54:	3708      	adds	r7, #8
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
 8008d5a:	bf00      	nop
 8008d5c:	20000124 	.word	0x20000124

08008d60 <PeerToPeer_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b08a      	sub	sp, #40	; 0x28
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blue_aci *blue_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  P2PS_STM_App_Notification_evt_t Notification;

  return_value = SVCCTL_EvtNotAck;
 8008d68:	2300      	movs	r3, #0
 8008d6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	3301      	adds	r3, #1
 8008d72:	623b      	str	r3, [r7, #32]

  switch(event_pckt->evt)
 8008d74:	6a3b      	ldr	r3, [r7, #32]
 8008d76:	781b      	ldrb	r3, [r3, #0]
 8008d78:	2bff      	cmp	r3, #255	; 0xff
 8008d7a:	d000      	beq.n	8008d7e <PeerToPeer_Event_Handler+0x1e>
      }
    }
    break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 8008d7c:	e04d      	b.n	8008e1a <PeerToPeer_Event_Handler+0xba>
      blue_evt = (evt_blue_aci*)event_pckt->data;
 8008d7e:	6a3b      	ldr	r3, [r7, #32]
 8008d80:	3302      	adds	r3, #2
 8008d82:	61fb      	str	r3, [r7, #28]
      switch(blue_evt->ecode)
 8008d84:	69fb      	ldr	r3, [r7, #28]
 8008d86:	881b      	ldrh	r3, [r3, #0]
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	f640 4301 	movw	r3, #3073	; 0xc01
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d000      	beq.n	8008d96 <PeerToPeer_Event_Handler+0x36>
          break;
 8008d94:	e040      	b.n	8008e18 <PeerToPeer_Event_Handler+0xb8>
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data;
 8008d96:	69fb      	ldr	r3, [r7, #28]
 8008d98:	3302      	adds	r3, #2
 8008d9a:	61bb      	str	r3, [r7, #24]
            if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2))
 8008d9c:	69bb      	ldr	r3, [r7, #24]
 8008d9e:	885b      	ldrh	r3, [r3, #2]
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	461a      	mov	r2, r3
 8008da4:	4b20      	ldr	r3, [pc, #128]	; (8008e28 <PeerToPeer_Event_Handler+0xc8>)
 8008da6:	889b      	ldrh	r3, [r3, #4]
 8008da8:	3302      	adds	r3, #2
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d118      	bne.n	8008de0 <PeerToPeer_Event_Handler+0x80>
              return_value = SVCCTL_EvtAckFlowEnable;
 8008dae:	2301      	movs	r3, #1
 8008db0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
              if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 8008db4:	69bb      	ldr	r3, [r7, #24]
 8008db6:	7a1b      	ldrb	r3, [r3, #8]
 8008db8:	f003 0301 	and.w	r3, r3, #1
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d007      	beq.n	8008dd0 <PeerToPeer_Event_Handler+0x70>
                Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 8008dc4:	f107 0308 	add.w	r3, r7, #8
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f007 fbf5 	bl	80105b8 <P2PS_STM_App_Notification>
        break;
 8008dce:	e022      	b.n	8008e16 <PeerToPeer_Event_Handler+0xb6>
                Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	723b      	strb	r3, [r7, #8]
                P2PS_STM_App_Notification(&Notification);
 8008dd4:	f107 0308 	add.w	r3, r7, #8
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f007 fbed 	bl	80105b8 <P2PS_STM_App_Notification>
        break;
 8008dde:	e01a      	b.n	8008e16 <PeerToPeer_Event_Handler+0xb6>
            else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1))
 8008de0:	69bb      	ldr	r3, [r7, #24]
 8008de2:	885b      	ldrh	r3, [r3, #2]
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	461a      	mov	r2, r3
 8008de8:	4b0f      	ldr	r3, [pc, #60]	; (8008e28 <PeerToPeer_Event_Handler+0xc8>)
 8008dea:	885b      	ldrh	r3, [r3, #2]
 8008dec:	3301      	adds	r3, #1
 8008dee:	429a      	cmp	r2, r3
 8008df0:	d111      	bne.n	8008e16 <PeerToPeer_Event_Handler+0xb6>
              BLE_DBG_P2P_STM_MSG("-- GATT : LED CONFIGURATION RECEIVED\n");
 8008df2:	480e      	ldr	r0, [pc, #56]	; (8008e2c <PeerToPeer_Event_Handler+0xcc>)
 8008df4:	f008 f850 	bl	8010e98 <puts>
              Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT;
 8008df8:	2303      	movs	r3, #3
 8008dfa:	723b      	strb	r3, [r7, #8]
              Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length;
 8008dfc:	69bb      	ldr	r3, [r7, #24]
 8008dfe:	88db      	ldrh	r3, [r3, #6]
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	b2db      	uxtb	r3, r3
 8008e04:	743b      	strb	r3, [r7, #16]
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
 8008e06:	69bb      	ldr	r3, [r7, #24]
 8008e08:	3308      	adds	r3, #8
 8008e0a:	60fb      	str	r3, [r7, #12]
              P2PS_STM_App_Notification(&Notification);  
 8008e0c:	f107 0308 	add.w	r3, r7, #8
 8008e10:	4618      	mov	r0, r3
 8008e12:	f007 fbd1 	bl	80105b8 <P2PS_STM_App_Notification>
        break;
 8008e16:	bf00      	nop
    break; /* HCI_EVT_VENDOR_SPECIFIC */
 8008e18:	bf00      	nop
  }

  return(return_value);
 8008e1a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}/* end SVCCTL_EvtAckStatus_t */
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3728      	adds	r7, #40	; 0x28
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	20000128 	.word	0x20000128
 8008e2c:	080122a8 	.word	0x080122a8

08008e30 <P2PS_STM_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void P2PS_STM_Init(void)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b08a      	sub	sp, #40	; 0x28
 8008e34:	af06      	add	r7, sp, #24
  Char_UUID_t  uuid16;

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler);
 8008e36:	484a      	ldr	r0, [pc, #296]	; (8008f60 <P2PS_STM_Init+0x130>)
 8008e38:	f000 f92a 	bl	8009090 <SVCCTL_RegisterSvcHandler>
     *                                2 for P2P Write characteristic +
     *                                2 for P2P Notify characteristic +
     *                                1 for client char configuration descriptor +
     *                                
     */
    COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128);
 8008e3c:	238f      	movs	r3, #143	; 0x8f
 8008e3e:	703b      	strb	r3, [r7, #0]
 8008e40:	23e5      	movs	r3, #229	; 0xe5
 8008e42:	707b      	strb	r3, [r7, #1]
 8008e44:	23b3      	movs	r3, #179	; 0xb3
 8008e46:	70bb      	strb	r3, [r7, #2]
 8008e48:	23d5      	movs	r3, #213	; 0xd5
 8008e4a:	70fb      	strb	r3, [r7, #3]
 8008e4c:	232e      	movs	r3, #46	; 0x2e
 8008e4e:	713b      	strb	r3, [r7, #4]
 8008e50:	237f      	movs	r3, #127	; 0x7f
 8008e52:	717b      	strb	r3, [r7, #5]
 8008e54:	234a      	movs	r3, #74	; 0x4a
 8008e56:	71bb      	strb	r3, [r7, #6]
 8008e58:	2398      	movs	r3, #152	; 0x98
 8008e5a:	71fb      	strb	r3, [r7, #7]
 8008e5c:	232a      	movs	r3, #42	; 0x2a
 8008e5e:	723b      	strb	r3, [r7, #8]
 8008e60:	2348      	movs	r3, #72	; 0x48
 8008e62:	727b      	strb	r3, [r7, #9]
 8008e64:	237a      	movs	r3, #122	; 0x7a
 8008e66:	72bb      	strb	r3, [r7, #10]
 8008e68:	23cc      	movs	r3, #204	; 0xcc
 8008e6a:	72fb      	strb	r3, [r7, #11]
 8008e6c:	2340      	movs	r3, #64	; 0x40
 8008e6e:	733b      	strb	r3, [r7, #12]
 8008e70:	23fe      	movs	r3, #254	; 0xfe
 8008e72:	737b      	strb	r3, [r7, #13]
 8008e74:	2300      	movs	r3, #0
 8008e76:	73bb      	strb	r3, [r7, #14]
 8008e78:	2300      	movs	r3, #0
 8008e7a:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_service(UUID_TYPE_128,
 8008e7c:	4639      	mov	r1, r7
 8008e7e:	4b39      	ldr	r3, [pc, #228]	; (8008f64 <P2PS_STM_Init+0x134>)
 8008e80:	9300      	str	r3, [sp, #0]
 8008e82:	2308      	movs	r3, #8
 8008e84:	2201      	movs	r2, #1
 8008e86:	2002      	movs	r0, #2
 8008e88:	f7ff f826 	bl	8007ed8 <aci_gatt_add_service>
                      &(aPeerToPeerContext.PeerToPeerSvcHdle));

    /**
     *  Add LED Characteristic
     */
    COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128);
 8008e8c:	2319      	movs	r3, #25
 8008e8e:	703b      	strb	r3, [r7, #0]
 8008e90:	23ed      	movs	r3, #237	; 0xed
 8008e92:	707b      	strb	r3, [r7, #1]
 8008e94:	2382      	movs	r3, #130	; 0x82
 8008e96:	70bb      	strb	r3, [r7, #2]
 8008e98:	23ae      	movs	r3, #174	; 0xae
 8008e9a:	70fb      	strb	r3, [r7, #3]
 8008e9c:	23ed      	movs	r3, #237	; 0xed
 8008e9e:	713b      	strb	r3, [r7, #4]
 8008ea0:	2321      	movs	r3, #33	; 0x21
 8008ea2:	717b      	strb	r3, [r7, #5]
 8008ea4:	234c      	movs	r3, #76	; 0x4c
 8008ea6:	71bb      	strb	r3, [r7, #6]
 8008ea8:	239d      	movs	r3, #157	; 0x9d
 8008eaa:	71fb      	strb	r3, [r7, #7]
 8008eac:	2341      	movs	r3, #65	; 0x41
 8008eae:	723b      	strb	r3, [r7, #8]
 8008eb0:	2345      	movs	r3, #69	; 0x45
 8008eb2:	727b      	strb	r3, [r7, #9]
 8008eb4:	2322      	movs	r3, #34	; 0x22
 8008eb6:	72bb      	strb	r3, [r7, #10]
 8008eb8:	238e      	movs	r3, #142	; 0x8e
 8008eba:	72fb      	strb	r3, [r7, #11]
 8008ebc:	2341      	movs	r3, #65	; 0x41
 8008ebe:	733b      	strb	r3, [r7, #12]
 8008ec0:	23fe      	movs	r3, #254	; 0xfe
 8008ec2:	737b      	strb	r3, [r7, #13]
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	73bb      	strb	r3, [r7, #14]
 8008ec8:	2300      	movs	r3, #0
 8008eca:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 8008ecc:	4b25      	ldr	r3, [pc, #148]	; (8008f64 <P2PS_STM_Init+0x134>)
 8008ece:	8818      	ldrh	r0, [r3, #0]
 8008ed0:	463a      	mov	r2, r7
 8008ed2:	4b25      	ldr	r3, [pc, #148]	; (8008f68 <P2PS_STM_Init+0x138>)
 8008ed4:	9305      	str	r3, [sp, #20]
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	9304      	str	r3, [sp, #16]
 8008eda:	230a      	movs	r3, #10
 8008edc:	9303      	str	r3, [sp, #12]
 8008ede:	2301      	movs	r3, #1
 8008ee0:	9302      	str	r3, [sp, #8]
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	9301      	str	r3, [sp, #4]
 8008ee6:	2306      	movs	r3, #6
 8008ee8:	9300      	str	r3, [sp, #0]
 8008eea:	2302      	movs	r3, #2
 8008eec:	2102      	movs	r1, #2
 8008eee:	f7ff f8a2 	bl	8008036 <aci_gatt_add_char>
                      &(aPeerToPeerContext.P2PWriteClientToServerCharHdle));

    /**
     *   Add Button Characteristic
     */
    COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128);
 8008ef2:	2319      	movs	r3, #25
 8008ef4:	703b      	strb	r3, [r7, #0]
 8008ef6:	23ed      	movs	r3, #237	; 0xed
 8008ef8:	707b      	strb	r3, [r7, #1]
 8008efa:	2382      	movs	r3, #130	; 0x82
 8008efc:	70bb      	strb	r3, [r7, #2]
 8008efe:	23ae      	movs	r3, #174	; 0xae
 8008f00:	70fb      	strb	r3, [r7, #3]
 8008f02:	23ed      	movs	r3, #237	; 0xed
 8008f04:	713b      	strb	r3, [r7, #4]
 8008f06:	2321      	movs	r3, #33	; 0x21
 8008f08:	717b      	strb	r3, [r7, #5]
 8008f0a:	234c      	movs	r3, #76	; 0x4c
 8008f0c:	71bb      	strb	r3, [r7, #6]
 8008f0e:	239d      	movs	r3, #157	; 0x9d
 8008f10:	71fb      	strb	r3, [r7, #7]
 8008f12:	2341      	movs	r3, #65	; 0x41
 8008f14:	723b      	strb	r3, [r7, #8]
 8008f16:	2345      	movs	r3, #69	; 0x45
 8008f18:	727b      	strb	r3, [r7, #9]
 8008f1a:	2322      	movs	r3, #34	; 0x22
 8008f1c:	72bb      	strb	r3, [r7, #10]
 8008f1e:	238e      	movs	r3, #142	; 0x8e
 8008f20:	72fb      	strb	r3, [r7, #11]
 8008f22:	2342      	movs	r3, #66	; 0x42
 8008f24:	733b      	strb	r3, [r7, #12]
 8008f26:	23fe      	movs	r3, #254	; 0xfe
 8008f28:	737b      	strb	r3, [r7, #13]
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	73bb      	strb	r3, [r7, #14]
 8008f2e:	2300      	movs	r3, #0
 8008f30:	73fb      	strb	r3, [r7, #15]
    aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle,
 8008f32:	4b0c      	ldr	r3, [pc, #48]	; (8008f64 <P2PS_STM_Init+0x134>)
 8008f34:	8818      	ldrh	r0, [r3, #0]
 8008f36:	463a      	mov	r2, r7
 8008f38:	4b0c      	ldr	r3, [pc, #48]	; (8008f6c <P2PS_STM_Init+0x13c>)
 8008f3a:	9305      	str	r3, [sp, #20]
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	9304      	str	r3, [sp, #16]
 8008f40:	230a      	movs	r3, #10
 8008f42:	9303      	str	r3, [sp, #12]
 8008f44:	2301      	movs	r3, #1
 8008f46:	9302      	str	r3, [sp, #8]
 8008f48:	2300      	movs	r3, #0
 8008f4a:	9301      	str	r3, [sp, #4]
 8008f4c:	2310      	movs	r3, #16
 8008f4e:	9300      	str	r3, [sp, #0]
 8008f50:	2302      	movs	r3, #2
 8008f52:	2102      	movs	r1, #2
 8008f54:	f7ff f86f 	bl	8008036 <aci_gatt_add_char>
                      0,
                      &(aPeerToPeerContext.RebootReqCharHdle));
#endif    

    
  return;
 8008f58:	bf00      	nop
}
 8008f5a:	3710      	adds	r7, #16
 8008f5c:	46bd      	mov	sp, r7
 8008f5e:	bd80      	pop	{r7, pc}
 8008f60:	08008d61 	.word	0x08008d61
 8008f64:	20000128 	.word	0x20000128
 8008f68:	2000012a 	.word	0x2000012a
 8008f6c:	2000012c 	.word	0x2000012c

08008f70 <BLS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__weak void BLS_Init( void )
{
 8008f70:	b480      	push	{r7}
 8008f72:	af00      	add	r7, sp, #0
  return;
 8008f74:	bf00      	nop
}
 8008f76:	46bd      	mov	sp, r7
 8008f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7c:	4770      	bx	lr

08008f7e <CRS_STM_Init>:
__weak void CRS_STM_Init( void )
{
 8008f7e:	b480      	push	{r7}
 8008f80:	af00      	add	r7, sp, #0
  return;
 8008f82:	bf00      	nop
}
 8008f84:	46bd      	mov	sp, r7
 8008f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f8a:	4770      	bx	lr

08008f8c <EDS_STM_Init>:
__weak void DIS_Init( void )
{
  return;
}
__weak void EDS_STM_Init( void )
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	af00      	add	r7, sp, #0
  return;
 8008f90:	bf00      	nop
}
 8008f92:	46bd      	mov	sp, r7
 8008f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f98:	4770      	bx	lr

08008f9a <HIDS_Init>:
__weak void HIDS_Init( void )
{
 8008f9a:	b480      	push	{r7}
 8008f9c:	af00      	add	r7, sp, #0
  return;
 8008f9e:	bf00      	nop
}
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa6:	4770      	bx	lr

08008fa8 <HRS_Init>:
__weak void HRS_Init( void )
{
 8008fa8:	b480      	push	{r7}
 8008faa:	af00      	add	r7, sp, #0
  return;
 8008fac:	bf00      	nop
}
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb4:	4770      	bx	lr

08008fb6 <HTS_Init>:
__weak void HTS_Init( void )
{
 8008fb6:	b480      	push	{r7}
 8008fb8:	af00      	add	r7, sp, #0
  return;
 8008fba:	bf00      	nop
}
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr

08008fc4 <IAS_Init>:
__weak void IAS_Init( void )
{
 8008fc4:	b480      	push	{r7}
 8008fc6:	af00      	add	r7, sp, #0
  return;
 8008fc8:	bf00      	nop
}
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd0:	4770      	bx	lr

08008fd2 <LLS_Init>:
__weak void LLS_Init( void )
{
 8008fd2:	b480      	push	{r7}
 8008fd4:	af00      	add	r7, sp, #0
  return;
 8008fd6:	bf00      	nop
}
 8008fd8:	46bd      	mov	sp, r7
 8008fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fde:	4770      	bx	lr

08008fe0 <MOTENV_STM_Init>:
__weak void TPS_Init( void )
{
  return;
}
__weak void MOTENV_STM_Init( void )
{
 8008fe0:	b480      	push	{r7}
 8008fe2:	af00      	add	r7, sp, #0
  return;
 8008fe4:	bf00      	nop
}
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr

08008fee <OTAS_STM_Init>:
__weak void P2PS_STM_Init( void )
{
  return;
}
__weak void OTAS_STM_Init( void )
{
 8008fee:	b480      	push	{r7}
 8008ff0:	af00      	add	r7, sp, #0
  return;
 8008ff2:	bf00      	nop
}
 8008ff4:	46bd      	mov	sp, r7
 8008ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffa:	4770      	bx	lr

08008ffc <MESH_Init>:
__weak void MESH_Init( void )
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	af00      	add	r7, sp, #0
  return;
 8009000:	bf00      	nop
}
 8009002:	46bd      	mov	sp, r7
 8009004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009008:	4770      	bx	lr

0800900a <BVOPUS_STM_Init>:
__weak void BVOPUS_STM_Init( void )
{
 800900a:	b480      	push	{r7}
 800900c:	af00      	add	r7, sp, #0
  return;
 800900e:	bf00      	nop
}
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <SVCCTL_InitCustomSvc>:
__weak void SVCCTL_InitCustomSvc( void )
{
 8009018:	b480      	push	{r7}
 800901a:	af00      	add	r7, sp, #0
  return;
 800901c:	bf00      	nop
}
 800901e:	46bd      	mov	sp, r7
 8009020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009024:	4770      	bx	lr
	...

08009028 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 8009028:	b580      	push	{r7, lr}
 800902a:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 800902c:	4b04      	ldr	r3, [pc, #16]	; (8009040 <SVCCTL_Init+0x18>)
 800902e:	2200      	movs	r2, #0
 8009030:	711a      	strb	r2, [r3, #4]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8009032:	4b04      	ldr	r3, [pc, #16]	; (8009044 <SVCCTL_Init+0x1c>)
 8009034:	2200      	movs	r2, #0
 8009036:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 8009038:	f000 f806 	bl	8009048 <SVCCTL_SvcInit>

  return;
 800903c:	bf00      	nop
}
 800903e:	bd80      	pop	{r7, pc}
 8009040:	20000130 	.word	0x20000130
 8009044:	20000138 	.word	0x20000138

08009048 <SVCCTL_SvcInit>:

__weak void SVCCTL_SvcInit(void)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	af00      	add	r7, sp, #0
  BLS_Init();
 800904c:	f7ff ff90 	bl	8008f70 <BLS_Init>

  CRS_STM_Init();
 8009050:	f7ff ff95 	bl	8008f7e <CRS_STM_Init>

  DIS_Init();
 8009054:	f7ff fe68 	bl	8008d28 <DIS_Init>

  EDS_STM_Init();
 8009058:	f7ff ff98 	bl	8008f8c <EDS_STM_Init>

  HIDS_Init();
 800905c:	f7ff ff9d 	bl	8008f9a <HIDS_Init>

  HRS_Init();
 8009060:	f7ff ffa2 	bl	8008fa8 <HRS_Init>

  HTS_Init();
 8009064:	f7ff ffa7 	bl	8008fb6 <HTS_Init>

  IAS_Init();
 8009068:	f7ff ffac 	bl	8008fc4 <IAS_Init>

  LLS_Init();
 800906c:	f7ff ffb1 	bl	8008fd2 <LLS_Init>

  TPS_Init();
 8009070:	f000 f87a 	bl	8009168 <TPS_Init>

  MOTENV_STM_Init();
 8009074:	f7ff ffb4 	bl	8008fe0 <MOTENV_STM_Init>

  P2PS_STM_Init();
 8009078:	f7ff feda 	bl	8008e30 <P2PS_STM_Init>

  OTAS_STM_Init();
 800907c:	f7ff ffb7 	bl	8008fee <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8009080:	f7ff ffc3 	bl	800900a <BVOPUS_STM_Init>

  MESH_Init();
 8009084:	f7ff ffba 	bl	8008ffc <MESH_Init>

  SVCCTL_InitCustomSvc();
 8009088:	f7ff ffc6 	bl	8009018 <SVCCTL_InitCustomSvc>
  
  return;
 800908c:	bf00      	nop
}
 800908e:	bd80      	pop	{r7, pc}

08009090 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8009098:	4b09      	ldr	r3, [pc, #36]	; (80090c0 <SVCCTL_RegisterSvcHandler+0x30>)
 800909a:	791b      	ldrb	r3, [r3, #4]
 800909c:	4619      	mov	r1, r3
 800909e:	4a08      	ldr	r2, [pc, #32]	; (80090c0 <SVCCTL_RegisterSvcHandler+0x30>)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 80090a6:	4b06      	ldr	r3, [pc, #24]	; (80090c0 <SVCCTL_RegisterSvcHandler+0x30>)
 80090a8:	791b      	ldrb	r3, [r3, #4]
 80090aa:	3301      	adds	r3, #1
 80090ac:	b2da      	uxtb	r2, r3
 80090ae:	4b04      	ldr	r3, [pc, #16]	; (80090c0 <SVCCTL_RegisterSvcHandler+0x30>)
 80090b0:	711a      	strb	r2, [r3, #4]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 80090b2:	bf00      	nop
}
 80090b4:	370c      	adds	r7, #12
 80090b6:	46bd      	mov	sp, r7
 80090b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop
 80090c0:	20000130 	.word	0x20000130

080090c4 <SVCCTL_UserEvtRx>:

  return;
}

SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 80090c4:	b580      	push	{r7, lr}
 80090c6:	b086      	sub	sp, #24
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
  evt_blue_aci *blue_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	3301      	adds	r3, #1
 80090d0:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 80090d2:	2300      	movs	r3, #0
 80090d4:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	781b      	ldrb	r3, [r3, #0]
 80090da:	2bff      	cmp	r3, #255	; 0xff
 80090dc:	d000      	beq.n	80090e0 <SVCCTL_UserEvtRx+0x1c>
      }
    }
      break; /* HCI_EVT_VENDOR_SPECIFIC */

    default:
      break;
 80090de:	e025      	b.n	800912c <SVCCTL_UserEvtRx+0x68>
      blue_evt = (evt_blue_aci*) event_pckt->data;
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	3302      	adds	r3, #2
 80090e4:	60fb      	str	r3, [r7, #12]
      switch ((blue_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	881b      	ldrh	r3, [r3, #0]
 80090ea:	b29b      	uxth	r3, r3
 80090ec:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80090f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80090f4:	d000      	beq.n	80090f8 <SVCCTL_UserEvtRx+0x34>
          break;
 80090f6:	e018      	b.n	800912a <SVCCTL_UserEvtRx+0x66>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80090f8:	2300      	movs	r3, #0
 80090fa:	757b      	strb	r3, [r7, #21]
 80090fc:	e00d      	b.n	800911a <SVCCTL_UserEvtRx+0x56>
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 80090fe:	7d7b      	ldrb	r3, [r7, #21]
 8009100:	4a18      	ldr	r2, [pc, #96]	; (8009164 <SVCCTL_UserEvtRx+0xa0>)
 8009102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	4798      	blx	r3
 800910a:	4603      	mov	r3, r0
 800910c:	75fb      	strb	r3, [r7, #23]
            if (event_notification_status != SVCCTL_EvtNotAck)
 800910e:	7dfb      	ldrb	r3, [r7, #23]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d108      	bne.n	8009126 <SVCCTL_UserEvtRx+0x62>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8009114:	7d7b      	ldrb	r3, [r7, #21]
 8009116:	3301      	adds	r3, #1
 8009118:	757b      	strb	r3, [r7, #21]
 800911a:	4b12      	ldr	r3, [pc, #72]	; (8009164 <SVCCTL_UserEvtRx+0xa0>)
 800911c:	791b      	ldrb	r3, [r3, #4]
 800911e:	7d7a      	ldrb	r2, [r7, #21]
 8009120:	429a      	cmp	r2, r3
 8009122:	d3ec      	bcc.n	80090fe <SVCCTL_UserEvtRx+0x3a>
          break;
 8009124:	e000      	b.n	8009128 <SVCCTL_UserEvtRx+0x64>
              break;
 8009126:	bf00      	nop
          break;
 8009128:	bf00      	nop
      break; /* HCI_EVT_VENDOR_SPECIFIC */
 800912a:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the applicaiton.
   */
  switch (event_notification_status)
 800912c:	7dfb      	ldrb	r3, [r7, #23]
 800912e:	2b01      	cmp	r3, #1
 8009130:	d009      	beq.n	8009146 <SVCCTL_UserEvtRx+0x82>
 8009132:	2b02      	cmp	r3, #2
 8009134:	d00a      	beq.n	800914c <SVCCTL_UserEvtRx+0x88>
 8009136:	2b00      	cmp	r3, #0
 8009138:	d10b      	bne.n	8009152 <SVCCTL_UserEvtRx+0x8e>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f006 f8ac 	bl	800f298 <SVCCTL_App_Notification>
 8009140:	4603      	mov	r3, r0
 8009142:	75bb      	strb	r3, [r7, #22]
      break;
 8009144:	e008      	b.n	8009158 <SVCCTL_UserEvtRx+0x94>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 8009146:	2301      	movs	r3, #1
 8009148:	75bb      	strb	r3, [r7, #22]
      break;
 800914a:	e005      	b.n	8009158 <SVCCTL_UserEvtRx+0x94>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 800914c:	2300      	movs	r3, #0
 800914e:	75bb      	strb	r3, [r7, #22]
      break;
 8009150:	e002      	b.n	8009158 <SVCCTL_UserEvtRx+0x94>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8009152:	2301      	movs	r3, #1
 8009154:	75bb      	strb	r3, [r7, #22]
      break;
 8009156:	bf00      	nop
  }

  return (return_status);
 8009158:	7dbb      	ldrb	r3, [r7, #22]
}
 800915a:	4618      	mov	r0, r3
 800915c:	3718      	adds	r7, #24
 800915e:	46bd      	mov	sp, r7
 8009160:	bd80      	pop	{r7, pc}
 8009162:	bf00      	nop
 8009164:	20000130 	.word	0x20000130

08009168 <TPS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void TPS_Init(void)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b088      	sub	sp, #32
 800916c:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult = BLE_STATUS_SUCCESS;
 800916e:	2300      	movs	r3, #0
 8009170:	71fb      	strb	r3, [r7, #7]
   *
   * Max_Attribute_Records = 2*no_of_char + 1
   * service_max_attribute_record = 1 for Tx Power service +
   *                                2 for Tx Power Level measurement characteristic +
   */
  uuid = TX_POWER_SERVICE_UUID;
 8009172:	f641 0304 	movw	r3, #6148	; 0x1804
 8009176:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 8009178:	1d39      	adds	r1, r7, #4
 800917a:	4b12      	ldr	r3, [pc, #72]	; (80091c4 <TPS_Init+0x5c>)
 800917c:	9300      	str	r3, [sp, #0]
 800917e:	2303      	movs	r3, #3
 8009180:	2201      	movs	r2, #1
 8009182:	2001      	movs	r0, #1
 8009184:	f7fe fea8 	bl	8007ed8 <aci_gatt_add_service>
 8009188:	4603      	mov	r3, r0
 800918a:	71fb      	strb	r3, [r7, #7]
  }
  
  /**
   *  Add Tx Power Level Characteristic
   */
  uuid = TX_POWER_LEVEL_CHARACTERISTIC_UUID;
 800918c:	f642 2307 	movw	r3, #10759	; 0x2a07
 8009190:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(TPS_Context.SvcHdle,
 8009192:	4b0c      	ldr	r3, [pc, #48]	; (80091c4 <TPS_Init+0x5c>)
 8009194:	8818      	ldrh	r0, [r3, #0]
 8009196:	1d3a      	adds	r2, r7, #4
 8009198:	4b0b      	ldr	r3, [pc, #44]	; (80091c8 <TPS_Init+0x60>)
 800919a:	9305      	str	r3, [sp, #20]
 800919c:	2301      	movs	r3, #1
 800919e:	9304      	str	r3, [sp, #16]
 80091a0:	230a      	movs	r3, #10
 80091a2:	9303      	str	r3, [sp, #12]
 80091a4:	2300      	movs	r3, #0
 80091a6:	9302      	str	r3, [sp, #8]
 80091a8:	2300      	movs	r3, #0
 80091aa:	9301      	str	r3, [sp, #4]
 80091ac:	2302      	movs	r3, #2
 80091ae:	9300      	str	r3, [sp, #0]
 80091b0:	2301      	movs	r3, #1
 80091b2:	2101      	movs	r1, #1
 80091b4:	f7fe ff3f 	bl	8008036 <aci_gatt_add_char>
 80091b8:	4603      	mov	r3, r0
 80091ba:	71fb      	strb	r3, [r7, #7]
  {
    BLE_DBG_TPS_MSG ("FAILED to add Tx Power Level Characteristic, Error: %02X !!\n", 
                        hciCmdResult);
  }

  return;
 80091bc:	bf00      	nop
}
 80091be:	3708      	adds	r7, #8
 80091c0:	46bd      	mov	sp, r7
 80091c2:	bd80      	pop	{r7, pc}
 80091c4:	2000013c 	.word	0x2000013c
 80091c8:	2000013e 	.word	0x2000013e

080091cc <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b088      	sub	sp, #32
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80091d4:	f107 030c 	add.w	r3, r7, #12
 80091d8:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 80091e0:	69fb      	ldr	r3, [r7, #28]
 80091e2:	2121      	movs	r1, #33	; 0x21
 80091e4:	f64f 4066 	movw	r0, #64614	; 0xfc66
 80091e8:	f000 fae2 	bl	80097b0 <shci_send>
            p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80091ec:	69fb      	ldr	r3, [r7, #28]
 80091ee:	330b      	adds	r3, #11
 80091f0:	78db      	ldrb	r3, [r3, #3]
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3720      	adds	r7, #32
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <SHCI_C2_THREAD_Init>:

SHCI_CmdStatus_t SHCI_C2_THREAD_Init( void )
{
 80091fa:	b580      	push	{r7, lr}
 80091fc:	b086      	sub	sp, #24
 80091fe:	af00      	add	r7, sp, #0
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8009200:	1d3b      	adds	r3, r7, #4
 8009202:	617b      	str	r3, [r7, #20]

  shci_send( SHCI_OPCODE_C2_THREAD_INIT,
 8009204:	697b      	ldr	r3, [r7, #20]
 8009206:	2200      	movs	r2, #0
 8009208:	2100      	movs	r1, #0
 800920a:	f64f 4067 	movw	r0, #64615	; 0xfc67
 800920e:	f000 facf 	bl	80097b0 <shci_send>
             0,
             0,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009212:	697b      	ldr	r3, [r7, #20]
 8009214:	330b      	adds	r3, #11
 8009216:	78db      	ldrb	r3, [r3, #3]
}
 8009218:	4618      	mov	r0, r3
 800921a:	3718      	adds	r7, #24
 800921c:	46bd      	mov	sp, r7
 800921e:	bd80      	pop	{r7, pc}

08009220 <SHCI_C2_FLASH_StoreData>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_FLASH_StoreData( SHCI_C2_FLASH_Ip_t Ip )
{
 8009220:	b580      	push	{r7, lr}
 8009222:	b088      	sub	sp, #32
 8009224:	af00      	add	r7, sp, #0
 8009226:	4603      	mov	r3, r0
 8009228:	71fb      	strb	r3, [r7, #7]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 800922a:	f107 030c 	add.w	r3, r7, #12
 800922e:	61fb      	str	r3, [r7, #28]

  local_buffer[0] = Ip;
 8009230:	79fb      	ldrb	r3, [r7, #7]
 8009232:	733b      	strb	r3, [r7, #12]

  shci_send( SHCI_OPCODE_C2_FLASH_STORE_DATA,
 8009234:	f107 020c 	add.w	r2, r7, #12
 8009238:	69fb      	ldr	r3, [r7, #28]
 800923a:	2101      	movs	r1, #1
 800923c:	f64f 406b 	movw	r0, #64619	; 0xfc6b
 8009240:	f000 fab6 	bl	80097b0 <shci_send>
             1,
             local_buffer,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8009244:	69fb      	ldr	r3, [r7, #28]
 8009246:	330b      	adds	r3, #11
 8009248:	78db      	ldrb	r3, [r3, #3]
}
 800924a:	4618      	mov	r0, r3
 800924c:	3720      	adds	r7, #32
 800924e:	46bd      	mov	sp, r7
 8009250:	bd80      	pop	{r7, pc}
	...

08009254 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8009254:	b480      	push	{r7}
 8009256:	b08b      	sub	sp, #44	; 0x2c
 8009258:	af00      	add	r7, sp, #0
 800925a:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 800925c:	2300      	movs	r3, #0
 800925e:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8009260:	2300      	movs	r3, #0
 8009262:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8009264:	2300      	movs	r3, #0
 8009266:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8009268:	2300      	movs	r3, #0
 800926a:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 800926c:	2300      	movs	r3, #0
 800926e:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8009270:	2300      	movs	r3, #0
 8009272:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8009274:	2300      	movs	r3, #0
 8009276:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8009278:	2300      	movs	r3, #0
 800927a:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 800927c:	4b4a      	ldr	r3, [pc, #296]	; (80093a8 <SHCI_GetWirelessFwInfo+0x154>)
 800927e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009280:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009284:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8009286:	693b      	ldr	r3, [r7, #16]
 8009288:	009b      	lsls	r3, r3, #2
 800928a:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800928e:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	4a44      	ldr	r2, [pc, #272]	; (80093ac <SHCI_GetWirelessFwInfo+0x158>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d10f      	bne.n	80092c0 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	695b      	ldr	r3, [r3, #20]
 80092a4:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	699b      	ldr	r3, [r3, #24]
 80092aa:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	69db      	ldr	r3, [r3, #28]
 80092b0:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	68db      	ldr	r3, [r3, #12]
 80092b6:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	617b      	str	r3, [r7, #20]
 80092be:	e01a      	b.n	80092f6 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */

    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 80092c0:	693b      	ldr	r3, [r7, #16]
 80092c2:	009b      	lsls	r3, r3, #2
 80092c4:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 80092c8:	f503 3340 	add.w	r3, r3, #196608	; 0x30000
 80092cc:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	691b      	ldr	r3, [r3, #16]
 80092d4:	627b      	str	r3, [r7, #36]	; 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	695b      	ldr	r3, [r3, #20]
 80092dc:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	699b      	ldr	r3, [r3, #24]
 80092e4:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	685b      	ldr	r3, [r3, #4]
 80092ec:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	689b      	ldr	r3, [r3, #8]
 80092f4:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80092f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092f8:	0e1b      	lsrs	r3, r3, #24
 80092fa:	b2da      	uxtb	r2, r3
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8009300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009302:	0c1b      	lsrs	r3, r3, #16
 8009304:	b2da      	uxtb	r2, r3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 800930a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800930c:	0a1b      	lsrs	r3, r3, #8
 800930e:	b2da      	uxtb	r2, r3
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8009314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009316:	091b      	lsrs	r3, r3, #4
 8009318:	b2db      	uxtb	r3, r3
 800931a:	f003 030f 	and.w	r3, r3, #15
 800931e:	b2da      	uxtb	r2, r3
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8009324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009326:	b2db      	uxtb	r3, r3
 8009328:	f003 030f 	and.w	r3, r3, #15
 800932c:	b2da      	uxtb	r2, r3
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8009332:	6a3b      	ldr	r3, [r7, #32]
 8009334:	0e1b      	lsrs	r3, r3, #24
 8009336:	b2da      	uxtb	r2, r3
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 800933c:	6a3b      	ldr	r3, [r7, #32]
 800933e:	0c1b      	lsrs	r3, r3, #16
 8009340:	b2da      	uxtb	r2, r3
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8009346:	6a3b      	ldr	r3, [r7, #32]
 8009348:	0a1b      	lsrs	r3, r3, #8
 800934a:	b2da      	uxtb	r2, r3
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8009350:	6a3b      	ldr	r3, [r7, #32]
 8009352:	b2da      	uxtb	r2, r3
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8009358:	69fb      	ldr	r3, [r7, #28]
 800935a:	b2da      	uxtb	r2, r3
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8009360:	69bb      	ldr	r3, [r7, #24]
 8009362:	0e1b      	lsrs	r3, r3, #24
 8009364:	b2da      	uxtb	r2, r3
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 800936a:	69bb      	ldr	r3, [r7, #24]
 800936c:	0c1b      	lsrs	r3, r3, #16
 800936e:	b2da      	uxtb	r2, r3
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8009374:	69bb      	ldr	r3, [r7, #24]
 8009376:	0a1b      	lsrs	r3, r3, #8
 8009378:	b2da      	uxtb	r2, r3
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	0e1b      	lsrs	r3, r3, #24
 8009382:	b2da      	uxtb	r2, r3
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8009388:	697b      	ldr	r3, [r7, #20]
 800938a:	0c1b      	lsrs	r3, r3, #16
 800938c:	b2da      	uxtb	r2, r3
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	b2da      	uxtb	r2, r3
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 800939a:	2300      	movs	r3, #0
}
 800939c:	4618      	mov	r0, r3
 800939e:	372c      	adds	r7, #44	; 0x2c
 80093a0:	46bd      	mov	sp, r7
 80093a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a6:	4770      	bx	lr
 80093a8:	58004000 	.word	0x58004000
 80093ac:	a94656b9 	.word	0xa94656b9

080093b0 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
 80093b8:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	685b      	ldr	r3, [r3, #4]
 80093be:	4a08      	ldr	r2, [pc, #32]	; (80093e0 <hci_init+0x30>)
 80093c0:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 80093c2:	4a08      	ldr	r2, [pc, #32]	; (80093e4 <hci_init+0x34>)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 80093c8:	4806      	ldr	r0, [pc, #24]	; (80093e4 <hci_init+0x34>)
 80093ca:	f000 f973 	bl	80096b4 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	4618      	mov	r0, r3
 80093d4:	f000 f8d4 	bl	8009580 <TlInit>

  return;
 80093d8:	bf00      	nop
}
 80093da:	3708      	adds	r7, #8
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	2000025c 	.word	0x2000025c
 80093e4:	20000234 	.word	0x20000234

080093e8 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b084      	sub	sp, #16
 80093ec:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80093ee:	4822      	ldr	r0, [pc, #136]	; (8009478 <hci_user_evt_proc+0x90>)
 80093f0:	f001 f9e8 	bl	800a7c4 <LST_is_empty>
 80093f4:	4603      	mov	r3, r0
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d12b      	bne.n	8009452 <hci_user_evt_proc+0x6a>
 80093fa:	4b20      	ldr	r3, [pc, #128]	; (800947c <hci_user_evt_proc+0x94>)
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d027      	beq.n	8009452 <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8009402:	f107 030c 	add.w	r3, r7, #12
 8009406:	4619      	mov	r1, r3
 8009408:	481b      	ldr	r0, [pc, #108]	; (8009478 <hci_user_evt_proc+0x90>)
 800940a:	f001 fa62 	bl	800a8d2 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800940e:	4b1c      	ldr	r3, [pc, #112]	; (8009480 <hci_user_evt_proc+0x98>)
 8009410:	69db      	ldr	r3, [r3, #28]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d00c      	beq.n	8009430 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 800941a:	2301      	movs	r3, #1
 800941c:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 800941e:	4b18      	ldr	r3, [pc, #96]	; (8009480 <hci_user_evt_proc+0x98>)
 8009420:	69db      	ldr	r3, [r3, #28]
 8009422:	1d3a      	adds	r2, r7, #4
 8009424:	4610      	mov	r0, r2
 8009426:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8009428:	793a      	ldrb	r2, [r7, #4]
 800942a:	4b14      	ldr	r3, [pc, #80]	; (800947c <hci_user_evt_proc+0x94>)
 800942c:	701a      	strb	r2, [r3, #0]
 800942e:	e002      	b.n	8009436 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8009430:	4b12      	ldr	r3, [pc, #72]	; (800947c <hci_user_evt_proc+0x94>)
 8009432:	2201      	movs	r2, #1
 8009434:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8009436:	4b11      	ldr	r3, [pc, #68]	; (800947c <hci_user_evt_proc+0x94>)
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d004      	beq.n	8009448 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	4618      	mov	r0, r3
 8009442:	f000 fc7b 	bl	8009d3c <TL_MM_EvtDone>
 8009446:	e004      	b.n	8009452 <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	4619      	mov	r1, r3
 800944c:	480a      	ldr	r0, [pc, #40]	; (8009478 <hci_user_evt_proc+0x90>)
 800944e:	f001 f9d9 	bl	800a804 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8009452:	4809      	ldr	r0, [pc, #36]	; (8009478 <hci_user_evt_proc+0x90>)
 8009454:	f001 f9b6 	bl	800a7c4 <LST_is_empty>
 8009458:	4603      	mov	r3, r0
 800945a:	2b00      	cmp	r3, #0
 800945c:	d107      	bne.n	800946e <hci_user_evt_proc+0x86>
 800945e:	4b07      	ldr	r3, [pc, #28]	; (800947c <hci_user_evt_proc+0x94>)
 8009460:	781b      	ldrb	r3, [r3, #0]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d003      	beq.n	800946e <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8009466:	4804      	ldr	r0, [pc, #16]	; (8009478 <hci_user_evt_proc+0x90>)
 8009468:	f006 fb02 	bl	800fa70 <hci_notify_asynch_evt>
  }


  return;
 800946c:	bf00      	nop
 800946e:	bf00      	nop
}
 8009470:	3710      	adds	r7, #16
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}
 8009476:	bf00      	nop
 8009478:	20000144 	.word	0x20000144
 800947c:	20000150 	.word	0x20000150
 8009480:	20000234 	.word	0x20000234

08009484 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	b088      	sub	sp, #32
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	460b      	mov	r3, r1
 800948e:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8009490:	2000      	movs	r0, #0
 8009492:	f000 f8cb 	bl	800962c <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8009496:	2300      	movs	r3, #0
 8009498:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	885b      	ldrh	r3, [r3, #2]
 800949e:	b21b      	sxth	r3, r3
 80094a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094a4:	b21a      	sxth	r2, r3
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	881b      	ldrh	r3, [r3, #0]
 80094aa:	029b      	lsls	r3, r3, #10
 80094ac:	b21b      	sxth	r3, r3
 80094ae:	4313      	orrs	r3, r2
 80094b0:	b21b      	sxth	r3, r3
 80094b2:	83bb      	strh	r3, [r7, #28]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	68db      	ldr	r3, [r3, #12]
 80094b8:	b2d9      	uxtb	r1, r3
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	689a      	ldr	r2, [r3, #8]
 80094be:	8bbb      	ldrh	r3, [r7, #28]
 80094c0:	4618      	mov	r0, r3
 80094c2:	f000 f88d 	bl	80095e0 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 80094c6:	e04e      	b.n	8009566 <hci_send_req+0xe2>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 80094c8:	f248 00e8 	movw	r0, #33000	; 0x80e8
 80094cc:	f006 faf0 	bl	800fab0 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 80094d0:	e043      	b.n	800955a <hci_send_req+0xd6>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 80094d2:	f107 030c 	add.w	r3, r7, #12
 80094d6:	4619      	mov	r1, r3
 80094d8:	4828      	ldr	r0, [pc, #160]	; (800957c <hci_send_req+0xf8>)
 80094da:	f001 f9fa 	bl	800a8d2 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	7a5b      	ldrb	r3, [r3, #9]
 80094e2:	2b0f      	cmp	r3, #15
 80094e4:	d114      	bne.n	8009510 <hci_send_req+0x8c>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	330b      	adds	r3, #11
 80094ea:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 80094ec:	693b      	ldr	r3, [r7, #16]
 80094ee:	885b      	ldrh	r3, [r3, #2]
 80094f0:	b29b      	uxth	r3, r3
 80094f2:	8bba      	ldrh	r2, [r7, #28]
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d104      	bne.n	8009502 <hci_send_req+0x7e>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	691b      	ldr	r3, [r3, #16]
 80094fc:	693a      	ldr	r2, [r7, #16]
 80094fe:	7812      	ldrb	r2, [r2, #0]
 8009500:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8009502:	693b      	ldr	r3, [r7, #16]
 8009504:	785b      	ldrb	r3, [r3, #1]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d027      	beq.n	800955a <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 800950a:	2301      	movs	r3, #1
 800950c:	77fb      	strb	r3, [r7, #31]
 800950e:	e024      	b.n	800955a <hci_send_req+0xd6>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	330b      	adds	r3, #11
 8009514:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8009516:	69bb      	ldr	r3, [r7, #24]
 8009518:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800951c:	b29b      	uxth	r3, r3
 800951e:	8bba      	ldrh	r2, [r7, #28]
 8009520:	429a      	cmp	r2, r3
 8009522:	d114      	bne.n	800954e <hci_send_req+0xca>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	7a9b      	ldrb	r3, [r3, #10]
 8009528:	3b03      	subs	r3, #3
 800952a:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	695a      	ldr	r2, [r3, #20]
 8009530:	7dfb      	ldrb	r3, [r7, #23]
 8009532:	429a      	cmp	r2, r3
 8009534:	bfa8      	it	ge
 8009536:	461a      	movge	r2, r3
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6918      	ldr	r0, [r3, #16]
 8009540:	69bb      	ldr	r3, [r7, #24]
 8009542:	1cd9      	adds	r1, r3, #3
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	695b      	ldr	r3, [r3, #20]
 8009548:	461a      	mov	r2, r3
 800954a:	f007 fc1d 	bl	8010d88 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	781b      	ldrb	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d001      	beq.n	800955a <hci_send_req+0xd6>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8009556:	2301      	movs	r3, #1
 8009558:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 800955a:	4808      	ldr	r0, [pc, #32]	; (800957c <hci_send_req+0xf8>)
 800955c:	f001 f932 	bl	800a7c4 <LST_is_empty>
 8009560:	4603      	mov	r3, r0
 8009562:	2b00      	cmp	r3, #0
 8009564:	d0b5      	beq.n	80094d2 <hci_send_req+0x4e>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8009566:	7ffb      	ldrb	r3, [r7, #31]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d0ad      	beq.n	80094c8 <hci_send_req+0x44>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 800956c:	2001      	movs	r0, #1
 800956e:	f000 f85d 	bl	800962c <NotifyCmdStatus>

  return 0;
 8009572:	2300      	movs	r3, #0
}
 8009574:	4618      	mov	r0, r3
 8009576:	3720      	adds	r7, #32
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}
 800957c:	20000254 	.word	0x20000254

08009580 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b086      	sub	sp, #24
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8009588:	480f      	ldr	r0, [pc, #60]	; (80095c8 <TlInit+0x48>)
 800958a:	f001 f90b 	bl	800a7a4 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 800958e:	4a0f      	ldr	r2, [pc, #60]	; (80095cc <TlInit+0x4c>)
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8009594:	480e      	ldr	r0, [pc, #56]	; (80095d0 <TlInit+0x50>)
 8009596:	f001 f905 	bl	800a7a4 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 800959a:	4b0e      	ldr	r3, [pc, #56]	; (80095d4 <TlInit+0x54>)
 800959c:	2201      	movs	r2, #1
 800959e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 80095a0:	4b0d      	ldr	r3, [pc, #52]	; (80095d8 <TlInit+0x58>)
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d00a      	beq.n	80095be <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 80095ac:	4b0b      	ldr	r3, [pc, #44]	; (80095dc <TlInit+0x5c>)
 80095ae:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 80095b0:	4b09      	ldr	r3, [pc, #36]	; (80095d8 <TlInit+0x58>)
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	f107 0208 	add.w	r2, r7, #8
 80095b8:	4610      	mov	r0, r2
 80095ba:	4798      	blx	r3
  }

  return;
 80095bc:	bf00      	nop
 80095be:	bf00      	nop
}
 80095c0:	3718      	adds	r7, #24
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}
 80095c6:	bf00      	nop
 80095c8:	20000254 	.word	0x20000254
 80095cc:	2000014c 	.word	0x2000014c
 80095d0:	20000144 	.word	0x20000144
 80095d4:	20000150 	.word	0x20000150
 80095d8:	20000234 	.word	0x20000234
 80095dc:	0800966d 	.word	0x0800966d

080095e0 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b082      	sub	sp, #8
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	4603      	mov	r3, r0
 80095e8:	603a      	str	r2, [r7, #0]
 80095ea:	80fb      	strh	r3, [r7, #6]
 80095ec:	460b      	mov	r3, r1
 80095ee:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 80095f0:	4b0c      	ldr	r3, [pc, #48]	; (8009624 <SendCmd+0x44>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	88fa      	ldrh	r2, [r7, #6]
 80095f6:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 80095fa:	4b0a      	ldr	r3, [pc, #40]	; (8009624 <SendCmd+0x44>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	797a      	ldrb	r2, [r7, #5]
 8009600:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8009602:	4b08      	ldr	r3, [pc, #32]	; (8009624 <SendCmd+0x44>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	330c      	adds	r3, #12
 8009608:	797a      	ldrb	r2, [r7, #5]
 800960a:	6839      	ldr	r1, [r7, #0]
 800960c:	4618      	mov	r0, r3
 800960e:	f007 fbbb 	bl	8010d88 <memcpy>

  hciContext.io.Send(0,0);
 8009612:	4b05      	ldr	r3, [pc, #20]	; (8009628 <SendCmd+0x48>)
 8009614:	691b      	ldr	r3, [r3, #16]
 8009616:	2100      	movs	r1, #0
 8009618:	2000      	movs	r0, #0
 800961a:	4798      	blx	r3

  return;
 800961c:	bf00      	nop
}
 800961e:	3708      	adds	r7, #8
 8009620:	46bd      	mov	sp, r7
 8009622:	bd80      	pop	{r7, pc}
 8009624:	2000014c 	.word	0x2000014c
 8009628:	20000234 	.word	0x20000234

0800962c <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b082      	sub	sp, #8
 8009630:	af00      	add	r7, sp, #0
 8009632:	4603      	mov	r3, r0
 8009634:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8009636:	79fb      	ldrb	r3, [r7, #7]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d108      	bne.n	800964e <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 800963c:	4b0a      	ldr	r3, [pc, #40]	; (8009668 <NotifyCmdStatus+0x3c>)
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d00d      	beq.n	8009660 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8009644:	4b08      	ldr	r3, [pc, #32]	; (8009668 <NotifyCmdStatus+0x3c>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	2000      	movs	r0, #0
 800964a:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 800964c:	e008      	b.n	8009660 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 800964e:	4b06      	ldr	r3, [pc, #24]	; (8009668 <NotifyCmdStatus+0x3c>)
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d004      	beq.n	8009660 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8009656:	4b04      	ldr	r3, [pc, #16]	; (8009668 <NotifyCmdStatus+0x3c>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	2001      	movs	r0, #1
 800965c:	4798      	blx	r3
  return;
 800965e:	bf00      	nop
 8009660:	bf00      	nop
}
 8009662:	3708      	adds	r7, #8
 8009664:	46bd      	mov	sp, r7
 8009666:	bd80      	pop	{r7, pc}
 8009668:	2000025c 	.word	0x2000025c

0800966c <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 800966c:	b580      	push	{r7, lr}
 800966e:	b082      	sub	sp, #8
 8009670:	af00      	add	r7, sp, #0
 8009672:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	7a5b      	ldrb	r3, [r3, #9]
 8009678:	2b0f      	cmp	r3, #15
 800967a:	d003      	beq.n	8009684 <TlEvtReceived+0x18>
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	7a5b      	ldrb	r3, [r3, #9]
 8009680:	2b0e      	cmp	r3, #14
 8009682:	d107      	bne.n	8009694 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8009684:	6879      	ldr	r1, [r7, #4]
 8009686:	4809      	ldr	r0, [pc, #36]	; (80096ac <TlEvtReceived+0x40>)
 8009688:	f001 f8e0 	bl	800a84c <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 800968c:	2000      	movs	r0, #0
 800968e:	f006 f9ff 	bl	800fa90 <hci_cmd_resp_release>
 8009692:	e006      	b.n	80096a2 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8009694:	6879      	ldr	r1, [r7, #4]
 8009696:	4806      	ldr	r0, [pc, #24]	; (80096b0 <TlEvtReceived+0x44>)
 8009698:	f001 f8d8 	bl	800a84c <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 800969c:	4804      	ldr	r0, [pc, #16]	; (80096b0 <TlEvtReceived+0x44>)
 800969e:	f006 f9e7 	bl	800fa70 <hci_notify_asynch_evt>
  }

  return;
 80096a2:	bf00      	nop
}
 80096a4:	3708      	adds	r7, #8
 80096a6:	46bd      	mov	sp, r7
 80096a8:	bd80      	pop	{r7, pc}
 80096aa:	bf00      	nop
 80096ac:	20000254 	.word	0x20000254
 80096b0:	20000144 	.word	0x20000144

080096b4 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b083      	sub	sp, #12
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	4a05      	ldr	r2, [pc, #20]	; (80096d4 <hci_register_io_bus+0x20>)
 80096c0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	4a04      	ldr	r2, [pc, #16]	; (80096d8 <hci_register_io_bus+0x24>)
 80096c6:	611a      	str	r2, [r3, #16]

  return;
 80096c8:	bf00      	nop
}
 80096ca:	370c      	adds	r7, #12
 80096cc:	46bd      	mov	sp, r7
 80096ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d2:	4770      	bx	lr
 80096d4:	080099c5 	.word	0x080099c5
 80096d8:	08009a2d 	.word	0x08009a2d

080096dc <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b082      	sub	sp, #8
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
 80096e4:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80096e6:	683b      	ldr	r3, [r7, #0]
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	4a08      	ldr	r2, [pc, #32]	; (800970c <shci_init+0x30>)
 80096ec:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 80096ee:	4a08      	ldr	r2, [pc, #32]	; (8009710 <shci_init+0x34>)
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 80096f4:	4806      	ldr	r0, [pc, #24]	; (8009710 <shci_init+0x34>)
 80096f6:	f000 f911 	bl	800991c <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	4618      	mov	r0, r3
 8009700:	f000 f894 	bl	800982c <TlInit>

  return;
 8009704:	bf00      	nop
}
 8009706:	3708      	adds	r7, #8
 8009708:	46bd      	mov	sp, r7
 800970a:	bd80      	pop	{r7, pc}
 800970c:	20000280 	.word	0x20000280
 8009710:	20000260 	.word	0x20000260

08009714 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b084      	sub	sp, #16
 8009718:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800971a:	4822      	ldr	r0, [pc, #136]	; (80097a4 <shci_user_evt_proc+0x90>)
 800971c:	f001 f852 	bl	800a7c4 <LST_is_empty>
 8009720:	4603      	mov	r3, r0
 8009722:	2b00      	cmp	r3, #0
 8009724:	d12b      	bne.n	800977e <shci_user_evt_proc+0x6a>
 8009726:	4b20      	ldr	r3, [pc, #128]	; (80097a8 <shci_user_evt_proc+0x94>)
 8009728:	781b      	ldrb	r3, [r3, #0]
 800972a:	2b00      	cmp	r3, #0
 800972c:	d027      	beq.n	800977e <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 800972e:	f107 030c 	add.w	r3, r7, #12
 8009732:	4619      	mov	r1, r3
 8009734:	481b      	ldr	r0, [pc, #108]	; (80097a4 <shci_user_evt_proc+0x90>)
 8009736:	f001 f8cc 	bl	800a8d2 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 800973a:	4b1c      	ldr	r3, [pc, #112]	; (80097ac <shci_user_evt_proc+0x98>)
 800973c:	69db      	ldr	r3, [r3, #28]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d00c      	beq.n	800975c <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8009746:	2301      	movs	r3, #1
 8009748:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 800974a:	4b18      	ldr	r3, [pc, #96]	; (80097ac <shci_user_evt_proc+0x98>)
 800974c:	69db      	ldr	r3, [r3, #28]
 800974e:	1d3a      	adds	r2, r7, #4
 8009750:	4610      	mov	r0, r2
 8009752:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8009754:	793a      	ldrb	r2, [r7, #4]
 8009756:	4b14      	ldr	r3, [pc, #80]	; (80097a8 <shci_user_evt_proc+0x94>)
 8009758:	701a      	strb	r2, [r3, #0]
 800975a:	e002      	b.n	8009762 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 800975c:	4b12      	ldr	r3, [pc, #72]	; (80097a8 <shci_user_evt_proc+0x94>)
 800975e:	2201      	movs	r2, #1
 8009760:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8009762:	4b11      	ldr	r3, [pc, #68]	; (80097a8 <shci_user_evt_proc+0x94>)
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d004      	beq.n	8009774 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	4618      	mov	r0, r3
 800976e:	f000 fae5 	bl	8009d3c <TL_MM_EvtDone>
 8009772:	e004      	b.n	800977e <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	4619      	mov	r1, r3
 8009778:	480a      	ldr	r0, [pc, #40]	; (80097a4 <shci_user_evt_proc+0x90>)
 800977a:	f001 f843 	bl	800a804 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 800977e:	4809      	ldr	r0, [pc, #36]	; (80097a4 <shci_user_evt_proc+0x90>)
 8009780:	f001 f820 	bl	800a7c4 <LST_is_empty>
 8009784:	4603      	mov	r3, r0
 8009786:	2b00      	cmp	r3, #0
 8009788:	d107      	bne.n	800979a <shci_user_evt_proc+0x86>
 800978a:	4b07      	ldr	r3, [pc, #28]	; (80097a8 <shci_user_evt_proc+0x94>)
 800978c:	781b      	ldrb	r3, [r3, #0]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d003      	beq.n	800979a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8009792:	4804      	ldr	r0, [pc, #16]	; (80097a4 <shci_user_evt_proc+0x90>)
 8009794:	f7f7 fc78 	bl	8001088 <shci_notify_asynch_evt>
  }


  return;
 8009798:	bf00      	nop
 800979a:	bf00      	nop
}
 800979c:	3710      	adds	r7, #16
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}
 80097a2:	bf00      	nop
 80097a4:	20000154 	.word	0x20000154
 80097a8:	20000164 	.word	0x20000164
 80097ac:	20000260 	.word	0x20000260

080097b0 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b084      	sub	sp, #16
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	60ba      	str	r2, [r7, #8]
 80097b8:	607b      	str	r3, [r7, #4]
 80097ba:	4603      	mov	r3, r0
 80097bc:	81fb      	strh	r3, [r7, #14]
 80097be:	460b      	mov	r3, r1
 80097c0:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 80097c2:	2000      	movs	r0, #0
 80097c4:	f000 f864 	bl	8009890 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 80097c8:	4b16      	ldr	r3, [pc, #88]	; (8009824 <shci_send+0x74>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	89fa      	ldrh	r2, [r7, #14]
 80097ce:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 80097d2:	4b14      	ldr	r3, [pc, #80]	; (8009824 <shci_send+0x74>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	7b7a      	ldrb	r2, [r7, #13]
 80097d8:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 80097da:	4b12      	ldr	r3, [pc, #72]	; (8009824 <shci_send+0x74>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	330c      	adds	r3, #12
 80097e0:	7b7a      	ldrb	r2, [r7, #13]
 80097e2:	68b9      	ldr	r1, [r7, #8]
 80097e4:	4618      	mov	r0, r3
 80097e6:	f007 facf 	bl	8010d88 <memcpy>

  shciContext.io.Send(0,0);
 80097ea:	4b0f      	ldr	r3, [pc, #60]	; (8009828 <shci_send+0x78>)
 80097ec:	691b      	ldr	r3, [r3, #16]
 80097ee:	2100      	movs	r1, #0
 80097f0:	2000      	movs	r0, #0
 80097f2:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 80097f4:	f248 00e8 	movw	r0, #33000	; 0x80e8
 80097f8:	f7f7 fc66 	bl	80010c8 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f103 0008 	add.w	r0, r3, #8
 8009802:	4b08      	ldr	r3, [pc, #32]	; (8009824 <shci_send+0x74>)
 8009804:	6819      	ldr	r1, [r3, #0]
 8009806:	4b07      	ldr	r3, [pc, #28]	; (8009824 <shci_send+0x74>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	789b      	ldrb	r3, [r3, #2]
 800980c:	3303      	adds	r3, #3
 800980e:	461a      	mov	r2, r3
 8009810:	f007 faba 	bl	8010d88 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8009814:	2001      	movs	r0, #1
 8009816:	f000 f83b 	bl	8009890 <Cmd_SetStatus>

  return;
 800981a:	bf00      	nop
}
 800981c:	3710      	adds	r7, #16
 800981e:	46bd      	mov	sp, r7
 8009820:	bd80      	pop	{r7, pc}
 8009822:	bf00      	nop
 8009824:	20000160 	.word	0x20000160
 8009828:	20000260 	.word	0x20000260

0800982c <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 800982c:	b580      	push	{r7, lr}
 800982e:	b086      	sub	sp, #24
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8009834:	4a10      	ldr	r2, [pc, #64]	; (8009878 <TlInit+0x4c>)
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 800983a:	4810      	ldr	r0, [pc, #64]	; (800987c <TlInit+0x50>)
 800983c:	f000 ffb2 	bl	800a7a4 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8009840:	2001      	movs	r0, #1
 8009842:	f000 f825 	bl	8009890 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8009846:	4b0e      	ldr	r3, [pc, #56]	; (8009880 <TlInit+0x54>)
 8009848:	2201      	movs	r2, #1
 800984a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 800984c:	4b0d      	ldr	r3, [pc, #52]	; (8009884 <TlInit+0x58>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d00c      	beq.n	800986e <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8009858:	4b0b      	ldr	r3, [pc, #44]	; (8009888 <TlInit+0x5c>)
 800985a:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 800985c:	4b0b      	ldr	r3, [pc, #44]	; (800988c <TlInit+0x60>)
 800985e:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8009860:	4b08      	ldr	r3, [pc, #32]	; (8009884 <TlInit+0x58>)
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f107 020c 	add.w	r2, r7, #12
 8009868:	4610      	mov	r0, r2
 800986a:	4798      	blx	r3
  }

  return;
 800986c:	bf00      	nop
 800986e:	bf00      	nop
}
 8009870:	3718      	adds	r7, #24
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	20000160 	.word	0x20000160
 800987c:	20000154 	.word	0x20000154
 8009880:	20000164 	.word	0x20000164
 8009884:	20000260 	.word	0x20000260
 8009888:	080098e1 	.word	0x080098e1
 800988c:	080098f9 	.word	0x080098f9

08009890 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b082      	sub	sp, #8
 8009894:	af00      	add	r7, sp, #0
 8009896:	4603      	mov	r3, r0
 8009898:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 800989a:	79fb      	ldrb	r3, [r7, #7]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d10b      	bne.n	80098b8 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 80098a0:	4b0d      	ldr	r3, [pc, #52]	; (80098d8 <Cmd_SetStatus+0x48>)
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d003      	beq.n	80098b0 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 80098a8:	4b0b      	ldr	r3, [pc, #44]	; (80098d8 <Cmd_SetStatus+0x48>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	2000      	movs	r0, #0
 80098ae:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 80098b0:	4b0a      	ldr	r3, [pc, #40]	; (80098dc <Cmd_SetStatus+0x4c>)
 80098b2:	2200      	movs	r2, #0
 80098b4:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 80098b6:	e00b      	b.n	80098d0 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 80098b8:	4b08      	ldr	r3, [pc, #32]	; (80098dc <Cmd_SetStatus+0x4c>)
 80098ba:	2201      	movs	r2, #1
 80098bc:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 80098be:	4b06      	ldr	r3, [pc, #24]	; (80098d8 <Cmd_SetStatus+0x48>)
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d004      	beq.n	80098d0 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 80098c6:	4b04      	ldr	r3, [pc, #16]	; (80098d8 <Cmd_SetStatus+0x48>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	2001      	movs	r0, #1
 80098cc:	4798      	blx	r3
  return;
 80098ce:	bf00      	nop
 80098d0:	bf00      	nop
}
 80098d2:	3708      	adds	r7, #8
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bd80      	pop	{r7, pc}
 80098d8:	20000280 	.word	0x20000280
 80098dc:	2000015c 	.word	0x2000015c

080098e0 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b082      	sub	sp, #8
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 80098e8:	2000      	movs	r0, #0
 80098ea:	f7f7 fbdd 	bl	80010a8 <shci_cmd_resp_release>

  return;
 80098ee:	bf00      	nop
}
 80098f0:	3708      	adds	r7, #8
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd80      	pop	{r7, pc}
	...

080098f8 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b082      	sub	sp, #8
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8009900:	6879      	ldr	r1, [r7, #4]
 8009902:	4805      	ldr	r0, [pc, #20]	; (8009918 <TlUserEvtReceived+0x20>)
 8009904:	f000 ffa2 	bl	800a84c <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8009908:	4803      	ldr	r0, [pc, #12]	; (8009918 <TlUserEvtReceived+0x20>)
 800990a:	f7f7 fbbd 	bl	8001088 <shci_notify_asynch_evt>

  return;
 800990e:	bf00      	nop
}
 8009910:	3708      	adds	r7, #8
 8009912:	46bd      	mov	sp, r7
 8009914:	bd80      	pop	{r7, pc}
 8009916:	bf00      	nop
 8009918:	20000154 	.word	0x20000154

0800991c <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 800991c:	b480      	push	{r7}
 800991e:	b083      	sub	sp, #12
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	4a05      	ldr	r2, [pc, #20]	; (800993c <shci_register_io_bus+0x20>)
 8009928:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	4a04      	ldr	r2, [pc, #16]	; (8009940 <shci_register_io_bus+0x24>)
 800992e:	611a      	str	r2, [r3, #16]

  return;
 8009930:	bf00      	nop
}
 8009932:	370c      	adds	r7, #12
 8009934:	46bd      	mov	sp, r7
 8009936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800993a:	4770      	bx	lr
 800993c:	08009ad9 	.word	0x08009ad9
 8009940:	08009b2d 	.word	0x08009b2d

08009944 <TL_Enable>:

/******************************************************************************
 * GENERAL
 ******************************************************************************/
void TL_Enable( void )
{
 8009944:	b580      	push	{r7, lr}
 8009946:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8009948:	f007 f87c 	bl	8010a44 <HW_IPCC_Enable>

  return;
 800994c:	bf00      	nop
}
 800994e:	bd80      	pop	{r7, pc}

08009950 <TL_Init>:


void TL_Init( void )
{
 8009950:	b580      	push	{r7, lr}
 8009952:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 8009954:	4b10      	ldr	r3, [pc, #64]	; (8009998 <TL_Init+0x48>)
 8009956:	4a11      	ldr	r2, [pc, #68]	; (800999c <TL_Init+0x4c>)
 8009958:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 800995a:	4b0f      	ldr	r3, [pc, #60]	; (8009998 <TL_Init+0x48>)
 800995c:	4a10      	ldr	r2, [pc, #64]	; (80099a0 <TL_Init+0x50>)
 800995e:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8009960:	4b0d      	ldr	r3, [pc, #52]	; (8009998 <TL_Init+0x48>)
 8009962:	4a10      	ldr	r2, [pc, #64]	; (80099a4 <TL_Init+0x54>)
 8009964:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 8009966:	4b0c      	ldr	r3, [pc, #48]	; (8009998 <TL_Init+0x48>)
 8009968:	4a0f      	ldr	r2, [pc, #60]	; (80099a8 <TL_Init+0x58>)
 800996a:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_lld_ble_table = &TL_LldBleTable;
 800996c:	4b0a      	ldr	r3, [pc, #40]	; (8009998 <TL_Init+0x48>)
 800996e:	4a0f      	ldr	r2, [pc, #60]	; (80099ac <TL_Init+0x5c>)
 8009970:	625a      	str	r2, [r3, #36]	; 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 8009972:	4b09      	ldr	r3, [pc, #36]	; (8009998 <TL_Init+0x48>)
 8009974:	4a0e      	ldr	r2, [pc, #56]	; (80099b0 <TL_Init+0x60>)
 8009976:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8009978:	4b07      	ldr	r3, [pc, #28]	; (8009998 <TL_Init+0x48>)
 800997a:	4a0e      	ldr	r2, [pc, #56]	; (80099b4 <TL_Init+0x64>)
 800997c:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 800997e:	4b06      	ldr	r3, [pc, #24]	; (8009998 <TL_Init+0x48>)
 8009980:	4a0d      	ldr	r2, [pc, #52]	; (80099b8 <TL_Init+0x68>)
 8009982:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8009984:	4b04      	ldr	r3, [pc, #16]	; (8009998 <TL_Init+0x48>)
 8009986:	4a0d      	ldr	r2, [pc, #52]	; (80099bc <TL_Init+0x6c>)
 8009988:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 800998a:	4b03      	ldr	r3, [pc, #12]	; (8009998 <TL_Init+0x48>)
 800998c:	4a0c      	ldr	r2, [pc, #48]	; (80099c0 <TL_Init+0x70>)
 800998e:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8009990:	f007 f86c 	bl	8010a6c <HW_IPCC_Init>

  return;
 8009994:	bf00      	nop
}
 8009996:	bd80      	pop	{r7, pc}
 8009998:	20030000 	.word	0x20030000
 800999c:	20030028 	.word	0x20030028
 80099a0:	20030048 	.word	0x20030048
 80099a4:	20030058 	.word	0x20030058
 80099a8:	20030064 	.word	0x20030064
 80099ac:	2003006c 	.word	0x2003006c
 80099b0:	20030074 	.word	0x20030074
 80099b4:	2003007c 	.word	0x2003007c
 80099b8:	20030098 	.word	0x20030098
 80099bc:	2003009c 	.word	0x2003009c
 80099c0:	200300a8 	.word	0x200300a8

080099c4 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b084      	sub	sp, #16
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 80099d0:	4811      	ldr	r0, [pc, #68]	; (8009a18 <TL_BLE_Init+0x54>)
 80099d2:	f000 fee7 	bl	800a7a4 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 80099d6:	4b11      	ldr	r3, [pc, #68]	; (8009a1c <TL_BLE_Init+0x58>)
 80099d8:	685b      	ldr	r3, [r3, #4]
 80099da:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	689a      	ldr	r2, [r3, #8]
 80099e0:	68bb      	ldr	r3, [r7, #8]
 80099e2:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	68da      	ldr	r2, [r3, #12]
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	4a0c      	ldr	r2, [pc, #48]	; (8009a20 <TL_BLE_Init+0x5c>)
 80099f0:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	4a08      	ldr	r2, [pc, #32]	; (8009a18 <TL_BLE_Init+0x54>)
 80099f6:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 80099f8:	f007 f84e 	bl	8010a98 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	4a08      	ldr	r2, [pc, #32]	; (8009a24 <TL_BLE_Init+0x60>)
 8009a02:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	4a07      	ldr	r2, [pc, #28]	; (8009a28 <TL_BLE_Init+0x64>)
 8009a0a:	6013      	str	r3, [r2, #0]

  return 0;
 8009a0c:	2300      	movs	r3, #0
}
 8009a0e:	4618      	mov	r0, r3
 8009a10:	3710      	adds	r7, #16
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}
 8009a16:	bf00      	nop
 8009a18:	200300c4 	.word	0x200300c4
 8009a1c:	20030000 	.word	0x20030000
 8009a20:	20030940 	.word	0x20030940
 8009a24:	2000028c 	.word	0x2000028c
 8009a28:	20000290 	.word	0x20000290

08009a2c <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b082      	sub	sp, #8
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	460b      	mov	r3, r1
 8009a36:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8009a38:	4b09      	ldr	r3, [pc, #36]	; (8009a60 <TL_BLE_SendCmd+0x34>)
 8009a3a:	685b      	ldr	r3, [r3, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2201      	movs	r2, #1
 8009a40:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8009a42:	4b07      	ldr	r3, [pc, #28]	; (8009a60 <TL_BLE_SendCmd+0x34>)
 8009a44:	685b      	ldr	r3, [r3, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4619      	mov	r1, r3
 8009a4a:	2001      	movs	r0, #1
 8009a4c:	f000 f9da 	bl	8009e04 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8009a50:	f007 f82c 	bl	8010aac <HW_IPCC_BLE_SendCmd>

  return 0;
 8009a54:	2300      	movs	r3, #0
}
 8009a56:	4618      	mov	r0, r3
 8009a58:	3708      	adds	r7, #8
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}
 8009a5e:	bf00      	nop
 8009a60:	20030000 	.word	0x20030000

08009a64 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	b082      	sub	sp, #8
 8009a68:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8009a6a:	e01c      	b.n	8009aa6 <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8009a6c:	1d3b      	adds	r3, r7, #4
 8009a6e:	4619      	mov	r1, r3
 8009a70:	4812      	ldr	r0, [pc, #72]	; (8009abc <HW_IPCC_BLE_RxEvtNot+0x58>)
 8009a72:	f000 ff2e 	bl	800a8d2 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	7a5b      	ldrb	r3, [r3, #9]
 8009a7a:	2b0f      	cmp	r3, #15
 8009a7c:	d003      	beq.n	8009a86 <HW_IPCC_BLE_RxEvtNot+0x22>
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	7a5b      	ldrb	r3, [r3, #9]
 8009a82:	2b0e      	cmp	r3, #14
 8009a84:	d105      	bne.n	8009a92 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	4619      	mov	r1, r3
 8009a8a:	2002      	movs	r0, #2
 8009a8c:	f000 f9ba 	bl	8009e04 <OutputDbgTrace>
 8009a90:	e004      	b.n	8009a9c <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	4619      	mov	r1, r3
 8009a96:	2003      	movs	r0, #3
 8009a98:	f000 f9b4 	bl	8009e04 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8009a9c:	4b08      	ldr	r3, [pc, #32]	; (8009ac0 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	687a      	ldr	r2, [r7, #4]
 8009aa2:	4610      	mov	r0, r2
 8009aa4:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8009aa6:	4805      	ldr	r0, [pc, #20]	; (8009abc <HW_IPCC_BLE_RxEvtNot+0x58>)
 8009aa8:	f000 fe8c 	bl	800a7c4 <LST_is_empty>
 8009aac:	4603      	mov	r3, r0
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d0dc      	beq.n	8009a6c <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8009ab2:	bf00      	nop
}
 8009ab4:	3708      	adds	r7, #8
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}
 8009aba:	bf00      	nop
 8009abc:	200300c4 	.word	0x200300c4
 8009ac0:	2000028c 	.word	0x2000028c

08009ac4 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8009ac8:	4b02      	ldr	r3, [pc, #8]	; (8009ad4 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	4798      	blx	r3

  return;
 8009ace:	bf00      	nop
}
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	20000290 	.word	0x20000290

08009ad8 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b084      	sub	sp, #16
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8009ae4:	480d      	ldr	r0, [pc, #52]	; (8009b1c <TL_SYS_Init+0x44>)
 8009ae6:	f000 fe5d 	bl	800a7a4 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8009aea:	4b0d      	ldr	r3, [pc, #52]	; (8009b20 <TL_SYS_Init+0x48>)
 8009aec:	68db      	ldr	r3, [r3, #12]
 8009aee:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	689a      	ldr	r2, [r3, #8]
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	4a08      	ldr	r2, [pc, #32]	; (8009b1c <TL_SYS_Init+0x44>)
 8009afc:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8009afe:	f006 fff7 	bl	8010af0 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4a07      	ldr	r2, [pc, #28]	; (8009b24 <TL_SYS_Init+0x4c>)
 8009b08:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	685b      	ldr	r3, [r3, #4]
 8009b0e:	4a06      	ldr	r2, [pc, #24]	; (8009b28 <TL_SYS_Init+0x50>)
 8009b10:	6013      	str	r3, [r2, #0]

  return 0;
 8009b12:	2300      	movs	r3, #0
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	3710      	adds	r7, #16
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	bd80      	pop	{r7, pc}
 8009b1c:	200300cc 	.word	0x200300cc
 8009b20:	20030000 	.word	0x20030000
 8009b24:	20000294 	.word	0x20000294
 8009b28:	20000298 	.word	0x20000298

08009b2c <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b082      	sub	sp, #8
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	6078      	str	r0, [r7, #4]
 8009b34:	460b      	mov	r3, r1
 8009b36:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8009b38:	4b09      	ldr	r3, [pc, #36]	; (8009b60 <TL_SYS_SendCmd+0x34>)
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2210      	movs	r2, #16
 8009b40:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8009b42:	4b07      	ldr	r3, [pc, #28]	; (8009b60 <TL_SYS_SendCmd+0x34>)
 8009b44:	68db      	ldr	r3, [r3, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	4619      	mov	r1, r3
 8009b4a:	2004      	movs	r0, #4
 8009b4c:	f000 f95a 	bl	8009e04 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8009b50:	f006 ffd8 	bl	8010b04 <HW_IPCC_SYS_SendCmd>

  return 0;
 8009b54:	2300      	movs	r3, #0
}
 8009b56:	4618      	mov	r0, r3
 8009b58:	3708      	adds	r7, #8
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	bd80      	pop	{r7, pc}
 8009b5e:	bf00      	nop
 8009b60:	20030000 	.word	0x20030000

08009b64 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8009b64:	b580      	push	{r7, lr}
 8009b66:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8009b68:	4b07      	ldr	r3, [pc, #28]	; (8009b88 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8009b6a:	68db      	ldr	r3, [r3, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	4619      	mov	r1, r3
 8009b70:	2005      	movs	r0, #5
 8009b72:	f000 f947 	bl	8009e04 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8009b76:	4b05      	ldr	r3, [pc, #20]	; (8009b8c <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	4a03      	ldr	r2, [pc, #12]	; (8009b88 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8009b7c:	68d2      	ldr	r2, [r2, #12]
 8009b7e:	6812      	ldr	r2, [r2, #0]
 8009b80:	4610      	mov	r0, r2
 8009b82:	4798      	blx	r3

  return;
 8009b84:	bf00      	nop
}
 8009b86:	bd80      	pop	{r7, pc}
 8009b88:	20030000 	.word	0x20030000
 8009b8c:	20000294 	.word	0x20000294

08009b90 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	b082      	sub	sp, #8
 8009b94:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8009b96:	e00e      	b.n	8009bb6 <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8009b98:	1d3b      	adds	r3, r7, #4
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	480b      	ldr	r0, [pc, #44]	; (8009bcc <HW_IPCC_SYS_EvtNot+0x3c>)
 8009b9e:	f000 fe98 	bl	800a8d2 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	4619      	mov	r1, r3
 8009ba6:	2006      	movs	r0, #6
 8009ba8:	f000 f92c 	bl	8009e04 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8009bac:	4b08      	ldr	r3, [pc, #32]	; (8009bd0 <HW_IPCC_SYS_EvtNot+0x40>)
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	687a      	ldr	r2, [r7, #4]
 8009bb2:	4610      	mov	r0, r2
 8009bb4:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8009bb6:	4805      	ldr	r0, [pc, #20]	; (8009bcc <HW_IPCC_SYS_EvtNot+0x3c>)
 8009bb8:	f000 fe04 	bl	800a7c4 <LST_is_empty>
 8009bbc:	4603      	mov	r3, r0
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d0ea      	beq.n	8009b98 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8009bc2:	bf00      	nop
}
 8009bc4:	3708      	adds	r7, #8
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	200300cc 	.word	0x200300cc
 8009bd0:	20000298 	.word	0x20000298

08009bd4 <TL_THREAD_Init>:
/******************************************************************************
 * THREAD
 ******************************************************************************/
#ifdef THREAD_WB
void TL_THREAD_Init( TL_TH_Config_t *p_Config )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b084      	sub	sp, #16
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	6078      	str	r0, [r7, #4]
  MB_ThreadTable_t  * p_thread_table;

  p_thread_table = TL_RefTable.p_thread_table;
 8009bdc:	4b0a      	ldr	r3, [pc, #40]	; (8009c08 <TL_THREAD_Init+0x34>)
 8009bde:	689b      	ldr	r3, [r3, #8]
 8009be0:	60fb      	str	r3, [r7, #12]

  p_thread_table->clicmdrsp_buffer = p_Config->p_ThreadCliRspBuffer;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	685a      	ldr	r2, [r3, #4]
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	605a      	str	r2, [r3, #4]
  p_thread_table->otcmdrsp_buffer = p_Config->p_ThreadOtCmdRspBuffer;
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681a      	ldr	r2, [r3, #0]
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	609a      	str	r2, [r3, #8]
  p_thread_table->notack_buffer = p_Config->p_ThreadNotAckBuffer;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	689a      	ldr	r2, [r3, #8]
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	601a      	str	r2, [r3, #0]

  HW_IPCC_THREAD_Init();
 8009bfa:	f006 ffa9 	bl	8010b50 <HW_IPCC_THREAD_Init>

  return;
 8009bfe:	bf00      	nop
}
 8009c00:	3710      	adds	r7, #16
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}
 8009c06:	bf00      	nop
 8009c08:	20030000 	.word	0x20030000

08009c0c <TL_OT_SendCmd>:

void TL_OT_SendCmd( void )
{
 8009c0c:	b580      	push	{r7, lr}
 8009c0e:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->otcmdrsp_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE;
 8009c10:	4b04      	ldr	r3, [pc, #16]	; (8009c24 <TL_OT_SendCmd+0x18>)
 8009c12:	689b      	ldr	r3, [r3, #8]
 8009c14:	689b      	ldr	r3, [r3, #8]
 8009c16:	2208      	movs	r2, #8
 8009c18:	721a      	strb	r2, [r3, #8]

  HW_IPCC_OT_SendCmd();
 8009c1a:	f006 ffa7 	bl	8010b6c <HW_IPCC_OT_SendCmd>

  return;
 8009c1e:	bf00      	nop
}
 8009c20:	bd80      	pop	{r7, pc}
 8009c22:	bf00      	nop
 8009c24:	20030000 	.word	0x20030000

08009c28 <TL_CLI_SendCmd>:

void TL_CLI_SendCmd( void )
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->clicmdrsp_buffer))->cmdserial.type = TL_CLICMD_PKT_TYPE;
 8009c2c:	4b04      	ldr	r3, [pc, #16]	; (8009c40 <TL_CLI_SendCmd+0x18>)
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	685b      	ldr	r3, [r3, #4]
 8009c32:	220a      	movs	r2, #10
 8009c34:	721a      	strb	r2, [r3, #8]

  HW_IPCC_CLI_SendCmd();
 8009c36:	f006 ffa7 	bl	8010b88 <HW_IPCC_CLI_SendCmd>

  return;
 8009c3a:	bf00      	nop
}
 8009c3c:	bd80      	pop	{r7, pc}
 8009c3e:	bf00      	nop
 8009c40:	20030000 	.word	0x20030000

08009c44 <TL_THREAD_SendAck>:

void TL_THREAD_SendAck ( void )
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 8009c48:	4b04      	ldr	r3, [pc, #16]	; (8009c5c <TL_THREAD_SendAck+0x18>)
 8009c4a:	689b      	ldr	r3, [r3, #8]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	220d      	movs	r2, #13
 8009c50:	721a      	strb	r2, [r3, #8]

  HW_IPCC_THREAD_SendAck();
 8009c52:	f006 ffa3 	bl	8010b9c <HW_IPCC_THREAD_SendAck>

  return;
 8009c56:	bf00      	nop
}
 8009c58:	bd80      	pop	{r7, pc}
 8009c5a:	bf00      	nop
 8009c5c:	20030000 	.word	0x20030000

08009c60 <TL_THREAD_CliSendAck>:

void TL_THREAD_CliSendAck ( void )
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	af00      	add	r7, sp, #0
  ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE;
 8009c64:	4b04      	ldr	r3, [pc, #16]	; (8009c78 <TL_THREAD_CliSendAck+0x18>)
 8009c66:	689b      	ldr	r3, [r3, #8]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	220d      	movs	r2, #13
 8009c6c:	721a      	strb	r2, [r3, #8]

  HW_IPCC_THREAD_CliSendAck();
 8009c6e:	f006 ffa3 	bl	8010bb8 <HW_IPCC_THREAD_CliSendAck>

  return;
 8009c72:	bf00      	nop
}
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	bf00      	nop
 8009c78:	20030000 	.word	0x20030000

08009c7c <HW_IPCC_OT_CmdEvtNot>:

void HW_IPCC_OT_CmdEvtNot(void)
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	af00      	add	r7, sp, #0
  TL_OT_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->otcmdrsp_buffer) );
 8009c80:	4b03      	ldr	r3, [pc, #12]	; (8009c90 <HW_IPCC_OT_CmdEvtNot+0x14>)
 8009c82:	689b      	ldr	r3, [r3, #8]
 8009c84:	689b      	ldr	r3, [r3, #8]
 8009c86:	4618      	mov	r0, r3
 8009c88:	f006 f96a 	bl	800ff60 <TL_OT_CmdEvtReceived>

  return;
 8009c8c:	bf00      	nop
}
 8009c8e:	bd80      	pop	{r7, pc}
 8009c90:	20030000 	.word	0x20030000

08009c94 <HW_IPCC_THREAD_EvtNot>:

void HW_IPCC_THREAD_EvtNot( void )
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	af00      	add	r7, sp, #0
  TL_THREAD_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->notack_buffer) );
 8009c98:	4b03      	ldr	r3, [pc, #12]	; (8009ca8 <HW_IPCC_THREAD_EvtNot+0x14>)
 8009c9a:	689b      	ldr	r3, [r3, #8]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f006 f968 	bl	800ff74 <TL_THREAD_NotReceived>

  return;
 8009ca4:	bf00      	nop
}
 8009ca6:	bd80      	pop	{r7, pc}
 8009ca8:	20030000 	.word	0x20030000

08009cac <HW_IPCC_THREAD_CliEvtNot>:

void HW_IPCC_THREAD_CliEvtNot( void )
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	af00      	add	r7, sp, #0
  TL_THREAD_CliNotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->clicmdrsp_buffer) );
 8009cb0:	4b03      	ldr	r3, [pc, #12]	; (8009cc0 <HW_IPCC_THREAD_CliEvtNot+0x14>)
 8009cb2:	689b      	ldr	r3, [r3, #8]
 8009cb4:	685b      	ldr	r3, [r3, #4]
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f006 fa4a 	bl	8010150 <TL_THREAD_CliNotReceived>

  return;
 8009cbc:	bf00      	nop
}
 8009cbe:	bd80      	pop	{r7, pc}
 8009cc0:	20030000 	.word	0x20030000

08009cc4 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b082      	sub	sp, #8
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8009ccc:	4817      	ldr	r0, [pc, #92]	; (8009d2c <TL_MM_Init+0x68>)
 8009cce:	f000 fd69 	bl	800a7a4 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8009cd2:	4817      	ldr	r0, [pc, #92]	; (8009d30 <TL_MM_Init+0x6c>)
 8009cd4:	f000 fd66 	bl	800a7a4 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8009cd8:	4b16      	ldr	r3, [pc, #88]	; (8009d34 <TL_MM_Init+0x70>)
 8009cda:	691b      	ldr	r3, [r3, #16]
 8009cdc:	4a16      	ldr	r2, [pc, #88]	; (8009d38 <TL_MM_Init+0x74>)
 8009cde:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8009ce0:	4b15      	ldr	r3, [pc, #84]	; (8009d38 <TL_MM_Init+0x74>)
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	6892      	ldr	r2, [r2, #8]
 8009ce8:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8009cea:	4b13      	ldr	r3, [pc, #76]	; (8009d38 <TL_MM_Init+0x74>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	687a      	ldr	r2, [r7, #4]
 8009cf0:	68d2      	ldr	r2, [r2, #12]
 8009cf2:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8009cf4:	4b10      	ldr	r3, [pc, #64]	; (8009d38 <TL_MM_Init+0x74>)
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	4a0c      	ldr	r2, [pc, #48]	; (8009d2c <TL_MM_Init+0x68>)
 8009cfa:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8009cfc:	4b0e      	ldr	r3, [pc, #56]	; (8009d38 <TL_MM_Init+0x74>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	6812      	ldr	r2, [r2, #0]
 8009d04:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8009d06:	4b0c      	ldr	r3, [pc, #48]	; (8009d38 <TL_MM_Init+0x74>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	687a      	ldr	r2, [r7, #4]
 8009d0c:	6852      	ldr	r2, [r2, #4]
 8009d0e:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8009d10:	4b09      	ldr	r3, [pc, #36]	; (8009d38 <TL_MM_Init+0x74>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	687a      	ldr	r2, [r7, #4]
 8009d16:	6912      	ldr	r2, [r2, #16]
 8009d18:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8009d1a:	4b07      	ldr	r3, [pc, #28]	; (8009d38 <TL_MM_Init+0x74>)
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	687a      	ldr	r2, [r7, #4]
 8009d20:	6952      	ldr	r2, [r2, #20]
 8009d22:	619a      	str	r2, [r3, #24]

  return;
 8009d24:	bf00      	nop
}
 8009d26:	3708      	adds	r7, #8
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}
 8009d2c:	200300b4 	.word	0x200300b4
 8009d30:	20000284 	.word	0x20000284
 8009d34:	20030000 	.word	0x20030000
 8009d38:	2000029c 	.word	0x2000029c

08009d3c <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b082      	sub	sp, #8
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8009d44:	6879      	ldr	r1, [r7, #4]
 8009d46:	4807      	ldr	r0, [pc, #28]	; (8009d64 <TL_MM_EvtDone+0x28>)
 8009d48:	f000 fd80 	bl	800a84c <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8009d4c:	6879      	ldr	r1, [r7, #4]
 8009d4e:	2000      	movs	r0, #0
 8009d50:	f000 f858 	bl	8009e04 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8009d54:	4804      	ldr	r0, [pc, #16]	; (8009d68 <TL_MM_EvtDone+0x2c>)
 8009d56:	f006 ff61 	bl	8010c1c <HW_IPCC_MM_SendFreeBuf>

  return;
 8009d5a:	bf00      	nop
}
 8009d5c:	3708      	adds	r7, #8
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	20000284 	.word	0x20000284
 8009d68:	08009d6d 	.word	0x08009d6d

08009d6c <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b082      	sub	sp, #8
 8009d70:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8009d72:	e00c      	b.n	8009d8e <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8009d74:	1d3b      	adds	r3, r7, #4
 8009d76:	4619      	mov	r1, r3
 8009d78:	480a      	ldr	r0, [pc, #40]	; (8009da4 <SendFreeBuf+0x38>)
 8009d7a:	f000 fdaa 	bl	800a8d2 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8009d7e:	4b0a      	ldr	r3, [pc, #40]	; (8009da8 <SendFreeBuf+0x3c>)
 8009d80:	691b      	ldr	r3, [r3, #16]
 8009d82:	691b      	ldr	r3, [r3, #16]
 8009d84:	687a      	ldr	r2, [r7, #4]
 8009d86:	4611      	mov	r1, r2
 8009d88:	4618      	mov	r0, r3
 8009d8a:	f000 fd5f 	bl	800a84c <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8009d8e:	4805      	ldr	r0, [pc, #20]	; (8009da4 <SendFreeBuf+0x38>)
 8009d90:	f000 fd18 	bl	800a7c4 <LST_is_empty>
 8009d94:	4603      	mov	r3, r0
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d0ec      	beq.n	8009d74 <SendFreeBuf+0x8>
  }

  return;
 8009d9a:	bf00      	nop
}
 8009d9c:	3708      	adds	r7, #8
 8009d9e:	46bd      	mov	sp, r7
 8009da0:	bd80      	pop	{r7, pc}
 8009da2:	bf00      	nop
 8009da4:	20000284 	.word	0x20000284
 8009da8:	20030000 	.word	0x20030000

08009dac <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8009dac:	b580      	push	{r7, lr}
 8009dae:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8009db0:	4805      	ldr	r0, [pc, #20]	; (8009dc8 <TL_TRACES_Init+0x1c>)
 8009db2:	f000 fcf7 	bl	800a7a4 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8009db6:	4b05      	ldr	r3, [pc, #20]	; (8009dcc <TL_TRACES_Init+0x20>)
 8009db8:	695b      	ldr	r3, [r3, #20]
 8009dba:	4a03      	ldr	r2, [pc, #12]	; (8009dc8 <TL_TRACES_Init+0x1c>)
 8009dbc:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8009dbe:	f006 ff63 	bl	8010c88 <HW_IPCC_TRACES_Init>

  return;
 8009dc2:	bf00      	nop
}
 8009dc4:	bd80      	pop	{r7, pc}
 8009dc6:	bf00      	nop
 8009dc8:	200300bc 	.word	0x200300bc
 8009dcc:	20030000 	.word	0x20030000

08009dd0 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b082      	sub	sp, #8
 8009dd4:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8009dd6:	e008      	b.n	8009dea <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8009dd8:	1d3b      	adds	r3, r7, #4
 8009dda:	4619      	mov	r1, r3
 8009ddc:	4808      	ldr	r0, [pc, #32]	; (8009e00 <HW_IPCC_TRACES_EvtNot+0x30>)
 8009dde:	f000 fd78 	bl	800a8d2 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	4618      	mov	r0, r3
 8009de6:	f7f7 f981 	bl	80010ec <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8009dea:	4805      	ldr	r0, [pc, #20]	; (8009e00 <HW_IPCC_TRACES_EvtNot+0x30>)
 8009dec:	f000 fcea 	bl	800a7c4 <LST_is_empty>
 8009df0:	4603      	mov	r3, r0
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d0f0      	beq.n	8009dd8 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8009df6:	bf00      	nop
}
 8009df8:	3708      	adds	r7, #8
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}
 8009dfe:	bf00      	nop
 8009e00:	200300bc 	.word	0x200300bc

08009e04 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8009e04:	b480      	push	{r7}
 8009e06:	b085      	sub	sp, #20
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	6039      	str	r1, [r7, #0]
 8009e0e:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;

  switch(packet_type)
 8009e10:	79fb      	ldrb	r3, [r7, #7]
 8009e12:	2b06      	cmp	r3, #6
 8009e14:	d849      	bhi.n	8009eaa <OutputDbgTrace+0xa6>
 8009e16:	a201      	add	r2, pc, #4	; (adr r2, 8009e1c <OutputDbgTrace+0x18>)
 8009e18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e1c:	08009e39 	.word	0x08009e39
 8009e20:	08009e5b 	.word	0x08009e5b
 8009e24:	08009e61 	.word	0x08009e61
 8009e28:	08009e7b 	.word	0x08009e7b
 8009e2c:	08009e87 	.word	0x08009e87
 8009e30:	08009e8d 	.word	0x08009e8d
 8009e34:	08009e9f 	.word	0x08009e9f
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	7a5b      	ldrb	r3, [r3, #9]
 8009e40:	2b0f      	cmp	r3, #15
 8009e42:	d004      	beq.n	8009e4e <OutputDbgTrace+0x4a>
 8009e44:	2bff      	cmp	r3, #255	; 0xff
 8009e46:	d004      	beq.n	8009e52 <OutputDbgTrace+0x4e>
 8009e48:	2b0e      	cmp	r3, #14
 8009e4a:	d004      	beq.n	8009e56 <OutputDbgTrace+0x52>
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8009e4c:	e004      	b.n	8009e58 <OutputDbgTrace+0x54>
          break;
 8009e4e:	bf00      	nop
 8009e50:	e02c      	b.n	8009eac <OutputDbgTrace+0xa8>
          break;
 8009e52:	bf00      	nop
 8009e54:	e02a      	b.n	8009eac <OutputDbgTrace+0xa8>
          break;
 8009e56:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 8009e58:	e028      	b.n	8009eac <OutputDbgTrace+0xa8>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	60bb      	str	r3, [r7, #8]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8009e5e:	e025      	b.n	8009eac <OutputDbgTrace+0xa8>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8009e60:	683b      	ldr	r3, [r7, #0]
 8009e62:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	7a5b      	ldrb	r3, [r3, #9]
 8009e68:	2b0e      	cmp	r3, #14
 8009e6a:	d002      	beq.n	8009e72 <OutputDbgTrace+0x6e>
 8009e6c:	2b0f      	cmp	r3, #15
 8009e6e:	d002      	beq.n	8009e76 <OutputDbgTrace+0x72>
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8009e70:	e002      	b.n	8009e78 <OutputDbgTrace+0x74>
          break;
 8009e72:	bf00      	nop
 8009e74:	e01a      	b.n	8009eac <OutputDbgTrace+0xa8>
          break;
 8009e76:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8009e78:	e018      	b.n	8009eac <OutputDbgTrace+0xa8>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	7a5b      	ldrb	r3, [r3, #9]
 8009e82:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8009e84:	e012      	b.n	8009eac <OutputDbgTrace+0xa8>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	60bb      	str	r3, [r7, #8]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8009e8a:	e00f      	b.n	8009eac <OutputDbgTrace+0xa8>

    case TL_MB_SYS_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8009e8c:	683b      	ldr	r3, [r7, #0]
 8009e8e:	60fb      	str	r3, [r7, #12]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	7a5b      	ldrb	r3, [r3, #9]
 8009e94:	2b0e      	cmp	r3, #14
 8009e96:	d000      	beq.n	8009e9a <OutputDbgTrace+0x96>
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8009e98:	e000      	b.n	8009e9c <OutputDbgTrace+0x98>
          break;
 8009e9a:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8009e9c:	e006      	b.n	8009eac <OutputDbgTrace+0xa8>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	60fb      	str	r3, [r7, #12]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	7a5b      	ldrb	r3, [r3, #9]
 8009ea6:	2bff      	cmp	r3, #255	; 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8009ea8:	e000      	b.n	8009eac <OutputDbgTrace+0xa8>

    default:
      break;
 8009eaa:	bf00      	nop
  }

  return;
 8009eac:	bf00      	nop
}
 8009eae:	3714      	adds	r7, #20
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <otInstanceInitSingle>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (otInstance *)p_ot_req->Data[0];
}
#else
otInstance *otInstanceInitSingle(void)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b082      	sub	sp, #8
 8009ebc:	af00      	add	r7, sp, #0
    Pre_OtCmdProcessing();
 8009ebe:	f006 f869 	bl	800ff94 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009ec2:	f006 f805 	bl	800fed0 <THREAD_Get_OTCmdPayloadBuffer>
 8009ec6:	6078      	str	r0, [r7, #4]

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_INIT_SINGLE;
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f062 026b 	orn	r2, r2, #107	; 0x6b
 8009ed0:	701a      	strb	r2, [r3, #0]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	705a      	strb	r2, [r3, #1]
 8009ed6:	2200      	movs	r2, #0
 8009ed8:	709a      	strb	r2, [r3, #2]
 8009eda:	2200      	movs	r2, #0
 8009edc:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=0;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	711a      	strb	r2, [r3, #4]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	715a      	strb	r2, [r3, #5]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	719a      	strb	r2, [r3, #6]
 8009eec:	2200      	movs	r2, #0
 8009eee:	71da      	strb	r2, [r3, #7]

    Ot_Cmd_Transfer();
 8009ef0:	f006 f812 	bl	800ff18 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009ef4:	f005 fff8 	bl	800fee8 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009ef8:	6078      	str	r0, [r7, #4]
    return (otInstance *)p_ot_req->Data[0];
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	689b      	ldr	r3, [r3, #8]
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3708      	adds	r7, #8
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}

08009f06 <otInstanceFinalize>:
    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
    return (bool)p_ot_req->Data[0];
}

void otInstanceFinalize(otInstance *aInstance)
{
 8009f06:	b580      	push	{r7, lr}
 8009f08:	b084      	sub	sp, #16
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 8009f0e:	f006 f841 	bl	800ff94 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009f12:	f005 ffdd 	bl	800fed0 <THREAD_Get_OTCmdPayloadBuffer>
 8009f16:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_FINALIZE;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2200      	movs	r2, #0
 8009f1c:	f062 0269 	orn	r2, r2, #105	; 0x69
 8009f20:	701a      	strb	r2, [r3, #0]
 8009f22:	2200      	movs	r2, #0
 8009f24:	705a      	strb	r2, [r3, #1]
 8009f26:	2200      	movs	r2, #0
 8009f28:	709a      	strb	r2, [r3, #2]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=0;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2200      	movs	r2, #0
 8009f32:	711a      	strb	r2, [r3, #4]
 8009f34:	2200      	movs	r2, #0
 8009f36:	715a      	strb	r2, [r3, #5]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	719a      	strb	r2, [r3, #6]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	71da      	strb	r2, [r3, #7]

    Ot_Cmd_Transfer();
 8009f40:	f005 ffea 	bl	800ff18 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009f44:	f005 ffd0 	bl	800fee8 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009f48:	60f8      	str	r0, [r7, #12]
}
 8009f4a:	bf00      	nop
 8009f4c:	3710      	adds	r7, #16
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
	...

08009f54 <otSetStateChangedCallback>:

OTAPI otError OTCALL otSetStateChangedCallback(otInstance *aInstance, otStateChangedCallback aCallback,
                                               void *aContext)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b086      	sub	sp, #24
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	60f8      	str	r0, [r7, #12]
 8009f5c:	60b9      	str	r1, [r7, #8]
 8009f5e:	607a      	str	r2, [r7, #4]
    Pre_OtCmdProcessing();
 8009f60:	f006 f818 	bl	800ff94 <Pre_OtCmdProcessing>
    /* Store the callback function */
    otStateChangedCb = aCallback;
 8009f64:	4a15      	ldr	r2, [pc, #84]	; (8009fbc <otSetStateChangedCallback+0x68>)
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	6013      	str	r3, [r2, #0]
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009f6a:	f005 ffb1 	bl	800fed0 <THREAD_Get_OTCmdPayloadBuffer>
 8009f6e:	6178      	str	r0, [r7, #20]

    p_ot_req->ID = MSG_M4TOM0_OT_SET_STATE_CHANGED_CALLBACK;
 8009f70:	697b      	ldr	r3, [r7, #20]
 8009f72:	2200      	movs	r2, #0
 8009f74:	f062 0268 	orn	r2, r2, #104	; 0x68
 8009f78:	701a      	strb	r2, [r3, #0]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	705a      	strb	r2, [r3, #1]
 8009f7e:	2200      	movs	r2, #0
 8009f80:	709a      	strb	r2, [r3, #2]
 8009f82:	2200      	movs	r2, #0
 8009f84:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=1;
 8009f86:	697b      	ldr	r3, [r7, #20]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	f042 0201 	orr.w	r2, r2, #1
 8009f8e:	711a      	strb	r2, [r3, #4]
 8009f90:	2200      	movs	r2, #0
 8009f92:	715a      	strb	r2, [r3, #5]
 8009f94:	2200      	movs	r2, #0
 8009f96:	719a      	strb	r2, [r3, #6]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	71da      	strb	r2, [r3, #7]
    p_ot_req->Data[0] = (uint32_t)aContext;
 8009f9c:	687a      	ldr	r2, [r7, #4]
 8009f9e:	697b      	ldr	r3, [r7, #20]
 8009fa0:	609a      	str	r2, [r3, #8]

    Ot_Cmd_Transfer();
 8009fa2:	f005 ffb9 	bl	800ff18 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009fa6:	f005 ff9f 	bl	800fee8 <THREAD_Get_OTCmdRspPayloadBuffer>
 8009faa:	6178      	str	r0, [r7, #20]
    return (otError)p_ot_req->Data[0];
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	689b      	ldr	r3, [r3, #8]
 8009fb0:	b2db      	uxtb	r3, r3
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3718      	adds	r7, #24
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	200002a0 	.word	0x200002a0

08009fc0 <otInstanceErasePersistentInfo>:

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
}

otError otInstanceErasePersistentInfo(otInstance *aInstance)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b084      	sub	sp, #16
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
    Pre_OtCmdProcessing();
 8009fc8:	f005 ffe4 	bl	800ff94 <Pre_OtCmdProcessing>
    /* prepare buffer */
    Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 8009fcc:	f005 ff80 	bl	800fed0 <THREAD_Get_OTCmdPayloadBuffer>
 8009fd0:	60f8      	str	r0, [r7, #12]

    p_ot_req->ID = MSG_M4TOM0_OT_INSTANCE_ERASE_PERSISTENT_INFO;
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	f062 0264 	orn	r2, r2, #100	; 0x64
 8009fda:	701a      	strb	r2, [r3, #0]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	705a      	strb	r2, [r3, #1]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	709a      	strb	r2, [r3, #2]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	70da      	strb	r2, [r3, #3]

    p_ot_req->Size=0;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2200      	movs	r2, #0
 8009fec:	711a      	strb	r2, [r3, #4]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	715a      	strb	r2, [r3, #5]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	719a      	strb	r2, [r3, #6]
 8009ff6:	2200      	movs	r2, #0
 8009ff8:	71da      	strb	r2, [r3, #7]

    Ot_Cmd_Transfer();
 8009ffa:	f005 ff8d 	bl	800ff18 <Ot_Cmd_Transfer>

    p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 8009ffe:	f005 ff73 	bl	800fee8 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a002:	60f8      	str	r0, [r7, #12]
    return (otError)p_ot_req->Data[0];
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	689b      	ldr	r3, [r3, #8]
 800a008:	b2db      	uxtb	r3, r3
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3710      	adds	r7, #16
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}

0800a012 <otIp6SetEnabled>:
extern otIp6SlaacIidCreate aIidCreateCb;
extern otIp6ReceiveCallback otIp6ReceiveCb;


OTAPI otError OTCALL otIp6SetEnabled(otInstance *aInstance, bool aEnabled)
{
 800a012:	b580      	push	{r7, lr}
 800a014:	b084      	sub	sp, #16
 800a016:	af00      	add	r7, sp, #0
 800a018:	6078      	str	r0, [r7, #4]
 800a01a:	460b      	mov	r3, r1
 800a01c:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800a01e:	f005 ffb9 	bl	800ff94 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a022:	f005 ff55 	bl	800fed0 <THREAD_Get_OTCmdPayloadBuffer>
 800a026:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_IP6_SET_ENABLED;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 800a030:	701a      	strb	r2, [r3, #0]
 800a032:	2200      	movs	r2, #0
 800a034:	705a      	strb	r2, [r3, #1]
 800a036:	2200      	movs	r2, #0
 800a038:	709a      	strb	r2, [r3, #2]
 800a03a:	2200      	movs	r2, #0
 800a03c:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	2200      	movs	r2, #0
 800a042:	f042 0201 	orr.w	r2, r2, #1
 800a046:	711a      	strb	r2, [r3, #4]
 800a048:	2200      	movs	r2, #0
 800a04a:	715a      	strb	r2, [r3, #5]
 800a04c:	2200      	movs	r2, #0
 800a04e:	719a      	strb	r2, [r3, #6]
 800a050:	2200      	movs	r2, #0
 800a052:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 800a054:	78fa      	ldrb	r2, [r7, #3]
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a05a:	f005 ff5d 	bl	800ff18 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a05e:	f005 ff43 	bl	800fee8 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a062:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	689b      	ldr	r3, [r3, #8]
 800a068:	b2db      	uxtb	r3, r3
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3710      	adds	r7, #16
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}

0800a072 <otLinkSetChannel>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (uint8_t)p_ot_req->Data[0];
}

OTAPI otError OTCALL otLinkSetChannel(otInstance *aInstance, uint8_t aChannel)
{
 800a072:	b580      	push	{r7, lr}
 800a074:	b084      	sub	sp, #16
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
 800a07a:	460b      	mov	r3, r1
 800a07c:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800a07e:	f005 ff89 	bl	800ff94 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a082:	f005 ff25 	bl	800fed0 <THREAD_Get_OTCmdPayloadBuffer>
 800a086:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_CHANNEL;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	2200      	movs	r2, #0
 800a08c:	f042 0208 	orr.w	r2, r2, #8
 800a090:	701a      	strb	r2, [r3, #0]
 800a092:	2200      	movs	r2, #0
 800a094:	705a      	strb	r2, [r3, #1]
 800a096:	2200      	movs	r2, #0
 800a098:	709a      	strb	r2, [r3, #2]
 800a09a:	2200      	movs	r2, #0
 800a09c:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	f042 0201 	orr.w	r2, r2, #1
 800a0a6:	711a      	strb	r2, [r3, #4]
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	715a      	strb	r2, [r3, #5]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	719a      	strb	r2, [r3, #6]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aChannel;
 800a0b4:	78fa      	ldrb	r2, [r7, #3]
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a0ba:	f005 ff2d 	bl	800ff18 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a0be:	f005 ff13 	bl	800fee8 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a0c2:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	689b      	ldr	r3, [r3, #8]
 800a0c8:	b2db      	uxtb	r3, r3
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3710      	adds	r7, #16
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}

0800a0d2 <otLinkSetPanId>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otPanId)p_ot_req->Data[0];
}

OTAPI otError OTCALL otLinkSetPanId(otInstance *aInstance, otPanId aPanId)
{
 800a0d2:	b580      	push	{r7, lr}
 800a0d4:	b084      	sub	sp, #16
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
 800a0da:	460b      	mov	r3, r1
 800a0dc:	807b      	strh	r3, [r7, #2]
  Pre_OtCmdProcessing();
 800a0de:	f005 ff59 	bl	800ff94 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a0e2:	f005 fef5 	bl	800fed0 <THREAD_Get_OTCmdPayloadBuffer>
 800a0e6:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_LINK_SET_PANID;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	f042 020f 	orr.w	r2, r2, #15
 800a0f0:	701a      	strb	r2, [r3, #0]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	705a      	strb	r2, [r3, #1]
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	709a      	strb	r2, [r3, #2]
 800a0fa:	2200      	movs	r2, #0
 800a0fc:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2200      	movs	r2, #0
 800a102:	f042 0201 	orr.w	r2, r2, #1
 800a106:	711a      	strb	r2, [r3, #4]
 800a108:	2200      	movs	r2, #0
 800a10a:	715a      	strb	r2, [r3, #5]
 800a10c:	2200      	movs	r2, #0
 800a10e:	719a      	strb	r2, [r3, #6]
 800a110:	2200      	movs	r2, #0
 800a112:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aPanId;
 800a114:	887a      	ldrh	r2, [r7, #2]
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a11a:	f005 fefd 	bl	800ff18 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a11e:	f005 fee3 	bl	800fee8 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a122:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	689b      	ldr	r3, [r3, #8]
 800a128:	b2db      	uxtb	r3, r3
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3710      	adds	r7, #16
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
	...

0800a134 <OpenThread_CallBack_Processing>:
  * @param  None
  * @retval None
  */

HAL_StatusTypeDef OpenThread_CallBack_Processing(void)
{
 800a134:	b5b0      	push	{r4, r5, r7, lr}
 800a136:	b084      	sub	sp, #16
 800a138:	af02      	add	r7, sp, #8
    HAL_StatusTypeDef status = HAL_OK;
 800a13a:	2300      	movs	r3, #0
 800a13c:	71fb      	strb	r3, [r7, #7]


    /* Get pointer on received event buffer from M0 */
    Thread_OT_Cmd_Request_t* p_notification = THREAD_Get_NotificationPayloadBuffer();
 800a13e:	f005 fedf 	bl	800ff00 <THREAD_Get_NotificationPayloadBuffer>
 800a142:	6038      	str	r0, [r7, #0]

    switch(p_notification->ID)
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	3b01      	subs	r3, #1
 800a14a:	2b17      	cmp	r3, #23
 800a14c:	f200 81c3 	bhi.w	800a4d6 <OpenThread_CallBack_Processing+0x3a2>
 800a150:	a201      	add	r2, pc, #4	; (adr r2, 800a158 <OpenThread_CallBack_Processing+0x24>)
 800a152:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a156:	bf00      	nop
 800a158:	0800a1b9 	.word	0x0800a1b9
 800a15c:	0800a1d5 	.word	0x0800a1d5
 800a160:	0800a239 	.word	0x0800a239
 800a164:	0800a281 	.word	0x0800a281
 800a168:	0800a28d 	.word	0x0800a28d
 800a16c:	0800a2ab 	.word	0x0800a2ab
 800a170:	0800a2c9 	.word	0x0800a2c9
 800a174:	0800a2e7 	.word	0x0800a2e7
 800a178:	0800a305 	.word	0x0800a305
 800a17c:	0800a323 	.word	0x0800a323
 800a180:	0800a345 	.word	0x0800a345
 800a184:	0800a363 	.word	0x0800a363
 800a188:	0800a4d7 	.word	0x0800a4d7
 800a18c:	0800a389 	.word	0x0800a389
 800a190:	0800a3bd 	.word	0x0800a3bd
 800a194:	0800a3e5 	.word	0x0800a3e5
 800a198:	0800a403 	.word	0x0800a403
 800a19c:	0800a471 	.word	0x0800a471
 800a1a0:	0800a499 	.word	0x0800a499
 800a1a4:	0800a4d7 	.word	0x0800a4d7
 800a1a8:	0800a4b7 	.word	0x0800a4b7
 800a1ac:	0800a4d7 	.word	0x0800a4d7
 800a1b0:	0800a4d7 	.word	0x0800a4d7
 800a1b4:	0800a211 	.word	0x0800a211
    {
    case MSG_M0TOM4_NOTIFY_STATE_CHANGE:
        if (otStateChangedCb != NULL)
 800a1b8:	4b9b      	ldr	r3, [pc, #620]	; (800a428 <OpenThread_CallBack_Processing+0x2f4>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	f000 818d 	beq.w	800a4dc <OpenThread_CallBack_Processing+0x3a8>
        {
            otStateChangedCb((uint32_t) p_notification->Data[0],
 800a1c2:	4b99      	ldr	r3, [pc, #612]	; (800a428 <OpenThread_CallBack_Processing+0x2f4>)
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	683a      	ldr	r2, [r7, #0]
 800a1c8:	6890      	ldr	r0, [r2, #8]
                    (void*) p_notification->Data[1]);
 800a1ca:	683a      	ldr	r2, [r7, #0]
 800a1cc:	68d2      	ldr	r2, [r2, #12]
            otStateChangedCb((uint32_t) p_notification->Data[0],
 800a1ce:	4611      	mov	r1, r2
 800a1d0:	4798      	blx	r3
        }
        break;
 800a1d2:	e183      	b.n	800a4dc <OpenThread_CallBack_Processing+0x3a8>
    case MSG_M0TOM4_COAP_REQUEST_HANDLER:
        mySTCoapContext = (STCoapSpecificRequestContextType * ) p_notification->Data[0];
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	461a      	mov	r2, r3
 800a1da:	4b94      	ldr	r3, [pc, #592]	; (800a42c <OpenThread_CallBack_Processing+0x2f8>)
 800a1dc:	601a      	str	r2, [r3, #0]
        coapRequestHandlerCb = mySTCoapContext->mHandler;
 800a1de:	4b93      	ldr	r3, [pc, #588]	; (800a42c <OpenThread_CallBack_Processing+0x2f8>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	685b      	ldr	r3, [r3, #4]
 800a1e4:	4a92      	ldr	r2, [pc, #584]	; (800a430 <OpenThread_CallBack_Processing+0x2fc>)
 800a1e6:	6013      	str	r3, [r2, #0]
        if (coapRequestHandlerCb != NULL)
 800a1e8:	4b91      	ldr	r3, [pc, #580]	; (800a430 <OpenThread_CallBack_Processing+0x2fc>)
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	f000 8177 	beq.w	800a4e0 <OpenThread_CallBack_Processing+0x3ac>
        {
            coapRequestHandlerCb(mySTCoapContext->mContext,
 800a1f2:	4b8f      	ldr	r3, [pc, #572]	; (800a430 <OpenThread_CallBack_Processing+0x2fc>)
 800a1f4:	681c      	ldr	r4, [r3, #0]
 800a1f6:	4b8d      	ldr	r3, [pc, #564]	; (800a42c <OpenThread_CallBack_Processing+0x2f8>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	6818      	ldr	r0, [r3, #0]
                                (otCoapHeader *) p_notification->Data[1],
 800a1fc:	683b      	ldr	r3, [r7, #0]
 800a1fe:	68db      	ldr	r3, [r3, #12]
            coapRequestHandlerCb(mySTCoapContext->mContext,
 800a200:	4619      	mov	r1, r3
                                (otMessage *) p_notification->Data[2],
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	691b      	ldr	r3, [r3, #16]
            coapRequestHandlerCb(mySTCoapContext->mContext,
 800a206:	461a      	mov	r2, r3
                                (otMessageInfo *) p_notification->Data[3]);
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	695b      	ldr	r3, [r3, #20]
            coapRequestHandlerCb(mySTCoapContext->mContext,
 800a20c:	47a0      	blx	r4
        }
        break;
 800a20e:	e167      	b.n	800a4e0 <OpenThread_CallBack_Processing+0x3ac>
    case MSG_M0TOM4_DEFAULT_COAP_REQUEST_HANDLER:
        if (defaultCoapRequestHandlerCb != NULL)
 800a210:	4b88      	ldr	r3, [pc, #544]	; (800a434 <OpenThread_CallBack_Processing+0x300>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	2b00      	cmp	r3, #0
 800a216:	f000 8165 	beq.w	800a4e4 <OpenThread_CallBack_Processing+0x3b0>
        {
            defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 800a21a:	4b86      	ldr	r3, [pc, #536]	; (800a434 <OpenThread_CallBack_Processing+0x300>)
 800a21c:	681c      	ldr	r4, [r3, #0]
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	689b      	ldr	r3, [r3, #8]
 800a222:	4618      	mov	r0, r3
                    (otCoapHeader *) p_notification->Data[1],
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	68db      	ldr	r3, [r3, #12]
            defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 800a228:	4619      	mov	r1, r3
                    (otMessage *) p_notification->Data[2],
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	691b      	ldr	r3, [r3, #16]
            defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 800a22e:	461a      	mov	r2, r3
                    (otMessageInfo *) p_notification->Data[3]);
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	695b      	ldr	r3, [r3, #20]
            defaultCoapRequestHandlerCb((void *) p_notification->Data[0],
 800a234:	47a0      	blx	r4
        }
        break;
 800a236:	e155      	b.n	800a4e4 <OpenThread_CallBack_Processing+0x3b0>
    case MSG_M0TOM4_COAP_RESPONSE_HANDLER: 
        mySTCoapResponseContext = (STCoapSpecificResponseContextType * ) p_notification->Data[0];
 800a238:	683b      	ldr	r3, [r7, #0]
 800a23a:	689b      	ldr	r3, [r3, #8]
 800a23c:	461a      	mov	r2, r3
 800a23e:	4b7e      	ldr	r3, [pc, #504]	; (800a438 <OpenThread_CallBack_Processing+0x304>)
 800a240:	601a      	str	r2, [r3, #0]
        coapResponseHandlerCb = mySTCoapResponseContext->mHandler;
 800a242:	4b7d      	ldr	r3, [pc, #500]	; (800a438 <OpenThread_CallBack_Processing+0x304>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	4a7c      	ldr	r2, [pc, #496]	; (800a43c <OpenThread_CallBack_Processing+0x308>)
 800a24a:	6013      	str	r3, [r2, #0]
        if (coapResponseHandlerCb != NULL)
 800a24c:	4b7b      	ldr	r3, [pc, #492]	; (800a43c <OpenThread_CallBack_Processing+0x308>)
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	f000 8149 	beq.w	800a4e8 <OpenThread_CallBack_Processing+0x3b4>
        {
            coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800a256:	4b79      	ldr	r3, [pc, #484]	; (800a43c <OpenThread_CallBack_Processing+0x308>)
 800a258:	681c      	ldr	r4, [r3, #0]
 800a25a:	4b77      	ldr	r3, [pc, #476]	; (800a438 <OpenThread_CallBack_Processing+0x304>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	6818      	ldr	r0, [r3, #0]
                    (otCoapHeader *) p_notification->Data[1],
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	68db      	ldr	r3, [r3, #12]
            coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800a264:	4619      	mov	r1, r3
                    (otMessage *) p_notification->Data[2],
 800a266:	683b      	ldr	r3, [r7, #0]
 800a268:	691b      	ldr	r3, [r3, #16]
            coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800a26a:	461a      	mov	r2, r3
                    (otMessageInfo *) p_notification->Data[3],
 800a26c:	683b      	ldr	r3, [r7, #0]
 800a26e:	695b      	ldr	r3, [r3, #20]
            coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800a270:	461d      	mov	r5, r3
                    (otError) p_notification->Data[4]);
 800a272:	683b      	ldr	r3, [r7, #0]
 800a274:	699b      	ldr	r3, [r3, #24]
            coapResponseHandlerCb(mySTCoapResponseContext->mContext,
 800a276:	b2db      	uxtb	r3, r3
 800a278:	9300      	str	r3, [sp, #0]
 800a27a:	462b      	mov	r3, r5
 800a27c:	47a0      	blx	r4
        }
        break;
 800a27e:	e133      	b.n	800a4e8 <OpenThread_CallBack_Processing+0x3b4>
    case MSG_M0TOM4_NOTIFY_STACK_RESET:
        /* Store Thread NVM data in Flash*/
        SHCI_C2_FLASH_StoreData(THREAD_IP);
 800a280:	2001      	movs	r0, #1
 800a282:	f7fe ffcd 	bl	8009220 <SHCI_C2_FLASH_StoreData>
        /* Perform an NVIC Reset in order to reinitalize the device */
        HAL_NVIC_SystemReset();
 800a286:	f7f8 ff8c 	bl	80031a2 <HAL_NVIC_SystemReset>
        break;
 800a28a:	e14c      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
    case MSG_M0TOM4_IP6_RECEIVE:
        if (otIp6ReceiveCb != NULL)
 800a28c:	4b6c      	ldr	r3, [pc, #432]	; (800a440 <OpenThread_CallBack_Processing+0x30c>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	2b00      	cmp	r3, #0
 800a292:	f000 812b 	beq.w	800a4ec <OpenThread_CallBack_Processing+0x3b8>
        {
            otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 800a296:	4b6a      	ldr	r3, [pc, #424]	; (800a440 <OpenThread_CallBack_Processing+0x30c>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	683a      	ldr	r2, [r7, #0]
 800a29c:	6892      	ldr	r2, [r2, #8]
 800a29e:	4610      	mov	r0, r2
                    (void*) p_notification->Data[1]);
 800a2a0:	683a      	ldr	r2, [r7, #0]
 800a2a2:	68d2      	ldr	r2, [r2, #12]
            otIp6ReceiveCb((otMessage*) p_notification->Data[0],
 800a2a4:	4611      	mov	r1, r2
 800a2a6:	4798      	blx	r3
        }
        break;
 800a2a8:	e120      	b.n	800a4ec <OpenThread_CallBack_Processing+0x3b8>
    case MSG_M0TOM4_IP6_SLAAC_IID_CREATE:
        if (aIidCreateCb != NULL)
 800a2aa:	4b66      	ldr	r3, [pc, #408]	; (800a444 <OpenThread_CallBack_Processing+0x310>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	f000 811e 	beq.w	800a4f0 <OpenThread_CallBack_Processing+0x3bc>
        {
            /* Not passing otInstance as first parameter, because created on M0, passing NULL instead */
            aIidCreateCb(NULL, (otNetifAddress*) p_notification->Data[0],
 800a2b4:	4b63      	ldr	r3, [pc, #396]	; (800a444 <OpenThread_CallBack_Processing+0x310>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	683a      	ldr	r2, [r7, #0]
 800a2ba:	6892      	ldr	r2, [r2, #8]
 800a2bc:	4611      	mov	r1, r2
                    (void*) p_notification->Data[1]);
 800a2be:	683a      	ldr	r2, [r7, #0]
 800a2c0:	68d2      	ldr	r2, [r2, #12]
            aIidCreateCb(NULL, (otNetifAddress*) p_notification->Data[0],
 800a2c2:	2000      	movs	r0, #0
 800a2c4:	4798      	blx	r3
        }
        break;
 800a2c6:	e113      	b.n	800a4f0 <OpenThread_CallBack_Processing+0x3bc>
    case MSG_M0TOM4_HANDLE_ACTIVE_SCAN_RESULT:
        if (otHandleActiveScanResultCb != NULL)
 800a2c8:	4b5f      	ldr	r3, [pc, #380]	; (800a448 <OpenThread_CallBack_Processing+0x314>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	f000 8111 	beq.w	800a4f4 <OpenThread_CallBack_Processing+0x3c0>
        {
            otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 800a2d2:	4b5d      	ldr	r3, [pc, #372]	; (800a448 <OpenThread_CallBack_Processing+0x314>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	683a      	ldr	r2, [r7, #0]
 800a2d8:	6892      	ldr	r2, [r2, #8]
 800a2da:	4610      	mov	r0, r2
                    (void*) p_notification->Data[1]);
 800a2dc:	683a      	ldr	r2, [r7, #0]
 800a2de:	68d2      	ldr	r2, [r2, #12]
            otHandleActiveScanResultCb((otActiveScanResult*) p_notification->Data[0],
 800a2e0:	4611      	mov	r1, r2
 800a2e2:	4798      	blx	r3
        }
        break;
 800a2e4:	e106      	b.n	800a4f4 <OpenThread_CallBack_Processing+0x3c0>
    case MSG_M0TOM4_HANDLE_ENERGY_SCAN_RESULT:
        if (otHandleEnergyScanResultCb != NULL)
 800a2e6:	4b59      	ldr	r3, [pc, #356]	; (800a44c <OpenThread_CallBack_Processing+0x318>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	f000 8104 	beq.w	800a4f8 <OpenThread_CallBack_Processing+0x3c4>
        {
            otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 800a2f0:	4b56      	ldr	r3, [pc, #344]	; (800a44c <OpenThread_CallBack_Processing+0x318>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	683a      	ldr	r2, [r7, #0]
 800a2f6:	6892      	ldr	r2, [r2, #8]
 800a2f8:	4610      	mov	r0, r2
                    (void*) p_notification->Data[1]);
 800a2fa:	683a      	ldr	r2, [r7, #0]
 800a2fc:	68d2      	ldr	r2, [r2, #12]
            otHandleEnergyScanResultCb((otEnergyScanResult*) p_notification->Data[0],
 800a2fe:	4611      	mov	r1, r2
 800a300:	4798      	blx	r3
        }
        break;
 800a302:	e0f9      	b.n	800a4f8 <OpenThread_CallBack_Processing+0x3c4>
    case MSG_M0TOM4_HANDLE_LINK_PCAP:
        if (otLinkPcapCb != NULL)
 800a304:	4b52      	ldr	r3, [pc, #328]	; (800a450 <OpenThread_CallBack_Processing+0x31c>)
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	f000 80f7 	beq.w	800a4fc <OpenThread_CallBack_Processing+0x3c8>
        {
            otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 800a30e:	4b50      	ldr	r3, [pc, #320]	; (800a450 <OpenThread_CallBack_Processing+0x31c>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	683a      	ldr	r2, [r7, #0]
 800a314:	6892      	ldr	r2, [r2, #8]
 800a316:	4610      	mov	r0, r2
                    (void*) p_notification->Data[1]);
 800a318:	683a      	ldr	r2, [r7, #0]
 800a31a:	68d2      	ldr	r2, [r2, #12]
            otLinkPcapCb((otRadioFrame*) p_notification->Data[0],
 800a31c:	4611      	mov	r1, r2
 800a31e:	4798      	blx	r3
        }
        break;
 800a320:	e0ec      	b.n	800a4fc <OpenThread_CallBack_Processing+0x3c8>
    case MSG_M0TOM4_RECEIVE_DIAGNOSTIC_GET_CALLBACK:
        if (otReceiveDiagnosticGetCb != NULL)
 800a322:	4b4c      	ldr	r3, [pc, #304]	; (800a454 <OpenThread_CallBack_Processing+0x320>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	2b00      	cmp	r3, #0
 800a328:	f000 80ea 	beq.w	800a500 <OpenThread_CallBack_Processing+0x3cc>
        {
            otReceiveDiagnosticGetCb((otMessage*) p_notification->Data[0],
 800a32c:	4b49      	ldr	r3, [pc, #292]	; (800a454 <OpenThread_CallBack_Processing+0x320>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	683a      	ldr	r2, [r7, #0]
 800a332:	6892      	ldr	r2, [r2, #8]
 800a334:	4610      	mov	r0, r2
                    (otMessageInfo*) p_notification->Data[1],
 800a336:	683a      	ldr	r2, [r7, #0]
 800a338:	68d2      	ldr	r2, [r2, #12]
            otReceiveDiagnosticGetCb((otMessage*) p_notification->Data[0],
 800a33a:	4611      	mov	r1, r2
                    (void*) p_notification->Data[2]);
 800a33c:	683a      	ldr	r2, [r7, #0]
 800a33e:	6912      	ldr	r2, [r2, #16]
            otReceiveDiagnosticGetCb((otMessage*) p_notification->Data[0],
 800a340:	4798      	blx	r3
        }
        break;
 800a342:	e0dd      	b.n	800a500 <OpenThread_CallBack_Processing+0x3cc>
#if OPENTHREAD_FTD
    case MSG_M0TOM4_THREAD_FTD_CHILD_TABLE_CALLBACK:
        if (otThreadChildTableCallbackCb != NULL)
 800a344:	4b44      	ldr	r3, [pc, #272]	; (800a458 <OpenThread_CallBack_Processing+0x324>)
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	f000 80db 	beq.w	800a504 <OpenThread_CallBack_Processing+0x3d0>
        {
            otThreadChildTableCallbackCb((otThreadChildTableEvent) p_notification->Data[0],
 800a34e:	4b42      	ldr	r3, [pc, #264]	; (800a458 <OpenThread_CallBack_Processing+0x324>)
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	683a      	ldr	r2, [r7, #0]
 800a354:	6892      	ldr	r2, [r2, #8]
 800a356:	b2d0      	uxtb	r0, r2
                    (const otChildInfo *) p_notification->Data[1]);
 800a358:	683a      	ldr	r2, [r7, #0]
 800a35a:	68d2      	ldr	r2, [r2, #12]
            otThreadChildTableCallbackCb((otThreadChildTableEvent) p_notification->Data[0],
 800a35c:	4611      	mov	r1, r2
 800a35e:	4798      	blx	r3
        }
        break;
 800a360:	e0d0      	b.n	800a504 <OpenThread_CallBack_Processing+0x3d0>
#endif
    case MSG_M0TOM4_COMMISSIONER_ENERGY_REPORT_CALLBACK:
        if (otCommissionerEnergyReportCb != NULL)
 800a362:	4b3e      	ldr	r3, [pc, #248]	; (800a45c <OpenThread_CallBack_Processing+0x328>)
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	2b00      	cmp	r3, #0
 800a368:	f000 80ce 	beq.w	800a508 <OpenThread_CallBack_Processing+0x3d4>
        {
            otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800a36c:	4b3b      	ldr	r3, [pc, #236]	; (800a45c <OpenThread_CallBack_Processing+0x328>)
 800a36e:	681c      	ldr	r4, [r3, #0]
 800a370:	683b      	ldr	r3, [r7, #0]
 800a372:	6898      	ldr	r0, [r3, #8]
                    (uint8_t*) p_notification->Data[1],
 800a374:	683b      	ldr	r3, [r7, #0]
 800a376:	68db      	ldr	r3, [r3, #12]
            otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800a378:	4619      	mov	r1, r3
                    (uint8_t) p_notification->Data[2],
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	691b      	ldr	r3, [r3, #16]
            otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800a37e:	b2da      	uxtb	r2, r3
                    (void*) p_notification->Data[3]);
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	695b      	ldr	r3, [r3, #20]
            otCommissionerEnergyReportCb((uint32_t) p_notification->Data[0],
 800a384:	47a0      	blx	r4
        }
        break;
 800a386:	e0bf      	b.n	800a508 <OpenThread_CallBack_Processing+0x3d4>
    case MSG_M0TOM4_DNS_RESPONSE_HANDLER:
        if (otDnsResponseHandlerCb != NULL)
 800a388:	4b35      	ldr	r3, [pc, #212]	; (800a460 <OpenThread_CallBack_Processing+0x32c>)
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	f000 80bd 	beq.w	800a50c <OpenThread_CallBack_Processing+0x3d8>
        {
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 800a392:	4b33      	ldr	r3, [pc, #204]	; (800a460 <OpenThread_CallBack_Processing+0x32c>)
 800a394:	681c      	ldr	r4, [r3, #0]
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	689b      	ldr	r3, [r3, #8]
 800a39a:	4618      	mov	r0, r3
                    (char*) p_notification->Data[1],
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	68db      	ldr	r3, [r3, #12]
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 800a3a0:	4619      	mov	r1, r3
                    (otIp6Address*) p_notification->Data[2],
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	691b      	ldr	r3, [r3, #16]
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 800a3a6:	461d      	mov	r5, r3
                    (uint32_t) p_notification->Data[3],
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	695a      	ldr	r2, [r3, #20]
                    (otError) p_notification->Data[4]);
 800a3ac:	683b      	ldr	r3, [r7, #0]
 800a3ae:	699b      	ldr	r3, [r3, #24]
            otDnsResponseHandlerCb((void*) p_notification->Data[0],
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	9300      	str	r3, [sp, #0]
 800a3b4:	4613      	mov	r3, r2
 800a3b6:	462a      	mov	r2, r5
 800a3b8:	47a0      	blx	r4
        }
        break;
 800a3ba:	e0a7      	b.n	800a50c <OpenThread_CallBack_Processing+0x3d8>
    case MSG_M0TOM4_ICMP6_RECEIVE_CALLBACK:
        if (otIcmp6ReceiveCb != NULL)
 800a3bc:	4b29      	ldr	r3, [pc, #164]	; (800a464 <OpenThread_CallBack_Processing+0x330>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	f000 80a5 	beq.w	800a510 <OpenThread_CallBack_Processing+0x3dc>
        {
            otIcmp6ReceiveCb((void*) p_notification->Data[0],
 800a3c6:	4b27      	ldr	r3, [pc, #156]	; (800a464 <OpenThread_CallBack_Processing+0x330>)
 800a3c8:	681c      	ldr	r4, [r3, #0]
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	689b      	ldr	r3, [r3, #8]
 800a3ce:	4618      	mov	r0, r3
                    (otMessage*) p_notification->Data[1],
 800a3d0:	683b      	ldr	r3, [r7, #0]
 800a3d2:	68db      	ldr	r3, [r3, #12]
            otIcmp6ReceiveCb((void*) p_notification->Data[0],
 800a3d4:	4619      	mov	r1, r3
                    (otMessageInfo*) p_notification->Data[2],
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	691b      	ldr	r3, [r3, #16]
            otIcmp6ReceiveCb((void*) p_notification->Data[0],
 800a3da:	461a      	mov	r2, r3
                    (otIcmp6Header*) p_notification->Data[3]);
 800a3dc:	683b      	ldr	r3, [r7, #0]
 800a3de:	695b      	ldr	r3, [r3, #20]
            otIcmp6ReceiveCb((void*) p_notification->Data[0],
 800a3e0:	47a0      	blx	r4
        }
        break;
 800a3e2:	e095      	b.n	800a510 <OpenThread_CallBack_Processing+0x3dc>
    case MSG_M0TOM4_JOINER_CALLBACK:
        if (otJoinerCb != NULL)
 800a3e4:	4b20      	ldr	r3, [pc, #128]	; (800a468 <OpenThread_CallBack_Processing+0x334>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	f000 8093 	beq.w	800a514 <OpenThread_CallBack_Processing+0x3e0>
        {
            otJoinerCb((otError) p_notification->Data[0],
 800a3ee:	4b1e      	ldr	r3, [pc, #120]	; (800a468 <OpenThread_CallBack_Processing+0x334>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	683a      	ldr	r2, [r7, #0]
 800a3f4:	6892      	ldr	r2, [r2, #8]
 800a3f6:	b2d0      	uxtb	r0, r2
                    (void*) p_notification->Data[1]);
 800a3f8:	683a      	ldr	r2, [r7, #0]
 800a3fa:	68d2      	ldr	r2, [r2, #12]
            otJoinerCb((otError) p_notification->Data[0],
 800a3fc:	4611      	mov	r1, r2
 800a3fe:	4798      	blx	r3
        }
        break;
 800a400:	e088      	b.n	800a514 <OpenThread_CallBack_Processing+0x3e0>
    case MSG_M0TOM4_LINK_RAW_RECEIVE_DONE:
        if (otLinkRawReceiveDoneCb != NULL)
 800a402:	4b1a      	ldr	r3, [pc, #104]	; (800a46c <OpenThread_CallBack_Processing+0x338>)
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	2b00      	cmp	r3, #0
 800a408:	f000 8086 	beq.w	800a518 <OpenThread_CallBack_Processing+0x3e4>
        {
            otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 800a40c:	4b17      	ldr	r3, [pc, #92]	; (800a46c <OpenThread_CallBack_Processing+0x338>)
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	683a      	ldr	r2, [r7, #0]
 800a412:	6892      	ldr	r2, [r2, #8]
 800a414:	4610      	mov	r0, r2
                    (otRadioFrame*) p_notification->Data[1],
 800a416:	683a      	ldr	r2, [r7, #0]
 800a418:	68d2      	ldr	r2, [r2, #12]
            otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 800a41a:	4611      	mov	r1, r2
                    (otError) p_notification->Data[2]);
 800a41c:	683a      	ldr	r2, [r7, #0]
 800a41e:	6912      	ldr	r2, [r2, #16]
            otLinkRawReceiveDoneCb((otInstance*) p_notification->Data[0],
 800a420:	b2d2      	uxtb	r2, r2
 800a422:	4798      	blx	r3
        }
        break;
 800a424:	e078      	b.n	800a518 <OpenThread_CallBack_Processing+0x3e4>
 800a426:	bf00      	nop
 800a428:	200002a0 	.word	0x200002a0
 800a42c:	20005ec4 	.word	0x20005ec4
 800a430:	200002e0 	.word	0x200002e0
 800a434:	200002e4 	.word	0x200002e4
 800a438:	20005ec0 	.word	0x20005ec0
 800a43c:	200002e8 	.word	0x200002e8
 800a440:	200002a8 	.word	0x200002a8
 800a444:	200002a4 	.word	0x200002a4
 800a448:	200002ac 	.word	0x200002ac
 800a44c:	200002b0 	.word	0x200002b0
 800a450:	200002b4 	.word	0x200002b4
 800a454:	200002b8 	.word	0x200002b8
 800a458:	200002bc 	.word	0x200002bc
 800a45c:	200002c0 	.word	0x200002c0
 800a460:	200002c4 	.word	0x200002c4
 800a464:	200002c8 	.word	0x200002c8
 800a468:	200002cc 	.word	0x200002cc
 800a46c:	200002d0 	.word	0x200002d0
    case MSG_M0TOM4_LINK_RAW_TRANSMIT_DONE:
        if (otLinkRawTransmitDoneCb != NULL)
 800a470:	4b30      	ldr	r3, [pc, #192]	; (800a534 <OpenThread_CallBack_Processing+0x400>)
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	2b00      	cmp	r3, #0
 800a476:	d051      	beq.n	800a51c <OpenThread_CallBack_Processing+0x3e8>
        {
            otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800a478:	4b2e      	ldr	r3, [pc, #184]	; (800a534 <OpenThread_CallBack_Processing+0x400>)
 800a47a:	681c      	ldr	r4, [r3, #0]
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	689b      	ldr	r3, [r3, #8]
 800a480:	4618      	mov	r0, r3
                    (otRadioFrame*) p_notification->Data[1],
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	68db      	ldr	r3, [r3, #12]
            otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800a486:	4619      	mov	r1, r3
                    (otRadioFrame*) p_notification->Data[2],
 800a488:	683b      	ldr	r3, [r7, #0]
 800a48a:	691b      	ldr	r3, [r3, #16]
            otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800a48c:	461a      	mov	r2, r3
                    (otError) p_notification->Data[3]);
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	695b      	ldr	r3, [r3, #20]
            otLinkRawTransmitDoneCb((otInstance*) p_notification->Data[0],
 800a492:	b2db      	uxtb	r3, r3
 800a494:	47a0      	blx	r4
        }
        break;
 800a496:	e041      	b.n	800a51c <OpenThread_CallBack_Processing+0x3e8>
    case MSG_M0TOM4_LINK_RAW_ENERGY_SCAN_DONE:
        if (otLinkRawEnergyScanDoneCb != NULL)
 800a498:	4b27      	ldr	r3, [pc, #156]	; (800a538 <OpenThread_CallBack_Processing+0x404>)
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d03f      	beq.n	800a520 <OpenThread_CallBack_Processing+0x3ec>
        {
            otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 800a4a0:	4b25      	ldr	r3, [pc, #148]	; (800a538 <OpenThread_CallBack_Processing+0x404>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	683a      	ldr	r2, [r7, #0]
 800a4a6:	6892      	ldr	r2, [r2, #8]
 800a4a8:	4610      	mov	r0, r2
                    (int8_t) p_notification->Data[1]);
 800a4aa:	683a      	ldr	r2, [r7, #0]
 800a4ac:	68d2      	ldr	r2, [r2, #12]
            otLinkRawEnergyScanDoneCb((otInstance*) p_notification->Data[0],
 800a4ae:	b252      	sxtb	r2, r2
 800a4b0:	4611      	mov	r1, r2
 800a4b2:	4798      	blx	r3
        }
        break;
 800a4b4:	e034      	b.n	800a520 <OpenThread_CallBack_Processing+0x3ec>
    case MSG_M0TOM4_UDP_RECEIVE:
        if (otUdpReceiveCb != NULL)
 800a4b6:	4b21      	ldr	r3, [pc, #132]	; (800a53c <OpenThread_CallBack_Processing+0x408>)
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d032      	beq.n	800a524 <OpenThread_CallBack_Processing+0x3f0>
        {
            otUdpReceiveCb((void*) p_notification->Data[0],
 800a4be:	4b1f      	ldr	r3, [pc, #124]	; (800a53c <OpenThread_CallBack_Processing+0x408>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	683a      	ldr	r2, [r7, #0]
 800a4c4:	6892      	ldr	r2, [r2, #8]
 800a4c6:	4610      	mov	r0, r2
                    (otMessage*) p_notification->Data[1],
 800a4c8:	683a      	ldr	r2, [r7, #0]
 800a4ca:	68d2      	ldr	r2, [r2, #12]
            otUdpReceiveCb((void*) p_notification->Data[0],
 800a4cc:	4611      	mov	r1, r2
                    (otMessageInfo*) p_notification->Data[2]);
 800a4ce:	683a      	ldr	r2, [r7, #0]
 800a4d0:	6912      	ldr	r2, [r2, #16]
            otUdpReceiveCb((void*) p_notification->Data[0],
 800a4d2:	4798      	blx	r3
        }
        break;
 800a4d4:	e026      	b.n	800a524 <OpenThread_CallBack_Processing+0x3f0>
                    (void *) p_notification->Data[1]);
        }
        break;
#endif
    default:
        status = HAL_ERROR;
 800a4d6:	2301      	movs	r3, #1
 800a4d8:	71fb      	strb	r3, [r7, #7]
        break;
 800a4da:	e024      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a4dc:	bf00      	nop
 800a4de:	e022      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a4e0:	bf00      	nop
 800a4e2:	e020      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a4e4:	bf00      	nop
 800a4e6:	e01e      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a4e8:	bf00      	nop
 800a4ea:	e01c      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a4ec:	bf00      	nop
 800a4ee:	e01a      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a4f0:	bf00      	nop
 800a4f2:	e018      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a4f4:	bf00      	nop
 800a4f6:	e016      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a4f8:	bf00      	nop
 800a4fa:	e014      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a4fc:	bf00      	nop
 800a4fe:	e012      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a500:	bf00      	nop
 800a502:	e010      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a504:	bf00      	nop
 800a506:	e00e      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a508:	bf00      	nop
 800a50a:	e00c      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a50c:	bf00      	nop
 800a50e:	e00a      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a510:	bf00      	nop
 800a512:	e008      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a514:	bf00      	nop
 800a516:	e006      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a518:	bf00      	nop
 800a51a:	e004      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a51c:	bf00      	nop
 800a51e:	e002      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a520:	bf00      	nop
 800a522:	e000      	b.n	800a526 <OpenThread_CallBack_Processing+0x3f2>
        break;
 800a524:	bf00      	nop
    }

    TL_THREAD_SendAck();
 800a526:	f7ff fb8d 	bl	8009c44 <TL_THREAD_SendAck>
    return status;
 800a52a:	79fb      	ldrb	r3, [r7, #7]

}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3708      	adds	r7, #8
 800a530:	46bd      	mov	sp, r7
 800a532:	bdb0      	pop	{r4, r5, r7, pc}
 800a534:	200002d4 	.word	0x200002d4
 800a538:	200002d8 	.word	0x200002d8
 800a53c:	200002dc 	.word	0x200002dc

0800a540 <otThreadSetEnabled>:
extern otHandleActiveScanResult otHandleActiveScanResultCb;
extern otReceiveDiagnosticGetCallback otReceiveDiagnosticGetCb;


OTAPI otError OTCALL otThreadSetEnabled(otInstance *aInstance, bool aEnabled)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b084      	sub	sp, #16
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
 800a548:	460b      	mov	r3, r1
 800a54a:	70fb      	strb	r3, [r7, #3]
  Pre_OtCmdProcessing();
 800a54c:	f005 fd22 	bl	800ff94 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a550:	f005 fcbe 	bl	800fed0 <THREAD_Get_OTCmdPayloadBuffer>
 800a554:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_SET_ENABLED;
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	2200      	movs	r2, #0
 800a55a:	f042 0242 	orr.w	r2, r2, #66	; 0x42
 800a55e:	701a      	strb	r2, [r3, #0]
 800a560:	2200      	movs	r2, #0
 800a562:	705a      	strb	r2, [r3, #1]
 800a564:	2200      	movs	r2, #0
 800a566:	709a      	strb	r2, [r3, #2]
 800a568:	2200      	movs	r2, #0
 800a56a:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=1;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	2200      	movs	r2, #0
 800a570:	f042 0201 	orr.w	r2, r2, #1
 800a574:	711a      	strb	r2, [r3, #4]
 800a576:	2200      	movs	r2, #0
 800a578:	715a      	strb	r2, [r3, #5]
 800a57a:	2200      	movs	r2, #0
 800a57c:	719a      	strb	r2, [r3, #6]
 800a57e:	2200      	movs	r2, #0
 800a580:	71da      	strb	r2, [r3, #7]
  p_ot_req->Data[0] = (uint32_t)aEnabled;
 800a582:	78fa      	ldrb	r2, [r7, #3]
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	609a      	str	r2, [r3, #8]

  Ot_Cmd_Transfer();
 800a588:	f005 fcc6 	bl	800ff18 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a58c:	f005 fcac 	bl	800fee8 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a590:	60f8      	str	r0, [r7, #12]
  return (otError)p_ot_req->Data[0];
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	689b      	ldr	r3, [r3, #8]
 800a596:	b2db      	uxtb	r3, r3
}
 800a598:	4618      	mov	r0, r3
 800a59a:	3710      	adds	r7, #16
 800a59c:	46bd      	mov	sp, r7
 800a59e:	bd80      	pop	{r7, pc}

0800a5a0 <otThreadGetDeviceRole>:
  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
  return (otError)p_ot_req->Data[0];
}

OTAPI otDeviceRole OTCALL otThreadGetDeviceRole(otInstance *aInstance)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b084      	sub	sp, #16
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
  Pre_OtCmdProcessing();
 800a5a8:	f005 fcf4 	bl	800ff94 <Pre_OtCmdProcessing>
  /* prepare buffer */
  Thread_OT_Cmd_Request_t* p_ot_req = THREAD_Get_OTCmdPayloadBuffer();
 800a5ac:	f005 fc90 	bl	800fed0 <THREAD_Get_OTCmdPayloadBuffer>
 800a5b0:	60f8      	str	r0, [r7, #12]

  p_ot_req->ID = MSG_M4TOM0_OT_THREAD_GET_DEVICE_ROLE;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	2200      	movs	r2, #0
 800a5b6:	f042 025e 	orr.w	r2, r2, #94	; 0x5e
 800a5ba:	701a      	strb	r2, [r3, #0]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	705a      	strb	r2, [r3, #1]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	709a      	strb	r2, [r3, #2]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	70da      	strb	r2, [r3, #3]

  p_ot_req->Size=0;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	711a      	strb	r2, [r3, #4]
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	715a      	strb	r2, [r3, #5]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	719a      	strb	r2, [r3, #6]
 800a5d6:	2200      	movs	r2, #0
 800a5d8:	71da      	strb	r2, [r3, #7]

  Ot_Cmd_Transfer();
 800a5da:	f005 fc9d 	bl	800ff18 <Ot_Cmd_Transfer>

  p_ot_req = THREAD_Get_OTCmdRspPayloadBuffer();
 800a5de:	f005 fc83 	bl	800fee8 <THREAD_Get_OTCmdRspPayloadBuffer>
 800a5e2:	60f8      	str	r0, [r7, #12]
  return (otDeviceRole)p_ot_req->Data[0];
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	b2db      	uxtb	r3, r3
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3710      	adds	r7, #16
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	bd80      	pop	{r7, pc}
	...

0800a5f4 <DbgTrace_TxCpltCallback>:
 * @note   Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue
 *         contains new trace data to transmit, start a new transmission.
 * @retval None
 */
static void DbgTrace_TxCpltCallback(void)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b086      	sub	sp, #24
 800a5f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a5fa:	f3ef 8310 	mrs	r3, PRIMASK
 800a5fe:	60fb      	str	r3, [r7, #12]
  return(result);
 800a600:	68fb      	ldr	r3, [r7, #12]
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  uint8_t* buf;
  uint16_t bufSize;

  BACKUP_PRIMASK();
 800a602:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a604:	b672      	cpsid	i

  DISABLE_IRQ();			/**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  /* Remove element just sent to UART */
  CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize);
 800a606:	1cbb      	adds	r3, r7, #2
 800a608:	4619      	mov	r1, r3
 800a60a:	4812      	ldr	r0, [pc, #72]	; (800a654 <DbgTrace_TxCpltCallback+0x60>)
 800a60c:	f000 fbd7 	bl	800adbe <CircularQueue_Remove>

  /* Sense if new data to be sent */
  buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize);
 800a610:	1cbb      	adds	r3, r7, #2
 800a612:	4619      	mov	r1, r3
 800a614:	480f      	ldr	r0, [pc, #60]	; (800a654 <DbgTrace_TxCpltCallback+0x60>)
 800a616:	f000 fcc6 	bl	800afa6 <CircularQueue_Sense>
 800a61a:	6138      	str	r0, [r7, #16]


  if ( buf != NULL) 
 800a61c:	693b      	ldr	r3, [r7, #16]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d00b      	beq.n	800a63a <DbgTrace_TxCpltCallback+0x46>
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK();
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
 800a62c:	887b      	ldrh	r3, [r7, #2]
 800a62e:	4a0a      	ldr	r2, [pc, #40]	; (800a658 <DbgTrace_TxCpltCallback+0x64>)
 800a630:	4619      	mov	r1, r3
 800a632:	6938      	ldr	r0, [r7, #16]
 800a634:	f7f6 fd75 	bl	8001122 <DbgOutputTraces>

  DbgTracePeripheralReady = SET;

  RESTORE_PRIMASK();
#endif
}
 800a638:	e007      	b.n	800a64a <DbgTrace_TxCpltCallback+0x56>
    DbgTracePeripheralReady = SET;
 800a63a:	4b08      	ldr	r3, [pc, #32]	; (800a65c <DbgTrace_TxCpltCallback+0x68>)
 800a63c:	2201      	movs	r2, #1
 800a63e:	701a      	strb	r2, [r3, #0]
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	607b      	str	r3, [r7, #4]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	f383 8810 	msr	PRIMASK, r3
}
 800a64a:	bf00      	nop
 800a64c:	3718      	adds	r7, #24
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}
 800a652:	bf00      	nop
 800a654:	200002ec 	.word	0x200002ec
 800a658:	0800a5f5 	.word	0x0800a5f5
 800a65c:	2000000d 	.word	0x2000000d

0800a660 <DbgTraceInit>:
#endif

void DbgTraceInit( void )
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b082      	sub	sp, #8
 800a664:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 800a666:	f7f6 fd56 	bl	8001116 <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 800a66a:	2302      	movs	r3, #2
 800a66c:	9300      	str	r3, [sp, #0]
 800a66e:	2300      	movs	r3, #0
 800a670:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a674:	4903      	ldr	r1, [pc, #12]	; (800a684 <DbgTraceInit+0x24>)
 800a676:	4804      	ldr	r0, [pc, #16]	; (800a688 <DbgTraceInit+0x28>)
 800a678:	f000 f948 	bl	800a90c <CircularQueue_Init>
#endif 
#endif
  return;
 800a67c:	bf00      	nop
}
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}
 800a682:	bf00      	nop
 800a684:	2000030c 	.word	0x2000030c
 800a688:	200002ec 	.word	0x200002ec

0800a68c <_write>:
 * @param	bufsize buffer size
 * @param	...: arguments to be formatted in format string
 * @retval none
 */
size_t _write(int handle, const unsigned char * buf, size_t bufSize)
{
 800a68c:	b580      	push	{r7, lr}
 800a68e:	b084      	sub	sp, #16
 800a690:	af00      	add	r7, sp, #0
 800a692:	60f8      	str	r0, [r7, #12]
 800a694:	60b9      	str	r1, [r7, #8]
 800a696:	607a      	str	r2, [r7, #4]
  return ( DbgTraceWrite(handle, buf, bufSize) );
 800a698:	687a      	ldr	r2, [r7, #4]
 800a69a:	68b9      	ldr	r1, [r7, #8]
 800a69c:	68f8      	ldr	r0, [r7, #12]
 800a69e:	f000 f805 	bl	800a6ac <DbgTraceWrite>
 800a6a2:	4603      	mov	r3, r0
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3710      	adds	r7, #16
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}

0800a6ac <DbgTraceWrite>:
 * @param buf buffer to write
 * @param bufsize buffer size
 * @retval Number of elements written
 */
size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b08a      	sub	sp, #40	; 0x28
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	60f8      	str	r0, [r7, #12]
 800a6b4:	60b9      	str	r1, [r7, #8]
 800a6b6:	607a      	str	r2, [r7, #4]
  size_t chars_written = 0;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a6bc:	f3ef 8310 	mrs	r3, PRIMASK
 800a6c0:	61bb      	str	r3, [r7, #24]
  return(result);
 800a6c2:	69bb      	ldr	r3, [r7, #24]
  uint8_t* buffer;

  BACKUP_PRIMASK();
 800a6c4:	623b      	str	r3, [r7, #32]

  /* Ignore flushes */
  if ( handle == -1 )
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6cc:	d102      	bne.n	800a6d4 <DbgTraceWrite+0x28>
  {
    chars_written = ( size_t ) 0;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	627b      	str	r3, [r7, #36]	; 0x24
 800a6d2:	e034      	b.n	800a73e <DbgTraceWrite+0x92>
  }
  /* Only allow stdout/stderr output */
  else if ( ( handle != 1 ) && ( handle != 2 ) )
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	2b01      	cmp	r3, #1
 800a6d8:	d006      	beq.n	800a6e8 <DbgTraceWrite+0x3c>
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	2b02      	cmp	r3, #2
 800a6de:	d003      	beq.n	800a6e8 <DbgTraceWrite+0x3c>
  {
    chars_written = ( size_t ) - 1;
 800a6e0:	f04f 33ff 	mov.w	r3, #4294967295
 800a6e4:	627b      	str	r3, [r7, #36]	; 0x24
 800a6e6:	e02a      	b.n	800a73e <DbgTraceWrite+0x92>
  }
  /* Parameters OK, call the low-level character output routine */
  else if (bufSize != 0)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d027      	beq.n	800a73e <DbgTraceWrite+0x92>
  {
    chars_written = bufSize;
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800a6f2:	b672      	cpsid	i
    /* If queue emepty and TX free, send directly */
    /* CS Start */

#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
    DISABLE_IRQ();      /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
    buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	b29a      	uxth	r2, r3
 800a6f8:	2301      	movs	r3, #1
 800a6fa:	68b9      	ldr	r1, [r7, #8]
 800a6fc:	4812      	ldr	r0, [pc, #72]	; (800a748 <DbgTraceWrite+0x9c>)
 800a6fe:	f000 f937 	bl	800a970 <CircularQueue_Add>
 800a702:	61f8      	str	r0, [r7, #28]
    if (buffer && DbgTracePeripheralReady)
 800a704:	69fb      	ldr	r3, [r7, #28]
 800a706:	2b00      	cmp	r3, #0
 800a708:	d014      	beq.n	800a734 <DbgTraceWrite+0x88>
 800a70a:	4b10      	ldr	r3, [pc, #64]	; (800a74c <DbgTraceWrite+0xa0>)
 800a70c:	781b      	ldrb	r3, [r3, #0]
 800a70e:	b2db      	uxtb	r3, r3
 800a710:	2b00      	cmp	r3, #0
 800a712:	d00f      	beq.n	800a734 <DbgTraceWrite+0x88>
    {
      DbgTracePeripheralReady = RESET;
 800a714:	4b0d      	ldr	r3, [pc, #52]	; (800a74c <DbgTraceWrite+0xa0>)
 800a716:	2200      	movs	r2, #0
 800a718:	701a      	strb	r2, [r3, #0]
 800a71a:	6a3b      	ldr	r3, [r7, #32]
 800a71c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	f383 8810 	msr	PRIMASK, r3
      RESTORE_PRIMASK();
      DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	b29b      	uxth	r3, r3
 800a728:	4a09      	ldr	r2, [pc, #36]	; (800a750 <DbgTraceWrite+0xa4>)
 800a72a:	4619      	mov	r1, r3
 800a72c:	69f8      	ldr	r0, [r7, #28]
 800a72e:	f7f6 fcf8 	bl	8001122 <DbgOutputTraces>
 800a732:	e004      	b.n	800a73e <DbgTraceWrite+0x92>
 800a734:	6a3b      	ldr	r3, [r7, #32]
 800a736:	613b      	str	r3, [r7, #16]
 800a738:	693b      	ldr	r3, [r7, #16]
 800a73a:	f383 8810 	msr	PRIMASK, r3
    DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback);
    while (!DbgTracePeripheralReady);
#endif
    /* CS END */
  }
  return ( chars_written );
 800a73e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a740:	4618      	mov	r0, r3
 800a742:	3728      	adds	r7, #40	; 0x28
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}
 800a748:	200002ec 	.word	0x200002ec
 800a74c:	2000000d 	.word	0x2000000d
 800a750:	0800a5f5 	.word	0x0800a5f5

0800a754 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 800a754:	b480      	push	{r7}
 800a756:	b085      	sub	sp, #20
 800a758:	af00      	add	r7, sp, #0
 800a75a:	4603      	mov	r3, r0
 800a75c:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 800a75e:	4b0f      	ldr	r3, [pc, #60]	; (800a79c <OTP_Read+0x48>)
 800a760:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800a762:	e002      	b.n	800a76a <OTP_Read+0x16>
  {
    p_id -= 8 ;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	3b08      	subs	r3, #8
 800a768:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	3307      	adds	r3, #7
 800a76e:	781b      	ldrb	r3, [r3, #0]
 800a770:	79fa      	ldrb	r2, [r7, #7]
 800a772:	429a      	cmp	r2, r3
 800a774:	d003      	beq.n	800a77e <OTP_Read+0x2a>
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	4a09      	ldr	r2, [pc, #36]	; (800a7a0 <OTP_Read+0x4c>)
 800a77a:	4293      	cmp	r3, r2
 800a77c:	d1f2      	bne.n	800a764 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	3307      	adds	r3, #7
 800a782:	781b      	ldrb	r3, [r3, #0]
 800a784:	79fa      	ldrb	r2, [r7, #7]
 800a786:	429a      	cmp	r2, r3
 800a788:	d001      	beq.n	800a78e <OTP_Read+0x3a>
  {
    p_id = 0 ;
 800a78a:	2300      	movs	r3, #0
 800a78c:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 800a78e:	68fb      	ldr	r3, [r7, #12]
}
 800a790:	4618      	mov	r0, r3
 800a792:	3714      	adds	r7, #20
 800a794:	46bd      	mov	sp, r7
 800a796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a79a:	4770      	bx	lr
 800a79c:	1fff73f8 	.word	0x1fff73f8
 800a7a0:	1fff7000 	.word	0x1fff7000

0800a7a4 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b083      	sub	sp, #12
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	687a      	ldr	r2, [r7, #4]
 800a7b0:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	687a      	ldr	r2, [r7, #4]
 800a7b6:	605a      	str	r2, [r3, #4]
}
 800a7b8:	bf00      	nop
 800a7ba:	370c      	adds	r7, #12
 800a7bc:	46bd      	mov	sp, r7
 800a7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c2:	4770      	bx	lr

0800a7c4 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b087      	sub	sp, #28
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a7cc:	f3ef 8310 	mrs	r3, PRIMASK
 800a7d0:	60fb      	str	r3, [r7, #12]
  return(result);
 800a7d2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a7d4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800a7d6:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	687a      	ldr	r2, [r7, #4]
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	d102      	bne.n	800a7e8 <LST_is_empty+0x24>
  {
    return_value = TRUE;
 800a7e2:	2301      	movs	r3, #1
 800a7e4:	75fb      	strb	r3, [r7, #23]
 800a7e6:	e001      	b.n	800a7ec <LST_is_empty+0x28>
  }
  else
  {
    return_value = FALSE;
 800a7e8:	2300      	movs	r3, #0
 800a7ea:	75fb      	strb	r3, [r7, #23]
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a7f0:	68bb      	ldr	r3, [r7, #8]
 800a7f2:	f383 8810 	msr	PRIMASK, r3
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 800a7f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	371c      	adds	r7, #28
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a802:	4770      	bx	lr

0800a804 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 800a804:	b480      	push	{r7}
 800a806:	b087      	sub	sp, #28
 800a808:	af00      	add	r7, sp, #0
 800a80a:	6078      	str	r0, [r7, #4]
 800a80c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a80e:	f3ef 8310 	mrs	r3, PRIMASK
 800a812:	60fb      	str	r3, [r7, #12]
  return(result);
 800a814:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a816:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a818:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681a      	ldr	r2, [r3, #0]
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	687a      	ldr	r2, [r7, #4]
 800a826:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	683a      	ldr	r2, [r7, #0]
 800a82c:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	683a      	ldr	r2, [r7, #0]
 800a834:	605a      	str	r2, [r3, #4]
 800a836:	697b      	ldr	r3, [r7, #20]
 800a838:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a83a:	693b      	ldr	r3, [r7, #16]
 800a83c:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a840:	bf00      	nop
 800a842:	371c      	adds	r7, #28
 800a844:	46bd      	mov	sp, r7
 800a846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84a:	4770      	bx	lr

0800a84c <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 800a84c:	b480      	push	{r7}
 800a84e:	b087      	sub	sp, #28
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a856:	f3ef 8310 	mrs	r3, PRIMASK
 800a85a:	60fb      	str	r3, [r7, #12]
  return(result);
 800a85c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a85e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a860:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	687a      	ldr	r2, [r7, #4]
 800a866:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	685a      	ldr	r2, [r3, #4]
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	683a      	ldr	r2, [r7, #0]
 800a874:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 800a876:	683b      	ldr	r3, [r7, #0]
 800a878:	685b      	ldr	r3, [r3, #4]
 800a87a:	683a      	ldr	r2, [r7, #0]
 800a87c:	601a      	str	r2, [r3, #0]
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a882:	693b      	ldr	r3, [r7, #16]
 800a884:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a888:	bf00      	nop
 800a88a:	371c      	adds	r7, #28
 800a88c:	46bd      	mov	sp, r7
 800a88e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a892:	4770      	bx	lr

0800a894 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 800a894:	b480      	push	{r7}
 800a896:	b087      	sub	sp, #28
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a89c:	f3ef 8310 	mrs	r3, PRIMASK
 800a8a0:	60fb      	str	r3, [r7, #12]
  return(result);
 800a8a2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a8a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a8a6:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	685b      	ldr	r3, [r3, #4]
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	6812      	ldr	r2, [r2, #0]
 800a8b0:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	687a      	ldr	r2, [r7, #4]
 800a8b8:	6852      	ldr	r2, [r2, #4]
 800a8ba:	605a      	str	r2, [r3, #4]
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a8c6:	bf00      	nop
 800a8c8:	371c      	adds	r7, #28
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d0:	4770      	bx	lr

0800a8d2 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 800a8d2:	b580      	push	{r7, lr}
 800a8d4:	b086      	sub	sp, #24
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	6078      	str	r0, [r7, #4]
 800a8da:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800a8dc:	f3ef 8310 	mrs	r3, PRIMASK
 800a8e0:	60fb      	str	r3, [r7, #12]
  return(result);
 800a8e2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800a8e4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800a8e6:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681a      	ldr	r2, [r3, #0]
 800a8ec:	683b      	ldr	r3, [r7, #0]
 800a8ee:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7ff ffcd 	bl	800a894 <LST_remove_node>
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a8fe:	693b      	ldr	r3, [r7, #16]
 800a900:	f383 8810 	msr	PRIMASK, r3

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 800a904:	bf00      	nop
 800a906:	3718      	adds	r7, #24
 800a908:	46bd      	mov	sp, r7
 800a90a:	bd80      	pop	{r7, pc}

0800a90c <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 800a90c:	b480      	push	{r7}
 800a90e:	b085      	sub	sp, #20
 800a910:	af00      	add	r7, sp, #0
 800a912:	60f8      	str	r0, [r7, #12]
 800a914:	60b9      	str	r1, [r7, #8]
 800a916:	607a      	str	r2, [r7, #4]
 800a918:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	68ba      	ldr	r2, [r7, #8]
 800a91e:	601a      	str	r2, [r3, #0]
  q->first = 0;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2200      	movs	r2, #0
 800a924:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	2200      	movs	r2, #0
 800a92a:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	2200      	movs	r2, #0
 800a930:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	2200      	movs	r2, #0
 800a936:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	887a      	ldrh	r2, [r7, #2]
 800a942:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	7e3a      	ldrb	r2, [r7, #24]
 800a948:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 800a94a:	7e3b      	ldrb	r3, [r7, #24]
 800a94c:	f003 0302 	and.w	r3, r3, #2
 800a950:	2b00      	cmp	r3, #0
 800a952:	d006      	beq.n	800a962 <CircularQueue_Init+0x56>
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	891b      	ldrh	r3, [r3, #8]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d002      	beq.n	800a962 <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 800a95c:	f04f 33ff 	mov.w	r3, #4294967295
 800a960:	e000      	b.n	800a964 <CircularQueue_Init+0x58>
  }
  return 0;
 800a962:	2300      	movs	r3, #0
}
 800a964:	4618      	mov	r0, r3
 800a966:	3714      	adds	r7, #20
 800a968:	46bd      	mov	sp, r7
 800a96a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96e:	4770      	bx	lr

0800a970 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b08e      	sub	sp, #56	; 0x38
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	603b      	str	r3, [r7, #0]
 800a97c:	4613      	mov	r3, r2
 800a97e:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 800a980:	2300      	movs	r3, #0
 800a982:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 800a984:	2300      	movs	r3, #0
 800a986:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size elemenet (q->elementsize == 0) */
 800a988:	2300      	movs	r3, #0
 800a98a:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 800a98c:	2300      	movs	r3, #0
 800a98e:	62bb      	str	r3, [r7, #40]	; 0x28
 800a990:	2300      	movs	r3, #0
 800a992:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 800a994:	2300      	movs	r3, #0
 800a996:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicat size of parta of elemenet that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 800a998:	2300      	movs	r3, #0
 800a99a:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	891b      	ldrh	r3, [r3, #8]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d101      	bne.n	800a9a8 <CircularQueue_Add+0x38>
 800a9a4:	2302      	movs	r3, #2
 800a9a6:	e000      	b.n	800a9aa <CircularQueue_Add+0x3a>
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	695b      	ldr	r3, [r3, #20]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d02a      	beq.n	800aa0a <CircularQueue_Add+0x9a>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	891b      	ldrh	r3, [r3, #8]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d123      	bne.n	800aa04 <CircularQueue_Add+0x94>
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	681a      	ldr	r2, [r3, #0]
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	691b      	ldr	r3, [r3, #16]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	781b      	ldrb	r3, [r3, #0]
 800a9c8:	b29a      	uxth	r2, r3
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	6819      	ldr	r1, [r3, #0]
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	691b      	ldr	r3, [r3, #16]
 800a9d2:	1c58      	adds	r0, r3, #1
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	685b      	ldr	r3, [r3, #4]
 800a9d8:	4298      	cmp	r0, r3
 800a9da:	d306      	bcc.n	800a9ea <CircularQueue_Add+0x7a>
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	6918      	ldr	r0, [r3, #16]
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	685b      	ldr	r3, [r3, #4]
 800a9e4:	1ac3      	subs	r3, r0, r3
 800a9e6:	3301      	adds	r3, #1
 800a9e8:	e002      	b.n	800a9f0 <CircularQueue_Add+0x80>
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	691b      	ldr	r3, [r3, #16]
 800a9ee:	3301      	adds	r3, #1
 800a9f0:	440b      	add	r3, r1
 800a9f2:	781b      	ldrb	r3, [r3, #0]
 800a9f4:	b29b      	uxth	r3, r3
 800a9f6:	021b      	lsls	r3, r3, #8
 800a9f8:	b29b      	uxth	r3, r3
 800a9fa:	4413      	add	r3, r2
 800a9fc:	b29b      	uxth	r3, r3
 800a9fe:	3302      	adds	r3, #2
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	e001      	b.n	800aa08 <CircularQueue_Add+0x98>
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	891b      	ldrh	r3, [r3, #8]
 800aa08:	86fb      	strh	r3, [r7, #54]	; 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	891b      	ldrh	r3, [r3, #8]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d002      	beq.n	800aa18 <CircularQueue_Add+0xa8>
  {
    elementSize = q->elementSize;
 800aa12:	68fb      	ldr	r3, [r7, #12]
 800aa14:	891b      	ldrh	r3, [r3, #8]
 800aa16:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	691a      	ldr	r2, [r3, #16]
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	68db      	ldr	r3, [r3, #12]
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d307      	bcc.n	800aa34 <CircularQueue_Add+0xc4>
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	685a      	ldr	r2, [r3, #4]
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	6919      	ldr	r1, [r3, #16]
 800aa2c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800aa2e:	440b      	add	r3, r1
 800aa30:	1ad3      	subs	r3, r2, r3
 800aa32:	e000      	b.n	800aa36 <CircularQueue_Add+0xc6>
 800aa34:	2300      	movs	r3, #0
 800aa36:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 800aa38:	88fa      	ldrh	r2, [r7, #6]
 800aa3a:	7ffb      	ldrb	r3, [r7, #31]
 800aa3c:	4413      	add	r3, r2
 800aa3e:	461a      	mov	r2, r3
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	fb03 f302 	mul.w	r3, r3, r2
 800aa46:	69ba      	ldr	r2, [r7, #24]
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	d80b      	bhi.n	800aa64 <CircularQueue_Add+0xf4>
 800aa4c:	88fa      	ldrh	r2, [r7, #6]
 800aa4e:	7ffb      	ldrb	r3, [r7, #31]
 800aa50:	4413      	add	r3, r2
 800aa52:	461a      	mov	r2, r3
 800aa54:	69bb      	ldr	r3, [r7, #24]
 800aa56:	fbb3 f1f2 	udiv	r1, r3, r2
 800aa5a:	fb02 f201 	mul.w	r2, r2, r1
 800aa5e:	1a9b      	subs	r3, r3, r2
 800aa60:	b2db      	uxtb	r3, r3
 800aa62:	e000      	b.n	800aa66 <CircularQueue_Add+0xf6>
 800aa64:	2300      	movs	r3, #0
 800aa66:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 800aa68:	7dfa      	ldrb	r2, [r7, #23]
 800aa6a:	7ffb      	ldrb	r3, [r7, #31]
 800aa6c:	429a      	cmp	r2, r3
 800aa6e:	bf8c      	ite	hi
 800aa70:	2301      	movhi	r3, #1
 800aa72:	2300      	movls	r3, #0
 800aa74:	b2db      	uxtb	r3, r3
 800aa76:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 800aa78:	7fbb      	ldrb	r3, [r7, #30]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d008      	beq.n	800aa90 <CircularQueue_Add+0x120>
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	7f1b      	ldrb	r3, [r3, #28]
 800aa82:	f003 0301 	and.w	r3, r3, #1
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d002      	beq.n	800aa90 <CircularQueue_Add+0x120>
 800aa8a:	7dfb      	ldrb	r3, [r7, #23]
 800aa8c:	b29b      	uxth	r3, r3
 800aa8e:	e000      	b.n	800aa92 <CircularQueue_Add+0x122>
 800aa90:	8bbb      	ldrh	r3, [r7, #28]
 800aa92:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 800aa94:	7fbb      	ldrb	r3, [r7, #30]
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d008      	beq.n	800aaac <CircularQueue_Add+0x13c>
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	7f1b      	ldrb	r3, [r3, #28]
 800aa9e:	f003 0302 	and.w	r3, r3, #2
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d002      	beq.n	800aaac <CircularQueue_Add+0x13c>
 800aaa6:	7ffb      	ldrb	r3, [r7, #31]
 800aaa8:	b29b      	uxth	r3, r3
 800aaaa:	e000      	b.n	800aaae <CircularQueue_Add+0x13e>
 800aaac:	8bbb      	ldrh	r3, [r7, #28]
 800aaae:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 800aab0:	88fb      	ldrh	r3, [r7, #6]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	f000 817e 	beq.w	800adb4 <CircularQueue_Add+0x444>
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	695a      	ldr	r2, [r3, #20]
 800aabc:	88f9      	ldrh	r1, [r7, #6]
 800aabe:	7ffb      	ldrb	r3, [r7, #31]
 800aac0:	440b      	add	r3, r1
 800aac2:	4619      	mov	r1, r3
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	fb03 f301 	mul.w	r3, r3, r1
 800aaca:	441a      	add	r2, r3
 800aacc:	8bbb      	ldrh	r3, [r7, #28]
 800aace:	441a      	add	r2, r3
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	685b      	ldr	r3, [r3, #4]
 800aad4:	429a      	cmp	r2, r3
 800aad6:	f200 816d 	bhi.w	800adb4 <CircularQueue_Add+0x444>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 800aada:	2300      	movs	r3, #0
 800aadc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aade:	e14a      	b.n	800ad76 <CircularQueue_Add+0x406>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	691a      	ldr	r2, [r3, #16]
 800aae4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800aae6:	441a      	add	r2, r3
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	685b      	ldr	r3, [r3, #4]
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d307      	bcc.n	800ab00 <CircularQueue_Add+0x190>
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	691a      	ldr	r2, [r3, #16]
 800aaf4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800aaf6:	441a      	add	r2, r3
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	1ad3      	subs	r3, r2, r3
 800aafe:	e003      	b.n	800ab08 <CircularQueue_Add+0x198>
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	691a      	ldr	r2, [r3, #16]
 800ab04:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800ab06:	4413      	add	r3, r2
 800ab08:	68fa      	ldr	r2, [r7, #12]
 800ab0a:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	691b      	ldr	r3, [r3, #16]
 800ab10:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* store the element  */
      /* store fisrt the element size if element size is varaible */
      if (q->elementSize == 0) 
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	891b      	ldrh	r3, [r3, #8]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d130      	bne.n	800ab7c <CircularQueue_Add+0x20c>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681a      	ldr	r2, [r3, #0]
 800ab1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab20:	1c59      	adds	r1, r3, #1
 800ab22:	6339      	str	r1, [r7, #48]	; 0x30
 800ab24:	4413      	add	r3, r2
 800ab26:	88fa      	ldrh	r2, [r7, #6]
 800ab28:	b2d2      	uxtb	r2, r2
 800ab2a:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	685b      	ldr	r3, [r3, #4]
 800ab30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d304      	bcc.n	800ab40 <CircularQueue_Add+0x1d0>
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	685b      	ldr	r3, [r3, #4]
 800ab3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab3c:	1ad3      	subs	r3, r2, r3
 800ab3e:	e000      	b.n	800ab42 <CircularQueue_Add+0x1d2>
 800ab40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab42:	633b      	str	r3, [r7, #48]	; 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 800ab44:	88fb      	ldrh	r3, [r7, #6]
 800ab46:	0a1b      	lsrs	r3, r3, #8
 800ab48:	b298      	uxth	r0, r3
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	681a      	ldr	r2, [r3, #0]
 800ab4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab50:	1c59      	adds	r1, r3, #1
 800ab52:	6339      	str	r1, [r7, #48]	; 0x30
 800ab54:	4413      	add	r3, r2
 800ab56:	b2c2      	uxtb	r2, r0
 800ab58:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab60:	429a      	cmp	r2, r3
 800ab62:	d304      	bcc.n	800ab6e <CircularQueue_Add+0x1fe>
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	685b      	ldr	r3, [r3, #4]
 800ab68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ab6a:	1ad3      	subs	r3, r2, r3
 800ab6c:	e000      	b.n	800ab70 <CircularQueue_Add+0x200>
 800ab6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab70:	633b      	str	r3, [r7, #48]	; 0x30
        q->byteCount += 2;
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	695b      	ldr	r3, [r3, #20]
 800ab76:	1c9a      	adds	r2, r3, #2
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 800ab7c:	88fa      	ldrh	r2, [r7, #6]
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	6859      	ldr	r1, [r3, #4]
 800ab82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ab84:	1acb      	subs	r3, r1, r3
 800ab86:	4293      	cmp	r3, r2
 800ab88:	bf28      	it	cs
 800ab8a:	4613      	movcs	r3, r2
 800ab8c:	62bb      	str	r3, [r7, #40]	; 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In thi case part of data will copied at the end of the buffer and the rest a the beggining */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 800ab8e:	88fb      	ldrh	r3, [r7, #6]
 800ab90:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab92:	429a      	cmp	r2, r3
 800ab94:	d007      	beq.n	800aba6 <CircularQueue_Add+0x236>
 800ab96:	88fb      	ldrh	r3, [r7, #6]
 800ab98:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d225      	bcs.n	800abea <CircularQueue_Add+0x27a>
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	7f1b      	ldrb	r3, [r3, #28]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d121      	bne.n	800abea <CircularQueue_Add+0x27a>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800abac:	18d0      	adds	r0, r2, r3
 800abae:	88fb      	ldrh	r3, [r7, #6]
 800abb0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abb2:	fb02 f303 	mul.w	r3, r2, r3
 800abb6:	68ba      	ldr	r2, [r7, #8]
 800abb8:	4413      	add	r3, r2
 800abba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800abbc:	4619      	mov	r1, r3
 800abbe:	f006 f8e3 	bl	8010d88 <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	695a      	ldr	r2, [r3, #20]
 800abc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abc8:	441a      	add	r2, r3
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 800abce:	2300      	movs	r3, #0
 800abd0:	633b      	str	r3, [r7, #48]	; 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 800abd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd4:	627b      	str	r3, [r7, #36]	; 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 800abd6:	88fa      	ldrh	r2, [r7, #6]
 800abd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abda:	1ad3      	subs	r3, r2, r3
 800abdc:	62bb      	str	r3, [r7, #40]	; 0x28
        /* set the current element Size, will be used to calaculate next last position at beggining of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 800abde:	7ffb      	ldrb	r3, [r7, #31]
 800abe0:	b29a      	uxth	r2, r3
 800abe2:	88fb      	ldrh	r3, [r7, #6]
 800abe4:	4413      	add	r3, r2
 800abe6:	86fb      	strh	r3, [r7, #54]	; 0x36
 800abe8:	e0a4      	b.n	800ad34 <CircularQueue_Add+0x3c4>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 800abea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abec:	2b00      	cmp	r3, #0
 800abee:	f000 80a1 	beq.w	800ad34 <CircularQueue_Add+0x3c4>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	7f1b      	ldrb	r3, [r3, #28]
 800abf6:	f003 0301 	and.w	r3, r3, #1
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	d03a      	beq.n	800ac74 <CircularQueue_Add+0x304>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	891b      	ldrh	r3, [r3, #8]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d10d      	bne.n	800ac22 <CircularQueue_Add+0x2b2>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 800ac06:	68fb      	ldr	r3, [r7, #12]
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac0c:	3b02      	subs	r3, #2
 800ac0e:	4413      	add	r3, r2
 800ac10:	22ff      	movs	r2, #255	; 0xff
 800ac12:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	681a      	ldr	r2, [r3, #0]
 800ac18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac1a:	3b01      	subs	r3, #1
 800ac1c:	4413      	add	r3, r2
 800ac1e:	22ff      	movs	r2, #255	; 0xff
 800ac20:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	695a      	ldr	r2, [r3, #20]
 800ac26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac28:	441a      	add	r2, r3
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 800ac2e:	2300      	movs	r3, #0
 800ac30:	627b      	str	r3, [r7, #36]	; 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 800ac32:	88fb      	ldrh	r3, [r7, #6]
 800ac34:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Wrap */
          curBuffPosition = 0; 
 800ac36:	2300      	movs	r3, #0
 800ac38:	633b      	str	r3, [r7, #48]	; 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	891b      	ldrh	r3, [r3, #8]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d16f      	bne.n	800ad22 <CircularQueue_Add+0x3b2>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	681a      	ldr	r2, [r3, #0]
 800ac46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac48:	1c59      	adds	r1, r3, #1
 800ac4a:	6339      	str	r1, [r7, #48]	; 0x30
 800ac4c:	4413      	add	r3, r2
 800ac4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac50:	b2d2      	uxtb	r2, r2
 800ac52:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800ac54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac56:	0a18      	lsrs	r0, r3, #8
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	681a      	ldr	r2, [r3, #0]
 800ac5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac5e:	1c59      	adds	r1, r3, #1
 800ac60:	6339      	str	r1, [r7, #48]	; 0x30
 800ac62:	4413      	add	r3, r2
 800ac64:	b2c2      	uxtb	r2, r0
 800ac66:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	695b      	ldr	r3, [r3, #20]
 800ac6c:	1c9a      	adds	r2, r3, #2
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	615a      	str	r2, [r3, #20]
 800ac72:	e056      	b.n	800ad22 <CircularQueue_Add+0x3b2>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	7f1b      	ldrb	r3, [r3, #28]
 800ac78:	f003 0302 	and.w	r3, r3, #2
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d050      	beq.n	800ad22 <CircularQueue_Add+0x3b2>
        {
          if (q->elementSize == 0)
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	891b      	ldrh	r3, [r3, #8]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d14a      	bne.n	800ad1e <CircularQueue_Add+0x3ae>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	681a      	ldr	r2, [r3, #0]
 800ac8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac8e:	3b02      	subs	r3, #2
 800ac90:	4413      	add	r3, r2
 800ac92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ac94:	b2d2      	uxtb	r2, r2
 800ac96:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800ac98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac9a:	0a19      	lsrs	r1, r3, #8
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681a      	ldr	r2, [r3, #0]
 800aca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aca2:	3b01      	subs	r3, #1
 800aca4:	4413      	add	r3, r2
 800aca6:	b2ca      	uxtb	r2, r1
 800aca8:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681a      	ldr	r2, [r3, #0]
 800acae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acb0:	18d0      	adds	r0, r2, r3
 800acb2:	88fb      	ldrh	r3, [r7, #6]
 800acb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800acb6:	fb02 f303 	mul.w	r3, r2, r3
 800acba:	68ba      	ldr	r2, [r7, #8]
 800acbc:	4413      	add	r3, r2
 800acbe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800acc0:	4619      	mov	r1, r3
 800acc2:	f006 f861 	bl	8010d88 <memcpy>
             q->byteCount += NbBytesToCopy; 
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	695a      	ldr	r2, [r3, #20]
 800acca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800accc:	441a      	add	r2, r3
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 800acd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acd4:	627b      	str	r3, [r7, #36]	; 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 800acd6:	88fa      	ldrh	r2, [r7, #6]
 800acd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acda:	1ad3      	subs	r3, r2, r3
 800acdc:	62bb      	str	r3, [r7, #40]	; 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	699b      	ldr	r3, [r3, #24]
 800ace2:	1c5a      	adds	r2, r3, #1
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 800ace8:	2300      	movs	r3, #0
 800acea:	633b      	str	r3, [r7, #48]	; 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	681a      	ldr	r2, [r3, #0]
 800acf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800acf2:	1c59      	adds	r1, r3, #1
 800acf4:	6339      	str	r1, [r7, #48]	; 0x30
 800acf6:	4413      	add	r3, r2
 800acf8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800acfa:	b2d2      	uxtb	r2, r2
 800acfc:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 800acfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad00:	0a18      	lsrs	r0, r3, #8
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	681a      	ldr	r2, [r3, #0]
 800ad06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad08:	1c59      	adds	r1, r3, #1
 800ad0a:	6339      	str	r1, [r7, #48]	; 0x30
 800ad0c:	4413      	add	r3, r2
 800ad0e:	b2c2      	uxtb	r2, r0
 800ad10:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	695b      	ldr	r3, [r3, #20]
 800ad16:	1c9a      	adds	r2, r3, #2
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	615a      	str	r2, [r3, #20]
 800ad1c:	e001      	b.n	800ad22 <CircularQueue_Add+0x3b2>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 800ad1e:	2300      	movs	r3, #0
 800ad20:	e049      	b.n	800adb6 <CircularQueue_Add+0x446>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 800ad22:	7ffb      	ldrb	r3, [r7, #31]
 800ad24:	b29a      	uxth	r2, r3
 800ad26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	4413      	add	r3, r2
 800ad2c:	86fb      	strh	r3, [r7, #54]	; 0x36
        q->last = 0;        
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	2200      	movs	r2, #0
 800ad32:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaning byte to copy */
      if (NbBytesToCopy)      
 800ad34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d015      	beq.n	800ad66 <CircularQueue_Add+0x3f6>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad40:	18d0      	adds	r0, r2, r3
 800ad42:	88fb      	ldrh	r3, [r7, #6]
 800ad44:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad46:	fb02 f203 	mul.w	r2, r2, r3
 800ad4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad4c:	4413      	add	r3, r2
 800ad4e:	68ba      	ldr	r2, [r7, #8]
 800ad50:	4413      	add	r3, r2
 800ad52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ad54:	4619      	mov	r1, r3
 800ad56:	f006 f817 	bl	8010d88 <memcpy>
        q->byteCount += NbBytesToCopy;
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	695a      	ldr	r2, [r3, #20]
 800ad5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad60:	441a      	add	r2, r3
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	699b      	ldr	r3, [r3, #24]
 800ad6a:	1c5a      	adds	r2, r3, #1
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 800ad70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad72:	3301      	adds	r3, #1
 800ad74:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ad76:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	429a      	cmp	r2, r3
 800ad7c:	f4ff aeb0 	bcc.w	800aae0 <CircularQueue_Add+0x170>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	681a      	ldr	r2, [r3, #0]
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	6919      	ldr	r1, [r3, #16]
 800ad88:	7ffb      	ldrb	r3, [r7, #31]
 800ad8a:	4419      	add	r1, r3
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	685b      	ldr	r3, [r3, #4]
 800ad90:	4299      	cmp	r1, r3
 800ad92:	d307      	bcc.n	800ada4 <CircularQueue_Add+0x434>
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	6919      	ldr	r1, [r3, #16]
 800ad98:	7ffb      	ldrb	r3, [r7, #31]
 800ad9a:	4419      	add	r1, r3
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	1acb      	subs	r3, r1, r3
 800ada2:	e003      	b.n	800adac <CircularQueue_Add+0x43c>
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	6919      	ldr	r1, [r3, #16]
 800ada8:	7ffb      	ldrb	r3, [r7, #31]
 800adaa:	440b      	add	r3, r1
 800adac:	4413      	add	r3, r2
 800adae:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 800adb0:	6a3b      	ldr	r3, [r7, #32]
 800adb2:	e000      	b.n	800adb6 <CircularQueue_Add+0x446>
    return NULL;
 800adb4:	2300      	movs	r3, #0
}
 800adb6:	4618      	mov	r0, r3
 800adb8:	3738      	adds	r7, #56	; 0x38
 800adba:	46bd      	mov	sp, r7
 800adbc:	bd80      	pop	{r7, pc}

0800adbe <CircularQueue_Remove>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize: Pointer to return Size of element to be removed  
  * @retval Pointer on removed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize)
{
 800adbe:	b480      	push	{r7}
 800adc0:	b085      	sub	sp, #20
 800adc2:	af00      	add	r7, sp, #0
 800adc4:	6078      	str	r0, [r7, #4]
 800adc6:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800adc8:	2300      	movs	r3, #0
 800adca:	72fb      	strb	r3, [r7, #11]
  uint8_t* ptr= NULL;
 800adcc:	2300      	movs	r3, #0
 800adce:	60fb      	str	r3, [r7, #12]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	891b      	ldrh	r3, [r3, #8]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d101      	bne.n	800addc <CircularQueue_Remove+0x1e>
 800add8:	2302      	movs	r3, #2
 800adda:	e000      	b.n	800adde <CircularQueue_Remove+0x20>
 800addc:	2300      	movs	r3, #0
 800adde:	72fb      	strb	r3, [r7, #11]
  *elementSize = 0;
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	2200      	movs	r2, #0
 800ade4:	801a      	strh	r2, [r3, #0]
  if (q->byteCount > 0) 
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	695b      	ldr	r3, [r3, #20]
 800adea:	2b00      	cmp	r3, #0
 800adec:	f000 80d4 	beq.w	800af98 <CircularQueue_Remove+0x1da>
  {
    /* retreive element Size */
    *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	891b      	ldrh	r3, [r3, #8]
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d121      	bne.n	800ae3c <CircularQueue_Remove+0x7e>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	681a      	ldr	r2, [r3, #0]
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	68db      	ldr	r3, [r3, #12]
 800ae00:	4413      	add	r3, r2
 800ae02:	781b      	ldrb	r3, [r3, #0]
 800ae04:	b29a      	uxth	r2, r3
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	6819      	ldr	r1, [r3, #0]
 800ae0a:	687b      	ldr	r3, [r7, #4]
 800ae0c:	68db      	ldr	r3, [r3, #12]
 800ae0e:	1c58      	adds	r0, r3, #1
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	685b      	ldr	r3, [r3, #4]
 800ae14:	4298      	cmp	r0, r3
 800ae16:	d306      	bcc.n	800ae26 <CircularQueue_Remove+0x68>
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	68d8      	ldr	r0, [r3, #12]
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	1ac3      	subs	r3, r0, r3
 800ae22:	3301      	adds	r3, #1
 800ae24:	e002      	b.n	800ae2c <CircularQueue_Remove+0x6e>
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	68db      	ldr	r3, [r3, #12]
 800ae2a:	3301      	adds	r3, #1
 800ae2c:	440b      	add	r3, r1
 800ae2e:	781b      	ldrb	r3, [r3, #0]
 800ae30:	b29b      	uxth	r3, r3
 800ae32:	021b      	lsls	r3, r3, #8
 800ae34:	b29b      	uxth	r3, r3
 800ae36:	4413      	add	r3, r2
 800ae38:	b29b      	uxth	r3, r3
 800ae3a:	e001      	b.n	800ae40 <CircularQueue_Remove+0x82>
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	891b      	ldrh	r3, [r3, #8]
 800ae40:	683a      	ldr	r2, [r7, #0]
 800ae42:	8013      	strh	r3, [r2, #0]

     if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	7f1b      	ldrb	r3, [r3, #28]
 800ae48:	f003 0301 	and.w	r3, r3, #1
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d059      	beq.n	800af04 <CircularQueue_Remove+0x146>
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	7f1b      	ldrb	r3, [r3, #28]
 800ae54:	f003 0302 	and.w	r3, r3, #2
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d153      	bne.n	800af04 <CircularQueue_Remove+0x146>
     {
       if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	881b      	ldrh	r3, [r3, #0]
 800ae60:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ae64:	4293      	cmp	r3, r2
 800ae66:	d103      	bne.n	800ae70 <CircularQueue_Remove+0xb2>
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	891b      	ldrh	r3, [r3, #8]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d012      	beq.n	800ae96 <CircularQueue_Remove+0xd8>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	68da      	ldr	r2, [r3, #12]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	691b      	ldr	r3, [r3, #16]
       if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800ae78:	429a      	cmp	r2, r3
 800ae7a:	d943      	bls.n	800af04 <CircularQueue_Remove+0x146>
           ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	891b      	ldrh	r3, [r3, #8]
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d03f      	beq.n	800af04 <CircularQueue_Remove+0x146>
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	685a      	ldr	r2, [r3, #4]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	68db      	ldr	r3, [r3, #12]
 800ae8c:	1ad3      	subs	r3, r2, r3
 800ae8e:	687a      	ldr	r2, [r7, #4]
 800ae90:	8912      	ldrh	r2, [r2, #8]
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d236      	bcs.n	800af04 <CircularQueue_Remove+0x146>
       {
          /* all data from current position up to the end of buffer are invalid */
          q->byteCount -= (q->queueMaxSize - q->first);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	695a      	ldr	r2, [r3, #20]
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	68d9      	ldr	r1, [r3, #12]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	685b      	ldr	r3, [r3, #4]
 800aea2:	1acb      	subs	r3, r1, r3
 800aea4:	441a      	add	r2, r3
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	615a      	str	r2, [r3, #20]
          /* Adjust first element pos */
          q->first = 0;
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2200      	movs	r2, #0
 800aeae:	60da      	str	r2, [r3, #12]
          /* retrieve the rigth size after the wrap [if varaible size element] */
          *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	891b      	ldrh	r3, [r3, #8]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d121      	bne.n	800aefc <CircularQueue_Remove+0x13e>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	68db      	ldr	r3, [r3, #12]
 800aec0:	4413      	add	r3, r2
 800aec2:	781b      	ldrb	r3, [r3, #0]
 800aec4:	b29a      	uxth	r2, r3
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	6819      	ldr	r1, [r3, #0]
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	68db      	ldr	r3, [r3, #12]
 800aece:	1c58      	adds	r0, r3, #1
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	685b      	ldr	r3, [r3, #4]
 800aed4:	4298      	cmp	r0, r3
 800aed6:	d306      	bcc.n	800aee6 <CircularQueue_Remove+0x128>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	68d8      	ldr	r0, [r3, #12]
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	685b      	ldr	r3, [r3, #4]
 800aee0:	1ac3      	subs	r3, r0, r3
 800aee2:	3301      	adds	r3, #1
 800aee4:	e002      	b.n	800aeec <CircularQueue_Remove+0x12e>
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	68db      	ldr	r3, [r3, #12]
 800aeea:	3301      	adds	r3, #1
 800aeec:	440b      	add	r3, r1
 800aeee:	781b      	ldrb	r3, [r3, #0]
 800aef0:	b29b      	uxth	r3, r3
 800aef2:	021b      	lsls	r3, r3, #8
 800aef4:	b29b      	uxth	r3, r3
 800aef6:	4413      	add	r3, r2
 800aef8:	b29b      	uxth	r3, r3
 800aefa:	e001      	b.n	800af00 <CircularQueue_Remove+0x142>
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	891b      	ldrh	r3, [r3, #8]
 800af00:	683a      	ldr	r2, [r7, #0]
 800af02:	8013      	strh	r3, [r2, #0]
       }
     }

    /* retreive element */
    ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize));
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681a      	ldr	r2, [r3, #0]
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	68d9      	ldr	r1, [r3, #12]
 800af0c:	7afb      	ldrb	r3, [r7, #11]
 800af0e:	4419      	add	r1, r3
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	685b      	ldr	r3, [r3, #4]
 800af14:	4299      	cmp	r1, r3
 800af16:	d307      	bcc.n	800af28 <CircularQueue_Remove+0x16a>
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	68d9      	ldr	r1, [r3, #12]
 800af1c:	7afb      	ldrb	r3, [r7, #11]
 800af1e:	4419      	add	r1, r3
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	685b      	ldr	r3, [r3, #4]
 800af24:	1acb      	subs	r3, r1, r3
 800af26:	e003      	b.n	800af30 <CircularQueue_Remove+0x172>
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	68d9      	ldr	r1, [r3, #12]
 800af2c:	7afb      	ldrb	r3, [r7, #11]
 800af2e:	440b      	add	r3, r1
 800af30:	4413      	add	r3, r2
 800af32:	60fb      	str	r3, [r7, #12]

    /* adjust byte count */
    q->byteCount -= (*elementSize + elemSizeStorageRoom) ;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	695b      	ldr	r3, [r3, #20]
 800af38:	683a      	ldr	r2, [r7, #0]
 800af3a:	8812      	ldrh	r2, [r2, #0]
 800af3c:	4611      	mov	r1, r2
 800af3e:	7afa      	ldrb	r2, [r7, #11]
 800af40:	440a      	add	r2, r1
 800af42:	1a9a      	subs	r2, r3, r2
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	615a      	str	r2, [r3, #20]
    
    /* Adjust q->first */
    if (q->byteCount > 0)
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	695b      	ldr	r3, [r3, #20]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d01e      	beq.n	800af8e <CircularQueue_Remove+0x1d0>
    {
      q->first = MOD((q->first+ *elementSize + elemSizeStorageRoom ), q->queueMaxSize);
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	68db      	ldr	r3, [r3, #12]
 800af54:	683a      	ldr	r2, [r7, #0]
 800af56:	8812      	ldrh	r2, [r2, #0]
 800af58:	441a      	add	r2, r3
 800af5a:	7afb      	ldrb	r3, [r7, #11]
 800af5c:	441a      	add	r2, r3
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	685b      	ldr	r3, [r3, #4]
 800af62:	429a      	cmp	r2, r3
 800af64:	d30a      	bcc.n	800af7c <CircularQueue_Remove+0x1be>
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	68db      	ldr	r3, [r3, #12]
 800af6a:	683a      	ldr	r2, [r7, #0]
 800af6c:	8812      	ldrh	r2, [r2, #0]
 800af6e:	441a      	add	r2, r3
 800af70:	7afb      	ldrb	r3, [r7, #11]
 800af72:	441a      	add	r2, r3
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	685b      	ldr	r3, [r3, #4]
 800af78:	1ad3      	subs	r3, r2, r3
 800af7a:	e006      	b.n	800af8a <CircularQueue_Remove+0x1cc>
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	68db      	ldr	r3, [r3, #12]
 800af80:	683a      	ldr	r2, [r7, #0]
 800af82:	8812      	ldrh	r2, [r2, #0]
 800af84:	441a      	add	r2, r3
 800af86:	7afb      	ldrb	r3, [r7, #11]
 800af88:	4413      	add	r3, r2
 800af8a:	687a      	ldr	r2, [r7, #4]
 800af8c:	60d3      	str	r3, [r2, #12]
    }    
    /* adjust element count */    
    --q->elementCount;    
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	699b      	ldr	r3, [r3, #24]
 800af92:	1e5a      	subs	r2, r3, #1
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	619a      	str	r2, [r3, #24]
  }
  return ptr;
 800af98:	68fb      	ldr	r3, [r7, #12]
}
 800af9a:	4618      	mov	r0, r3
 800af9c:	3714      	adds	r7, #20
 800af9e:	46bd      	mov	sp, r7
 800afa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa4:	4770      	bx	lr

0800afa6 <CircularQueue_Sense>:
  * @param  q: pointer on queue structure  to be handled
  * @param  elementSize:  Pointer to return Size of element to be removed  
  * @retval Pointer on sensed element. NULL if queue was empty
  */
uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize)
{
 800afa6:	b480      	push	{r7}
 800afa8:	b087      	sub	sp, #28
 800afaa:	af00      	add	r7, sp, #0
 800afac:	6078      	str	r0, [r7, #4]
 800afae:	6039      	str	r1, [r7, #0]
  uint8_t  elemSizeStorageRoom = 0;
 800afb0:	2300      	movs	r3, #0
 800afb2:	73fb      	strb	r3, [r7, #15]
  uint8_t* x= NULL;
 800afb4:	2300      	movs	r3, #0
 800afb6:	617b      	str	r3, [r7, #20]
  elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	891b      	ldrh	r3, [r3, #8]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d101      	bne.n	800afc4 <CircularQueue_Sense+0x1e>
 800afc0:	2302      	movs	r3, #2
 800afc2:	e000      	b.n	800afc6 <CircularQueue_Sense+0x20>
 800afc4:	2300      	movs	r3, #0
 800afc6:	73fb      	strb	r3, [r7, #15]
  *elementSize = 0;
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	2200      	movs	r2, #0
 800afcc:	801a      	strh	r2, [r3, #0]
  uint32_t FirstElemetPos = 0;
 800afce:	2300      	movs	r3, #0
 800afd0:	613b      	str	r3, [r7, #16]
    
  if (q->byteCount > 0) 
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	695b      	ldr	r3, [r3, #20]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	f000 8093 	beq.w	800b102 <CircularQueue_Sense+0x15c>
  {
    FirstElemetPos = q->first;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	68db      	ldr	r3, [r3, #12]
 800afe0:	613b      	str	r3, [r7, #16]
    *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	891b      	ldrh	r3, [r3, #8]
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	d121      	bne.n	800b02e <CircularQueue_Sense+0x88>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681a      	ldr	r2, [r3, #0]
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	68db      	ldr	r3, [r3, #12]
 800aff2:	4413      	add	r3, r2
 800aff4:	781b      	ldrb	r3, [r3, #0]
 800aff6:	b29a      	uxth	r2, r3
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6819      	ldr	r1, [r3, #0]
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	68db      	ldr	r3, [r3, #12]
 800b000:	1c58      	adds	r0, r3, #1
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	685b      	ldr	r3, [r3, #4]
 800b006:	4298      	cmp	r0, r3
 800b008:	d306      	bcc.n	800b018 <CircularQueue_Sense+0x72>
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	68d8      	ldr	r0, [r3, #12]
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	685b      	ldr	r3, [r3, #4]
 800b012:	1ac3      	subs	r3, r0, r3
 800b014:	3301      	adds	r3, #1
 800b016:	e002      	b.n	800b01e <CircularQueue_Sense+0x78>
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	68db      	ldr	r3, [r3, #12]
 800b01c:	3301      	adds	r3, #1
 800b01e:	440b      	add	r3, r1
 800b020:	781b      	ldrb	r3, [r3, #0]
 800b022:	b29b      	uxth	r3, r3
 800b024:	021b      	lsls	r3, r3, #8
 800b026:	b29b      	uxth	r3, r3
 800b028:	4413      	add	r3, r2
 800b02a:	b29b      	uxth	r3, r3
 800b02c:	e001      	b.n	800b032 <CircularQueue_Sense+0x8c>
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	891b      	ldrh	r3, [r3, #8]
 800b032:	683a      	ldr	r2, [r7, #0]
 800b034:	8013      	strh	r3, [r2, #0]
    
    if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG))
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	7f1b      	ldrb	r3, [r3, #28]
 800b03a:	f003 0301 	and.w	r3, r3, #1
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d04a      	beq.n	800b0d8 <CircularQueue_Sense+0x132>
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	7f1b      	ldrb	r3, [r3, #28]
 800b046:	f003 0302 	and.w	r3, r3, #2
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d144      	bne.n	800b0d8 <CircularQueue_Sense+0x132>
    { 
      if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800b04e:	683b      	ldr	r3, [r7, #0]
 800b050:	881b      	ldrh	r3, [r3, #0]
 800b052:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800b056:	4293      	cmp	r3, r2
 800b058:	d103      	bne.n	800b062 <CircularQueue_Sense+0xbc>
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	891b      	ldrh	r3, [r3, #8]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d012      	beq.n	800b088 <CircularQueue_Sense+0xe2>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	68da      	ldr	r2, [r3, #12]
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	691b      	ldr	r3, [r3, #16]
      if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || 
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d934      	bls.n	800b0d8 <CircularQueue_Sense+0x132>
          ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) 
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	891b      	ldrh	r3, [r3, #8]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d030      	beq.n	800b0d8 <CircularQueue_Sense+0x132>
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	685a      	ldr	r2, [r3, #4]
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	68db      	ldr	r3, [r3, #12]
 800b07e:	1ad3      	subs	r3, r2, r3
 800b080:	687a      	ldr	r2, [r7, #4]
 800b082:	8912      	ldrh	r2, [r2, #8]
 800b084:	4293      	cmp	r3, r2
 800b086:	d227      	bcs.n	800b0d8 <CircularQueue_Sense+0x132>

      {
        /* all data from current position up to the end of buffer are invalid */
        FirstElemetPos = 0; /* wrap to the begiining of buffer */
 800b088:	2300      	movs	r3, #0
 800b08a:	613b      	str	r3, [r7, #16]

        /* retrieve the rigth size after the wrap [if varaible size element] */
        *elementSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize;
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	891b      	ldrh	r3, [r3, #8]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d11d      	bne.n	800b0d0 <CircularQueue_Sense+0x12a>
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681a      	ldr	r2, [r3, #0]
 800b098:	693b      	ldr	r3, [r7, #16]
 800b09a:	4413      	add	r3, r2
 800b09c:	781b      	ldrb	r3, [r3, #0]
 800b09e:	b29a      	uxth	r2, r3
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6819      	ldr	r1, [r3, #0]
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	1c58      	adds	r0, r3, #1
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	4298      	cmp	r0, r3
 800b0ae:	d305      	bcc.n	800b0bc <CircularQueue_Sense+0x116>
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	685b      	ldr	r3, [r3, #4]
 800b0b4:	6938      	ldr	r0, [r7, #16]
 800b0b6:	1ac3      	subs	r3, r0, r3
 800b0b8:	3301      	adds	r3, #1
 800b0ba:	e001      	b.n	800b0c0 <CircularQueue_Sense+0x11a>
 800b0bc:	693b      	ldr	r3, [r7, #16]
 800b0be:	3301      	adds	r3, #1
 800b0c0:	440b      	add	r3, r1
 800b0c2:	781b      	ldrb	r3, [r3, #0]
 800b0c4:	b29b      	uxth	r3, r3
 800b0c6:	021b      	lsls	r3, r3, #8
 800b0c8:	b29b      	uxth	r3, r3
 800b0ca:	4413      	add	r3, r2
 800b0cc:	b29b      	uxth	r3, r3
 800b0ce:	e001      	b.n	800b0d4 <CircularQueue_Sense+0x12e>
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	891b      	ldrh	r3, [r3, #8]
 800b0d4:	683a      	ldr	r2, [r7, #0]
 800b0d6:	8013      	strh	r3, [r2, #0]
      }
   }
   /* retrieve element */
    x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize));
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	7bf9      	ldrb	r1, [r7, #15]
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	4419      	add	r1, r3
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	685b      	ldr	r3, [r3, #4]
 800b0e6:	4299      	cmp	r1, r3
 800b0e8:	d306      	bcc.n	800b0f8 <CircularQueue_Sense+0x152>
 800b0ea:	7bf9      	ldrb	r1, [r7, #15]
 800b0ec:	693b      	ldr	r3, [r7, #16]
 800b0ee:	4419      	add	r1, r3
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	685b      	ldr	r3, [r3, #4]
 800b0f4:	1acb      	subs	r3, r1, r3
 800b0f6:	e002      	b.n	800b0fe <CircularQueue_Sense+0x158>
 800b0f8:	7bf9      	ldrb	r1, [r7, #15]
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	440b      	add	r3, r1
 800b0fe:	4413      	add	r3, r2
 800b100:	617b      	str	r3, [r7, #20]
  }
  return x;
 800b102:	697b      	ldr	r3, [r7, #20]
}
 800b104:	4618      	mov	r0, r3
 800b106:	371c      	adds	r7, #28
 800b108:	46bd      	mov	sp, r7
 800b10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10e:	4770      	bx	lr

0800b110 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800b110:	b480      	push	{r7}
 800b112:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800b114:	bf00      	nop
 800b116:	46bd      	mov	sp, r7
 800b118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11c:	4770      	bx	lr
	...

0800b120 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800b120:	b480      	push	{r7}
 800b122:	b085      	sub	sp, #20
 800b124:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b126:	f3ef 8305 	mrs	r3, IPSR
 800b12a:	60bb      	str	r3, [r7, #8]
  return(result);
 800b12c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d10f      	bne.n	800b152 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b132:	f3ef 8310 	mrs	r3, PRIMASK
 800b136:	607b      	str	r3, [r7, #4]
  return(result);
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d105      	bne.n	800b14a <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b13e:	f3ef 8311 	mrs	r3, BASEPRI
 800b142:	603b      	str	r3, [r7, #0]
  return(result);
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d007      	beq.n	800b15a <osKernelInitialize+0x3a>
 800b14a:	4b0e      	ldr	r3, [pc, #56]	; (800b184 <osKernelInitialize+0x64>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	2b02      	cmp	r3, #2
 800b150:	d103      	bne.n	800b15a <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800b152:	f06f 0305 	mvn.w	r3, #5
 800b156:	60fb      	str	r3, [r7, #12]
 800b158:	e00c      	b.n	800b174 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800b15a:	4b0a      	ldr	r3, [pc, #40]	; (800b184 <osKernelInitialize+0x64>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d105      	bne.n	800b16e <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800b162:	4b08      	ldr	r3, [pc, #32]	; (800b184 <osKernelInitialize+0x64>)
 800b164:	2201      	movs	r2, #1
 800b166:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800b168:	2300      	movs	r3, #0
 800b16a:	60fb      	str	r3, [r7, #12]
 800b16c:	e002      	b.n	800b174 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800b16e:	f04f 33ff 	mov.w	r3, #4294967295
 800b172:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800b174:	68fb      	ldr	r3, [r7, #12]
}
 800b176:	4618      	mov	r0, r3
 800b178:	3714      	adds	r7, #20
 800b17a:	46bd      	mov	sp, r7
 800b17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b180:	4770      	bx	lr
 800b182:	bf00      	nop
 800b184:	2000130c 	.word	0x2000130c

0800b188 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800b188:	b580      	push	{r7, lr}
 800b18a:	b084      	sub	sp, #16
 800b18c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b18e:	f3ef 8305 	mrs	r3, IPSR
 800b192:	60bb      	str	r3, [r7, #8]
  return(result);
 800b194:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b196:	2b00      	cmp	r3, #0
 800b198:	d10f      	bne.n	800b1ba <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b19a:	f3ef 8310 	mrs	r3, PRIMASK
 800b19e:	607b      	str	r3, [r7, #4]
  return(result);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d105      	bne.n	800b1b2 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b1a6:	f3ef 8311 	mrs	r3, BASEPRI
 800b1aa:	603b      	str	r3, [r7, #0]
  return(result);
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d007      	beq.n	800b1c2 <osKernelStart+0x3a>
 800b1b2:	4b0f      	ldr	r3, [pc, #60]	; (800b1f0 <osKernelStart+0x68>)
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2b02      	cmp	r3, #2
 800b1b8:	d103      	bne.n	800b1c2 <osKernelStart+0x3a>
    stat = osErrorISR;
 800b1ba:	f06f 0305 	mvn.w	r3, #5
 800b1be:	60fb      	str	r3, [r7, #12]
 800b1c0:	e010      	b.n	800b1e4 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800b1c2:	4b0b      	ldr	r3, [pc, #44]	; (800b1f0 <osKernelStart+0x68>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	2b01      	cmp	r3, #1
 800b1c8:	d109      	bne.n	800b1de <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800b1ca:	f7ff ffa1 	bl	800b110 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800b1ce:	4b08      	ldr	r3, [pc, #32]	; (800b1f0 <osKernelStart+0x68>)
 800b1d0:	2202      	movs	r2, #2
 800b1d2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800b1d4:	f001 ffd8 	bl	800d188 <vTaskStartScheduler>
      stat = osOK;
 800b1d8:	2300      	movs	r3, #0
 800b1da:	60fb      	str	r3, [r7, #12]
 800b1dc:	e002      	b.n	800b1e4 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800b1de:	f04f 33ff 	mov.w	r3, #4294967295
 800b1e2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800b1e4:	68fb      	ldr	r3, [r7, #12]
}
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	3710      	adds	r7, #16
 800b1ea:	46bd      	mov	sp, r7
 800b1ec:	bd80      	pop	{r7, pc}
 800b1ee:	bf00      	nop
 800b1f0:	2000130c 	.word	0x2000130c

0800b1f4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800b1f4:	b580      	push	{r7, lr}
 800b1f6:	b090      	sub	sp, #64	; 0x40
 800b1f8:	af04      	add	r7, sp, #16
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	60b9      	str	r1, [r7, #8]
 800b1fe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800b200:	2300      	movs	r3, #0
 800b202:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b204:	f3ef 8305 	mrs	r3, IPSR
 800b208:	61fb      	str	r3, [r7, #28]
  return(result);
 800b20a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	f040 8090 	bne.w	800b332 <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b212:	f3ef 8310 	mrs	r3, PRIMASK
 800b216:	61bb      	str	r3, [r7, #24]
  return(result);
 800b218:	69bb      	ldr	r3, [r7, #24]
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d105      	bne.n	800b22a <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b21e:	f3ef 8311 	mrs	r3, BASEPRI
 800b222:	617b      	str	r3, [r7, #20]
  return(result);
 800b224:	697b      	ldr	r3, [r7, #20]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d003      	beq.n	800b232 <osThreadNew+0x3e>
 800b22a:	4b44      	ldr	r3, [pc, #272]	; (800b33c <osThreadNew+0x148>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	2b02      	cmp	r3, #2
 800b230:	d07f      	beq.n	800b332 <osThreadNew+0x13e>
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d07c      	beq.n	800b332 <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 800b238:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b23c:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800b23e:	2318      	movs	r3, #24
 800b240:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800b242:	2300      	movs	r3, #0
 800b244:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800b246:	f04f 33ff 	mov.w	r3, #4294967295
 800b24a:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d045      	beq.n	800b2de <osThreadNew+0xea>
      if (attr->name != NULL) {
 800b252:	687b      	ldr	r3, [r7, #4]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d002      	beq.n	800b260 <osThreadNew+0x6c>
        name = attr->name;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	699b      	ldr	r3, [r3, #24]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d002      	beq.n	800b26e <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	699b      	ldr	r3, [r3, #24]
 800b26c:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800b26e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b270:	2b00      	cmp	r3, #0
 800b272:	d008      	beq.n	800b286 <osThreadNew+0x92>
 800b274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b276:	2b38      	cmp	r3, #56	; 0x38
 800b278:	d805      	bhi.n	800b286 <osThreadNew+0x92>
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	f003 0301 	and.w	r3, r3, #1
 800b282:	2b00      	cmp	r3, #0
 800b284:	d001      	beq.n	800b28a <osThreadNew+0x96>
        return (NULL);
 800b286:	2300      	movs	r3, #0
 800b288:	e054      	b.n	800b334 <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	695b      	ldr	r3, [r3, #20]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d003      	beq.n	800b29a <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	695b      	ldr	r3, [r3, #20]
 800b296:	089b      	lsrs	r3, r3, #2
 800b298:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	689b      	ldr	r3, [r3, #8]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d00e      	beq.n	800b2c0 <osThreadNew+0xcc>
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	68db      	ldr	r3, [r3, #12]
 800b2a6:	2b5b      	cmp	r3, #91	; 0x5b
 800b2a8:	d90a      	bls.n	800b2c0 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d006      	beq.n	800b2c0 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	695b      	ldr	r3, [r3, #20]
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d002      	beq.n	800b2c0 <osThreadNew+0xcc>
        mem = 1;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	623b      	str	r3, [r7, #32]
 800b2be:	e010      	b.n	800b2e2 <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	689b      	ldr	r3, [r3, #8]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d10c      	bne.n	800b2e2 <osThreadNew+0xee>
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	68db      	ldr	r3, [r3, #12]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d108      	bne.n	800b2e2 <osThreadNew+0xee>
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	691b      	ldr	r3, [r3, #16]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d104      	bne.n	800b2e2 <osThreadNew+0xee>
          mem = 0;
 800b2d8:	2300      	movs	r3, #0
 800b2da:	623b      	str	r3, [r7, #32]
 800b2dc:	e001      	b.n	800b2e2 <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 800b2de:	2300      	movs	r3, #0
 800b2e0:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800b2e2:	6a3b      	ldr	r3, [r7, #32]
 800b2e4:	2b01      	cmp	r3, #1
 800b2e6:	d110      	bne.n	800b30a <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800b2ec:	687a      	ldr	r2, [r7, #4]
 800b2ee:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b2f0:	9202      	str	r2, [sp, #8]
 800b2f2:	9301      	str	r3, [sp, #4]
 800b2f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2f6:	9300      	str	r3, [sp, #0]
 800b2f8:	68bb      	ldr	r3, [r7, #8]
 800b2fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b2fc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b2fe:	68f8      	ldr	r0, [r7, #12]
 800b300:	f001 fd70 	bl	800cde4 <xTaskCreateStatic>
 800b304:	4603      	mov	r3, r0
 800b306:	613b      	str	r3, [r7, #16]
 800b308:	e013      	b.n	800b332 <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 800b30a:	6a3b      	ldr	r3, [r7, #32]
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d110      	bne.n	800b332 <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b312:	b29a      	uxth	r2, r3
 800b314:	f107 0310 	add.w	r3, r7, #16
 800b318:	9301      	str	r3, [sp, #4]
 800b31a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b31c:	9300      	str	r3, [sp, #0]
 800b31e:	68bb      	ldr	r3, [r7, #8]
 800b320:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b322:	68f8      	ldr	r0, [r7, #12]
 800b324:	f001 fdb8 	bl	800ce98 <xTaskCreate>
 800b328:	4603      	mov	r3, r0
 800b32a:	2b01      	cmp	r3, #1
 800b32c:	d001      	beq.n	800b332 <osThreadNew+0x13e>
          hTask = NULL;
 800b32e:	2300      	movs	r3, #0
 800b330:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b332:	693b      	ldr	r3, [r7, #16]
}
 800b334:	4618      	mov	r0, r3
 800b336:	3730      	adds	r7, #48	; 0x30
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}
 800b33c:	2000130c 	.word	0x2000130c

0800b340 <osThreadFlagsSet>:
  }

  return (count);
}

uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800b340:	b580      	push	{r7, lr}
 800b342:	b08a      	sub	sp, #40	; 0x28
 800b344:	af02      	add	r7, sp, #8
 800b346:	6078      	str	r0, [r7, #4]
 800b348:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	61fb      	str	r3, [r7, #28]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800b34e:	69fb      	ldr	r3, [r7, #28]
 800b350:	2b00      	cmp	r3, #0
 800b352:	d002      	beq.n	800b35a <osThreadFlagsSet+0x1a>
 800b354:	683b      	ldr	r3, [r7, #0]
 800b356:	2b00      	cmp	r3, #0
 800b358:	da03      	bge.n	800b362 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800b35a:	f06f 0303 	mvn.w	r3, #3
 800b35e:	60fb      	str	r3, [r7, #12]
 800b360:	e046      	b.n	800b3f0 <osThreadFlagsSet+0xb0>
  }
  else {
    rflags = (uint32_t)osError;
 800b362:	f04f 33ff 	mov.w	r3, #4294967295
 800b366:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b368:	f3ef 8305 	mrs	r3, IPSR
 800b36c:	61bb      	str	r3, [r7, #24]
  return(result);
 800b36e:	69bb      	ldr	r3, [r7, #24]

    if (IS_IRQ()) {
 800b370:	2b00      	cmp	r3, #0
 800b372:	d10f      	bne.n	800b394 <osThreadFlagsSet+0x54>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b374:	f3ef 8310 	mrs	r3, PRIMASK
 800b378:	617b      	str	r3, [r7, #20]
  return(result);
 800b37a:	697b      	ldr	r3, [r7, #20]
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d105      	bne.n	800b38c <osThreadFlagsSet+0x4c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b380:	f3ef 8311 	mrs	r3, BASEPRI
 800b384:	613b      	str	r3, [r7, #16]
  return(result);
 800b386:	693b      	ldr	r3, [r7, #16]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d024      	beq.n	800b3d6 <osThreadFlagsSet+0x96>
 800b38c:	4b1b      	ldr	r3, [pc, #108]	; (800b3fc <osThreadFlagsSet+0xbc>)
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	2b02      	cmp	r3, #2
 800b392:	d120      	bne.n	800b3d6 <osThreadFlagsSet+0x96>
      yield = pdFALSE;
 800b394:	2300      	movs	r3, #0
 800b396:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800b398:	f107 0308 	add.w	r3, r7, #8
 800b39c:	9300      	str	r3, [sp, #0]
 800b39e:	2300      	movs	r3, #0
 800b3a0:	2201      	movs	r2, #1
 800b3a2:	6839      	ldr	r1, [r7, #0]
 800b3a4:	69f8      	ldr	r0, [r7, #28]
 800b3a6:	f002 fe2b 	bl	800e000 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800b3aa:	f107 020c 	add.w	r2, r7, #12
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	9300      	str	r3, [sp, #0]
 800b3b2:	4613      	mov	r3, r2
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	2100      	movs	r1, #0
 800b3b8:	69f8      	ldr	r0, [r7, #28]
 800b3ba:	f002 fe21 	bl	800e000 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d015      	beq.n	800b3f0 <osThreadFlagsSet+0xb0>
 800b3c4:	4b0e      	ldr	r3, [pc, #56]	; (800b400 <osThreadFlagsSet+0xc0>)
 800b3c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3ca:	601a      	str	r2, [r3, #0]
 800b3cc:	f3bf 8f4f 	dsb	sy
 800b3d0:	f3bf 8f6f 	isb	sy
 800b3d4:	e00c      	b.n	800b3f0 <osThreadFlagsSet+0xb0>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	2201      	movs	r2, #1
 800b3da:	6839      	ldr	r1, [r7, #0]
 800b3dc:	69f8      	ldr	r0, [r7, #28]
 800b3de:	f002 fd59 	bl	800de94 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800b3e2:	f107 030c 	add.w	r3, r7, #12
 800b3e6:	2200      	movs	r2, #0
 800b3e8:	2100      	movs	r1, #0
 800b3ea:	69f8      	ldr	r0, [r7, #28]
 800b3ec:	f002 fd52 	bl	800de94 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800b3f0:	68fb      	ldr	r3, [r7, #12]
}
 800b3f2:	4618      	mov	r0, r3
 800b3f4:	3720      	adds	r7, #32
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bd80      	pop	{r7, pc}
 800b3fa:	bf00      	nop
 800b3fc:	2000130c 	.word	0x2000130c
 800b400:	e000ed04 	.word	0xe000ed04

0800b404 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800b404:	b580      	push	{r7, lr}
 800b406:	b08e      	sub	sp, #56	; 0x38
 800b408:	af00      	add	r7, sp, #0
 800b40a:	60f8      	str	r0, [r7, #12]
 800b40c:	60b9      	str	r1, [r7, #8]
 800b40e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b410:	f3ef 8305 	mrs	r3, IPSR
 800b414:	61fb      	str	r3, [r7, #28]
  return(result);
 800b416:	69fb      	ldr	r3, [r7, #28]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d10f      	bne.n	800b43c <osThreadFlagsWait+0x38>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b41c:	f3ef 8310 	mrs	r3, PRIMASK
 800b420:	61bb      	str	r3, [r7, #24]
  return(result);
 800b422:	69bb      	ldr	r3, [r7, #24]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d105      	bne.n	800b434 <osThreadFlagsWait+0x30>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b428:	f3ef 8311 	mrs	r3, BASEPRI
 800b42c:	617b      	str	r3, [r7, #20]
  return(result);
 800b42e:	697b      	ldr	r3, [r7, #20]
 800b430:	2b00      	cmp	r3, #0
 800b432:	d007      	beq.n	800b444 <osThreadFlagsWait+0x40>
 800b434:	4b3c      	ldr	r3, [pc, #240]	; (800b528 <osThreadFlagsWait+0x124>)
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	2b02      	cmp	r3, #2
 800b43a:	d103      	bne.n	800b444 <osThreadFlagsWait+0x40>
    rflags = (uint32_t)osErrorISR;
 800b43c:	f06f 0305 	mvn.w	r3, #5
 800b440:	637b      	str	r3, [r7, #52]	; 0x34
 800b442:	e06b      	b.n	800b51c <osThreadFlagsWait+0x118>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	2b00      	cmp	r3, #0
 800b448:	da03      	bge.n	800b452 <osThreadFlagsWait+0x4e>
    rflags = (uint32_t)osErrorParameter;
 800b44a:	f06f 0303 	mvn.w	r3, #3
 800b44e:	637b      	str	r3, [r7, #52]	; 0x34
 800b450:	e064      	b.n	800b51c <osThreadFlagsWait+0x118>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800b452:	68bb      	ldr	r3, [r7, #8]
 800b454:	f003 0302 	and.w	r3, r3, #2
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d002      	beq.n	800b462 <osThreadFlagsWait+0x5e>
      clear = 0U;
 800b45c:	2300      	movs	r3, #0
 800b45e:	633b      	str	r3, [r7, #48]	; 0x30
 800b460:	e001      	b.n	800b466 <osThreadFlagsWait+0x62>
    } else {
      clear = flags;
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	633b      	str	r3, [r7, #48]	; 0x30
    }

    rflags = 0U;
 800b466:	2300      	movs	r3, #0
 800b468:	637b      	str	r3, [r7, #52]	; 0x34
    tout   = timeout;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	62fb      	str	r3, [r7, #44]	; 0x2c

    t0 = xTaskGetTickCount();
 800b46e:	f001 ffd1 	bl	800d414 <xTaskGetTickCount>
 800b472:	62b8      	str	r0, [r7, #40]	; 0x28
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800b474:	f107 0210 	add.w	r2, r7, #16
 800b478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b47a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b47c:	2000      	movs	r0, #0
 800b47e:	f002 fcaf 	bl	800dde0 <xTaskNotifyWait>
 800b482:	6278      	str	r0, [r7, #36]	; 0x24

      if (rval == pdPASS) {
 800b484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b486:	2b01      	cmp	r3, #1
 800b488:	d137      	bne.n	800b4fa <osThreadFlagsWait+0xf6>
        rflags &= flags;
 800b48a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	4013      	ands	r3, r2
 800b490:	637b      	str	r3, [r7, #52]	; 0x34
        rflags |= nval;
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b496:	4313      	orrs	r3, r2
 800b498:	637b      	str	r3, [r7, #52]	; 0x34

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800b49a:	68bb      	ldr	r3, [r7, #8]
 800b49c:	f003 0301 	and.w	r3, r3, #1
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d00c      	beq.n	800b4be <osThreadFlagsWait+0xba>
          if ((flags & rflags) == flags) {
 800b4a4:	68fa      	ldr	r2, [r7, #12]
 800b4a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4a8:	4013      	ands	r3, r2
 800b4aa:	68fa      	ldr	r2, [r7, #12]
 800b4ac:	429a      	cmp	r2, r3
 800b4ae:	d032      	beq.n	800b516 <osThreadFlagsWait+0x112>
            break;
          } else {
            if (timeout == 0U) {
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d10f      	bne.n	800b4d6 <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 800b4b6:	f06f 0302 	mvn.w	r3, #2
 800b4ba:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 800b4bc:	e02e      	b.n	800b51c <osThreadFlagsWait+0x118>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800b4be:	68fa      	ldr	r2, [r7, #12]
 800b4c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4c2:	4013      	ands	r3, r2
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d128      	bne.n	800b51a <osThreadFlagsWait+0x116>
            break;
          } else {
            if (timeout == 0U) {
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d103      	bne.n	800b4d6 <osThreadFlagsWait+0xd2>
              rflags = (uint32_t)osErrorResource;
 800b4ce:	f06f 0302 	mvn.w	r3, #2
 800b4d2:	637b      	str	r3, [r7, #52]	; 0x34
              break;
 800b4d4:	e022      	b.n	800b51c <osThreadFlagsWait+0x118>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800b4d6:	f001 ff9d 	bl	800d414 <xTaskGetTickCount>
 800b4da:	4602      	mov	r2, r0
 800b4dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4de:	1ad3      	subs	r3, r2, r3
 800b4e0:	623b      	str	r3, [r7, #32]

        if (td > tout) {
 800b4e2:	6a3a      	ldr	r2, [r7, #32]
 800b4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4e6:	429a      	cmp	r2, r3
 800b4e8:	d902      	bls.n	800b4f0 <osThreadFlagsWait+0xec>
          tout  = 0;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b4ee:	e00e      	b.n	800b50e <osThreadFlagsWait+0x10a>
        } else {
          tout -= td;
 800b4f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b4f2:	6a3b      	ldr	r3, [r7, #32]
 800b4f4:	1ad3      	subs	r3, r2, r3
 800b4f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b4f8:	e009      	b.n	800b50e <osThreadFlagsWait+0x10a>
        }
      }
      else {
        if (timeout == 0) {
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d103      	bne.n	800b508 <osThreadFlagsWait+0x104>
          rflags = (uint32_t)osErrorResource;
 800b500:	f06f 0302 	mvn.w	r3, #2
 800b504:	637b      	str	r3, [r7, #52]	; 0x34
 800b506:	e002      	b.n	800b50e <osThreadFlagsWait+0x10a>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800b508:	f06f 0301 	mvn.w	r3, #1
 800b50c:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
    }
    while (rval != pdFAIL);
 800b50e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b510:	2b00      	cmp	r3, #0
 800b512:	d1af      	bne.n	800b474 <osThreadFlagsWait+0x70>
 800b514:	e002      	b.n	800b51c <osThreadFlagsWait+0x118>
            break;
 800b516:	bf00      	nop
 800b518:	e000      	b.n	800b51c <osThreadFlagsWait+0x118>
            break;
 800b51a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800b51c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b51e:	4618      	mov	r0, r3
 800b520:	3738      	adds	r7, #56	; 0x38
 800b522:	46bd      	mov	sp, r7
 800b524:	bd80      	pop	{r7, pc}
 800b526:	bf00      	nop
 800b528:	2000130c 	.word	0x2000130c

0800b52c <osDelay>:

osStatus_t osDelay (uint32_t ticks) {
 800b52c:	b580      	push	{r7, lr}
 800b52e:	b086      	sub	sp, #24
 800b530:	af00      	add	r7, sp, #0
 800b532:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b534:	f3ef 8305 	mrs	r3, IPSR
 800b538:	613b      	str	r3, [r7, #16]
  return(result);
 800b53a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d10f      	bne.n	800b560 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b540:	f3ef 8310 	mrs	r3, PRIMASK
 800b544:	60fb      	str	r3, [r7, #12]
  return(result);
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d105      	bne.n	800b558 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b54c:	f3ef 8311 	mrs	r3, BASEPRI
 800b550:	60bb      	str	r3, [r7, #8]
  return(result);
 800b552:	68bb      	ldr	r3, [r7, #8]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d007      	beq.n	800b568 <osDelay+0x3c>
 800b558:	4b0a      	ldr	r3, [pc, #40]	; (800b584 <osDelay+0x58>)
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	2b02      	cmp	r3, #2
 800b55e:	d103      	bne.n	800b568 <osDelay+0x3c>
    stat = osErrorISR;
 800b560:	f06f 0305 	mvn.w	r3, #5
 800b564:	617b      	str	r3, [r7, #20]
 800b566:	e007      	b.n	800b578 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800b568:	2300      	movs	r3, #0
 800b56a:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d002      	beq.n	800b578 <osDelay+0x4c>
      vTaskDelay(ticks);
 800b572:	6878      	ldr	r0, [r7, #4]
 800b574:	f001 fdd4 	bl	800d120 <vTaskDelay>
    }
  }

  return (stat);
 800b578:	697b      	ldr	r3, [r7, #20]
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	3718      	adds	r7, #24
 800b57e:	46bd      	mov	sp, r7
 800b580:	bd80      	pop	{r7, pc}
 800b582:	bf00      	nop
 800b584:	2000130c 	.word	0x2000130c

0800b588 <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800b588:	b580      	push	{r7, lr}
 800b58a:	b08a      	sub	sp, #40	; 0x28
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800b590:	2300      	movs	r3, #0
 800b592:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b594:	f3ef 8305 	mrs	r3, IPSR
 800b598:	613b      	str	r3, [r7, #16]
  return(result);
 800b59a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ()) {
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	f040 8085 	bne.w	800b6ac <osMutexNew+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b5a2:	f3ef 8310 	mrs	r3, PRIMASK
 800b5a6:	60fb      	str	r3, [r7, #12]
  return(result);
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d105      	bne.n	800b5ba <osMutexNew+0x32>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b5ae:	f3ef 8311 	mrs	r3, BASEPRI
 800b5b2:	60bb      	str	r3, [r7, #8]
  return(result);
 800b5b4:	68bb      	ldr	r3, [r7, #8]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d003      	beq.n	800b5c2 <osMutexNew+0x3a>
 800b5ba:	4b3f      	ldr	r3, [pc, #252]	; (800b6b8 <osMutexNew+0x130>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	2b02      	cmp	r3, #2
 800b5c0:	d074      	beq.n	800b6ac <osMutexNew+0x124>
    if (attr != NULL) {
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d003      	beq.n	800b5d0 <osMutexNew+0x48>
      type = attr->attr_bits;
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	685b      	ldr	r3, [r3, #4]
 800b5cc:	623b      	str	r3, [r7, #32]
 800b5ce:	e001      	b.n	800b5d4 <osMutexNew+0x4c>
    } else {
      type = 0U;
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	623b      	str	r3, [r7, #32]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800b5d4:	6a3b      	ldr	r3, [r7, #32]
 800b5d6:	f003 0301 	and.w	r3, r3, #1
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d002      	beq.n	800b5e4 <osMutexNew+0x5c>
      rmtx = 1U;
 800b5de:	2301      	movs	r3, #1
 800b5e0:	61fb      	str	r3, [r7, #28]
 800b5e2:	e001      	b.n	800b5e8 <osMutexNew+0x60>
    } else {
      rmtx = 0U;
 800b5e4:	2300      	movs	r3, #0
 800b5e6:	61fb      	str	r3, [r7, #28]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800b5e8:	6a3b      	ldr	r3, [r7, #32]
 800b5ea:	f003 0308 	and.w	r3, r3, #8
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d15c      	bne.n	800b6ac <osMutexNew+0x124>
      mem = -1;
 800b5f2:	f04f 33ff 	mov.w	r3, #4294967295
 800b5f6:	61bb      	str	r3, [r7, #24]

      if (attr != NULL) {
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d015      	beq.n	800b62a <osMutexNew+0xa2>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	689b      	ldr	r3, [r3, #8]
 800b602:	2b00      	cmp	r3, #0
 800b604:	d006      	beq.n	800b614 <osMutexNew+0x8c>
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	68db      	ldr	r3, [r3, #12]
 800b60a:	2b4f      	cmp	r3, #79	; 0x4f
 800b60c:	d902      	bls.n	800b614 <osMutexNew+0x8c>
          mem = 1;
 800b60e:	2301      	movs	r3, #1
 800b610:	61bb      	str	r3, [r7, #24]
 800b612:	e00c      	b.n	800b62e <osMutexNew+0xa6>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	689b      	ldr	r3, [r3, #8]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d108      	bne.n	800b62e <osMutexNew+0xa6>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	68db      	ldr	r3, [r3, #12]
 800b620:	2b00      	cmp	r3, #0
 800b622:	d104      	bne.n	800b62e <osMutexNew+0xa6>
            mem = 0;
 800b624:	2300      	movs	r3, #0
 800b626:	61bb      	str	r3, [r7, #24]
 800b628:	e001      	b.n	800b62e <osMutexNew+0xa6>
          }
        }
      }
      else {
        mem = 0;
 800b62a:	2300      	movs	r3, #0
 800b62c:	61bb      	str	r3, [r7, #24]
      }

      if (mem == 1) {
 800b62e:	69bb      	ldr	r3, [r7, #24]
 800b630:	2b01      	cmp	r3, #1
 800b632:	d112      	bne.n	800b65a <osMutexNew+0xd2>
        if (rmtx != 0U) {
 800b634:	69fb      	ldr	r3, [r7, #28]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d007      	beq.n	800b64a <osMutexNew+0xc2>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	689b      	ldr	r3, [r3, #8]
 800b63e:	4619      	mov	r1, r3
 800b640:	2004      	movs	r0, #4
 800b642:	f000 fc9c 	bl	800bf7e <xQueueCreateMutexStatic>
 800b646:	6278      	str	r0, [r7, #36]	; 0x24
 800b648:	e016      	b.n	800b678 <osMutexNew+0xf0>
        }
        else {
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	689b      	ldr	r3, [r3, #8]
 800b64e:	4619      	mov	r1, r3
 800b650:	2001      	movs	r0, #1
 800b652:	f000 fc94 	bl	800bf7e <xQueueCreateMutexStatic>
 800b656:	6278      	str	r0, [r7, #36]	; 0x24
 800b658:	e00e      	b.n	800b678 <osMutexNew+0xf0>
        }
      }
      else {
        if (mem == 0) {
 800b65a:	69bb      	ldr	r3, [r7, #24]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d10b      	bne.n	800b678 <osMutexNew+0xf0>
          if (rmtx != 0U) {
 800b660:	69fb      	ldr	r3, [r7, #28]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d004      	beq.n	800b670 <osMutexNew+0xe8>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 800b666:	2004      	movs	r0, #4
 800b668:	f000 fc71 	bl	800bf4e <xQueueCreateMutex>
 800b66c:	6278      	str	r0, [r7, #36]	; 0x24
 800b66e:	e003      	b.n	800b678 <osMutexNew+0xf0>
          } else {
            hMutex = xSemaphoreCreateMutex ();
 800b670:	2001      	movs	r0, #1
 800b672:	f000 fc6c 	bl	800bf4e <xQueueCreateMutex>
 800b676:	6278      	str	r0, [r7, #36]	; 0x24
          }
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800b678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00c      	beq.n	800b698 <osMutexNew+0x110>
        if (attr != NULL) {
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d003      	beq.n	800b68c <osMutexNew+0x104>
          name = attr->name;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	617b      	str	r3, [r7, #20]
 800b68a:	e001      	b.n	800b690 <osMutexNew+0x108>
        } else {
          name = NULL;
 800b68c:	2300      	movs	r3, #0
 800b68e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hMutex, name);
 800b690:	6979      	ldr	r1, [r7, #20]
 800b692:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b694:	f001 fb20 	bl	800ccd8 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800b698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d006      	beq.n	800b6ac <osMutexNew+0x124>
 800b69e:	69fb      	ldr	r3, [r7, #28]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d003      	beq.n	800b6ac <osMutexNew+0x124>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800b6a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b6a6:	f043 0301 	orr.w	r3, r3, #1
 800b6aa:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800b6ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	3728      	adds	r7, #40	; 0x28
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	bd80      	pop	{r7, pc}
 800b6b6:	bf00      	nop
 800b6b8:	2000130c 	.word	0x2000130c

0800b6bc <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800b6bc:	b580      	push	{r7, lr}
 800b6be:	b088      	sub	sp, #32
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
 800b6c4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	f023 0301 	bic.w	r3, r3, #1
 800b6cc:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	f003 0301 	and.w	r3, r3, #1
 800b6d4:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b6da:	f3ef 8305 	mrs	r3, IPSR
 800b6de:	613b      	str	r3, [r7, #16]
  return(result);
 800b6e0:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d10f      	bne.n	800b706 <osMutexAcquire+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b6e6:	f3ef 8310 	mrs	r3, PRIMASK
 800b6ea:	60fb      	str	r3, [r7, #12]
  return(result);
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d105      	bne.n	800b6fe <osMutexAcquire+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b6f2:	f3ef 8311 	mrs	r3, BASEPRI
 800b6f6:	60bb      	str	r3, [r7, #8]
  return(result);
 800b6f8:	68bb      	ldr	r3, [r7, #8]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d007      	beq.n	800b70e <osMutexAcquire+0x52>
 800b6fe:	4b1d      	ldr	r3, [pc, #116]	; (800b774 <osMutexAcquire+0xb8>)
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	2b02      	cmp	r3, #2
 800b704:	d103      	bne.n	800b70e <osMutexAcquire+0x52>
    stat = osErrorISR;
 800b706:	f06f 0305 	mvn.w	r3, #5
 800b70a:	61fb      	str	r3, [r7, #28]
 800b70c:	e02c      	b.n	800b768 <osMutexAcquire+0xac>
  }
  else if (hMutex == NULL) {
 800b70e:	69bb      	ldr	r3, [r7, #24]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d103      	bne.n	800b71c <osMutexAcquire+0x60>
    stat = osErrorParameter;
 800b714:	f06f 0303 	mvn.w	r3, #3
 800b718:	61fb      	str	r3, [r7, #28]
 800b71a:	e025      	b.n	800b768 <osMutexAcquire+0xac>
  }
  else {
    if (rmtx != 0U) {
 800b71c:	697b      	ldr	r3, [r7, #20]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d011      	beq.n	800b746 <osMutexAcquire+0x8a>
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800b722:	6839      	ldr	r1, [r7, #0]
 800b724:	69b8      	ldr	r0, [r7, #24]
 800b726:	f000 fc78 	bl	800c01a <xQueueTakeMutexRecursive>
 800b72a:	4603      	mov	r3, r0
 800b72c:	2b01      	cmp	r3, #1
 800b72e:	d01b      	beq.n	800b768 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	2b00      	cmp	r3, #0
 800b734:	d003      	beq.n	800b73e <osMutexAcquire+0x82>
          stat = osErrorTimeout;
 800b736:	f06f 0301 	mvn.w	r3, #1
 800b73a:	61fb      	str	r3, [r7, #28]
 800b73c:	e014      	b.n	800b768 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800b73e:	f06f 0302 	mvn.w	r3, #2
 800b742:	61fb      	str	r3, [r7, #28]
 800b744:	e010      	b.n	800b768 <osMutexAcquire+0xac>
        }
      }
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800b746:	6839      	ldr	r1, [r7, #0]
 800b748:	69b8      	ldr	r0, [r7, #24]
 800b74a:	f000 fff5 	bl	800c738 <xQueueSemaphoreTake>
 800b74e:	4603      	mov	r3, r0
 800b750:	2b01      	cmp	r3, #1
 800b752:	d009      	beq.n	800b768 <osMutexAcquire+0xac>
        if (timeout != 0U) {
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d003      	beq.n	800b762 <osMutexAcquire+0xa6>
          stat = osErrorTimeout;
 800b75a:	f06f 0301 	mvn.w	r3, #1
 800b75e:	61fb      	str	r3, [r7, #28]
 800b760:	e002      	b.n	800b768 <osMutexAcquire+0xac>
        } else {
          stat = osErrorResource;
 800b762:	f06f 0302 	mvn.w	r3, #2
 800b766:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800b768:	69fb      	ldr	r3, [r7, #28]
}
 800b76a:	4618      	mov	r0, r3
 800b76c:	3720      	adds	r7, #32
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}
 800b772:	bf00      	nop
 800b774:	2000130c 	.word	0x2000130c

0800b778 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800b778:	b580      	push	{r7, lr}
 800b77a:	b088      	sub	sp, #32
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	f023 0301 	bic.w	r3, r3, #1
 800b786:	61bb      	str	r3, [r7, #24]

  rmtx = (uint32_t)mutex_id & 1U;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	f003 0301 	and.w	r3, r3, #1
 800b78e:	617b      	str	r3, [r7, #20]

  stat = osOK;
 800b790:	2300      	movs	r3, #0
 800b792:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b794:	f3ef 8305 	mrs	r3, IPSR
 800b798:	613b      	str	r3, [r7, #16]
  return(result);
 800b79a:	693b      	ldr	r3, [r7, #16]

  if (IS_IRQ()) {
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d10f      	bne.n	800b7c0 <osMutexRelease+0x48>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b7a0:	f3ef 8310 	mrs	r3, PRIMASK
 800b7a4:	60fb      	str	r3, [r7, #12]
  return(result);
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d105      	bne.n	800b7b8 <osMutexRelease+0x40>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b7ac:	f3ef 8311 	mrs	r3, BASEPRI
 800b7b0:	60bb      	str	r3, [r7, #8]
  return(result);
 800b7b2:	68bb      	ldr	r3, [r7, #8]
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d007      	beq.n	800b7c8 <osMutexRelease+0x50>
 800b7b8:	4b16      	ldr	r3, [pc, #88]	; (800b814 <osMutexRelease+0x9c>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	2b02      	cmp	r3, #2
 800b7be:	d103      	bne.n	800b7c8 <osMutexRelease+0x50>
    stat = osErrorISR;
 800b7c0:	f06f 0305 	mvn.w	r3, #5
 800b7c4:	61fb      	str	r3, [r7, #28]
 800b7c6:	e01f      	b.n	800b808 <osMutexRelease+0x90>
  }
  else if (hMutex == NULL) {
 800b7c8:	69bb      	ldr	r3, [r7, #24]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d103      	bne.n	800b7d6 <osMutexRelease+0x5e>
    stat = osErrorParameter;
 800b7ce:	f06f 0303 	mvn.w	r3, #3
 800b7d2:	61fb      	str	r3, [r7, #28]
 800b7d4:	e018      	b.n	800b808 <osMutexRelease+0x90>
  }
  else {
    if (rmtx != 0U) {
 800b7d6:	697b      	ldr	r3, [r7, #20]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d009      	beq.n	800b7f0 <osMutexRelease+0x78>
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800b7dc:	69b8      	ldr	r0, [r7, #24]
 800b7de:	f000 fbe9 	bl	800bfb4 <xQueueGiveMutexRecursive>
 800b7e2:	4603      	mov	r3, r0
 800b7e4:	2b01      	cmp	r3, #1
 800b7e6:	d00f      	beq.n	800b808 <osMutexRelease+0x90>
        stat = osErrorResource;
 800b7e8:	f06f 0302 	mvn.w	r3, #2
 800b7ec:	61fb      	str	r3, [r7, #28]
 800b7ee:	e00b      	b.n	800b808 <osMutexRelease+0x90>
      }
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	2200      	movs	r2, #0
 800b7f4:	2100      	movs	r1, #0
 800b7f6:	69b8      	ldr	r0, [r7, #24]
 800b7f8:	f000 fcaa 	bl	800c150 <xQueueGenericSend>
 800b7fc:	4603      	mov	r3, r0
 800b7fe:	2b01      	cmp	r3, #1
 800b800:	d002      	beq.n	800b808 <osMutexRelease+0x90>
        stat = osErrorResource;
 800b802:	f06f 0302 	mvn.w	r3, #2
 800b806:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return (stat);
 800b808:	69fb      	ldr	r3, [r7, #28]
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3720      	adds	r7, #32
 800b80e:	46bd      	mov	sp, r7
 800b810:	bd80      	pop	{r7, pc}
 800b812:	bf00      	nop
 800b814:	2000130c 	.word	0x2000130c

0800b818 <osSemaphoreNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800b818:	b580      	push	{r7, lr}
 800b81a:	b08c      	sub	sp, #48	; 0x30
 800b81c:	af02      	add	r7, sp, #8
 800b81e:	60f8      	str	r0, [r7, #12]
 800b820:	60b9      	str	r1, [r7, #8]
 800b822:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800b824:	2300      	movs	r3, #0
 800b826:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b828:	f3ef 8305 	mrs	r3, IPSR
 800b82c:	61bb      	str	r3, [r7, #24]
  return(result);
 800b82e:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800b830:	2b00      	cmp	r3, #0
 800b832:	f040 8087 	bne.w	800b944 <osSemaphoreNew+0x12c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b836:	f3ef 8310 	mrs	r3, PRIMASK
 800b83a:	617b      	str	r3, [r7, #20]
  return(result);
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	2b00      	cmp	r3, #0
 800b840:	d105      	bne.n	800b84e <osSemaphoreNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b842:	f3ef 8311 	mrs	r3, BASEPRI
 800b846:	613b      	str	r3, [r7, #16]
  return(result);
 800b848:	693b      	ldr	r3, [r7, #16]
 800b84a:	2b00      	cmp	r3, #0
 800b84c:	d003      	beq.n	800b856 <osSemaphoreNew+0x3e>
 800b84e:	4b40      	ldr	r3, [pc, #256]	; (800b950 <osSemaphoreNew+0x138>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	2b02      	cmp	r3, #2
 800b854:	d076      	beq.n	800b944 <osSemaphoreNew+0x12c>
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d073      	beq.n	800b944 <osSemaphoreNew+0x12c>
 800b85c:	68ba      	ldr	r2, [r7, #8]
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	429a      	cmp	r2, r3
 800b862:	d86f      	bhi.n	800b944 <osSemaphoreNew+0x12c>
    mem = -1;
 800b864:	f04f 33ff 	mov.w	r3, #4294967295
 800b868:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d015      	beq.n	800b89c <osSemaphoreNew+0x84>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	689b      	ldr	r3, [r3, #8]
 800b874:	2b00      	cmp	r3, #0
 800b876:	d006      	beq.n	800b886 <osSemaphoreNew+0x6e>
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	68db      	ldr	r3, [r3, #12]
 800b87c:	2b4f      	cmp	r3, #79	; 0x4f
 800b87e:	d902      	bls.n	800b886 <osSemaphoreNew+0x6e>
        mem = 1;
 800b880:	2301      	movs	r3, #1
 800b882:	623b      	str	r3, [r7, #32]
 800b884:	e00c      	b.n	800b8a0 <osSemaphoreNew+0x88>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	689b      	ldr	r3, [r3, #8]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d108      	bne.n	800b8a0 <osSemaphoreNew+0x88>
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	68db      	ldr	r3, [r3, #12]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d104      	bne.n	800b8a0 <osSemaphoreNew+0x88>
          mem = 0;
 800b896:	2300      	movs	r3, #0
 800b898:	623b      	str	r3, [r7, #32]
 800b89a:	e001      	b.n	800b8a0 <osSemaphoreNew+0x88>
        }
      }
    }
    else {
      mem = 0;
 800b89c:	2300      	movs	r3, #0
 800b89e:	623b      	str	r3, [r7, #32]
    }

    if (mem != -1) {
 800b8a0:	6a3b      	ldr	r3, [r7, #32]
 800b8a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8a6:	d04d      	beq.n	800b944 <osSemaphoreNew+0x12c>
      if (max_count == 1U) {
 800b8a8:	68fb      	ldr	r3, [r7, #12]
 800b8aa:	2b01      	cmp	r3, #1
 800b8ac:	d129      	bne.n	800b902 <osSemaphoreNew+0xea>
        if (mem == 1) {
 800b8ae:	6a3b      	ldr	r3, [r7, #32]
 800b8b0:	2b01      	cmp	r3, #1
 800b8b2:	d10b      	bne.n	800b8cc <osSemaphoreNew+0xb4>
          hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	689a      	ldr	r2, [r3, #8]
 800b8b8:	2303      	movs	r3, #3
 800b8ba:	9300      	str	r3, [sp, #0]
 800b8bc:	4613      	mov	r3, r2
 800b8be:	2200      	movs	r2, #0
 800b8c0:	2100      	movs	r1, #0
 800b8c2:	2001      	movs	r0, #1
 800b8c4:	f000 fa54 	bl	800bd70 <xQueueGenericCreateStatic>
 800b8c8:	6278      	str	r0, [r7, #36]	; 0x24
 800b8ca:	e005      	b.n	800b8d8 <osSemaphoreNew+0xc0>
        }
        else {
          hSemaphore = xSemaphoreCreateBinary();
 800b8cc:	2203      	movs	r2, #3
 800b8ce:	2100      	movs	r1, #0
 800b8d0:	2001      	movs	r0, #1
 800b8d2:	f000 fac0 	bl	800be56 <xQueueGenericCreate>
 800b8d6:	6278      	str	r0, [r7, #36]	; 0x24
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800b8d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d022      	beq.n	800b924 <osSemaphoreNew+0x10c>
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	d01f      	beq.n	800b924 <osSemaphoreNew+0x10c>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	2200      	movs	r2, #0
 800b8e8:	2100      	movs	r1, #0
 800b8ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b8ec:	f000 fc30 	bl	800c150 <xQueueGenericSend>
 800b8f0:	4603      	mov	r3, r0
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	d016      	beq.n	800b924 <osSemaphoreNew+0x10c>
            vSemaphoreDelete (hSemaphore);
 800b8f6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b8f8:	f001 f8a3 	bl	800ca42 <vQueueDelete>
            hSemaphore = NULL;
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	627b      	str	r3, [r7, #36]	; 0x24
 800b900:	e010      	b.n	800b924 <osSemaphoreNew+0x10c>
          }
        }
      }
      else {
        if (mem == 1) {
 800b902:	6a3b      	ldr	r3, [r7, #32]
 800b904:	2b01      	cmp	r3, #1
 800b906:	d108      	bne.n	800b91a <osSemaphoreNew+0x102>
          hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	689b      	ldr	r3, [r3, #8]
 800b90c:	461a      	mov	r2, r3
 800b90e:	68b9      	ldr	r1, [r7, #8]
 800b910:	68f8      	ldr	r0, [r7, #12]
 800b912:	f000 fbb7 	bl	800c084 <xQueueCreateCountingSemaphoreStatic>
 800b916:	6278      	str	r0, [r7, #36]	; 0x24
 800b918:	e004      	b.n	800b924 <osSemaphoreNew+0x10c>
        }
        else {
          hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800b91a:	68b9      	ldr	r1, [r7, #8]
 800b91c:	68f8      	ldr	r0, [r7, #12]
 800b91e:	f000 fbe6 	bl	800c0ee <xQueueCreateCountingSemaphore>
 800b922:	6278      	str	r0, [r7, #36]	; 0x24
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800b924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b926:	2b00      	cmp	r3, #0
 800b928:	d00c      	beq.n	800b944 <osSemaphoreNew+0x12c>
        if (attr != NULL) {
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d003      	beq.n	800b938 <osSemaphoreNew+0x120>
          name = attr->name;
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	61fb      	str	r3, [r7, #28]
 800b936:	e001      	b.n	800b93c <osSemaphoreNew+0x124>
        } else {
          name = NULL;
 800b938:	2300      	movs	r3, #0
 800b93a:	61fb      	str	r3, [r7, #28]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800b93c:	69f9      	ldr	r1, [r7, #28]
 800b93e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b940:	f001 f9ca 	bl	800ccd8 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800b944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b946:	4618      	mov	r0, r3
 800b948:	3728      	adds	r7, #40	; 0x28
 800b94a:	46bd      	mov	sp, r7
 800b94c:	bd80      	pop	{r7, pc}
 800b94e:	bf00      	nop
 800b950:	2000130c 	.word	0x2000130c

0800b954 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800b954:	b580      	push	{r7, lr}
 800b956:	b088      	sub	sp, #32
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
 800b95c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800b962:	2300      	movs	r3, #0
 800b964:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800b966:	69bb      	ldr	r3, [r7, #24]
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d103      	bne.n	800b974 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800b96c:	f06f 0303 	mvn.w	r3, #3
 800b970:	61fb      	str	r3, [r7, #28]
 800b972:	e04b      	b.n	800ba0c <osSemaphoreAcquire+0xb8>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b974:	f3ef 8305 	mrs	r3, IPSR
 800b978:	617b      	str	r3, [r7, #20]
  return(result);
 800b97a:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d10f      	bne.n	800b9a0 <osSemaphoreAcquire+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800b980:	f3ef 8310 	mrs	r3, PRIMASK
 800b984:	613b      	str	r3, [r7, #16]
  return(result);
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d105      	bne.n	800b998 <osSemaphoreAcquire+0x44>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800b98c:	f3ef 8311 	mrs	r3, BASEPRI
 800b990:	60fb      	str	r3, [r7, #12]
  return(result);
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	2b00      	cmp	r3, #0
 800b996:	d026      	beq.n	800b9e6 <osSemaphoreAcquire+0x92>
 800b998:	4b1f      	ldr	r3, [pc, #124]	; (800ba18 <osSemaphoreAcquire+0xc4>)
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	2b02      	cmp	r3, #2
 800b99e:	d122      	bne.n	800b9e6 <osSemaphoreAcquire+0x92>
    if (timeout != 0U) {
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d003      	beq.n	800b9ae <osSemaphoreAcquire+0x5a>
      stat = osErrorParameter;
 800b9a6:	f06f 0303 	mvn.w	r3, #3
 800b9aa:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800b9ac:	e02d      	b.n	800ba0a <osSemaphoreAcquire+0xb6>
    }
    else {
      yield = pdFALSE;
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800b9b2:	f107 0308 	add.w	r3, r7, #8
 800b9b6:	461a      	mov	r2, r3
 800b9b8:	2100      	movs	r1, #0
 800b9ba:	69b8      	ldr	r0, [r7, #24]
 800b9bc:	f000 ffc4 	bl	800c948 <xQueueReceiveFromISR>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	2b01      	cmp	r3, #1
 800b9c4:	d003      	beq.n	800b9ce <osSemaphoreAcquire+0x7a>
        stat = osErrorResource;
 800b9c6:	f06f 0302 	mvn.w	r3, #2
 800b9ca:	61fb      	str	r3, [r7, #28]
    if (timeout != 0U) {
 800b9cc:	e01d      	b.n	800ba0a <osSemaphoreAcquire+0xb6>
      } else {
        portYIELD_FROM_ISR (yield);
 800b9ce:	68bb      	ldr	r3, [r7, #8]
 800b9d0:	2b00      	cmp	r3, #0
 800b9d2:	d01a      	beq.n	800ba0a <osSemaphoreAcquire+0xb6>
 800b9d4:	4b11      	ldr	r3, [pc, #68]	; (800ba1c <osSemaphoreAcquire+0xc8>)
 800b9d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b9da:	601a      	str	r2, [r3, #0]
 800b9dc:	f3bf 8f4f 	dsb	sy
 800b9e0:	f3bf 8f6f 	isb	sy
    if (timeout != 0U) {
 800b9e4:	e011      	b.n	800ba0a <osSemaphoreAcquire+0xb6>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800b9e6:	6839      	ldr	r1, [r7, #0]
 800b9e8:	69b8      	ldr	r0, [r7, #24]
 800b9ea:	f000 fea5 	bl	800c738 <xQueueSemaphoreTake>
 800b9ee:	4603      	mov	r3, r0
 800b9f0:	2b01      	cmp	r3, #1
 800b9f2:	d00b      	beq.n	800ba0c <osSemaphoreAcquire+0xb8>
      if (timeout != 0U) {
 800b9f4:	683b      	ldr	r3, [r7, #0]
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d003      	beq.n	800ba02 <osSemaphoreAcquire+0xae>
        stat = osErrorTimeout;
 800b9fa:	f06f 0301 	mvn.w	r3, #1
 800b9fe:	61fb      	str	r3, [r7, #28]
 800ba00:	e004      	b.n	800ba0c <osSemaphoreAcquire+0xb8>
      } else {
        stat = osErrorResource;
 800ba02:	f06f 0302 	mvn.w	r3, #2
 800ba06:	61fb      	str	r3, [r7, #28]
 800ba08:	e000      	b.n	800ba0c <osSemaphoreAcquire+0xb8>
    if (timeout != 0U) {
 800ba0a:	bf00      	nop
      }
    }
  }

  return (stat);
 800ba0c:	69fb      	ldr	r3, [r7, #28]
}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	3720      	adds	r7, #32
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}
 800ba16:	bf00      	nop
 800ba18:	2000130c 	.word	0x2000130c
 800ba1c:	e000ed04 	.word	0xe000ed04

0800ba20 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b088      	sub	sp, #32
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	61fb      	str	r3, [r7, #28]

  if (hSemaphore == NULL) {
 800ba30:	69bb      	ldr	r3, [r7, #24]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d103      	bne.n	800ba3e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800ba36:	f06f 0303 	mvn.w	r3, #3
 800ba3a:	61fb      	str	r3, [r7, #28]
 800ba3c:	e03e      	b.n	800babc <osSemaphoreRelease+0x9c>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ba3e:	f3ef 8305 	mrs	r3, IPSR
 800ba42:	617b      	str	r3, [r7, #20]
  return(result);
 800ba44:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d10f      	bne.n	800ba6a <osSemaphoreRelease+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800ba4a:	f3ef 8310 	mrs	r3, PRIMASK
 800ba4e:	613b      	str	r3, [r7, #16]
  return(result);
 800ba50:	693b      	ldr	r3, [r7, #16]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d105      	bne.n	800ba62 <osSemaphoreRelease+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800ba56:	f3ef 8311 	mrs	r3, BASEPRI
 800ba5a:	60fb      	str	r3, [r7, #12]
  return(result);
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d01e      	beq.n	800baa0 <osSemaphoreRelease+0x80>
 800ba62:	4b19      	ldr	r3, [pc, #100]	; (800bac8 <osSemaphoreRelease+0xa8>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	2b02      	cmp	r3, #2
 800ba68:	d11a      	bne.n	800baa0 <osSemaphoreRelease+0x80>
    yield = pdFALSE;
 800ba6a:	2300      	movs	r3, #0
 800ba6c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ba6e:	f107 0308 	add.w	r3, r7, #8
 800ba72:	4619      	mov	r1, r3
 800ba74:	69b8      	ldr	r0, [r7, #24]
 800ba76:	f000 fcf9 	bl	800c46c <xQueueGiveFromISR>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	2b01      	cmp	r3, #1
 800ba7e:	d003      	beq.n	800ba88 <osSemaphoreRelease+0x68>
      stat = osErrorResource;
 800ba80:	f06f 0302 	mvn.w	r3, #2
 800ba84:	61fb      	str	r3, [r7, #28]
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ba86:	e018      	b.n	800baba <osSemaphoreRelease+0x9a>
    } else {
      portYIELD_FROM_ISR (yield);
 800ba88:	68bb      	ldr	r3, [r7, #8]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d015      	beq.n	800baba <osSemaphoreRelease+0x9a>
 800ba8e:	4b0f      	ldr	r3, [pc, #60]	; (800bacc <osSemaphoreRelease+0xac>)
 800ba90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba94:	601a      	str	r2, [r3, #0]
 800ba96:	f3bf 8f4f 	dsb	sy
 800ba9a:	f3bf 8f6f 	isb	sy
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800ba9e:	e00c      	b.n	800baba <osSemaphoreRelease+0x9a>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800baa0:	2300      	movs	r3, #0
 800baa2:	2200      	movs	r2, #0
 800baa4:	2100      	movs	r1, #0
 800baa6:	69b8      	ldr	r0, [r7, #24]
 800baa8:	f000 fb52 	bl	800c150 <xQueueGenericSend>
 800baac:	4603      	mov	r3, r0
 800baae:	2b01      	cmp	r3, #1
 800bab0:	d004      	beq.n	800babc <osSemaphoreRelease+0x9c>
      stat = osErrorResource;
 800bab2:	f06f 0302 	mvn.w	r3, #2
 800bab6:	61fb      	str	r3, [r7, #28]
 800bab8:	e000      	b.n	800babc <osSemaphoreRelease+0x9c>
    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800baba:	bf00      	nop
    }
  }

  return (stat);
 800babc:	69fb      	ldr	r3, [r7, #28]
}
 800babe:	4618      	mov	r0, r3
 800bac0:	3720      	adds	r7, #32
 800bac2:	46bd      	mov	sp, r7
 800bac4:	bd80      	pop	{r7, pc}
 800bac6:	bf00      	nop
 800bac8:	2000130c 	.word	0x2000130c
 800bacc:	e000ed04 	.word	0xe000ed04

0800bad0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800bad0:	b480      	push	{r7}
 800bad2:	b085      	sub	sp, #20
 800bad4:	af00      	add	r7, sp, #0
 800bad6:	60f8      	str	r0, [r7, #12]
 800bad8:	60b9      	str	r1, [r7, #8]
 800bada:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	4a07      	ldr	r2, [pc, #28]	; (800bafc <vApplicationGetIdleTaskMemory+0x2c>)
 800bae0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800bae2:	68bb      	ldr	r3, [r7, #8]
 800bae4:	4a06      	ldr	r2, [pc, #24]	; (800bb00 <vApplicationGetIdleTaskMemory+0x30>)
 800bae6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	f44f 7200 	mov.w	r2, #512	; 0x200
 800baee:	601a      	str	r2, [r3, #0]
}
 800baf0:	bf00      	nop
 800baf2:	3714      	adds	r7, #20
 800baf4:	46bd      	mov	sp, r7
 800baf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafa:	4770      	bx	lr
 800bafc:	20001310 	.word	0x20001310
 800bb00:	2000136c 	.word	0x2000136c

0800bb04 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800bb04:	b480      	push	{r7}
 800bb06:	b085      	sub	sp, #20
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	60f8      	str	r0, [r7, #12]
 800bb0c:	60b9      	str	r1, [r7, #8]
 800bb0e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800bb10:	68fb      	ldr	r3, [r7, #12]
 800bb12:	4a07      	ldr	r2, [pc, #28]	; (800bb30 <vApplicationGetTimerTaskMemory+0x2c>)
 800bb14:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	4a06      	ldr	r2, [pc, #24]	; (800bb34 <vApplicationGetTimerTaskMemory+0x30>)
 800bb1a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800bb22:	601a      	str	r2, [r3, #0]
}
 800bb24:	bf00      	nop
 800bb26:	3714      	adds	r7, #20
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2e:	4770      	bx	lr
 800bb30:	20001b6c 	.word	0x20001b6c
 800bb34:	20001bc8 	.word	0x20001bc8

0800bb38 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800bb38:	b480      	push	{r7}
 800bb3a:	b083      	sub	sp, #12
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	f103 0208 	add.w	r2, r3, #8
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	f04f 32ff 	mov.w	r2, #4294967295
 800bb50:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	f103 0208 	add.w	r2, r3, #8
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	f103 0208 	add.w	r2, r3, #8
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2200      	movs	r2, #0
 800bb6a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800bb6c:	bf00      	nop
 800bb6e:	370c      	adds	r7, #12
 800bb70:	46bd      	mov	sp, r7
 800bb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb76:	4770      	bx	lr

0800bb78 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800bb78:	b480      	push	{r7}
 800bb7a:	b083      	sub	sp, #12
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2200      	movs	r2, #0
 800bb84:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800bb86:	bf00      	nop
 800bb88:	370c      	adds	r7, #12
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb90:	4770      	bx	lr

0800bb92 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bb92:	b480      	push	{r7}
 800bb94:	b085      	sub	sp, #20
 800bb96:	af00      	add	r7, sp, #0
 800bb98:	6078      	str	r0, [r7, #4]
 800bb9a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800bb9c:	687b      	ldr	r3, [r7, #4]
 800bb9e:	685b      	ldr	r3, [r3, #4]
 800bba0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	68fa      	ldr	r2, [r7, #12]
 800bba6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	689a      	ldr	r2, [r3, #8]
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	689b      	ldr	r3, [r3, #8]
 800bbb4:	683a      	ldr	r2, [r7, #0]
 800bbb6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	683a      	ldr	r2, [r7, #0]
 800bbbc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800bbbe:	683b      	ldr	r3, [r7, #0]
 800bbc0:	687a      	ldr	r2, [r7, #4]
 800bbc2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	1c5a      	adds	r2, r3, #1
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	601a      	str	r2, [r3, #0]
}
 800bbce:	bf00      	nop
 800bbd0:	3714      	adds	r7, #20
 800bbd2:	46bd      	mov	sp, r7
 800bbd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd8:	4770      	bx	lr

0800bbda <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800bbda:	b480      	push	{r7}
 800bbdc:	b085      	sub	sp, #20
 800bbde:	af00      	add	r7, sp, #0
 800bbe0:	6078      	str	r0, [r7, #4]
 800bbe2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800bbea:	68bb      	ldr	r3, [r7, #8]
 800bbec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bbf0:	d103      	bne.n	800bbfa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	691b      	ldr	r3, [r3, #16]
 800bbf6:	60fb      	str	r3, [r7, #12]
 800bbf8:	e00c      	b.n	800bc14 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	3308      	adds	r3, #8
 800bbfe:	60fb      	str	r3, [r7, #12]
 800bc00:	e002      	b.n	800bc08 <vListInsert+0x2e>
 800bc02:	68fb      	ldr	r3, [r7, #12]
 800bc04:	685b      	ldr	r3, [r3, #4]
 800bc06:	60fb      	str	r3, [r7, #12]
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	685b      	ldr	r3, [r3, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	68ba      	ldr	r2, [r7, #8]
 800bc10:	429a      	cmp	r2, r3
 800bc12:	d2f6      	bcs.n	800bc02 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	685a      	ldr	r2, [r3, #4]
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800bc1c:	683b      	ldr	r3, [r7, #0]
 800bc1e:	685b      	ldr	r3, [r3, #4]
 800bc20:	683a      	ldr	r2, [r7, #0]
 800bc22:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	68fa      	ldr	r2, [r7, #12]
 800bc28:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	683a      	ldr	r2, [r7, #0]
 800bc2e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800bc30:	683b      	ldr	r3, [r7, #0]
 800bc32:	687a      	ldr	r2, [r7, #4]
 800bc34:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	681b      	ldr	r3, [r3, #0]
 800bc3a:	1c5a      	adds	r2, r3, #1
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	601a      	str	r2, [r3, #0]
}
 800bc40:	bf00      	nop
 800bc42:	3714      	adds	r7, #20
 800bc44:	46bd      	mov	sp, r7
 800bc46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4a:	4770      	bx	lr

0800bc4c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	b085      	sub	sp, #20
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	691b      	ldr	r3, [r3, #16]
 800bc58:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	685b      	ldr	r3, [r3, #4]
 800bc5e:	687a      	ldr	r2, [r7, #4]
 800bc60:	6892      	ldr	r2, [r2, #8]
 800bc62:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	689b      	ldr	r3, [r3, #8]
 800bc68:	687a      	ldr	r2, [r7, #4]
 800bc6a:	6852      	ldr	r2, [r2, #4]
 800bc6c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	685b      	ldr	r3, [r3, #4]
 800bc72:	687a      	ldr	r2, [r7, #4]
 800bc74:	429a      	cmp	r2, r3
 800bc76:	d103      	bne.n	800bc80 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	689a      	ldr	r2, [r3, #8]
 800bc7c:	68fb      	ldr	r3, [r7, #12]
 800bc7e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	2200      	movs	r2, #0
 800bc84:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	1e5a      	subs	r2, r3, #1
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	681b      	ldr	r3, [r3, #0]
}
 800bc94:	4618      	mov	r0, r3
 800bc96:	3714      	adds	r7, #20
 800bc98:	46bd      	mov	sp, r7
 800bc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9e:	4770      	bx	lr

0800bca0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800bca0:	b580      	push	{r7, lr}
 800bca2:	b084      	sub	sp, #16
 800bca4:	af00      	add	r7, sp, #0
 800bca6:	6078      	str	r0, [r7, #4]
 800bca8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800bcaa:	687b      	ldr	r3, [r7, #4]
 800bcac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d109      	bne.n	800bcc8 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800bcb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcb8:	f383 8811 	msr	BASEPRI, r3
 800bcbc:	f3bf 8f6f 	isb	sy
 800bcc0:	f3bf 8f4f 	dsb	sy
 800bcc4:	60bb      	str	r3, [r7, #8]
 800bcc6:	e7fe      	b.n	800bcc6 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800bcc8:	f002 ff30 	bl	800eb2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	681a      	ldr	r2, [r3, #0]
 800bcd0:	68fb      	ldr	r3, [r7, #12]
 800bcd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcd4:	68f9      	ldr	r1, [r7, #12]
 800bcd6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bcd8:	fb01 f303 	mul.w	r3, r1, r3
 800bcdc:	441a      	add	r2, r3
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800bce2:	68fb      	ldr	r3, [r7, #12]
 800bce4:	2200      	movs	r2, #0
 800bce6:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	681a      	ldr	r2, [r3, #0]
 800bcec:	68fb      	ldr	r3, [r7, #12]
 800bcee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	681a      	ldr	r2, [r3, #0]
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcf8:	3b01      	subs	r3, #1
 800bcfa:	68f9      	ldr	r1, [r7, #12]
 800bcfc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800bcfe:	fb01 f303 	mul.w	r3, r1, r3
 800bd02:	441a      	add	r2, r3
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	22ff      	movs	r2, #255	; 0xff
 800bd0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	22ff      	movs	r2, #255	; 0xff
 800bd14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800bd18:	683b      	ldr	r3, [r7, #0]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d114      	bne.n	800bd48 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	691b      	ldr	r3, [r3, #16]
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d01a      	beq.n	800bd5c <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	3310      	adds	r3, #16
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	f001 fce4 	bl	800d6f8 <xTaskRemoveFromEventList>
 800bd30:	4603      	mov	r3, r0
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d012      	beq.n	800bd5c <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800bd36:	4b0d      	ldr	r3, [pc, #52]	; (800bd6c <xQueueGenericReset+0xcc>)
 800bd38:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bd3c:	601a      	str	r2, [r3, #0]
 800bd3e:	f3bf 8f4f 	dsb	sy
 800bd42:	f3bf 8f6f 	isb	sy
 800bd46:	e009      	b.n	800bd5c <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800bd48:	68fb      	ldr	r3, [r7, #12]
 800bd4a:	3310      	adds	r3, #16
 800bd4c:	4618      	mov	r0, r3
 800bd4e:	f7ff fef3 	bl	800bb38 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	3324      	adds	r3, #36	; 0x24
 800bd56:	4618      	mov	r0, r3
 800bd58:	f7ff feee 	bl	800bb38 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800bd5c:	f002 ff14 	bl	800eb88 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800bd60:	2301      	movs	r3, #1
}
 800bd62:	4618      	mov	r0, r3
 800bd64:	3710      	adds	r7, #16
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}
 800bd6a:	bf00      	nop
 800bd6c:	e000ed04 	.word	0xe000ed04

0800bd70 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b08e      	sub	sp, #56	; 0x38
 800bd74:	af02      	add	r7, sp, #8
 800bd76:	60f8      	str	r0, [r7, #12]
 800bd78:	60b9      	str	r1, [r7, #8]
 800bd7a:	607a      	str	r2, [r7, #4]
 800bd7c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d109      	bne.n	800bd98 <xQueueGenericCreateStatic+0x28>
 800bd84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd88:	f383 8811 	msr	BASEPRI, r3
 800bd8c:	f3bf 8f6f 	isb	sy
 800bd90:	f3bf 8f4f 	dsb	sy
 800bd94:	62bb      	str	r3, [r7, #40]	; 0x28
 800bd96:	e7fe      	b.n	800bd96 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800bd98:	683b      	ldr	r3, [r7, #0]
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d109      	bne.n	800bdb2 <xQueueGenericCreateStatic+0x42>
 800bd9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bda2:	f383 8811 	msr	BASEPRI, r3
 800bda6:	f3bf 8f6f 	isb	sy
 800bdaa:	f3bf 8f4f 	dsb	sy
 800bdae:	627b      	str	r3, [r7, #36]	; 0x24
 800bdb0:	e7fe      	b.n	800bdb0 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d002      	beq.n	800bdbe <xQueueGenericCreateStatic+0x4e>
 800bdb8:	68bb      	ldr	r3, [r7, #8]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d001      	beq.n	800bdc2 <xQueueGenericCreateStatic+0x52>
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	e000      	b.n	800bdc4 <xQueueGenericCreateStatic+0x54>
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d109      	bne.n	800bddc <xQueueGenericCreateStatic+0x6c>
 800bdc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdcc:	f383 8811 	msr	BASEPRI, r3
 800bdd0:	f3bf 8f6f 	isb	sy
 800bdd4:	f3bf 8f4f 	dsb	sy
 800bdd8:	623b      	str	r3, [r7, #32]
 800bdda:	e7fe      	b.n	800bdda <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d102      	bne.n	800bde8 <xQueueGenericCreateStatic+0x78>
 800bde2:	68bb      	ldr	r3, [r7, #8]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d101      	bne.n	800bdec <xQueueGenericCreateStatic+0x7c>
 800bde8:	2301      	movs	r3, #1
 800bdea:	e000      	b.n	800bdee <xQueueGenericCreateStatic+0x7e>
 800bdec:	2300      	movs	r3, #0
 800bdee:	2b00      	cmp	r3, #0
 800bdf0:	d109      	bne.n	800be06 <xQueueGenericCreateStatic+0x96>
 800bdf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdf6:	f383 8811 	msr	BASEPRI, r3
 800bdfa:	f3bf 8f6f 	isb	sy
 800bdfe:	f3bf 8f4f 	dsb	sy
 800be02:	61fb      	str	r3, [r7, #28]
 800be04:	e7fe      	b.n	800be04 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800be06:	2350      	movs	r3, #80	; 0x50
 800be08:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800be0a:	697b      	ldr	r3, [r7, #20]
 800be0c:	2b50      	cmp	r3, #80	; 0x50
 800be0e:	d009      	beq.n	800be24 <xQueueGenericCreateStatic+0xb4>
 800be10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be14:	f383 8811 	msr	BASEPRI, r3
 800be18:	f3bf 8f6f 	isb	sy
 800be1c:	f3bf 8f4f 	dsb	sy
 800be20:	61bb      	str	r3, [r7, #24]
 800be22:	e7fe      	b.n	800be22 <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800be24:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800be26:	683b      	ldr	r3, [r7, #0]
 800be28:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800be2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d00d      	beq.n	800be4c <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800be30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be32:	2201      	movs	r2, #1
 800be34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800be38:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800be3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800be3e:	9300      	str	r3, [sp, #0]
 800be40:	4613      	mov	r3, r2
 800be42:	687a      	ldr	r2, [r7, #4]
 800be44:	68b9      	ldr	r1, [r7, #8]
 800be46:	68f8      	ldr	r0, [r7, #12]
 800be48:	f000 f844 	bl	800bed4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800be4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800be4e:	4618      	mov	r0, r3
 800be50:	3730      	adds	r7, #48	; 0x30
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}

0800be56 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800be56:	b580      	push	{r7, lr}
 800be58:	b08a      	sub	sp, #40	; 0x28
 800be5a:	af02      	add	r7, sp, #8
 800be5c:	60f8      	str	r0, [r7, #12]
 800be5e:	60b9      	str	r1, [r7, #8]
 800be60:	4613      	mov	r3, r2
 800be62:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	2b00      	cmp	r3, #0
 800be68:	d109      	bne.n	800be7e <xQueueGenericCreate+0x28>
 800be6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be6e:	f383 8811 	msr	BASEPRI, r3
 800be72:	f3bf 8f6f 	isb	sy
 800be76:	f3bf 8f4f 	dsb	sy
 800be7a:	613b      	str	r3, [r7, #16]
 800be7c:	e7fe      	b.n	800be7c <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800be7e:	68bb      	ldr	r3, [r7, #8]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d102      	bne.n	800be8a <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800be84:	2300      	movs	r3, #0
 800be86:	61fb      	str	r3, [r7, #28]
 800be88:	e004      	b.n	800be94 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	68ba      	ldr	r2, [r7, #8]
 800be8e:	fb02 f303 	mul.w	r3, r2, r3
 800be92:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800be94:	69fb      	ldr	r3, [r7, #28]
 800be96:	3350      	adds	r3, #80	; 0x50
 800be98:	4618      	mov	r0, r3
 800be9a:	f002 ff61 	bl	800ed60 <pvPortMalloc>
 800be9e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800bea0:	69bb      	ldr	r3, [r7, #24]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d011      	beq.n	800beca <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800bea6:	69bb      	ldr	r3, [r7, #24]
 800bea8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	3350      	adds	r3, #80	; 0x50
 800beae:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800beb0:	69bb      	ldr	r3, [r7, #24]
 800beb2:	2200      	movs	r2, #0
 800beb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800beb8:	79fa      	ldrb	r2, [r7, #7]
 800beba:	69bb      	ldr	r3, [r7, #24]
 800bebc:	9300      	str	r3, [sp, #0]
 800bebe:	4613      	mov	r3, r2
 800bec0:	697a      	ldr	r2, [r7, #20]
 800bec2:	68b9      	ldr	r1, [r7, #8]
 800bec4:	68f8      	ldr	r0, [r7, #12]
 800bec6:	f000 f805 	bl	800bed4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800beca:	69bb      	ldr	r3, [r7, #24]
	}
 800becc:	4618      	mov	r0, r3
 800bece:	3720      	adds	r7, #32
 800bed0:	46bd      	mov	sp, r7
 800bed2:	bd80      	pop	{r7, pc}

0800bed4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800bed4:	b580      	push	{r7, lr}
 800bed6:	b084      	sub	sp, #16
 800bed8:	af00      	add	r7, sp, #0
 800beda:	60f8      	str	r0, [r7, #12]
 800bedc:	60b9      	str	r1, [r7, #8]
 800bede:	607a      	str	r2, [r7, #4]
 800bee0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800bee2:	68bb      	ldr	r3, [r7, #8]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d103      	bne.n	800bef0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800bee8:	69bb      	ldr	r3, [r7, #24]
 800beea:	69ba      	ldr	r2, [r7, #24]
 800beec:	601a      	str	r2, [r3, #0]
 800beee:	e002      	b.n	800bef6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800bef0:	69bb      	ldr	r3, [r7, #24]
 800bef2:	687a      	ldr	r2, [r7, #4]
 800bef4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800bef6:	69bb      	ldr	r3, [r7, #24]
 800bef8:	68fa      	ldr	r2, [r7, #12]
 800befa:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800befc:	69bb      	ldr	r3, [r7, #24]
 800befe:	68ba      	ldr	r2, [r7, #8]
 800bf00:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800bf02:	2101      	movs	r1, #1
 800bf04:	69b8      	ldr	r0, [r7, #24]
 800bf06:	f7ff fecb 	bl	800bca0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800bf0a:	69bb      	ldr	r3, [r7, #24]
 800bf0c:	78fa      	ldrb	r2, [r7, #3]
 800bf0e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800bf12:	bf00      	nop
 800bf14:	3710      	adds	r7, #16
 800bf16:	46bd      	mov	sp, r7
 800bf18:	bd80      	pop	{r7, pc}

0800bf1a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800bf1a:	b580      	push	{r7, lr}
 800bf1c:	b082      	sub	sp, #8
 800bf1e:	af00      	add	r7, sp, #0
 800bf20:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d00e      	beq.n	800bf46 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2200      	movs	r2, #0
 800bf2c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	2200      	movs	r2, #0
 800bf32:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	2200      	movs	r2, #0
 800bf38:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	2200      	movs	r2, #0
 800bf3e:	2100      	movs	r1, #0
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f000 f905 	bl	800c150 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800bf46:	bf00      	nop
 800bf48:	3708      	adds	r7, #8
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bd80      	pop	{r7, pc}

0800bf4e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800bf4e:	b580      	push	{r7, lr}
 800bf50:	b086      	sub	sp, #24
 800bf52:	af00      	add	r7, sp, #0
 800bf54:	4603      	mov	r3, r0
 800bf56:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bf58:	2301      	movs	r3, #1
 800bf5a:	617b      	str	r3, [r7, #20]
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800bf60:	79fb      	ldrb	r3, [r7, #7]
 800bf62:	461a      	mov	r2, r3
 800bf64:	6939      	ldr	r1, [r7, #16]
 800bf66:	6978      	ldr	r0, [r7, #20]
 800bf68:	f7ff ff75 	bl	800be56 <xQueueGenericCreate>
 800bf6c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bf6e:	68f8      	ldr	r0, [r7, #12]
 800bf70:	f7ff ffd3 	bl	800bf1a <prvInitialiseMutex>

		return xNewQueue;
 800bf74:	68fb      	ldr	r3, [r7, #12]
	}
 800bf76:	4618      	mov	r0, r3
 800bf78:	3718      	adds	r7, #24
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}

0800bf7e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800bf7e:	b580      	push	{r7, lr}
 800bf80:	b088      	sub	sp, #32
 800bf82:	af02      	add	r7, sp, #8
 800bf84:	4603      	mov	r3, r0
 800bf86:	6039      	str	r1, [r7, #0]
 800bf88:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	617b      	str	r3, [r7, #20]
 800bf8e:	2300      	movs	r3, #0
 800bf90:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800bf92:	79fb      	ldrb	r3, [r7, #7]
 800bf94:	9300      	str	r3, [sp, #0]
 800bf96:	683b      	ldr	r3, [r7, #0]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	6939      	ldr	r1, [r7, #16]
 800bf9c:	6978      	ldr	r0, [r7, #20]
 800bf9e:	f7ff fee7 	bl	800bd70 <xQueueGenericCreateStatic>
 800bfa2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800bfa4:	68f8      	ldr	r0, [r7, #12]
 800bfa6:	f7ff ffb8 	bl	800bf1a <prvInitialiseMutex>

		return xNewQueue;
 800bfaa:	68fb      	ldr	r3, [r7, #12]
	}
 800bfac:	4618      	mov	r0, r3
 800bfae:	3718      	adds	r7, #24
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 800bfb4:	b590      	push	{r4, r7, lr}
 800bfb6:	b087      	sub	sp, #28
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800bfc0:	693b      	ldr	r3, [r7, #16]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d109      	bne.n	800bfda <xQueueGiveMutexRecursive+0x26>
 800bfc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfca:	f383 8811 	msr	BASEPRI, r3
 800bfce:	f3bf 8f6f 	isb	sy
 800bfd2:	f3bf 8f4f 	dsb	sy
 800bfd6:	60fb      	str	r3, [r7, #12]
 800bfd8:	e7fe      	b.n	800bfd8 <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800bfda:	693b      	ldr	r3, [r7, #16]
 800bfdc:	689c      	ldr	r4, [r3, #8]
 800bfde:	f001 fd69 	bl	800dab4 <xTaskGetCurrentTaskHandle>
 800bfe2:	4603      	mov	r3, r0
 800bfe4:	429c      	cmp	r4, r3
 800bfe6:	d111      	bne.n	800c00c <xQueueGiveMutexRecursive+0x58>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 800bfe8:	693b      	ldr	r3, [r7, #16]
 800bfea:	68db      	ldr	r3, [r3, #12]
 800bfec:	1e5a      	subs	r2, r3, #1
 800bfee:	693b      	ldr	r3, [r7, #16]
 800bff0:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	68db      	ldr	r3, [r3, #12]
 800bff6:	2b00      	cmp	r3, #0
 800bff8:	d105      	bne.n	800c006 <xQueueGiveMutexRecursive+0x52>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 800bffa:	2300      	movs	r3, #0
 800bffc:	2200      	movs	r2, #0
 800bffe:	2100      	movs	r1, #0
 800c000:	6938      	ldr	r0, [r7, #16]
 800c002:	f000 f8a5 	bl	800c150 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 800c006:	2301      	movs	r3, #1
 800c008:	617b      	str	r3, [r7, #20]
 800c00a:	e001      	b.n	800c010 <xQueueGiveMutexRecursive+0x5c>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 800c00c:	2300      	movs	r3, #0
 800c00e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800c010:	697b      	ldr	r3, [r7, #20]
	}
 800c012:	4618      	mov	r0, r3
 800c014:	371c      	adds	r7, #28
 800c016:	46bd      	mov	sp, r7
 800c018:	bd90      	pop	{r4, r7, pc}

0800c01a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 800c01a:	b590      	push	{r4, r7, lr}
 800c01c:	b087      	sub	sp, #28
 800c01e:	af00      	add	r7, sp, #0
 800c020:	6078      	str	r0, [r7, #4]
 800c022:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d109      	bne.n	800c042 <xQueueTakeMutexRecursive+0x28>
 800c02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c032:	f383 8811 	msr	BASEPRI, r3
 800c036:	f3bf 8f6f 	isb	sy
 800c03a:	f3bf 8f4f 	dsb	sy
 800c03e:	60fb      	str	r3, [r7, #12]
 800c040:	e7fe      	b.n	800c040 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 800c042:	693b      	ldr	r3, [r7, #16]
 800c044:	689c      	ldr	r4, [r3, #8]
 800c046:	f001 fd35 	bl	800dab4 <xTaskGetCurrentTaskHandle>
 800c04a:	4603      	mov	r3, r0
 800c04c:	429c      	cmp	r4, r3
 800c04e:	d107      	bne.n	800c060 <xQueueTakeMutexRecursive+0x46>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800c050:	693b      	ldr	r3, [r7, #16]
 800c052:	68db      	ldr	r3, [r3, #12]
 800c054:	1c5a      	adds	r2, r3, #1
 800c056:	693b      	ldr	r3, [r7, #16]
 800c058:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800c05a:	2301      	movs	r3, #1
 800c05c:	617b      	str	r3, [r7, #20]
 800c05e:	e00c      	b.n	800c07a <xQueueTakeMutexRecursive+0x60>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 800c060:	6839      	ldr	r1, [r7, #0]
 800c062:	6938      	ldr	r0, [r7, #16]
 800c064:	f000 fb68 	bl	800c738 <xQueueSemaphoreTake>
 800c068:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800c06a:	697b      	ldr	r3, [r7, #20]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d004      	beq.n	800c07a <xQueueTakeMutexRecursive+0x60>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 800c070:	693b      	ldr	r3, [r7, #16]
 800c072:	68db      	ldr	r3, [r3, #12]
 800c074:	1c5a      	adds	r2, r3, #1
 800c076:	693b      	ldr	r3, [r7, #16]
 800c078:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800c07a:	697b      	ldr	r3, [r7, #20]
	}
 800c07c:	4618      	mov	r0, r3
 800c07e:	371c      	adds	r7, #28
 800c080:	46bd      	mov	sp, r7
 800c082:	bd90      	pop	{r4, r7, pc}

0800c084 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800c084:	b580      	push	{r7, lr}
 800c086:	b08a      	sub	sp, #40	; 0x28
 800c088:	af02      	add	r7, sp, #8
 800c08a:	60f8      	str	r0, [r7, #12]
 800c08c:	60b9      	str	r1, [r7, #8]
 800c08e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d109      	bne.n	800c0aa <xQueueCreateCountingSemaphoreStatic+0x26>
 800c096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c09a:	f383 8811 	msr	BASEPRI, r3
 800c09e:	f3bf 8f6f 	isb	sy
 800c0a2:	f3bf 8f4f 	dsb	sy
 800c0a6:	61bb      	str	r3, [r7, #24]
 800c0a8:	e7fe      	b.n	800c0a8 <xQueueCreateCountingSemaphoreStatic+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c0aa:	68ba      	ldr	r2, [r7, #8]
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	429a      	cmp	r2, r3
 800c0b0:	d909      	bls.n	800c0c6 <xQueueCreateCountingSemaphoreStatic+0x42>
 800c0b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c0b6:	f383 8811 	msr	BASEPRI, r3
 800c0ba:	f3bf 8f6f 	isb	sy
 800c0be:	f3bf 8f4f 	dsb	sy
 800c0c2:	617b      	str	r3, [r7, #20]
 800c0c4:	e7fe      	b.n	800c0c4 <xQueueCreateCountingSemaphoreStatic+0x40>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c0c6:	2302      	movs	r3, #2
 800c0c8:	9300      	str	r3, [sp, #0]
 800c0ca:	687b      	ldr	r3, [r7, #4]
 800c0cc:	2200      	movs	r2, #0
 800c0ce:	2100      	movs	r1, #0
 800c0d0:	68f8      	ldr	r0, [r7, #12]
 800c0d2:	f7ff fe4d 	bl	800bd70 <xQueueGenericCreateStatic>
 800c0d6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800c0d8:	69fb      	ldr	r3, [r7, #28]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d002      	beq.n	800c0e4 <xQueueCreateCountingSemaphoreStatic+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c0de:	69fb      	ldr	r3, [r7, #28]
 800c0e0:	68ba      	ldr	r2, [r7, #8]
 800c0e2:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c0e4:	69fb      	ldr	r3, [r7, #28]
	}
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	3720      	adds	r7, #32
 800c0ea:	46bd      	mov	sp, r7
 800c0ec:	bd80      	pop	{r7, pc}

0800c0ee <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800c0ee:	b580      	push	{r7, lr}
 800c0f0:	b086      	sub	sp, #24
 800c0f2:	af00      	add	r7, sp, #0
 800c0f4:	6078      	str	r0, [r7, #4]
 800c0f6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d109      	bne.n	800c112 <xQueueCreateCountingSemaphore+0x24>
 800c0fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c102:	f383 8811 	msr	BASEPRI, r3
 800c106:	f3bf 8f6f 	isb	sy
 800c10a:	f3bf 8f4f 	dsb	sy
 800c10e:	613b      	str	r3, [r7, #16]
 800c110:	e7fe      	b.n	800c110 <xQueueCreateCountingSemaphore+0x22>
		configASSERT( uxInitialCount <= uxMaxCount );
 800c112:	683a      	ldr	r2, [r7, #0]
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	429a      	cmp	r2, r3
 800c118:	d909      	bls.n	800c12e <xQueueCreateCountingSemaphore+0x40>
 800c11a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c11e:	f383 8811 	msr	BASEPRI, r3
 800c122:	f3bf 8f6f 	isb	sy
 800c126:	f3bf 8f4f 	dsb	sy
 800c12a:	60fb      	str	r3, [r7, #12]
 800c12c:	e7fe      	b.n	800c12c <xQueueCreateCountingSemaphore+0x3e>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800c12e:	2202      	movs	r2, #2
 800c130:	2100      	movs	r1, #0
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f7ff fe8f 	bl	800be56 <xQueueGenericCreate>
 800c138:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800c13a:	697b      	ldr	r3, [r7, #20]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d002      	beq.n	800c146 <xQueueCreateCountingSemaphore+0x58>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800c140:	697b      	ldr	r3, [r7, #20]
 800c142:	683a      	ldr	r2, [r7, #0]
 800c144:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800c146:	697b      	ldr	r3, [r7, #20]
	}
 800c148:	4618      	mov	r0, r3
 800c14a:	3718      	adds	r7, #24
 800c14c:	46bd      	mov	sp, r7
 800c14e:	bd80      	pop	{r7, pc}

0800c150 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c150:	b580      	push	{r7, lr}
 800c152:	b08e      	sub	sp, #56	; 0x38
 800c154:	af00      	add	r7, sp, #0
 800c156:	60f8      	str	r0, [r7, #12]
 800c158:	60b9      	str	r1, [r7, #8]
 800c15a:	607a      	str	r2, [r7, #4]
 800c15c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c15e:	2300      	movs	r3, #0
 800c160:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d109      	bne.n	800c180 <xQueueGenericSend+0x30>
 800c16c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c170:	f383 8811 	msr	BASEPRI, r3
 800c174:	f3bf 8f6f 	isb	sy
 800c178:	f3bf 8f4f 	dsb	sy
 800c17c:	62bb      	str	r3, [r7, #40]	; 0x28
 800c17e:	e7fe      	b.n	800c17e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c180:	68bb      	ldr	r3, [r7, #8]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d103      	bne.n	800c18e <xQueueGenericSend+0x3e>
 800c186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d101      	bne.n	800c192 <xQueueGenericSend+0x42>
 800c18e:	2301      	movs	r3, #1
 800c190:	e000      	b.n	800c194 <xQueueGenericSend+0x44>
 800c192:	2300      	movs	r3, #0
 800c194:	2b00      	cmp	r3, #0
 800c196:	d109      	bne.n	800c1ac <xQueueGenericSend+0x5c>
 800c198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c19c:	f383 8811 	msr	BASEPRI, r3
 800c1a0:	f3bf 8f6f 	isb	sy
 800c1a4:	f3bf 8f4f 	dsb	sy
 800c1a8:	627b      	str	r3, [r7, #36]	; 0x24
 800c1aa:	e7fe      	b.n	800c1aa <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c1ac:	683b      	ldr	r3, [r7, #0]
 800c1ae:	2b02      	cmp	r3, #2
 800c1b0:	d103      	bne.n	800c1ba <xQueueGenericSend+0x6a>
 800c1b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c1b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1b6:	2b01      	cmp	r3, #1
 800c1b8:	d101      	bne.n	800c1be <xQueueGenericSend+0x6e>
 800c1ba:	2301      	movs	r3, #1
 800c1bc:	e000      	b.n	800c1c0 <xQueueGenericSend+0x70>
 800c1be:	2300      	movs	r3, #0
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d109      	bne.n	800c1d8 <xQueueGenericSend+0x88>
 800c1c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1c8:	f383 8811 	msr	BASEPRI, r3
 800c1cc:	f3bf 8f6f 	isb	sy
 800c1d0:	f3bf 8f4f 	dsb	sy
 800c1d4:	623b      	str	r3, [r7, #32]
 800c1d6:	e7fe      	b.n	800c1d6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c1d8:	f001 fc7c 	bl	800dad4 <xTaskGetSchedulerState>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d102      	bne.n	800c1e8 <xQueueGenericSend+0x98>
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d101      	bne.n	800c1ec <xQueueGenericSend+0x9c>
 800c1e8:	2301      	movs	r3, #1
 800c1ea:	e000      	b.n	800c1ee <xQueueGenericSend+0x9e>
 800c1ec:	2300      	movs	r3, #0
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d109      	bne.n	800c206 <xQueueGenericSend+0xb6>
 800c1f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1f6:	f383 8811 	msr	BASEPRI, r3
 800c1fa:	f3bf 8f6f 	isb	sy
 800c1fe:	f3bf 8f4f 	dsb	sy
 800c202:	61fb      	str	r3, [r7, #28]
 800c204:	e7fe      	b.n	800c204 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c206:	f002 fc91 	bl	800eb2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c20a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c20c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c20e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c212:	429a      	cmp	r2, r3
 800c214:	d302      	bcc.n	800c21c <xQueueGenericSend+0xcc>
 800c216:	683b      	ldr	r3, [r7, #0]
 800c218:	2b02      	cmp	r3, #2
 800c21a:	d129      	bne.n	800c270 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c21c:	683a      	ldr	r2, [r7, #0]
 800c21e:	68b9      	ldr	r1, [r7, #8]
 800c220:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c222:	f000 fc48 	bl	800cab6 <prvCopyDataToQueue>
 800c226:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c22a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d010      	beq.n	800c252 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c232:	3324      	adds	r3, #36	; 0x24
 800c234:	4618      	mov	r0, r3
 800c236:	f001 fa5f 	bl	800d6f8 <xTaskRemoveFromEventList>
 800c23a:	4603      	mov	r3, r0
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d013      	beq.n	800c268 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c240:	4b3f      	ldr	r3, [pc, #252]	; (800c340 <xQueueGenericSend+0x1f0>)
 800c242:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c246:	601a      	str	r2, [r3, #0]
 800c248:	f3bf 8f4f 	dsb	sy
 800c24c:	f3bf 8f6f 	isb	sy
 800c250:	e00a      	b.n	800c268 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c252:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c254:	2b00      	cmp	r3, #0
 800c256:	d007      	beq.n	800c268 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c258:	4b39      	ldr	r3, [pc, #228]	; (800c340 <xQueueGenericSend+0x1f0>)
 800c25a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c25e:	601a      	str	r2, [r3, #0]
 800c260:	f3bf 8f4f 	dsb	sy
 800c264:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c268:	f002 fc8e 	bl	800eb88 <vPortExitCritical>
				return pdPASS;
 800c26c:	2301      	movs	r3, #1
 800c26e:	e063      	b.n	800c338 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	2b00      	cmp	r3, #0
 800c274:	d103      	bne.n	800c27e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c276:	f002 fc87 	bl	800eb88 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c27a:	2300      	movs	r3, #0
 800c27c:	e05c      	b.n	800c338 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c27e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c280:	2b00      	cmp	r3, #0
 800c282:	d106      	bne.n	800c292 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c284:	f107 0314 	add.w	r3, r7, #20
 800c288:	4618      	mov	r0, r3
 800c28a:	f001 fa99 	bl	800d7c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c28e:	2301      	movs	r3, #1
 800c290:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c292:	f002 fc79 	bl	800eb88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c296:	f000 ffdb 	bl	800d250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c29a:	f002 fc47 	bl	800eb2c <vPortEnterCritical>
 800c29e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c2a4:	b25b      	sxtb	r3, r3
 800c2a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2aa:	d103      	bne.n	800c2b4 <xQueueGenericSend+0x164>
 800c2ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ae:	2200      	movs	r2, #0
 800c2b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c2b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c2ba:	b25b      	sxtb	r3, r3
 800c2bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2c0:	d103      	bne.n	800c2ca <xQueueGenericSend+0x17a>
 800c2c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2c4:	2200      	movs	r2, #0
 800c2c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c2ca:	f002 fc5d 	bl	800eb88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c2ce:	1d3a      	adds	r2, r7, #4
 800c2d0:	f107 0314 	add.w	r3, r7, #20
 800c2d4:	4611      	mov	r1, r2
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f001 fa88 	bl	800d7ec <xTaskCheckForTimeOut>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d124      	bne.n	800c32c <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c2e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c2e4:	f000 fcdf 	bl	800cca6 <prvIsQueueFull>
 800c2e8:	4603      	mov	r3, r0
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d018      	beq.n	800c320 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c2ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2f0:	3310      	adds	r3, #16
 800c2f2:	687a      	ldr	r2, [r7, #4]
 800c2f4:	4611      	mov	r1, r2
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	f001 f9b0 	bl	800d65c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c2fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c2fe:	f000 fc6a 	bl	800cbd6 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c302:	f000 ffeb 	bl	800d2dc <xTaskResumeAll>
 800c306:	4603      	mov	r3, r0
 800c308:	2b00      	cmp	r3, #0
 800c30a:	f47f af7c 	bne.w	800c206 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800c30e:	4b0c      	ldr	r3, [pc, #48]	; (800c340 <xQueueGenericSend+0x1f0>)
 800c310:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c314:	601a      	str	r2, [r3, #0]
 800c316:	f3bf 8f4f 	dsb	sy
 800c31a:	f3bf 8f6f 	isb	sy
 800c31e:	e772      	b.n	800c206 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c320:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c322:	f000 fc58 	bl	800cbd6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c326:	f000 ffd9 	bl	800d2dc <xTaskResumeAll>
 800c32a:	e76c      	b.n	800c206 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c32c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c32e:	f000 fc52 	bl	800cbd6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c332:	f000 ffd3 	bl	800d2dc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c336:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3738      	adds	r7, #56	; 0x38
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}
 800c340:	e000ed04 	.word	0xe000ed04

0800c344 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c344:	b580      	push	{r7, lr}
 800c346:	b08e      	sub	sp, #56	; 0x38
 800c348:	af00      	add	r7, sp, #0
 800c34a:	60f8      	str	r0, [r7, #12]
 800c34c:	60b9      	str	r1, [r7, #8]
 800c34e:	607a      	str	r2, [r7, #4]
 800c350:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c358:	2b00      	cmp	r3, #0
 800c35a:	d109      	bne.n	800c370 <xQueueGenericSendFromISR+0x2c>
 800c35c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c360:	f383 8811 	msr	BASEPRI, r3
 800c364:	f3bf 8f6f 	isb	sy
 800c368:	f3bf 8f4f 	dsb	sy
 800c36c:	627b      	str	r3, [r7, #36]	; 0x24
 800c36e:	e7fe      	b.n	800c36e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d103      	bne.n	800c37e <xQueueGenericSendFromISR+0x3a>
 800c376:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d101      	bne.n	800c382 <xQueueGenericSendFromISR+0x3e>
 800c37e:	2301      	movs	r3, #1
 800c380:	e000      	b.n	800c384 <xQueueGenericSendFromISR+0x40>
 800c382:	2300      	movs	r3, #0
 800c384:	2b00      	cmp	r3, #0
 800c386:	d109      	bne.n	800c39c <xQueueGenericSendFromISR+0x58>
 800c388:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c38c:	f383 8811 	msr	BASEPRI, r3
 800c390:	f3bf 8f6f 	isb	sy
 800c394:	f3bf 8f4f 	dsb	sy
 800c398:	623b      	str	r3, [r7, #32]
 800c39a:	e7fe      	b.n	800c39a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c39c:	683b      	ldr	r3, [r7, #0]
 800c39e:	2b02      	cmp	r3, #2
 800c3a0:	d103      	bne.n	800c3aa <xQueueGenericSendFromISR+0x66>
 800c3a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3a6:	2b01      	cmp	r3, #1
 800c3a8:	d101      	bne.n	800c3ae <xQueueGenericSendFromISR+0x6a>
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	e000      	b.n	800c3b0 <xQueueGenericSendFromISR+0x6c>
 800c3ae:	2300      	movs	r3, #0
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d109      	bne.n	800c3c8 <xQueueGenericSendFromISR+0x84>
 800c3b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3b8:	f383 8811 	msr	BASEPRI, r3
 800c3bc:	f3bf 8f6f 	isb	sy
 800c3c0:	f3bf 8f4f 	dsb	sy
 800c3c4:	61fb      	str	r3, [r7, #28]
 800c3c6:	e7fe      	b.n	800c3c6 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c3c8:	f002 fc8c 	bl	800ece4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c3cc:	f3ef 8211 	mrs	r2, BASEPRI
 800c3d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c3d4:	f383 8811 	msr	BASEPRI, r3
 800c3d8:	f3bf 8f6f 	isb	sy
 800c3dc:	f3bf 8f4f 	dsb	sy
 800c3e0:	61ba      	str	r2, [r7, #24]
 800c3e2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c3e4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c3e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c3e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c3ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3f0:	429a      	cmp	r2, r3
 800c3f2:	d302      	bcc.n	800c3fa <xQueueGenericSendFromISR+0xb6>
 800c3f4:	683b      	ldr	r3, [r7, #0]
 800c3f6:	2b02      	cmp	r3, #2
 800c3f8:	d12c      	bne.n	800c454 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c3fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c400:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c404:	683a      	ldr	r2, [r7, #0]
 800c406:	68b9      	ldr	r1, [r7, #8]
 800c408:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c40a:	f000 fb54 	bl	800cab6 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c40e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800c412:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c416:	d112      	bne.n	800c43e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c41a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d016      	beq.n	800c44e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c422:	3324      	adds	r3, #36	; 0x24
 800c424:	4618      	mov	r0, r3
 800c426:	f001 f967 	bl	800d6f8 <xTaskRemoveFromEventList>
 800c42a:	4603      	mov	r3, r0
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d00e      	beq.n	800c44e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d00b      	beq.n	800c44e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2201      	movs	r2, #1
 800c43a:	601a      	str	r2, [r3, #0]
 800c43c:	e007      	b.n	800c44e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c43e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c442:	3301      	adds	r3, #1
 800c444:	b2db      	uxtb	r3, r3
 800c446:	b25a      	sxtb	r2, r3
 800c448:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c44a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c44e:	2301      	movs	r3, #1
 800c450:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800c452:	e001      	b.n	800c458 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c454:	2300      	movs	r3, #0
 800c456:	637b      	str	r3, [r7, #52]	; 0x34
 800c458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c45a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c45c:	693b      	ldr	r3, [r7, #16]
 800c45e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c462:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c464:	4618      	mov	r0, r3
 800c466:	3738      	adds	r7, #56	; 0x38
 800c468:	46bd      	mov	sp, r7
 800c46a:	bd80      	pop	{r7, pc}

0800c46c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c46c:	b580      	push	{r7, lr}
 800c46e:	b08e      	sub	sp, #56	; 0x38
 800c470:	af00      	add	r7, sp, #0
 800c472:	6078      	str	r0, [r7, #4]
 800c474:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800c47a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d109      	bne.n	800c494 <xQueueGiveFromISR+0x28>
	__asm volatile
 800c480:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c484:	f383 8811 	msr	BASEPRI, r3
 800c488:	f3bf 8f6f 	isb	sy
 800c48c:	f3bf 8f4f 	dsb	sy
 800c490:	623b      	str	r3, [r7, #32]
 800c492:	e7fe      	b.n	800c492 <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c494:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d009      	beq.n	800c4b0 <xQueueGiveFromISR+0x44>
 800c49c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4a0:	f383 8811 	msr	BASEPRI, r3
 800c4a4:	f3bf 8f6f 	isb	sy
 800c4a8:	f3bf 8f4f 	dsb	sy
 800c4ac:	61fb      	str	r3, [r7, #28]
 800c4ae:	e7fe      	b.n	800c4ae <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800c4b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4b2:	681b      	ldr	r3, [r3, #0]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d103      	bne.n	800c4c0 <xQueueGiveFromISR+0x54>
 800c4b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4ba:	689b      	ldr	r3, [r3, #8]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d101      	bne.n	800c4c4 <xQueueGiveFromISR+0x58>
 800c4c0:	2301      	movs	r3, #1
 800c4c2:	e000      	b.n	800c4c6 <xQueueGiveFromISR+0x5a>
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d109      	bne.n	800c4de <xQueueGiveFromISR+0x72>
 800c4ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ce:	f383 8811 	msr	BASEPRI, r3
 800c4d2:	f3bf 8f6f 	isb	sy
 800c4d6:	f3bf 8f4f 	dsb	sy
 800c4da:	61bb      	str	r3, [r7, #24]
 800c4dc:	e7fe      	b.n	800c4dc <xQueueGiveFromISR+0x70>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c4de:	f002 fc01 	bl	800ece4 <vPortValidateInterruptPriority>
	__asm volatile
 800c4e2:	f3ef 8211 	mrs	r2, BASEPRI
 800c4e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ea:	f383 8811 	msr	BASEPRI, r3
 800c4ee:	f3bf 8f6f 	isb	sy
 800c4f2:	f3bf 8f4f 	dsb	sy
 800c4f6:	617a      	str	r2, [r7, #20]
 800c4f8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800c4fa:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c4fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c502:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800c504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c508:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c50a:	429a      	cmp	r2, r3
 800c50c:	d22b      	bcs.n	800c566 <xQueueGiveFromISR+0xfa>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c50e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c510:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c514:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800c518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c51a:	1c5a      	adds	r2, r3, #1
 800c51c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c51e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c520:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c524:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c528:	d112      	bne.n	800c550 <xQueueGiveFromISR+0xe4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c52a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c52c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d016      	beq.n	800c560 <xQueueGiveFromISR+0xf4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c534:	3324      	adds	r3, #36	; 0x24
 800c536:	4618      	mov	r0, r3
 800c538:	f001 f8de 	bl	800d6f8 <xTaskRemoveFromEventList>
 800c53c:	4603      	mov	r3, r0
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d00e      	beq.n	800c560 <xQueueGiveFromISR+0xf4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c542:	683b      	ldr	r3, [r7, #0]
 800c544:	2b00      	cmp	r3, #0
 800c546:	d00b      	beq.n	800c560 <xQueueGiveFromISR+0xf4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	2201      	movs	r2, #1
 800c54c:	601a      	str	r2, [r3, #0]
 800c54e:	e007      	b.n	800c560 <xQueueGiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c550:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c554:	3301      	adds	r3, #1
 800c556:	b2db      	uxtb	r3, r3
 800c558:	b25a      	sxtb	r2, r3
 800c55a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c55c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c560:	2301      	movs	r3, #1
 800c562:	637b      	str	r3, [r7, #52]	; 0x34
 800c564:	e001      	b.n	800c56a <xQueueGiveFromISR+0xfe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c566:	2300      	movs	r3, #0
 800c568:	637b      	str	r3, [r7, #52]	; 0x34
 800c56a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c56c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c576:	4618      	mov	r0, r3
 800c578:	3738      	adds	r7, #56	; 0x38
 800c57a:	46bd      	mov	sp, r7
 800c57c:	bd80      	pop	{r7, pc}
	...

0800c580 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b08c      	sub	sp, #48	; 0x30
 800c584:	af00      	add	r7, sp, #0
 800c586:	60f8      	str	r0, [r7, #12]
 800c588:	60b9      	str	r1, [r7, #8]
 800c58a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c58c:	2300      	movs	r3, #0
 800c58e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c596:	2b00      	cmp	r3, #0
 800c598:	d109      	bne.n	800c5ae <xQueueReceive+0x2e>
	__asm volatile
 800c59a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c59e:	f383 8811 	msr	BASEPRI, r3
 800c5a2:	f3bf 8f6f 	isb	sy
 800c5a6:	f3bf 8f4f 	dsb	sy
 800c5aa:	623b      	str	r3, [r7, #32]
 800c5ac:	e7fe      	b.n	800c5ac <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c5ae:	68bb      	ldr	r3, [r7, #8]
 800c5b0:	2b00      	cmp	r3, #0
 800c5b2:	d103      	bne.n	800c5bc <xQueueReceive+0x3c>
 800c5b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c5b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d101      	bne.n	800c5c0 <xQueueReceive+0x40>
 800c5bc:	2301      	movs	r3, #1
 800c5be:	e000      	b.n	800c5c2 <xQueueReceive+0x42>
 800c5c0:	2300      	movs	r3, #0
 800c5c2:	2b00      	cmp	r3, #0
 800c5c4:	d109      	bne.n	800c5da <xQueueReceive+0x5a>
 800c5c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ca:	f383 8811 	msr	BASEPRI, r3
 800c5ce:	f3bf 8f6f 	isb	sy
 800c5d2:	f3bf 8f4f 	dsb	sy
 800c5d6:	61fb      	str	r3, [r7, #28]
 800c5d8:	e7fe      	b.n	800c5d8 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c5da:	f001 fa7b 	bl	800dad4 <xTaskGetSchedulerState>
 800c5de:	4603      	mov	r3, r0
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d102      	bne.n	800c5ea <xQueueReceive+0x6a>
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d101      	bne.n	800c5ee <xQueueReceive+0x6e>
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	e000      	b.n	800c5f0 <xQueueReceive+0x70>
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d109      	bne.n	800c608 <xQueueReceive+0x88>
 800c5f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5f8:	f383 8811 	msr	BASEPRI, r3
 800c5fc:	f3bf 8f6f 	isb	sy
 800c600:	f3bf 8f4f 	dsb	sy
 800c604:	61bb      	str	r3, [r7, #24]
 800c606:	e7fe      	b.n	800c606 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c608:	f002 fa90 	bl	800eb2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c60c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c60e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c610:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c614:	2b00      	cmp	r3, #0
 800c616:	d01f      	beq.n	800c658 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c618:	68b9      	ldr	r1, [r7, #8]
 800c61a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c61c:	f000 fab5 	bl	800cb8a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c622:	1e5a      	subs	r2, r3, #1
 800c624:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c626:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c62a:	691b      	ldr	r3, [r3, #16]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d00f      	beq.n	800c650 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c632:	3310      	adds	r3, #16
 800c634:	4618      	mov	r0, r3
 800c636:	f001 f85f 	bl	800d6f8 <xTaskRemoveFromEventList>
 800c63a:	4603      	mov	r3, r0
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d007      	beq.n	800c650 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c640:	4b3c      	ldr	r3, [pc, #240]	; (800c734 <xQueueReceive+0x1b4>)
 800c642:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c646:	601a      	str	r2, [r3, #0]
 800c648:	f3bf 8f4f 	dsb	sy
 800c64c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c650:	f002 fa9a 	bl	800eb88 <vPortExitCritical>
				return pdPASS;
 800c654:	2301      	movs	r3, #1
 800c656:	e069      	b.n	800c72c <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d103      	bne.n	800c666 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c65e:	f002 fa93 	bl	800eb88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c662:	2300      	movs	r3, #0
 800c664:	e062      	b.n	800c72c <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d106      	bne.n	800c67a <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c66c:	f107 0310 	add.w	r3, r7, #16
 800c670:	4618      	mov	r0, r3
 800c672:	f001 f8a5 	bl	800d7c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c676:	2301      	movs	r3, #1
 800c678:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c67a:	f002 fa85 	bl	800eb88 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c67e:	f000 fde7 	bl	800d250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c682:	f002 fa53 	bl	800eb2c <vPortEnterCritical>
 800c686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c688:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c68c:	b25b      	sxtb	r3, r3
 800c68e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c692:	d103      	bne.n	800c69c <xQueueReceive+0x11c>
 800c694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c696:	2200      	movs	r2, #0
 800c698:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c69c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c69e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c6a2:	b25b      	sxtb	r3, r3
 800c6a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6a8:	d103      	bne.n	800c6b2 <xQueueReceive+0x132>
 800c6aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c6b2:	f002 fa69 	bl	800eb88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c6b6:	1d3a      	adds	r2, r7, #4
 800c6b8:	f107 0310 	add.w	r3, r7, #16
 800c6bc:	4611      	mov	r1, r2
 800c6be:	4618      	mov	r0, r3
 800c6c0:	f001 f894 	bl	800d7ec <xTaskCheckForTimeOut>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d123      	bne.n	800c712 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c6ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c6cc:	f000 fad5 	bl	800cc7a <prvIsQueueEmpty>
 800c6d0:	4603      	mov	r3, r0
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d017      	beq.n	800c706 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c6d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c6d8:	3324      	adds	r3, #36	; 0x24
 800c6da:	687a      	ldr	r2, [r7, #4]
 800c6dc:	4611      	mov	r1, r2
 800c6de:	4618      	mov	r0, r3
 800c6e0:	f000 ffbc 	bl	800d65c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c6e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c6e6:	f000 fa76 	bl	800cbd6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c6ea:	f000 fdf7 	bl	800d2dc <xTaskResumeAll>
 800c6ee:	4603      	mov	r3, r0
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d189      	bne.n	800c608 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800c6f4:	4b0f      	ldr	r3, [pc, #60]	; (800c734 <xQueueReceive+0x1b4>)
 800c6f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6fa:	601a      	str	r2, [r3, #0]
 800c6fc:	f3bf 8f4f 	dsb	sy
 800c700:	f3bf 8f6f 	isb	sy
 800c704:	e780      	b.n	800c608 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800c706:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c708:	f000 fa65 	bl	800cbd6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c70c:	f000 fde6 	bl	800d2dc <xTaskResumeAll>
 800c710:	e77a      	b.n	800c608 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800c712:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c714:	f000 fa5f 	bl	800cbd6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c718:	f000 fde0 	bl	800d2dc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c71c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c71e:	f000 faac 	bl	800cc7a <prvIsQueueEmpty>
 800c722:	4603      	mov	r3, r0
 800c724:	2b00      	cmp	r3, #0
 800c726:	f43f af6f 	beq.w	800c608 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c72a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c72c:	4618      	mov	r0, r3
 800c72e:	3730      	adds	r7, #48	; 0x30
 800c730:	46bd      	mov	sp, r7
 800c732:	bd80      	pop	{r7, pc}
 800c734:	e000ed04 	.word	0xe000ed04

0800c738 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b08e      	sub	sp, #56	; 0x38
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
 800c740:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800c742:	2300      	movs	r3, #0
 800c744:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800c74a:	2300      	movs	r3, #0
 800c74c:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c74e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c750:	2b00      	cmp	r3, #0
 800c752:	d109      	bne.n	800c768 <xQueueSemaphoreTake+0x30>
 800c754:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c758:	f383 8811 	msr	BASEPRI, r3
 800c75c:	f3bf 8f6f 	isb	sy
 800c760:	f3bf 8f4f 	dsb	sy
 800c764:	623b      	str	r3, [r7, #32]
 800c766:	e7fe      	b.n	800c766 <xQueueSemaphoreTake+0x2e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800c768:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c76a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d009      	beq.n	800c784 <xQueueSemaphoreTake+0x4c>
 800c770:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c774:	f383 8811 	msr	BASEPRI, r3
 800c778:	f3bf 8f6f 	isb	sy
 800c77c:	f3bf 8f4f 	dsb	sy
 800c780:	61fb      	str	r3, [r7, #28]
 800c782:	e7fe      	b.n	800c782 <xQueueSemaphoreTake+0x4a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c784:	f001 f9a6 	bl	800dad4 <xTaskGetSchedulerState>
 800c788:	4603      	mov	r3, r0
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d102      	bne.n	800c794 <xQueueSemaphoreTake+0x5c>
 800c78e:	683b      	ldr	r3, [r7, #0]
 800c790:	2b00      	cmp	r3, #0
 800c792:	d101      	bne.n	800c798 <xQueueSemaphoreTake+0x60>
 800c794:	2301      	movs	r3, #1
 800c796:	e000      	b.n	800c79a <xQueueSemaphoreTake+0x62>
 800c798:	2300      	movs	r3, #0
 800c79a:	2b00      	cmp	r3, #0
 800c79c:	d109      	bne.n	800c7b2 <xQueueSemaphoreTake+0x7a>
 800c79e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7a2:	f383 8811 	msr	BASEPRI, r3
 800c7a6:	f3bf 8f6f 	isb	sy
 800c7aa:	f3bf 8f4f 	dsb	sy
 800c7ae:	61bb      	str	r3, [r7, #24]
 800c7b0:	e7fe      	b.n	800c7b0 <xQueueSemaphoreTake+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c7b2:	f002 f9bb 	bl	800eb2c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800c7b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7ba:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800c7bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d024      	beq.n	800c80c <xQueueSemaphoreTake+0xd4>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800c7c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7c4:	1e5a      	subs	r2, r3, #1
 800c7c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7c8:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c7ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	2b00      	cmp	r3, #0
 800c7d0:	d104      	bne.n	800c7dc <xQueueSemaphoreTake+0xa4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800c7d2:	f001 faf1 	bl	800ddb8 <pvTaskIncrementMutexHeldCount>
 800c7d6:	4602      	mov	r2, r0
 800c7d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7da:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c7dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7de:	691b      	ldr	r3, [r3, #16]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d00f      	beq.n	800c804 <xQueueSemaphoreTake+0xcc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c7e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7e6:	3310      	adds	r3, #16
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f000 ff85 	bl	800d6f8 <xTaskRemoveFromEventList>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d007      	beq.n	800c804 <xQueueSemaphoreTake+0xcc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c7f4:	4b53      	ldr	r3, [pc, #332]	; (800c944 <xQueueSemaphoreTake+0x20c>)
 800c7f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c7fa:	601a      	str	r2, [r3, #0]
 800c7fc:	f3bf 8f4f 	dsb	sy
 800c800:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c804:	f002 f9c0 	bl	800eb88 <vPortExitCritical>
				return pdPASS;
 800c808:	2301      	movs	r3, #1
 800c80a:	e096      	b.n	800c93a <xQueueSemaphoreTake+0x202>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d110      	bne.n	800c834 <xQueueSemaphoreTake+0xfc>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800c812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c814:	2b00      	cmp	r3, #0
 800c816:	d009      	beq.n	800c82c <xQueueSemaphoreTake+0xf4>
 800c818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c81c:	f383 8811 	msr	BASEPRI, r3
 800c820:	f3bf 8f6f 	isb	sy
 800c824:	f3bf 8f4f 	dsb	sy
 800c828:	617b      	str	r3, [r7, #20]
 800c82a:	e7fe      	b.n	800c82a <xQueueSemaphoreTake+0xf2>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800c82c:	f002 f9ac 	bl	800eb88 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c830:	2300      	movs	r3, #0
 800c832:	e082      	b.n	800c93a <xQueueSemaphoreTake+0x202>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c836:	2b00      	cmp	r3, #0
 800c838:	d106      	bne.n	800c848 <xQueueSemaphoreTake+0x110>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c83a:	f107 030c 	add.w	r3, r7, #12
 800c83e:	4618      	mov	r0, r3
 800c840:	f000 ffbe 	bl	800d7c0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c844:	2301      	movs	r3, #1
 800c846:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c848:	f002 f99e 	bl	800eb88 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c84c:	f000 fd00 	bl	800d250 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c850:	f002 f96c 	bl	800eb2c <vPortEnterCritical>
 800c854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c856:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c85a:	b25b      	sxtb	r3, r3
 800c85c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c860:	d103      	bne.n	800c86a <xQueueSemaphoreTake+0x132>
 800c862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c864:	2200      	movs	r2, #0
 800c866:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c86a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c86c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c870:	b25b      	sxtb	r3, r3
 800c872:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c876:	d103      	bne.n	800c880 <xQueueSemaphoreTake+0x148>
 800c878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c87a:	2200      	movs	r2, #0
 800c87c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c880:	f002 f982 	bl	800eb88 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c884:	463a      	mov	r2, r7
 800c886:	f107 030c 	add.w	r3, r7, #12
 800c88a:	4611      	mov	r1, r2
 800c88c:	4618      	mov	r0, r3
 800c88e:	f000 ffad 	bl	800d7ec <xTaskCheckForTimeOut>
 800c892:	4603      	mov	r3, r0
 800c894:	2b00      	cmp	r3, #0
 800c896:	d132      	bne.n	800c8fe <xQueueSemaphoreTake+0x1c6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c898:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c89a:	f000 f9ee 	bl	800cc7a <prvIsQueueEmpty>
 800c89e:	4603      	mov	r3, r0
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d026      	beq.n	800c8f2 <xQueueSemaphoreTake+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800c8a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d109      	bne.n	800c8c0 <xQueueSemaphoreTake+0x188>
					{
						taskENTER_CRITICAL();
 800c8ac:	f002 f93e 	bl	800eb2c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800c8b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8b2:	689b      	ldr	r3, [r3, #8]
 800c8b4:	4618      	mov	r0, r3
 800c8b6:	f001 f92b 	bl	800db10 <xTaskPriorityInherit>
 800c8ba:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800c8bc:	f002 f964 	bl	800eb88 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800c8c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8c2:	3324      	adds	r3, #36	; 0x24
 800c8c4:	683a      	ldr	r2, [r7, #0]
 800c8c6:	4611      	mov	r1, r2
 800c8c8:	4618      	mov	r0, r3
 800c8ca:	f000 fec7 	bl	800d65c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800c8ce:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c8d0:	f000 f981 	bl	800cbd6 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800c8d4:	f000 fd02 	bl	800d2dc <xTaskResumeAll>
 800c8d8:	4603      	mov	r3, r0
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	f47f af69 	bne.w	800c7b2 <xQueueSemaphoreTake+0x7a>
				{
					portYIELD_WITHIN_API();
 800c8e0:	4b18      	ldr	r3, [pc, #96]	; (800c944 <xQueueSemaphoreTake+0x20c>)
 800c8e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8e6:	601a      	str	r2, [r3, #0]
 800c8e8:	f3bf 8f4f 	dsb	sy
 800c8ec:	f3bf 8f6f 	isb	sy
 800c8f0:	e75f      	b.n	800c7b2 <xQueueSemaphoreTake+0x7a>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800c8f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c8f4:	f000 f96f 	bl	800cbd6 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c8f8:	f000 fcf0 	bl	800d2dc <xTaskResumeAll>
 800c8fc:	e759      	b.n	800c7b2 <xQueueSemaphoreTake+0x7a>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800c8fe:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c900:	f000 f969 	bl	800cbd6 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c904:	f000 fcea 	bl	800d2dc <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800c908:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c90a:	f000 f9b6 	bl	800cc7a <prvIsQueueEmpty>
 800c90e:	4603      	mov	r3, r0
 800c910:	2b00      	cmp	r3, #0
 800c912:	f43f af4e 	beq.w	800c7b2 <xQueueSemaphoreTake+0x7a>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800c916:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d00d      	beq.n	800c938 <xQueueSemaphoreTake+0x200>
					{
						taskENTER_CRITICAL();
 800c91c:	f002 f906 	bl	800eb2c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800c920:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800c922:	f000 f8b0 	bl	800ca86 <prvGetDisinheritPriorityAfterTimeout>
 800c926:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800c928:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c92a:	689b      	ldr	r3, [r3, #8]
 800c92c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c92e:	4618      	mov	r0, r3
 800c930:	f001 f9c2 	bl	800dcb8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800c934:	f002 f928 	bl	800eb88 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800c938:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800c93a:	4618      	mov	r0, r3
 800c93c:	3738      	adds	r7, #56	; 0x38
 800c93e:	46bd      	mov	sp, r7
 800c940:	bd80      	pop	{r7, pc}
 800c942:	bf00      	nop
 800c944:	e000ed04 	.word	0xe000ed04

0800c948 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800c948:	b580      	push	{r7, lr}
 800c94a:	b08e      	sub	sp, #56	; 0x38
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	60f8      	str	r0, [r7, #12]
 800c950:	60b9      	str	r1, [r7, #8]
 800c952:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d109      	bne.n	800c972 <xQueueReceiveFromISR+0x2a>
 800c95e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c962:	f383 8811 	msr	BASEPRI, r3
 800c966:	f3bf 8f6f 	isb	sy
 800c96a:	f3bf 8f4f 	dsb	sy
 800c96e:	623b      	str	r3, [r7, #32]
 800c970:	e7fe      	b.n	800c970 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c972:	68bb      	ldr	r3, [r7, #8]
 800c974:	2b00      	cmp	r3, #0
 800c976:	d103      	bne.n	800c980 <xQueueReceiveFromISR+0x38>
 800c978:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c97a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d101      	bne.n	800c984 <xQueueReceiveFromISR+0x3c>
 800c980:	2301      	movs	r3, #1
 800c982:	e000      	b.n	800c986 <xQueueReceiveFromISR+0x3e>
 800c984:	2300      	movs	r3, #0
 800c986:	2b00      	cmp	r3, #0
 800c988:	d109      	bne.n	800c99e <xQueueReceiveFromISR+0x56>
 800c98a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c98e:	f383 8811 	msr	BASEPRI, r3
 800c992:	f3bf 8f6f 	isb	sy
 800c996:	f3bf 8f4f 	dsb	sy
 800c99a:	61fb      	str	r3, [r7, #28]
 800c99c:	e7fe      	b.n	800c99c <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c99e:	f002 f9a1 	bl	800ece4 <vPortValidateInterruptPriority>
	__asm volatile
 800c9a2:	f3ef 8211 	mrs	r2, BASEPRI
 800c9a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9aa:	f383 8811 	msr	BASEPRI, r3
 800c9ae:	f3bf 8f6f 	isb	sy
 800c9b2:	f3bf 8f4f 	dsb	sy
 800c9b6:	61ba      	str	r2, [r7, #24]
 800c9b8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800c9ba:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c9bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c9be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9c2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c9c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9c6:	2b00      	cmp	r3, #0
 800c9c8:	d02f      	beq.n	800ca2a <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800c9ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c9d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c9d4:	68b9      	ldr	r1, [r7, #8]
 800c9d6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c9d8:	f000 f8d7 	bl	800cb8a <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c9dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9de:	1e5a      	subs	r2, r3, #1
 800c9e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9e2:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800c9e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800c9e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9ec:	d112      	bne.n	800ca14 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c9ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9f0:	691b      	ldr	r3, [r3, #16]
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d016      	beq.n	800ca24 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c9f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c9f8:	3310      	adds	r3, #16
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f000 fe7c 	bl	800d6f8 <xTaskRemoveFromEventList>
 800ca00:	4603      	mov	r3, r0
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d00e      	beq.n	800ca24 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	d00b      	beq.n	800ca24 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	2201      	movs	r2, #1
 800ca10:	601a      	str	r2, [r3, #0]
 800ca12:	e007      	b.n	800ca24 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800ca14:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ca18:	3301      	adds	r3, #1
 800ca1a:	b2db      	uxtb	r3, r3
 800ca1c:	b25a      	sxtb	r2, r3
 800ca1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ca20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800ca24:	2301      	movs	r3, #1
 800ca26:	637b      	str	r3, [r7, #52]	; 0x34
 800ca28:	e001      	b.n	800ca2e <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	637b      	str	r3, [r7, #52]	; 0x34
 800ca2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca30:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ca32:	693b      	ldr	r3, [r7, #16]
 800ca34:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ca38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	3738      	adds	r7, #56	; 0x38
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}

0800ca42 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800ca42:	b580      	push	{r7, lr}
 800ca44:	b084      	sub	sp, #16
 800ca46:	af00      	add	r7, sp, #0
 800ca48:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d109      	bne.n	800ca68 <vQueueDelete+0x26>
	__asm volatile
 800ca54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca58:	f383 8811 	msr	BASEPRI, r3
 800ca5c:	f3bf 8f6f 	isb	sy
 800ca60:	f3bf 8f4f 	dsb	sy
 800ca64:	60bb      	str	r3, [r7, #8]
 800ca66:	e7fe      	b.n	800ca66 <vQueueDelete+0x24>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800ca68:	68f8      	ldr	r0, [r7, #12]
 800ca6a:	f000 f95d 	bl	800cd28 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800ca6e:	68fb      	ldr	r3, [r7, #12]
 800ca70:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d102      	bne.n	800ca7e <vQueueDelete+0x3c>
		{
			vPortFree( pxQueue );
 800ca78:	68f8      	ldr	r0, [r7, #12]
 800ca7a:	f002 fa33 	bl	800eee4 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800ca7e:	bf00      	nop
 800ca80:	3710      	adds	r7, #16
 800ca82:	46bd      	mov	sp, r7
 800ca84:	bd80      	pop	{r7, pc}

0800ca86 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800ca86:	b480      	push	{r7}
 800ca88:	b085      	sub	sp, #20
 800ca8a:	af00      	add	r7, sp, #0
 800ca8c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d006      	beq.n	800caa4 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800caa0:	60fb      	str	r3, [r7, #12]
 800caa2:	e001      	b.n	800caa8 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800caa4:	2300      	movs	r3, #0
 800caa6:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800caa8:	68fb      	ldr	r3, [r7, #12]
	}
 800caaa:	4618      	mov	r0, r3
 800caac:	3714      	adds	r7, #20
 800caae:	46bd      	mov	sp, r7
 800cab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab4:	4770      	bx	lr

0800cab6 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800cab6:	b580      	push	{r7, lr}
 800cab8:	b086      	sub	sp, #24
 800caba:	af00      	add	r7, sp, #0
 800cabc:	60f8      	str	r0, [r7, #12]
 800cabe:	60b9      	str	r1, [r7, #8]
 800cac0:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800cac2:	2300      	movs	r3, #0
 800cac4:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800caca:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d10d      	bne.n	800caf0 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	2b00      	cmp	r3, #0
 800cada:	d14d      	bne.n	800cb78 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	689b      	ldr	r3, [r3, #8]
 800cae0:	4618      	mov	r0, r3
 800cae2:	f001 f87d 	bl	800dbe0 <xTaskPriorityDisinherit>
 800cae6:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	2200      	movs	r2, #0
 800caec:	609a      	str	r2, [r3, #8]
 800caee:	e043      	b.n	800cb78 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d119      	bne.n	800cb2a <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	6858      	ldr	r0, [r3, #4]
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cafe:	461a      	mov	r2, r3
 800cb00:	68b9      	ldr	r1, [r7, #8]
 800cb02:	f004 f941 	bl	8010d88 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	685a      	ldr	r2, [r3, #4]
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb0e:	441a      	add	r2, r3
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	685a      	ldr	r2, [r3, #4]
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	689b      	ldr	r3, [r3, #8]
 800cb1c:	429a      	cmp	r2, r3
 800cb1e:	d32b      	bcc.n	800cb78 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	681a      	ldr	r2, [r3, #0]
 800cb24:	68fb      	ldr	r3, [r7, #12]
 800cb26:	605a      	str	r2, [r3, #4]
 800cb28:	e026      	b.n	800cb78 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800cb2a:	68fb      	ldr	r3, [r7, #12]
 800cb2c:	68d8      	ldr	r0, [r3, #12]
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb32:	461a      	mov	r2, r3
 800cb34:	68b9      	ldr	r1, [r7, #8]
 800cb36:	f004 f927 	bl	8010d88 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	68da      	ldr	r2, [r3, #12]
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb42:	425b      	negs	r3, r3
 800cb44:	441a      	add	r2, r3
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	68da      	ldr	r2, [r3, #12]
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	681b      	ldr	r3, [r3, #0]
 800cb52:	429a      	cmp	r2, r3
 800cb54:	d207      	bcs.n	800cb66 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	689a      	ldr	r2, [r3, #8]
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb5e:	425b      	negs	r3, r3
 800cb60:	441a      	add	r2, r3
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	2b02      	cmp	r3, #2
 800cb6a:	d105      	bne.n	800cb78 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d002      	beq.n	800cb78 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cb72:	693b      	ldr	r3, [r7, #16]
 800cb74:	3b01      	subs	r3, #1
 800cb76:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cb78:	693b      	ldr	r3, [r7, #16]
 800cb7a:	1c5a      	adds	r2, r3, #1
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800cb80:	697b      	ldr	r3, [r7, #20]
}
 800cb82:	4618      	mov	r0, r3
 800cb84:	3718      	adds	r7, #24
 800cb86:	46bd      	mov	sp, r7
 800cb88:	bd80      	pop	{r7, pc}

0800cb8a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cb8a:	b580      	push	{r7, lr}
 800cb8c:	b082      	sub	sp, #8
 800cb8e:	af00      	add	r7, sp, #0
 800cb90:	6078      	str	r0, [r7, #4]
 800cb92:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d018      	beq.n	800cbce <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	68da      	ldr	r2, [r3, #12]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cba4:	441a      	add	r2, r3
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	68da      	ldr	r2, [r3, #12]
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	689b      	ldr	r3, [r3, #8]
 800cbb2:	429a      	cmp	r2, r3
 800cbb4:	d303      	bcc.n	800cbbe <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681a      	ldr	r2, [r3, #0]
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	68d9      	ldr	r1, [r3, #12]
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cbc6:	461a      	mov	r2, r3
 800cbc8:	6838      	ldr	r0, [r7, #0]
 800cbca:	f004 f8dd 	bl	8010d88 <memcpy>
	}
}
 800cbce:	bf00      	nop
 800cbd0:	3708      	adds	r7, #8
 800cbd2:	46bd      	mov	sp, r7
 800cbd4:	bd80      	pop	{r7, pc}

0800cbd6 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cbd6:	b580      	push	{r7, lr}
 800cbd8:	b084      	sub	sp, #16
 800cbda:	af00      	add	r7, sp, #0
 800cbdc:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cbde:	f001 ffa5 	bl	800eb2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cbe8:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cbea:	e011      	b.n	800cc10 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d012      	beq.n	800cc1a <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	3324      	adds	r3, #36	; 0x24
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	f000 fd7d 	bl	800d6f8 <xTaskRemoveFromEventList>
 800cbfe:	4603      	mov	r3, r0
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d001      	beq.n	800cc08 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cc04:	f000 fe52 	bl	800d8ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cc08:	7bfb      	ldrb	r3, [r7, #15]
 800cc0a:	3b01      	subs	r3, #1
 800cc0c:	b2db      	uxtb	r3, r3
 800cc0e:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cc10:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	dce9      	bgt.n	800cbec <prvUnlockQueue+0x16>
 800cc18:	e000      	b.n	800cc1c <prvUnlockQueue+0x46>
					break;
 800cc1a:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	22ff      	movs	r2, #255	; 0xff
 800cc20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800cc24:	f001 ffb0 	bl	800eb88 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cc28:	f001 ff80 	bl	800eb2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cc32:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cc34:	e011      	b.n	800cc5a <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	691b      	ldr	r3, [r3, #16]
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	d012      	beq.n	800cc64 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cc3e:	687b      	ldr	r3, [r7, #4]
 800cc40:	3310      	adds	r3, #16
 800cc42:	4618      	mov	r0, r3
 800cc44:	f000 fd58 	bl	800d6f8 <xTaskRemoveFromEventList>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d001      	beq.n	800cc52 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800cc4e:	f000 fe2d 	bl	800d8ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cc52:	7bbb      	ldrb	r3, [r7, #14]
 800cc54:	3b01      	subs	r3, #1
 800cc56:	b2db      	uxtb	r3, r3
 800cc58:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cc5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	dce9      	bgt.n	800cc36 <prvUnlockQueue+0x60>
 800cc62:	e000      	b.n	800cc66 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cc64:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	22ff      	movs	r2, #255	; 0xff
 800cc6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800cc6e:	f001 ff8b 	bl	800eb88 <vPortExitCritical>
}
 800cc72:	bf00      	nop
 800cc74:	3710      	adds	r7, #16
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}

0800cc7a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cc7a:	b580      	push	{r7, lr}
 800cc7c:	b084      	sub	sp, #16
 800cc7e:	af00      	add	r7, sp, #0
 800cc80:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cc82:	f001 ff53 	bl	800eb2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	d102      	bne.n	800cc94 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800cc8e:	2301      	movs	r3, #1
 800cc90:	60fb      	str	r3, [r7, #12]
 800cc92:	e001      	b.n	800cc98 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cc94:	2300      	movs	r3, #0
 800cc96:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cc98:	f001 ff76 	bl	800eb88 <vPortExitCritical>

	return xReturn;
 800cc9c:	68fb      	ldr	r3, [r7, #12]
}
 800cc9e:	4618      	mov	r0, r3
 800cca0:	3710      	adds	r7, #16
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}

0800cca6 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cca6:	b580      	push	{r7, lr}
 800cca8:	b084      	sub	sp, #16
 800ccaa:	af00      	add	r7, sp, #0
 800ccac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800ccae:	f001 ff3d 	bl	800eb2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	d102      	bne.n	800ccc4 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800ccbe:	2301      	movs	r3, #1
 800ccc0:	60fb      	str	r3, [r7, #12]
 800ccc2:	e001      	b.n	800ccc8 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800ccc4:	2300      	movs	r3, #0
 800ccc6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800ccc8:	f001 ff5e 	bl	800eb88 <vPortExitCritical>

	return xReturn;
 800cccc:	68fb      	ldr	r3, [r7, #12]
}
 800ccce:	4618      	mov	r0, r3
 800ccd0:	3710      	adds	r7, #16
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	bd80      	pop	{r7, pc}
	...

0800ccd8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800ccd8:	b480      	push	{r7}
 800ccda:	b085      	sub	sp, #20
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
 800cce0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cce2:	2300      	movs	r3, #0
 800cce4:	60fb      	str	r3, [r7, #12]
 800cce6:	e014      	b.n	800cd12 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800cce8:	4a0e      	ldr	r2, [pc, #56]	; (800cd24 <vQueueAddToRegistry+0x4c>)
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ccf0:	2b00      	cmp	r3, #0
 800ccf2:	d10b      	bne.n	800cd0c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ccf4:	490b      	ldr	r1, [pc, #44]	; (800cd24 <vQueueAddToRegistry+0x4c>)
 800ccf6:	68fb      	ldr	r3, [r7, #12]
 800ccf8:	683a      	ldr	r2, [r7, #0]
 800ccfa:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ccfe:	4a09      	ldr	r2, [pc, #36]	; (800cd24 <vQueueAddToRegistry+0x4c>)
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	00db      	lsls	r3, r3, #3
 800cd04:	4413      	add	r3, r2
 800cd06:	687a      	ldr	r2, [r7, #4]
 800cd08:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800cd0a:	e005      	b.n	800cd18 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	3301      	adds	r3, #1
 800cd10:	60fb      	str	r3, [r7, #12]
 800cd12:	68fb      	ldr	r3, [r7, #12]
 800cd14:	2b07      	cmp	r3, #7
 800cd16:	d9e7      	bls.n	800cce8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cd18:	bf00      	nop
 800cd1a:	3714      	adds	r7, #20
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd22:	4770      	bx	lr
 800cd24:	20005ec8 	.word	0x20005ec8

0800cd28 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800cd28:	b480      	push	{r7}
 800cd2a:	b085      	sub	sp, #20
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd30:	2300      	movs	r3, #0
 800cd32:	60fb      	str	r3, [r7, #12]
 800cd34:	e016      	b.n	800cd64 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800cd36:	4a10      	ldr	r2, [pc, #64]	; (800cd78 <vQueueUnregisterQueue+0x50>)
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	00db      	lsls	r3, r3, #3
 800cd3c:	4413      	add	r3, r2
 800cd3e:	685b      	ldr	r3, [r3, #4]
 800cd40:	687a      	ldr	r2, [r7, #4]
 800cd42:	429a      	cmp	r2, r3
 800cd44:	d10b      	bne.n	800cd5e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800cd46:	4a0c      	ldr	r2, [pc, #48]	; (800cd78 <vQueueUnregisterQueue+0x50>)
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	2100      	movs	r1, #0
 800cd4c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800cd50:	4a09      	ldr	r2, [pc, #36]	; (800cd78 <vQueueUnregisterQueue+0x50>)
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	00db      	lsls	r3, r3, #3
 800cd56:	4413      	add	r3, r2
 800cd58:	2200      	movs	r2, #0
 800cd5a:	605a      	str	r2, [r3, #4]
				break;
 800cd5c:	e005      	b.n	800cd6a <vQueueUnregisterQueue+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	3301      	adds	r3, #1
 800cd62:	60fb      	str	r3, [r7, #12]
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	2b07      	cmp	r3, #7
 800cd68:	d9e5      	bls.n	800cd36 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800cd6a:	bf00      	nop
 800cd6c:	3714      	adds	r7, #20
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd74:	4770      	bx	lr
 800cd76:	bf00      	nop
 800cd78:	20005ec8 	.word	0x20005ec8

0800cd7c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b086      	sub	sp, #24
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	60f8      	str	r0, [r7, #12]
 800cd84:	60b9      	str	r1, [r7, #8]
 800cd86:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800cd8c:	f001 fece 	bl	800eb2c <vPortEnterCritical>
 800cd90:	697b      	ldr	r3, [r7, #20]
 800cd92:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cd96:	b25b      	sxtb	r3, r3
 800cd98:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd9c:	d103      	bne.n	800cda6 <vQueueWaitForMessageRestricted+0x2a>
 800cd9e:	697b      	ldr	r3, [r7, #20]
 800cda0:	2200      	movs	r2, #0
 800cda2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cda6:	697b      	ldr	r3, [r7, #20]
 800cda8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cdac:	b25b      	sxtb	r3, r3
 800cdae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdb2:	d103      	bne.n	800cdbc <vQueueWaitForMessageRestricted+0x40>
 800cdb4:	697b      	ldr	r3, [r7, #20]
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cdbc:	f001 fee4 	bl	800eb88 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800cdc0:	697b      	ldr	r3, [r7, #20]
 800cdc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d106      	bne.n	800cdd6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	3324      	adds	r3, #36	; 0x24
 800cdcc:	687a      	ldr	r2, [r7, #4]
 800cdce:	68b9      	ldr	r1, [r7, #8]
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	f000 fc67 	bl	800d6a4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cdd6:	6978      	ldr	r0, [r7, #20]
 800cdd8:	f7ff fefd 	bl	800cbd6 <prvUnlockQueue>
	}
 800cddc:	bf00      	nop
 800cdde:	3718      	adds	r7, #24
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}

0800cde4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800cde4:	b580      	push	{r7, lr}
 800cde6:	b08e      	sub	sp, #56	; 0x38
 800cde8:	af04      	add	r7, sp, #16
 800cdea:	60f8      	str	r0, [r7, #12]
 800cdec:	60b9      	str	r1, [r7, #8]
 800cdee:	607a      	str	r2, [r7, #4]
 800cdf0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800cdf2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d109      	bne.n	800ce0c <xTaskCreateStatic+0x28>
 800cdf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdfc:	f383 8811 	msr	BASEPRI, r3
 800ce00:	f3bf 8f6f 	isb	sy
 800ce04:	f3bf 8f4f 	dsb	sy
 800ce08:	623b      	str	r3, [r7, #32]
 800ce0a:	e7fe      	b.n	800ce0a <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800ce0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d109      	bne.n	800ce26 <xTaskCreateStatic+0x42>
 800ce12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce16:	f383 8811 	msr	BASEPRI, r3
 800ce1a:	f3bf 8f6f 	isb	sy
 800ce1e:	f3bf 8f4f 	dsb	sy
 800ce22:	61fb      	str	r3, [r7, #28]
 800ce24:	e7fe      	b.n	800ce24 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800ce26:	235c      	movs	r3, #92	; 0x5c
 800ce28:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800ce2a:	693b      	ldr	r3, [r7, #16]
 800ce2c:	2b5c      	cmp	r3, #92	; 0x5c
 800ce2e:	d009      	beq.n	800ce44 <xTaskCreateStatic+0x60>
 800ce30:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce34:	f383 8811 	msr	BASEPRI, r3
 800ce38:	f3bf 8f6f 	isb	sy
 800ce3c:	f3bf 8f4f 	dsb	sy
 800ce40:	61bb      	str	r3, [r7, #24]
 800ce42:	e7fe      	b.n	800ce42 <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ce44:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ce46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d01e      	beq.n	800ce8a <xTaskCreateStatic+0xa6>
 800ce4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d01b      	beq.n	800ce8a <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ce52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce54:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ce56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ce5a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ce5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce5e:	2202      	movs	r2, #2
 800ce60:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ce64:	2300      	movs	r3, #0
 800ce66:	9303      	str	r3, [sp, #12]
 800ce68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce6a:	9302      	str	r3, [sp, #8]
 800ce6c:	f107 0314 	add.w	r3, r7, #20
 800ce70:	9301      	str	r3, [sp, #4]
 800ce72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce74:	9300      	str	r3, [sp, #0]
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	687a      	ldr	r2, [r7, #4]
 800ce7a:	68b9      	ldr	r1, [r7, #8]
 800ce7c:	68f8      	ldr	r0, [r7, #12]
 800ce7e:	f000 f850 	bl	800cf22 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ce82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ce84:	f000 f8dc 	bl	800d040 <prvAddNewTaskToReadyList>
 800ce88:	e001      	b.n	800ce8e <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ce8e:	697b      	ldr	r3, [r7, #20]
	}
 800ce90:	4618      	mov	r0, r3
 800ce92:	3728      	adds	r7, #40	; 0x28
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bd80      	pop	{r7, pc}

0800ce98 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ce98:	b580      	push	{r7, lr}
 800ce9a:	b08c      	sub	sp, #48	; 0x30
 800ce9c:	af04      	add	r7, sp, #16
 800ce9e:	60f8      	str	r0, [r7, #12]
 800cea0:	60b9      	str	r1, [r7, #8]
 800cea2:	603b      	str	r3, [r7, #0]
 800cea4:	4613      	mov	r3, r2
 800cea6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800cea8:	88fb      	ldrh	r3, [r7, #6]
 800ceaa:	009b      	lsls	r3, r3, #2
 800ceac:	4618      	mov	r0, r3
 800ceae:	f001 ff57 	bl	800ed60 <pvPortMalloc>
 800ceb2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ceb4:	697b      	ldr	r3, [r7, #20]
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d00e      	beq.n	800ced8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ceba:	205c      	movs	r0, #92	; 0x5c
 800cebc:	f001 ff50 	bl	800ed60 <pvPortMalloc>
 800cec0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800cec2:	69fb      	ldr	r3, [r7, #28]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d003      	beq.n	800ced0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800cec8:	69fb      	ldr	r3, [r7, #28]
 800ceca:	697a      	ldr	r2, [r7, #20]
 800cecc:	631a      	str	r2, [r3, #48]	; 0x30
 800cece:	e005      	b.n	800cedc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ced0:	6978      	ldr	r0, [r7, #20]
 800ced2:	f002 f807 	bl	800eee4 <vPortFree>
 800ced6:	e001      	b.n	800cedc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800ced8:	2300      	movs	r3, #0
 800ceda:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800cedc:	69fb      	ldr	r3, [r7, #28]
 800cede:	2b00      	cmp	r3, #0
 800cee0:	d017      	beq.n	800cf12 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800cee2:	69fb      	ldr	r3, [r7, #28]
 800cee4:	2200      	movs	r2, #0
 800cee6:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800ceea:	88fa      	ldrh	r2, [r7, #6]
 800ceec:	2300      	movs	r3, #0
 800ceee:	9303      	str	r3, [sp, #12]
 800cef0:	69fb      	ldr	r3, [r7, #28]
 800cef2:	9302      	str	r3, [sp, #8]
 800cef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cef6:	9301      	str	r3, [sp, #4]
 800cef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cefa:	9300      	str	r3, [sp, #0]
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	68b9      	ldr	r1, [r7, #8]
 800cf00:	68f8      	ldr	r0, [r7, #12]
 800cf02:	f000 f80e 	bl	800cf22 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800cf06:	69f8      	ldr	r0, [r7, #28]
 800cf08:	f000 f89a 	bl	800d040 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800cf0c:	2301      	movs	r3, #1
 800cf0e:	61bb      	str	r3, [r7, #24]
 800cf10:	e002      	b.n	800cf18 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800cf12:	f04f 33ff 	mov.w	r3, #4294967295
 800cf16:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800cf18:	69bb      	ldr	r3, [r7, #24]
	}
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	3720      	adds	r7, #32
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	bd80      	pop	{r7, pc}

0800cf22 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800cf22:	b580      	push	{r7, lr}
 800cf24:	b088      	sub	sp, #32
 800cf26:	af00      	add	r7, sp, #0
 800cf28:	60f8      	str	r0, [r7, #12]
 800cf2a:	60b9      	str	r1, [r7, #8]
 800cf2c:	607a      	str	r2, [r7, #4]
 800cf2e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800cf30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf32:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	009b      	lsls	r3, r3, #2
 800cf38:	461a      	mov	r2, r3
 800cf3a:	21a5      	movs	r1, #165	; 0xa5
 800cf3c:	f003 ff2f 	bl	8010d9e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800cf40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf42:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800cf4a:	3b01      	subs	r3, #1
 800cf4c:	009b      	lsls	r3, r3, #2
 800cf4e:	4413      	add	r3, r2
 800cf50:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800cf52:	69bb      	ldr	r3, [r7, #24]
 800cf54:	f023 0307 	bic.w	r3, r3, #7
 800cf58:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800cf5a:	69bb      	ldr	r3, [r7, #24]
 800cf5c:	f003 0307 	and.w	r3, r3, #7
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d009      	beq.n	800cf78 <prvInitialiseNewTask+0x56>
 800cf64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf68:	f383 8811 	msr	BASEPRI, r3
 800cf6c:	f3bf 8f6f 	isb	sy
 800cf70:	f3bf 8f4f 	dsb	sy
 800cf74:	617b      	str	r3, [r7, #20]
 800cf76:	e7fe      	b.n	800cf76 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800cf78:	68bb      	ldr	r3, [r7, #8]
 800cf7a:	2b00      	cmp	r3, #0
 800cf7c:	d01f      	beq.n	800cfbe <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cf7e:	2300      	movs	r3, #0
 800cf80:	61fb      	str	r3, [r7, #28]
 800cf82:	e012      	b.n	800cfaa <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800cf84:	68ba      	ldr	r2, [r7, #8]
 800cf86:	69fb      	ldr	r3, [r7, #28]
 800cf88:	4413      	add	r3, r2
 800cf8a:	7819      	ldrb	r1, [r3, #0]
 800cf8c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf8e:	69fb      	ldr	r3, [r7, #28]
 800cf90:	4413      	add	r3, r2
 800cf92:	3334      	adds	r3, #52	; 0x34
 800cf94:	460a      	mov	r2, r1
 800cf96:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800cf98:	68ba      	ldr	r2, [r7, #8]
 800cf9a:	69fb      	ldr	r3, [r7, #28]
 800cf9c:	4413      	add	r3, r2
 800cf9e:	781b      	ldrb	r3, [r3, #0]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d006      	beq.n	800cfb2 <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800cfa4:	69fb      	ldr	r3, [r7, #28]
 800cfa6:	3301      	adds	r3, #1
 800cfa8:	61fb      	str	r3, [r7, #28]
 800cfaa:	69fb      	ldr	r3, [r7, #28]
 800cfac:	2b0f      	cmp	r3, #15
 800cfae:	d9e9      	bls.n	800cf84 <prvInitialiseNewTask+0x62>
 800cfb0:	e000      	b.n	800cfb4 <prvInitialiseNewTask+0x92>
			{
				break;
 800cfb2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800cfb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfb6:	2200      	movs	r2, #0
 800cfb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800cfbc:	e003      	b.n	800cfc6 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800cfbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfc0:	2200      	movs	r2, #0
 800cfc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800cfc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cfc8:	2b37      	cmp	r3, #55	; 0x37
 800cfca:	d901      	bls.n	800cfd0 <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800cfcc:	2337      	movs	r3, #55	; 0x37
 800cfce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800cfd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfd2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cfd4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800cfd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800cfda:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800cfdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfde:	2200      	movs	r2, #0
 800cfe0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800cfe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfe4:	3304      	adds	r3, #4
 800cfe6:	4618      	mov	r0, r3
 800cfe8:	f7fe fdc6 	bl	800bb78 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800cfec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfee:	3318      	adds	r3, #24
 800cff0:	4618      	mov	r0, r3
 800cff2:	f7fe fdc1 	bl	800bb78 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800cff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cff8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cffa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cffe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800d002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d004:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d008:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d00a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d00c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d00e:	2200      	movs	r2, #0
 800d010:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d014:	2200      	movs	r2, #0
 800d016:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d01a:	683a      	ldr	r2, [r7, #0]
 800d01c:	68f9      	ldr	r1, [r7, #12]
 800d01e:	69b8      	ldr	r0, [r7, #24]
 800d020:	f001 fc60 	bl	800e8e4 <pxPortInitialiseStack>
 800d024:	4602      	mov	r2, r0
 800d026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d028:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800d02a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d002      	beq.n	800d036 <prvInitialiseNewTask+0x114>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d032:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d034:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d036:	bf00      	nop
 800d038:	3720      	adds	r7, #32
 800d03a:	46bd      	mov	sp, r7
 800d03c:	bd80      	pop	{r7, pc}
	...

0800d040 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b082      	sub	sp, #8
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d048:	f001 fd70 	bl	800eb2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d04c:	4b2d      	ldr	r3, [pc, #180]	; (800d104 <prvAddNewTaskToReadyList+0xc4>)
 800d04e:	681b      	ldr	r3, [r3, #0]
 800d050:	3301      	adds	r3, #1
 800d052:	4a2c      	ldr	r2, [pc, #176]	; (800d104 <prvAddNewTaskToReadyList+0xc4>)
 800d054:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d056:	4b2c      	ldr	r3, [pc, #176]	; (800d108 <prvAddNewTaskToReadyList+0xc8>)
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d109      	bne.n	800d072 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d05e:	4a2a      	ldr	r2, [pc, #168]	; (800d108 <prvAddNewTaskToReadyList+0xc8>)
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d064:	4b27      	ldr	r3, [pc, #156]	; (800d104 <prvAddNewTaskToReadyList+0xc4>)
 800d066:	681b      	ldr	r3, [r3, #0]
 800d068:	2b01      	cmp	r3, #1
 800d06a:	d110      	bne.n	800d08e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d06c:	f000 fc68 	bl	800d940 <prvInitialiseTaskLists>
 800d070:	e00d      	b.n	800d08e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d072:	4b26      	ldr	r3, [pc, #152]	; (800d10c <prvAddNewTaskToReadyList+0xcc>)
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d109      	bne.n	800d08e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d07a:	4b23      	ldr	r3, [pc, #140]	; (800d108 <prvAddNewTaskToReadyList+0xc8>)
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d080:	687b      	ldr	r3, [r7, #4]
 800d082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d084:	429a      	cmp	r2, r3
 800d086:	d802      	bhi.n	800d08e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d088:	4a1f      	ldr	r2, [pc, #124]	; (800d108 <prvAddNewTaskToReadyList+0xc8>)
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d08e:	4b20      	ldr	r3, [pc, #128]	; (800d110 <prvAddNewTaskToReadyList+0xd0>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	3301      	adds	r3, #1
 800d094:	4a1e      	ldr	r2, [pc, #120]	; (800d110 <prvAddNewTaskToReadyList+0xd0>)
 800d096:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800d098:	4b1d      	ldr	r3, [pc, #116]	; (800d110 <prvAddNewTaskToReadyList+0xd0>)
 800d09a:	681a      	ldr	r2, [r3, #0]
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0a4:	4b1b      	ldr	r3, [pc, #108]	; (800d114 <prvAddNewTaskToReadyList+0xd4>)
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	429a      	cmp	r2, r3
 800d0aa:	d903      	bls.n	800d0b4 <prvAddNewTaskToReadyList+0x74>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0b0:	4a18      	ldr	r2, [pc, #96]	; (800d114 <prvAddNewTaskToReadyList+0xd4>)
 800d0b2:	6013      	str	r3, [r2, #0]
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0b8:	4613      	mov	r3, r2
 800d0ba:	009b      	lsls	r3, r3, #2
 800d0bc:	4413      	add	r3, r2
 800d0be:	009b      	lsls	r3, r3, #2
 800d0c0:	4a15      	ldr	r2, [pc, #84]	; (800d118 <prvAddNewTaskToReadyList+0xd8>)
 800d0c2:	441a      	add	r2, r3
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	3304      	adds	r3, #4
 800d0c8:	4619      	mov	r1, r3
 800d0ca:	4610      	mov	r0, r2
 800d0cc:	f7fe fd61 	bl	800bb92 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d0d0:	f001 fd5a 	bl	800eb88 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d0d4:	4b0d      	ldr	r3, [pc, #52]	; (800d10c <prvAddNewTaskToReadyList+0xcc>)
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d00e      	beq.n	800d0fa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d0dc:	4b0a      	ldr	r3, [pc, #40]	; (800d108 <prvAddNewTaskToReadyList+0xc8>)
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d0e6:	429a      	cmp	r2, r3
 800d0e8:	d207      	bcs.n	800d0fa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d0ea:	4b0c      	ldr	r3, [pc, #48]	; (800d11c <prvAddNewTaskToReadyList+0xdc>)
 800d0ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0f0:	601a      	str	r2, [r3, #0]
 800d0f2:	f3bf 8f4f 	dsb	sy
 800d0f6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d0fa:	bf00      	nop
 800d0fc:	3708      	adds	r7, #8
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}
 800d102:	bf00      	nop
 800d104:	2000309c 	.word	0x2000309c
 800d108:	20002bc8 	.word	0x20002bc8
 800d10c:	200030a8 	.word	0x200030a8
 800d110:	200030b8 	.word	0x200030b8
 800d114:	200030a4 	.word	0x200030a4
 800d118:	20002bcc 	.word	0x20002bcc
 800d11c:	e000ed04 	.word	0xe000ed04

0800d120 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d120:	b580      	push	{r7, lr}
 800d122:	b084      	sub	sp, #16
 800d124:	af00      	add	r7, sp, #0
 800d126:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d128:	2300      	movs	r3, #0
 800d12a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d016      	beq.n	800d160 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d132:	4b13      	ldr	r3, [pc, #76]	; (800d180 <vTaskDelay+0x60>)
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d009      	beq.n	800d14e <vTaskDelay+0x2e>
 800d13a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d13e:	f383 8811 	msr	BASEPRI, r3
 800d142:	f3bf 8f6f 	isb	sy
 800d146:	f3bf 8f4f 	dsb	sy
 800d14a:	60bb      	str	r3, [r7, #8]
 800d14c:	e7fe      	b.n	800d14c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800d14e:	f000 f87f 	bl	800d250 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d152:	2100      	movs	r1, #0
 800d154:	6878      	ldr	r0, [r7, #4]
 800d156:	f001 f82b 	bl	800e1b0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d15a:	f000 f8bf 	bl	800d2dc <xTaskResumeAll>
 800d15e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	2b00      	cmp	r3, #0
 800d164:	d107      	bne.n	800d176 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800d166:	4b07      	ldr	r3, [pc, #28]	; (800d184 <vTaskDelay+0x64>)
 800d168:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d16c:	601a      	str	r2, [r3, #0]
 800d16e:	f3bf 8f4f 	dsb	sy
 800d172:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d176:	bf00      	nop
 800d178:	3710      	adds	r7, #16
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd80      	pop	{r7, pc}
 800d17e:	bf00      	nop
 800d180:	200030c4 	.word	0x200030c4
 800d184:	e000ed04 	.word	0xe000ed04

0800d188 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b08a      	sub	sp, #40	; 0x28
 800d18c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d18e:	2300      	movs	r3, #0
 800d190:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d192:	2300      	movs	r3, #0
 800d194:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d196:	463a      	mov	r2, r7
 800d198:	1d39      	adds	r1, r7, #4
 800d19a:	f107 0308 	add.w	r3, r7, #8
 800d19e:	4618      	mov	r0, r3
 800d1a0:	f7fe fc96 	bl	800bad0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d1a4:	6839      	ldr	r1, [r7, #0]
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	68ba      	ldr	r2, [r7, #8]
 800d1aa:	9202      	str	r2, [sp, #8]
 800d1ac:	9301      	str	r3, [sp, #4]
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	9300      	str	r3, [sp, #0]
 800d1b2:	2300      	movs	r3, #0
 800d1b4:	460a      	mov	r2, r1
 800d1b6:	4920      	ldr	r1, [pc, #128]	; (800d238 <vTaskStartScheduler+0xb0>)
 800d1b8:	4820      	ldr	r0, [pc, #128]	; (800d23c <vTaskStartScheduler+0xb4>)
 800d1ba:	f7ff fe13 	bl	800cde4 <xTaskCreateStatic>
 800d1be:	4602      	mov	r2, r0
 800d1c0:	4b1f      	ldr	r3, [pc, #124]	; (800d240 <vTaskStartScheduler+0xb8>)
 800d1c2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d1c4:	4b1e      	ldr	r3, [pc, #120]	; (800d240 <vTaskStartScheduler+0xb8>)
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	d002      	beq.n	800d1d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d1cc:	2301      	movs	r3, #1
 800d1ce:	617b      	str	r3, [r7, #20]
 800d1d0:	e001      	b.n	800d1d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d1d6:	697b      	ldr	r3, [r7, #20]
 800d1d8:	2b01      	cmp	r3, #1
 800d1da:	d102      	bne.n	800d1e2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d1dc:	f001 f83c 	bl	800e258 <xTimerCreateTimerTask>
 800d1e0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d1e2:	697b      	ldr	r3, [r7, #20]
 800d1e4:	2b01      	cmp	r3, #1
 800d1e6:	d115      	bne.n	800d214 <vTaskStartScheduler+0x8c>
 800d1e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1ec:	f383 8811 	msr	BASEPRI, r3
 800d1f0:	f3bf 8f6f 	isb	sy
 800d1f4:	f3bf 8f4f 	dsb	sy
 800d1f8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d1fa:	4b12      	ldr	r3, [pc, #72]	; (800d244 <vTaskStartScheduler+0xbc>)
 800d1fc:	f04f 32ff 	mov.w	r2, #4294967295
 800d200:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d202:	4b11      	ldr	r3, [pc, #68]	; (800d248 <vTaskStartScheduler+0xc0>)
 800d204:	2201      	movs	r2, #1
 800d206:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800d208:	4b10      	ldr	r3, [pc, #64]	; (800d24c <vTaskStartScheduler+0xc4>)
 800d20a:	2200      	movs	r2, #0
 800d20c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d20e:	f001 fbef 	bl	800e9f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d212:	e00d      	b.n	800d230 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d214:	697b      	ldr	r3, [r7, #20]
 800d216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d21a:	d109      	bne.n	800d230 <vTaskStartScheduler+0xa8>
 800d21c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d220:	f383 8811 	msr	BASEPRI, r3
 800d224:	f3bf 8f6f 	isb	sy
 800d228:	f3bf 8f4f 	dsb	sy
 800d22c:	60fb      	str	r3, [r7, #12]
 800d22e:	e7fe      	b.n	800d22e <vTaskStartScheduler+0xa6>
}
 800d230:	bf00      	nop
 800d232:	3718      	adds	r7, #24
 800d234:	46bd      	mov	sp, r7
 800d236:	bd80      	pop	{r7, pc}
 800d238:	080122d0 	.word	0x080122d0
 800d23c:	0800d8c5 	.word	0x0800d8c5
 800d240:	200030c0 	.word	0x200030c0
 800d244:	200030bc 	.word	0x200030bc
 800d248:	200030a8 	.word	0x200030a8
 800d24c:	200030a0 	.word	0x200030a0

0800d250 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d250:	b480      	push	{r7}
 800d252:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d254:	4b04      	ldr	r3, [pc, #16]	; (800d268 <vTaskSuspendAll+0x18>)
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	3301      	adds	r3, #1
 800d25a:	4a03      	ldr	r2, [pc, #12]	; (800d268 <vTaskSuspendAll+0x18>)
 800d25c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800d25e:	bf00      	nop
 800d260:	46bd      	mov	sp, r7
 800d262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d266:	4770      	bx	lr
 800d268:	200030c4 	.word	0x200030c4

0800d26c <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 800d26c:	b480      	push	{r7}
 800d26e:	b083      	sub	sp, #12
 800d270:	af00      	add	r7, sp, #0
	TickType_t xReturn;
	UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 800d272:	2300      	movs	r3, #0
 800d274:	603b      	str	r3, [r7, #0]
		configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
		task that are in the Ready state, even though the idle task is
		running. */
		#if( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
		{
			if( uxTopReadyPriority > tskIDLE_PRIORITY )
 800d276:	4b14      	ldr	r3, [pc, #80]	; (800d2c8 <prvGetExpectedIdleTime+0x5c>)
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d001      	beq.n	800d282 <prvGetExpectedIdleTime+0x16>
			{
				uxHigherPriorityReadyTasks = pdTRUE;
 800d27e:	2301      	movs	r3, #1
 800d280:	603b      	str	r3, [r7, #0]
				uxHigherPriorityReadyTasks = pdTRUE;
			}
		}
		#endif

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 800d282:	4b12      	ldr	r3, [pc, #72]	; (800d2cc <prvGetExpectedIdleTime+0x60>)
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d002      	beq.n	800d292 <prvGetExpectedIdleTime+0x26>
		{
			xReturn = 0;
 800d28c:	2300      	movs	r3, #0
 800d28e:	607b      	str	r3, [r7, #4]
 800d290:	e012      	b.n	800d2b8 <prvGetExpectedIdleTime+0x4c>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 800d292:	4b0f      	ldr	r3, [pc, #60]	; (800d2d0 <prvGetExpectedIdleTime+0x64>)
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	2b01      	cmp	r3, #1
 800d298:	d902      	bls.n	800d2a0 <prvGetExpectedIdleTime+0x34>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 800d29a:	2300      	movs	r3, #0
 800d29c:	607b      	str	r3, [r7, #4]
 800d29e:	e00b      	b.n	800d2b8 <prvGetExpectedIdleTime+0x4c>
		}
		else if( uxHigherPriorityReadyTasks != pdFALSE )
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	2b00      	cmp	r3, #0
 800d2a4:	d002      	beq.n	800d2ac <prvGetExpectedIdleTime+0x40>
		{
			/* There are tasks in the Ready state that have a priority above the
			idle priority.  This path can only be reached if
			configUSE_PREEMPTION is 0. */
			xReturn = 0;
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	607b      	str	r3, [r7, #4]
 800d2aa:	e005      	b.n	800d2b8 <prvGetExpectedIdleTime+0x4c>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 800d2ac:	4b09      	ldr	r3, [pc, #36]	; (800d2d4 <prvGetExpectedIdleTime+0x68>)
 800d2ae:	681a      	ldr	r2, [r3, #0]
 800d2b0:	4b09      	ldr	r3, [pc, #36]	; (800d2d8 <prvGetExpectedIdleTime+0x6c>)
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	1ad3      	subs	r3, r2, r3
 800d2b6:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 800d2b8:	687b      	ldr	r3, [r7, #4]
	}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	370c      	adds	r7, #12
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c4:	4770      	bx	lr
 800d2c6:	bf00      	nop
 800d2c8:	200030a4 	.word	0x200030a4
 800d2cc:	20002bc8 	.word	0x20002bc8
 800d2d0:	20002bcc 	.word	0x20002bcc
 800d2d4:	200030bc 	.word	0x200030bc
 800d2d8:	200030a0 	.word	0x200030a0

0800d2dc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d2dc:	b580      	push	{r7, lr}
 800d2de:	b084      	sub	sp, #16
 800d2e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d2ea:	4b41      	ldr	r3, [pc, #260]	; (800d3f0 <xTaskResumeAll+0x114>)
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	2b00      	cmp	r3, #0
 800d2f0:	d109      	bne.n	800d306 <xTaskResumeAll+0x2a>
 800d2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2f6:	f383 8811 	msr	BASEPRI, r3
 800d2fa:	f3bf 8f6f 	isb	sy
 800d2fe:	f3bf 8f4f 	dsb	sy
 800d302:	603b      	str	r3, [r7, #0]
 800d304:	e7fe      	b.n	800d304 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d306:	f001 fc11 	bl	800eb2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d30a:	4b39      	ldr	r3, [pc, #228]	; (800d3f0 <xTaskResumeAll+0x114>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	3b01      	subs	r3, #1
 800d310:	4a37      	ldr	r2, [pc, #220]	; (800d3f0 <xTaskResumeAll+0x114>)
 800d312:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d314:	4b36      	ldr	r3, [pc, #216]	; (800d3f0 <xTaskResumeAll+0x114>)
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d162      	bne.n	800d3e2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d31c:	4b35      	ldr	r3, [pc, #212]	; (800d3f4 <xTaskResumeAll+0x118>)
 800d31e:	681b      	ldr	r3, [r3, #0]
 800d320:	2b00      	cmp	r3, #0
 800d322:	d05e      	beq.n	800d3e2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d324:	e02f      	b.n	800d386 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d326:	4b34      	ldr	r3, [pc, #208]	; (800d3f8 <xTaskResumeAll+0x11c>)
 800d328:	68db      	ldr	r3, [r3, #12]
 800d32a:	68db      	ldr	r3, [r3, #12]
 800d32c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	3318      	adds	r3, #24
 800d332:	4618      	mov	r0, r3
 800d334:	f7fe fc8a 	bl	800bc4c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	3304      	adds	r3, #4
 800d33c:	4618      	mov	r0, r3
 800d33e:	f7fe fc85 	bl	800bc4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d346:	4b2d      	ldr	r3, [pc, #180]	; (800d3fc <xTaskResumeAll+0x120>)
 800d348:	681b      	ldr	r3, [r3, #0]
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d903      	bls.n	800d356 <xTaskResumeAll+0x7a>
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d352:	4a2a      	ldr	r2, [pc, #168]	; (800d3fc <xTaskResumeAll+0x120>)
 800d354:	6013      	str	r3, [r2, #0]
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d35a:	4613      	mov	r3, r2
 800d35c:	009b      	lsls	r3, r3, #2
 800d35e:	4413      	add	r3, r2
 800d360:	009b      	lsls	r3, r3, #2
 800d362:	4a27      	ldr	r2, [pc, #156]	; (800d400 <xTaskResumeAll+0x124>)
 800d364:	441a      	add	r2, r3
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	3304      	adds	r3, #4
 800d36a:	4619      	mov	r1, r3
 800d36c:	4610      	mov	r0, r2
 800d36e:	f7fe fc10 	bl	800bb92 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d376:	4b23      	ldr	r3, [pc, #140]	; (800d404 <xTaskResumeAll+0x128>)
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d302      	bcc.n	800d386 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800d380:	4b21      	ldr	r3, [pc, #132]	; (800d408 <xTaskResumeAll+0x12c>)
 800d382:	2201      	movs	r2, #1
 800d384:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d386:	4b1c      	ldr	r3, [pc, #112]	; (800d3f8 <xTaskResumeAll+0x11c>)
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d1cb      	bne.n	800d326 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d001      	beq.n	800d398 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d394:	f000 fb6e 	bl	800da74 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d398:	4b1c      	ldr	r3, [pc, #112]	; (800d40c <xTaskResumeAll+0x130>)
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d010      	beq.n	800d3c6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d3a4:	f000 f846 	bl	800d434 <xTaskIncrementTick>
 800d3a8:	4603      	mov	r3, r0
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d002      	beq.n	800d3b4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800d3ae:	4b16      	ldr	r3, [pc, #88]	; (800d408 <xTaskResumeAll+0x12c>)
 800d3b0:	2201      	movs	r2, #1
 800d3b2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	3b01      	subs	r3, #1
 800d3b8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d3ba:	687b      	ldr	r3, [r7, #4]
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d1f1      	bne.n	800d3a4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800d3c0:	4b12      	ldr	r3, [pc, #72]	; (800d40c <xTaskResumeAll+0x130>)
 800d3c2:	2200      	movs	r2, #0
 800d3c4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d3c6:	4b10      	ldr	r3, [pc, #64]	; (800d408 <xTaskResumeAll+0x12c>)
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d009      	beq.n	800d3e2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d3ce:	2301      	movs	r3, #1
 800d3d0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d3d2:	4b0f      	ldr	r3, [pc, #60]	; (800d410 <xTaskResumeAll+0x134>)
 800d3d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d3d8:	601a      	str	r2, [r3, #0]
 800d3da:	f3bf 8f4f 	dsb	sy
 800d3de:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d3e2:	f001 fbd1 	bl	800eb88 <vPortExitCritical>

	return xAlreadyYielded;
 800d3e6:	68bb      	ldr	r3, [r7, #8]
}
 800d3e8:	4618      	mov	r0, r3
 800d3ea:	3710      	adds	r7, #16
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}
 800d3f0:	200030c4 	.word	0x200030c4
 800d3f4:	2000309c 	.word	0x2000309c
 800d3f8:	2000305c 	.word	0x2000305c
 800d3fc:	200030a4 	.word	0x200030a4
 800d400:	20002bcc 	.word	0x20002bcc
 800d404:	20002bc8 	.word	0x20002bc8
 800d408:	200030b0 	.word	0x200030b0
 800d40c:	200030ac 	.word	0x200030ac
 800d410:	e000ed04 	.word	0xe000ed04

0800d414 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800d414:	b480      	push	{r7}
 800d416:	b083      	sub	sp, #12
 800d418:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800d41a:	4b05      	ldr	r3, [pc, #20]	; (800d430 <xTaskGetTickCount+0x1c>)
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800d420:	687b      	ldr	r3, [r7, #4]
}
 800d422:	4618      	mov	r0, r3
 800d424:	370c      	adds	r7, #12
 800d426:	46bd      	mov	sp, r7
 800d428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42c:	4770      	bx	lr
 800d42e:	bf00      	nop
 800d430:	200030a0 	.word	0x200030a0

0800d434 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b086      	sub	sp, #24
 800d438:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800d43a:	2300      	movs	r3, #0
 800d43c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d43e:	4b4e      	ldr	r3, [pc, #312]	; (800d578 <xTaskIncrementTick+0x144>)
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	2b00      	cmp	r3, #0
 800d444:	f040 8088 	bne.w	800d558 <xTaskIncrementTick+0x124>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800d448:	4b4c      	ldr	r3, [pc, #304]	; (800d57c <xTaskIncrementTick+0x148>)
 800d44a:	681b      	ldr	r3, [r3, #0]
 800d44c:	3301      	adds	r3, #1
 800d44e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800d450:	4a4a      	ldr	r2, [pc, #296]	; (800d57c <xTaskIncrementTick+0x148>)
 800d452:	693b      	ldr	r3, [r7, #16]
 800d454:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800d456:	693b      	ldr	r3, [r7, #16]
 800d458:	2b00      	cmp	r3, #0
 800d45a:	d11f      	bne.n	800d49c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800d45c:	4b48      	ldr	r3, [pc, #288]	; (800d580 <xTaskIncrementTick+0x14c>)
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d009      	beq.n	800d47a <xTaskIncrementTick+0x46>
 800d466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d46a:	f383 8811 	msr	BASEPRI, r3
 800d46e:	f3bf 8f6f 	isb	sy
 800d472:	f3bf 8f4f 	dsb	sy
 800d476:	603b      	str	r3, [r7, #0]
 800d478:	e7fe      	b.n	800d478 <xTaskIncrementTick+0x44>
 800d47a:	4b41      	ldr	r3, [pc, #260]	; (800d580 <xTaskIncrementTick+0x14c>)
 800d47c:	681b      	ldr	r3, [r3, #0]
 800d47e:	60fb      	str	r3, [r7, #12]
 800d480:	4b40      	ldr	r3, [pc, #256]	; (800d584 <xTaskIncrementTick+0x150>)
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	4a3e      	ldr	r2, [pc, #248]	; (800d580 <xTaskIncrementTick+0x14c>)
 800d486:	6013      	str	r3, [r2, #0]
 800d488:	4a3e      	ldr	r2, [pc, #248]	; (800d584 <xTaskIncrementTick+0x150>)
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	6013      	str	r3, [r2, #0]
 800d48e:	4b3e      	ldr	r3, [pc, #248]	; (800d588 <xTaskIncrementTick+0x154>)
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	3301      	adds	r3, #1
 800d494:	4a3c      	ldr	r2, [pc, #240]	; (800d588 <xTaskIncrementTick+0x154>)
 800d496:	6013      	str	r3, [r2, #0]
 800d498:	f000 faec 	bl	800da74 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800d49c:	4b3b      	ldr	r3, [pc, #236]	; (800d58c <xTaskIncrementTick+0x158>)
 800d49e:	681b      	ldr	r3, [r3, #0]
 800d4a0:	693a      	ldr	r2, [r7, #16]
 800d4a2:	429a      	cmp	r2, r3
 800d4a4:	d349      	bcc.n	800d53a <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d4a6:	4b36      	ldr	r3, [pc, #216]	; (800d580 <xTaskIncrementTick+0x14c>)
 800d4a8:	681b      	ldr	r3, [r3, #0]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d104      	bne.n	800d4ba <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d4b0:	4b36      	ldr	r3, [pc, #216]	; (800d58c <xTaskIncrementTick+0x158>)
 800d4b2:	f04f 32ff 	mov.w	r2, #4294967295
 800d4b6:	601a      	str	r2, [r3, #0]
					break;
 800d4b8:	e03f      	b.n	800d53a <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d4ba:	4b31      	ldr	r3, [pc, #196]	; (800d580 <xTaskIncrementTick+0x14c>)
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	68db      	ldr	r3, [r3, #12]
 800d4c0:	68db      	ldr	r3, [r3, #12]
 800d4c2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800d4c4:	68bb      	ldr	r3, [r7, #8]
 800d4c6:	685b      	ldr	r3, [r3, #4]
 800d4c8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800d4ca:	693a      	ldr	r2, [r7, #16]
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	429a      	cmp	r2, r3
 800d4d0:	d203      	bcs.n	800d4da <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800d4d2:	4a2e      	ldr	r2, [pc, #184]	; (800d58c <xTaskIncrementTick+0x158>)
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800d4d8:	e02f      	b.n	800d53a <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d4da:	68bb      	ldr	r3, [r7, #8]
 800d4dc:	3304      	adds	r3, #4
 800d4de:	4618      	mov	r0, r3
 800d4e0:	f7fe fbb4 	bl	800bc4c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800d4e4:	68bb      	ldr	r3, [r7, #8]
 800d4e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d004      	beq.n	800d4f6 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	3318      	adds	r3, #24
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	f7fe fbab 	bl	800bc4c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800d4f6:	68bb      	ldr	r3, [r7, #8]
 800d4f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d4fa:	4b25      	ldr	r3, [pc, #148]	; (800d590 <xTaskIncrementTick+0x15c>)
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	429a      	cmp	r2, r3
 800d500:	d903      	bls.n	800d50a <xTaskIncrementTick+0xd6>
 800d502:	68bb      	ldr	r3, [r7, #8]
 800d504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d506:	4a22      	ldr	r2, [pc, #136]	; (800d590 <xTaskIncrementTick+0x15c>)
 800d508:	6013      	str	r3, [r2, #0]
 800d50a:	68bb      	ldr	r3, [r7, #8]
 800d50c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d50e:	4613      	mov	r3, r2
 800d510:	009b      	lsls	r3, r3, #2
 800d512:	4413      	add	r3, r2
 800d514:	009b      	lsls	r3, r3, #2
 800d516:	4a1f      	ldr	r2, [pc, #124]	; (800d594 <xTaskIncrementTick+0x160>)
 800d518:	441a      	add	r2, r3
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	3304      	adds	r3, #4
 800d51e:	4619      	mov	r1, r3
 800d520:	4610      	mov	r0, r2
 800d522:	f7fe fb36 	bl	800bb92 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d526:	68bb      	ldr	r3, [r7, #8]
 800d528:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d52a:	4b1b      	ldr	r3, [pc, #108]	; (800d598 <xTaskIncrementTick+0x164>)
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d530:	429a      	cmp	r2, r3
 800d532:	d3b8      	bcc.n	800d4a6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800d534:	2301      	movs	r3, #1
 800d536:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800d538:	e7b5      	b.n	800d4a6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800d53a:	4b17      	ldr	r3, [pc, #92]	; (800d598 <xTaskIncrementTick+0x164>)
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d540:	4914      	ldr	r1, [pc, #80]	; (800d594 <xTaskIncrementTick+0x160>)
 800d542:	4613      	mov	r3, r2
 800d544:	009b      	lsls	r3, r3, #2
 800d546:	4413      	add	r3, r2
 800d548:	009b      	lsls	r3, r3, #2
 800d54a:	440b      	add	r3, r1
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	2b01      	cmp	r3, #1
 800d550:	d907      	bls.n	800d562 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800d552:	2301      	movs	r3, #1
 800d554:	617b      	str	r3, [r7, #20]
 800d556:	e004      	b.n	800d562 <xTaskIncrementTick+0x12e>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800d558:	4b10      	ldr	r3, [pc, #64]	; (800d59c <xTaskIncrementTick+0x168>)
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	3301      	adds	r3, #1
 800d55e:	4a0f      	ldr	r2, [pc, #60]	; (800d59c <xTaskIncrementTick+0x168>)
 800d560:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800d562:	4b0f      	ldr	r3, [pc, #60]	; (800d5a0 <xTaskIncrementTick+0x16c>)
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d001      	beq.n	800d56e <xTaskIncrementTick+0x13a>
		{
			xSwitchRequired = pdTRUE;
 800d56a:	2301      	movs	r3, #1
 800d56c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800d56e:	697b      	ldr	r3, [r7, #20]
}
 800d570:	4618      	mov	r0, r3
 800d572:	3718      	adds	r7, #24
 800d574:	46bd      	mov	sp, r7
 800d576:	bd80      	pop	{r7, pc}
 800d578:	200030c4 	.word	0x200030c4
 800d57c:	200030a0 	.word	0x200030a0
 800d580:	20003054 	.word	0x20003054
 800d584:	20003058 	.word	0x20003058
 800d588:	200030b4 	.word	0x200030b4
 800d58c:	200030bc 	.word	0x200030bc
 800d590:	200030a4 	.word	0x200030a4
 800d594:	20002bcc 	.word	0x20002bcc
 800d598:	20002bc8 	.word	0x20002bc8
 800d59c:	200030ac 	.word	0x200030ac
 800d5a0:	200030b0 	.word	0x200030b0

0800d5a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800d5a4:	b480      	push	{r7}
 800d5a6:	b085      	sub	sp, #20
 800d5a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800d5aa:	4b27      	ldr	r3, [pc, #156]	; (800d648 <vTaskSwitchContext+0xa4>)
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d003      	beq.n	800d5ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800d5b2:	4b26      	ldr	r3, [pc, #152]	; (800d64c <vTaskSwitchContext+0xa8>)
 800d5b4:	2201      	movs	r2, #1
 800d5b6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800d5b8:	e040      	b.n	800d63c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800d5ba:	4b24      	ldr	r3, [pc, #144]	; (800d64c <vTaskSwitchContext+0xa8>)
 800d5bc:	2200      	movs	r2, #0
 800d5be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d5c0:	4b23      	ldr	r3, [pc, #140]	; (800d650 <vTaskSwitchContext+0xac>)
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	60fb      	str	r3, [r7, #12]
 800d5c6:	e00f      	b.n	800d5e8 <vTaskSwitchContext+0x44>
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d109      	bne.n	800d5e2 <vTaskSwitchContext+0x3e>
 800d5ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5d2:	f383 8811 	msr	BASEPRI, r3
 800d5d6:	f3bf 8f6f 	isb	sy
 800d5da:	f3bf 8f4f 	dsb	sy
 800d5de:	607b      	str	r3, [r7, #4]
 800d5e0:	e7fe      	b.n	800d5e0 <vTaskSwitchContext+0x3c>
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	3b01      	subs	r3, #1
 800d5e6:	60fb      	str	r3, [r7, #12]
 800d5e8:	491a      	ldr	r1, [pc, #104]	; (800d654 <vTaskSwitchContext+0xb0>)
 800d5ea:	68fa      	ldr	r2, [r7, #12]
 800d5ec:	4613      	mov	r3, r2
 800d5ee:	009b      	lsls	r3, r3, #2
 800d5f0:	4413      	add	r3, r2
 800d5f2:	009b      	lsls	r3, r3, #2
 800d5f4:	440b      	add	r3, r1
 800d5f6:	681b      	ldr	r3, [r3, #0]
 800d5f8:	2b00      	cmp	r3, #0
 800d5fa:	d0e5      	beq.n	800d5c8 <vTaskSwitchContext+0x24>
 800d5fc:	68fa      	ldr	r2, [r7, #12]
 800d5fe:	4613      	mov	r3, r2
 800d600:	009b      	lsls	r3, r3, #2
 800d602:	4413      	add	r3, r2
 800d604:	009b      	lsls	r3, r3, #2
 800d606:	4a13      	ldr	r2, [pc, #76]	; (800d654 <vTaskSwitchContext+0xb0>)
 800d608:	4413      	add	r3, r2
 800d60a:	60bb      	str	r3, [r7, #8]
 800d60c:	68bb      	ldr	r3, [r7, #8]
 800d60e:	685b      	ldr	r3, [r3, #4]
 800d610:	685a      	ldr	r2, [r3, #4]
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	605a      	str	r2, [r3, #4]
 800d616:	68bb      	ldr	r3, [r7, #8]
 800d618:	685a      	ldr	r2, [r3, #4]
 800d61a:	68bb      	ldr	r3, [r7, #8]
 800d61c:	3308      	adds	r3, #8
 800d61e:	429a      	cmp	r2, r3
 800d620:	d104      	bne.n	800d62c <vTaskSwitchContext+0x88>
 800d622:	68bb      	ldr	r3, [r7, #8]
 800d624:	685b      	ldr	r3, [r3, #4]
 800d626:	685a      	ldr	r2, [r3, #4]
 800d628:	68bb      	ldr	r3, [r7, #8]
 800d62a:	605a      	str	r2, [r3, #4]
 800d62c:	68bb      	ldr	r3, [r7, #8]
 800d62e:	685b      	ldr	r3, [r3, #4]
 800d630:	68db      	ldr	r3, [r3, #12]
 800d632:	4a09      	ldr	r2, [pc, #36]	; (800d658 <vTaskSwitchContext+0xb4>)
 800d634:	6013      	str	r3, [r2, #0]
 800d636:	4a06      	ldr	r2, [pc, #24]	; (800d650 <vTaskSwitchContext+0xac>)
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	6013      	str	r3, [r2, #0]
}
 800d63c:	bf00      	nop
 800d63e:	3714      	adds	r7, #20
 800d640:	46bd      	mov	sp, r7
 800d642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d646:	4770      	bx	lr
 800d648:	200030c4 	.word	0x200030c4
 800d64c:	200030b0 	.word	0x200030b0
 800d650:	200030a4 	.word	0x200030a4
 800d654:	20002bcc 	.word	0x20002bcc
 800d658:	20002bc8 	.word	0x20002bc8

0800d65c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b084      	sub	sp, #16
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
 800d664:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	2b00      	cmp	r3, #0
 800d66a:	d109      	bne.n	800d680 <vTaskPlaceOnEventList+0x24>
 800d66c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d670:	f383 8811 	msr	BASEPRI, r3
 800d674:	f3bf 8f6f 	isb	sy
 800d678:	f3bf 8f4f 	dsb	sy
 800d67c:	60fb      	str	r3, [r7, #12]
 800d67e:	e7fe      	b.n	800d67e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d680:	4b07      	ldr	r3, [pc, #28]	; (800d6a0 <vTaskPlaceOnEventList+0x44>)
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	3318      	adds	r3, #24
 800d686:	4619      	mov	r1, r3
 800d688:	6878      	ldr	r0, [r7, #4]
 800d68a:	f7fe faa6 	bl	800bbda <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800d68e:	2101      	movs	r1, #1
 800d690:	6838      	ldr	r0, [r7, #0]
 800d692:	f000 fd8d 	bl	800e1b0 <prvAddCurrentTaskToDelayedList>
}
 800d696:	bf00      	nop
 800d698:	3710      	adds	r7, #16
 800d69a:	46bd      	mov	sp, r7
 800d69c:	bd80      	pop	{r7, pc}
 800d69e:	bf00      	nop
 800d6a0:	20002bc8 	.word	0x20002bc8

0800d6a4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b086      	sub	sp, #24
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	60f8      	str	r0, [r7, #12]
 800d6ac:	60b9      	str	r1, [r7, #8]
 800d6ae:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d109      	bne.n	800d6ca <vTaskPlaceOnEventListRestricted+0x26>
 800d6b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d6ba:	f383 8811 	msr	BASEPRI, r3
 800d6be:	f3bf 8f6f 	isb	sy
 800d6c2:	f3bf 8f4f 	dsb	sy
 800d6c6:	617b      	str	r3, [r7, #20]
 800d6c8:	e7fe      	b.n	800d6c8 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800d6ca:	4b0a      	ldr	r3, [pc, #40]	; (800d6f4 <vTaskPlaceOnEventListRestricted+0x50>)
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	3318      	adds	r3, #24
 800d6d0:	4619      	mov	r1, r3
 800d6d2:	68f8      	ldr	r0, [r7, #12]
 800d6d4:	f7fe fa5d 	bl	800bb92 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	d002      	beq.n	800d6e4 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800d6de:	f04f 33ff 	mov.w	r3, #4294967295
 800d6e2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800d6e4:	6879      	ldr	r1, [r7, #4]
 800d6e6:	68b8      	ldr	r0, [r7, #8]
 800d6e8:	f000 fd62 	bl	800e1b0 <prvAddCurrentTaskToDelayedList>
	}
 800d6ec:	bf00      	nop
 800d6ee:	3718      	adds	r7, #24
 800d6f0:	46bd      	mov	sp, r7
 800d6f2:	bd80      	pop	{r7, pc}
 800d6f4:	20002bc8 	.word	0x20002bc8

0800d6f8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b086      	sub	sp, #24
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	68db      	ldr	r3, [r3, #12]
 800d704:	68db      	ldr	r3, [r3, #12]
 800d706:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800d708:	693b      	ldr	r3, [r7, #16]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d109      	bne.n	800d722 <xTaskRemoveFromEventList+0x2a>
 800d70e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d712:	f383 8811 	msr	BASEPRI, r3
 800d716:	f3bf 8f6f 	isb	sy
 800d71a:	f3bf 8f4f 	dsb	sy
 800d71e:	60fb      	str	r3, [r7, #12]
 800d720:	e7fe      	b.n	800d720 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800d722:	693b      	ldr	r3, [r7, #16]
 800d724:	3318      	adds	r3, #24
 800d726:	4618      	mov	r0, r3
 800d728:	f7fe fa90 	bl	800bc4c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d72c:	4b1e      	ldr	r3, [pc, #120]	; (800d7a8 <xTaskRemoveFromEventList+0xb0>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	2b00      	cmp	r3, #0
 800d732:	d11f      	bne.n	800d774 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800d734:	693b      	ldr	r3, [r7, #16]
 800d736:	3304      	adds	r3, #4
 800d738:	4618      	mov	r0, r3
 800d73a:	f7fe fa87 	bl	800bc4c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800d73e:	693b      	ldr	r3, [r7, #16]
 800d740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d742:	4b1a      	ldr	r3, [pc, #104]	; (800d7ac <xTaskRemoveFromEventList+0xb4>)
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	429a      	cmp	r2, r3
 800d748:	d903      	bls.n	800d752 <xTaskRemoveFromEventList+0x5a>
 800d74a:	693b      	ldr	r3, [r7, #16]
 800d74c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d74e:	4a17      	ldr	r2, [pc, #92]	; (800d7ac <xTaskRemoveFromEventList+0xb4>)
 800d750:	6013      	str	r3, [r2, #0]
 800d752:	693b      	ldr	r3, [r7, #16]
 800d754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d756:	4613      	mov	r3, r2
 800d758:	009b      	lsls	r3, r3, #2
 800d75a:	4413      	add	r3, r2
 800d75c:	009b      	lsls	r3, r3, #2
 800d75e:	4a14      	ldr	r2, [pc, #80]	; (800d7b0 <xTaskRemoveFromEventList+0xb8>)
 800d760:	441a      	add	r2, r3
 800d762:	693b      	ldr	r3, [r7, #16]
 800d764:	3304      	adds	r3, #4
 800d766:	4619      	mov	r1, r3
 800d768:	4610      	mov	r0, r2
 800d76a:	f7fe fa12 	bl	800bb92 <vListInsertEnd>
			normally left unchanged, because it is automatically reset to a new
			value when the tick count equals xNextTaskUnblockTime.  However if
			tickless idling is used it might be more important to enter sleep mode
			at the earliest possible time - so reset xNextTaskUnblockTime here to
			ensure it is updated at the earliest possible time. */
			prvResetNextTaskUnblockTime();
 800d76e:	f000 f981 	bl	800da74 <prvResetNextTaskUnblockTime>
 800d772:	e005      	b.n	800d780 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800d774:	693b      	ldr	r3, [r7, #16]
 800d776:	3318      	adds	r3, #24
 800d778:	4619      	mov	r1, r3
 800d77a:	480e      	ldr	r0, [pc, #56]	; (800d7b4 <xTaskRemoveFromEventList+0xbc>)
 800d77c:	f7fe fa09 	bl	800bb92 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800d780:	693b      	ldr	r3, [r7, #16]
 800d782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d784:	4b0c      	ldr	r3, [pc, #48]	; (800d7b8 <xTaskRemoveFromEventList+0xc0>)
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d78a:	429a      	cmp	r2, r3
 800d78c:	d905      	bls.n	800d79a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800d78e:	2301      	movs	r3, #1
 800d790:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800d792:	4b0a      	ldr	r3, [pc, #40]	; (800d7bc <xTaskRemoveFromEventList+0xc4>)
 800d794:	2201      	movs	r2, #1
 800d796:	601a      	str	r2, [r3, #0]
 800d798:	e001      	b.n	800d79e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800d79a:	2300      	movs	r3, #0
 800d79c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d79e:	697b      	ldr	r3, [r7, #20]
}
 800d7a0:	4618      	mov	r0, r3
 800d7a2:	3718      	adds	r7, #24
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	bd80      	pop	{r7, pc}
 800d7a8:	200030c4 	.word	0x200030c4
 800d7ac:	200030a4 	.word	0x200030a4
 800d7b0:	20002bcc 	.word	0x20002bcc
 800d7b4:	2000305c 	.word	0x2000305c
 800d7b8:	20002bc8 	.word	0x20002bc8
 800d7bc:	200030b0 	.word	0x200030b0

0800d7c0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800d7c0:	b480      	push	{r7}
 800d7c2:	b083      	sub	sp, #12
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800d7c8:	4b06      	ldr	r3, [pc, #24]	; (800d7e4 <vTaskInternalSetTimeOutState+0x24>)
 800d7ca:	681a      	ldr	r2, [r3, #0]
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800d7d0:	4b05      	ldr	r3, [pc, #20]	; (800d7e8 <vTaskInternalSetTimeOutState+0x28>)
 800d7d2:	681a      	ldr	r2, [r3, #0]
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	605a      	str	r2, [r3, #4]
}
 800d7d8:	bf00      	nop
 800d7da:	370c      	adds	r7, #12
 800d7dc:	46bd      	mov	sp, r7
 800d7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e2:	4770      	bx	lr
 800d7e4:	200030b4 	.word	0x200030b4
 800d7e8:	200030a0 	.word	0x200030a0

0800d7ec <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b088      	sub	sp, #32
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	6078      	str	r0, [r7, #4]
 800d7f4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	d109      	bne.n	800d810 <xTaskCheckForTimeOut+0x24>
 800d7fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d800:	f383 8811 	msr	BASEPRI, r3
 800d804:	f3bf 8f6f 	isb	sy
 800d808:	f3bf 8f4f 	dsb	sy
 800d80c:	613b      	str	r3, [r7, #16]
 800d80e:	e7fe      	b.n	800d80e <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	2b00      	cmp	r3, #0
 800d814:	d109      	bne.n	800d82a <xTaskCheckForTimeOut+0x3e>
 800d816:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d81a:	f383 8811 	msr	BASEPRI, r3
 800d81e:	f3bf 8f6f 	isb	sy
 800d822:	f3bf 8f4f 	dsb	sy
 800d826:	60fb      	str	r3, [r7, #12]
 800d828:	e7fe      	b.n	800d828 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800d82a:	f001 f97f 	bl	800eb2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800d82e:	4b1d      	ldr	r3, [pc, #116]	; (800d8a4 <xTaskCheckForTimeOut+0xb8>)
 800d830:	681b      	ldr	r3, [r3, #0]
 800d832:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800d834:	687b      	ldr	r3, [r7, #4]
 800d836:	685b      	ldr	r3, [r3, #4]
 800d838:	69ba      	ldr	r2, [r7, #24]
 800d83a:	1ad3      	subs	r3, r2, r3
 800d83c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800d83e:	683b      	ldr	r3, [r7, #0]
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d846:	d102      	bne.n	800d84e <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800d848:	2300      	movs	r3, #0
 800d84a:	61fb      	str	r3, [r7, #28]
 800d84c:	e023      	b.n	800d896 <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681a      	ldr	r2, [r3, #0]
 800d852:	4b15      	ldr	r3, [pc, #84]	; (800d8a8 <xTaskCheckForTimeOut+0xbc>)
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	429a      	cmp	r2, r3
 800d858:	d007      	beq.n	800d86a <xTaskCheckForTimeOut+0x7e>
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	685b      	ldr	r3, [r3, #4]
 800d85e:	69ba      	ldr	r2, [r7, #24]
 800d860:	429a      	cmp	r2, r3
 800d862:	d302      	bcc.n	800d86a <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800d864:	2301      	movs	r3, #1
 800d866:	61fb      	str	r3, [r7, #28]
 800d868:	e015      	b.n	800d896 <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800d86a:	683b      	ldr	r3, [r7, #0]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	697a      	ldr	r2, [r7, #20]
 800d870:	429a      	cmp	r2, r3
 800d872:	d20b      	bcs.n	800d88c <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800d874:	683b      	ldr	r3, [r7, #0]
 800d876:	681a      	ldr	r2, [r3, #0]
 800d878:	697b      	ldr	r3, [r7, #20]
 800d87a:	1ad2      	subs	r2, r2, r3
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800d880:	6878      	ldr	r0, [r7, #4]
 800d882:	f7ff ff9d 	bl	800d7c0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800d886:	2300      	movs	r3, #0
 800d888:	61fb      	str	r3, [r7, #28]
 800d88a:	e004      	b.n	800d896 <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	2200      	movs	r2, #0
 800d890:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800d892:	2301      	movs	r3, #1
 800d894:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800d896:	f001 f977 	bl	800eb88 <vPortExitCritical>

	return xReturn;
 800d89a:	69fb      	ldr	r3, [r7, #28]
}
 800d89c:	4618      	mov	r0, r3
 800d89e:	3720      	adds	r7, #32
 800d8a0:	46bd      	mov	sp, r7
 800d8a2:	bd80      	pop	{r7, pc}
 800d8a4:	200030a0 	.word	0x200030a0
 800d8a8:	200030b4 	.word	0x200030b4

0800d8ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800d8ac:	b480      	push	{r7}
 800d8ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800d8b0:	4b03      	ldr	r3, [pc, #12]	; (800d8c0 <vTaskMissedYield+0x14>)
 800d8b2:	2201      	movs	r2, #1
 800d8b4:	601a      	str	r2, [r3, #0]
}
 800d8b6:	bf00      	nop
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8be:	4770      	bx	lr
 800d8c0:	200030b0 	.word	0x200030b0

0800d8c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b084      	sub	sp, #16
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800d8cc:	f000 f878 	bl	800d9c0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800d8d0:	4b17      	ldr	r3, [pc, #92]	; (800d930 <prvIdleTask+0x6c>)
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	2b01      	cmp	r3, #1
 800d8d6:	d907      	bls.n	800d8e8 <prvIdleTask+0x24>
			{
				taskYIELD();
 800d8d8:	4b16      	ldr	r3, [pc, #88]	; (800d934 <prvIdleTask+0x70>)
 800d8da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d8de:	601a      	str	r2, [r3, #0]
 800d8e0:	f3bf 8f4f 	dsb	sy
 800d8e4:	f3bf 8f6f 	isb	sy
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 800d8e8:	f7ff fcc0 	bl	800d26c <prvGetExpectedIdleTime>
 800d8ec:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	2b01      	cmp	r3, #1
 800d8f2:	d9eb      	bls.n	800d8cc <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 800d8f4:	f7ff fcac 	bl	800d250 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800d8f8:	4b0f      	ldr	r3, [pc, #60]	; (800d938 <prvIdleTask+0x74>)
 800d8fa:	681a      	ldr	r2, [r3, #0]
 800d8fc:	4b0f      	ldr	r3, [pc, #60]	; (800d93c <prvIdleTask+0x78>)
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	429a      	cmp	r2, r3
 800d902:	d209      	bcs.n	800d918 <prvIdleTask+0x54>
 800d904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d908:	f383 8811 	msr	BASEPRI, r3
 800d90c:	f3bf 8f6f 	isb	sy
 800d910:	f3bf 8f4f 	dsb	sy
 800d914:	60bb      	str	r3, [r7, #8]
 800d916:	e7fe      	b.n	800d916 <prvIdleTask+0x52>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800d918:	f7ff fca8 	bl	800d26c <prvGetExpectedIdleTime>
 800d91c:	60f8      	str	r0, [r7, #12]
					/* Define the following macro to set xExpectedIdleTime to 0
					if the application does not want
					portSUPPRESS_TICKS_AND_SLEEP() to be called. */
					configPRE_SUPPRESS_TICKS_AND_SLEEP_PROCESSING( xExpectedIdleTime );

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	2b01      	cmp	r3, #1
 800d922:	d902      	bls.n	800d92a <prvIdleTask+0x66>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 800d924:	68f8      	ldr	r0, [r7, #12]
 800d926:	f7f3 fc5f 	bl	80011e8 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 800d92a:	f7ff fcd7 	bl	800d2dc <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800d92e:	e7cd      	b.n	800d8cc <prvIdleTask+0x8>
 800d930:	20002bcc 	.word	0x20002bcc
 800d934:	e000ed04 	.word	0xe000ed04
 800d938:	200030bc 	.word	0x200030bc
 800d93c:	200030a0 	.word	0x200030a0

0800d940 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800d940:	b580      	push	{r7, lr}
 800d942:	b082      	sub	sp, #8
 800d944:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d946:	2300      	movs	r3, #0
 800d948:	607b      	str	r3, [r7, #4]
 800d94a:	e00c      	b.n	800d966 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800d94c:	687a      	ldr	r2, [r7, #4]
 800d94e:	4613      	mov	r3, r2
 800d950:	009b      	lsls	r3, r3, #2
 800d952:	4413      	add	r3, r2
 800d954:	009b      	lsls	r3, r3, #2
 800d956:	4a12      	ldr	r2, [pc, #72]	; (800d9a0 <prvInitialiseTaskLists+0x60>)
 800d958:	4413      	add	r3, r2
 800d95a:	4618      	mov	r0, r3
 800d95c:	f7fe f8ec 	bl	800bb38 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	3301      	adds	r3, #1
 800d964:	607b      	str	r3, [r7, #4]
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	2b37      	cmp	r3, #55	; 0x37
 800d96a:	d9ef      	bls.n	800d94c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800d96c:	480d      	ldr	r0, [pc, #52]	; (800d9a4 <prvInitialiseTaskLists+0x64>)
 800d96e:	f7fe f8e3 	bl	800bb38 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800d972:	480d      	ldr	r0, [pc, #52]	; (800d9a8 <prvInitialiseTaskLists+0x68>)
 800d974:	f7fe f8e0 	bl	800bb38 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800d978:	480c      	ldr	r0, [pc, #48]	; (800d9ac <prvInitialiseTaskLists+0x6c>)
 800d97a:	f7fe f8dd 	bl	800bb38 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800d97e:	480c      	ldr	r0, [pc, #48]	; (800d9b0 <prvInitialiseTaskLists+0x70>)
 800d980:	f7fe f8da 	bl	800bb38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800d984:	480b      	ldr	r0, [pc, #44]	; (800d9b4 <prvInitialiseTaskLists+0x74>)
 800d986:	f7fe f8d7 	bl	800bb38 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800d98a:	4b0b      	ldr	r3, [pc, #44]	; (800d9b8 <prvInitialiseTaskLists+0x78>)
 800d98c:	4a05      	ldr	r2, [pc, #20]	; (800d9a4 <prvInitialiseTaskLists+0x64>)
 800d98e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800d990:	4b0a      	ldr	r3, [pc, #40]	; (800d9bc <prvInitialiseTaskLists+0x7c>)
 800d992:	4a05      	ldr	r2, [pc, #20]	; (800d9a8 <prvInitialiseTaskLists+0x68>)
 800d994:	601a      	str	r2, [r3, #0]
}
 800d996:	bf00      	nop
 800d998:	3708      	adds	r7, #8
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}
 800d99e:	bf00      	nop
 800d9a0:	20002bcc 	.word	0x20002bcc
 800d9a4:	2000302c 	.word	0x2000302c
 800d9a8:	20003040 	.word	0x20003040
 800d9ac:	2000305c 	.word	0x2000305c
 800d9b0:	20003070 	.word	0x20003070
 800d9b4:	20003088 	.word	0x20003088
 800d9b8:	20003054 	.word	0x20003054
 800d9bc:	20003058 	.word	0x20003058

0800d9c0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800d9c0:	b580      	push	{r7, lr}
 800d9c2:	b082      	sub	sp, #8
 800d9c4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d9c6:	e019      	b.n	800d9fc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800d9c8:	f001 f8b0 	bl	800eb2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d9cc:	4b0f      	ldr	r3, [pc, #60]	; (800da0c <prvCheckTasksWaitingTermination+0x4c>)
 800d9ce:	68db      	ldr	r3, [r3, #12]
 800d9d0:	68db      	ldr	r3, [r3, #12]
 800d9d2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	3304      	adds	r3, #4
 800d9d8:	4618      	mov	r0, r3
 800d9da:	f7fe f937 	bl	800bc4c <uxListRemove>
				--uxCurrentNumberOfTasks;
 800d9de:	4b0c      	ldr	r3, [pc, #48]	; (800da10 <prvCheckTasksWaitingTermination+0x50>)
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	3b01      	subs	r3, #1
 800d9e4:	4a0a      	ldr	r2, [pc, #40]	; (800da10 <prvCheckTasksWaitingTermination+0x50>)
 800d9e6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800d9e8:	4b0a      	ldr	r3, [pc, #40]	; (800da14 <prvCheckTasksWaitingTermination+0x54>)
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	3b01      	subs	r3, #1
 800d9ee:	4a09      	ldr	r2, [pc, #36]	; (800da14 <prvCheckTasksWaitingTermination+0x54>)
 800d9f0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800d9f2:	f001 f8c9 	bl	800eb88 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800d9f6:	6878      	ldr	r0, [r7, #4]
 800d9f8:	f000 f80e 	bl	800da18 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800d9fc:	4b05      	ldr	r3, [pc, #20]	; (800da14 <prvCheckTasksWaitingTermination+0x54>)
 800d9fe:	681b      	ldr	r3, [r3, #0]
 800da00:	2b00      	cmp	r3, #0
 800da02:	d1e1      	bne.n	800d9c8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800da04:	bf00      	nop
 800da06:	3708      	adds	r7, #8
 800da08:	46bd      	mov	sp, r7
 800da0a:	bd80      	pop	{r7, pc}
 800da0c:	20003070 	.word	0x20003070
 800da10:	2000309c 	.word	0x2000309c
 800da14:	20003084 	.word	0x20003084

0800da18 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800da18:	b580      	push	{r7, lr}
 800da1a:	b084      	sub	sp, #16
 800da1c:	af00      	add	r7, sp, #0
 800da1e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800da26:	2b00      	cmp	r3, #0
 800da28:	d108      	bne.n	800da3c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da2e:	4618      	mov	r0, r3
 800da30:	f001 fa58 	bl	800eee4 <vPortFree>
				vPortFree( pxTCB );
 800da34:	6878      	ldr	r0, [r7, #4]
 800da36:	f001 fa55 	bl	800eee4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800da3a:	e017      	b.n	800da6c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800da42:	2b01      	cmp	r3, #1
 800da44:	d103      	bne.n	800da4e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800da46:	6878      	ldr	r0, [r7, #4]
 800da48:	f001 fa4c 	bl	800eee4 <vPortFree>
	}
 800da4c:	e00e      	b.n	800da6c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800da54:	2b02      	cmp	r3, #2
 800da56:	d009      	beq.n	800da6c <prvDeleteTCB+0x54>
 800da58:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da5c:	f383 8811 	msr	BASEPRI, r3
 800da60:	f3bf 8f6f 	isb	sy
 800da64:	f3bf 8f4f 	dsb	sy
 800da68:	60fb      	str	r3, [r7, #12]
 800da6a:	e7fe      	b.n	800da6a <prvDeleteTCB+0x52>
	}
 800da6c:	bf00      	nop
 800da6e:	3710      	adds	r7, #16
 800da70:	46bd      	mov	sp, r7
 800da72:	bd80      	pop	{r7, pc}

0800da74 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800da74:	b480      	push	{r7}
 800da76:	b083      	sub	sp, #12
 800da78:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800da7a:	4b0c      	ldr	r3, [pc, #48]	; (800daac <prvResetNextTaskUnblockTime+0x38>)
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	681b      	ldr	r3, [r3, #0]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d104      	bne.n	800da8e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800da84:	4b0a      	ldr	r3, [pc, #40]	; (800dab0 <prvResetNextTaskUnblockTime+0x3c>)
 800da86:	f04f 32ff 	mov.w	r2, #4294967295
 800da8a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800da8c:	e008      	b.n	800daa0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800da8e:	4b07      	ldr	r3, [pc, #28]	; (800daac <prvResetNextTaskUnblockTime+0x38>)
 800da90:	681b      	ldr	r3, [r3, #0]
 800da92:	68db      	ldr	r3, [r3, #12]
 800da94:	68db      	ldr	r3, [r3, #12]
 800da96:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	685b      	ldr	r3, [r3, #4]
 800da9c:	4a04      	ldr	r2, [pc, #16]	; (800dab0 <prvResetNextTaskUnblockTime+0x3c>)
 800da9e:	6013      	str	r3, [r2, #0]
}
 800daa0:	bf00      	nop
 800daa2:	370c      	adds	r7, #12
 800daa4:	46bd      	mov	sp, r7
 800daa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daaa:	4770      	bx	lr
 800daac:	20003054 	.word	0x20003054
 800dab0:	200030bc 	.word	0x200030bc

0800dab4 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800dab4:	b480      	push	{r7}
 800dab6:	b083      	sub	sp, #12
 800dab8:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800daba:	4b05      	ldr	r3, [pc, #20]	; (800dad0 <xTaskGetCurrentTaskHandle+0x1c>)
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	607b      	str	r3, [r7, #4]

		return xReturn;
 800dac0:	687b      	ldr	r3, [r7, #4]
	}
 800dac2:	4618      	mov	r0, r3
 800dac4:	370c      	adds	r7, #12
 800dac6:	46bd      	mov	sp, r7
 800dac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dacc:	4770      	bx	lr
 800dace:	bf00      	nop
 800dad0:	20002bc8 	.word	0x20002bc8

0800dad4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800dad4:	b480      	push	{r7}
 800dad6:	b083      	sub	sp, #12
 800dad8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800dada:	4b0b      	ldr	r3, [pc, #44]	; (800db08 <xTaskGetSchedulerState+0x34>)
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d102      	bne.n	800dae8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800dae2:	2301      	movs	r3, #1
 800dae4:	607b      	str	r3, [r7, #4]
 800dae6:	e008      	b.n	800dafa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dae8:	4b08      	ldr	r3, [pc, #32]	; (800db0c <xTaskGetSchedulerState+0x38>)
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	2b00      	cmp	r3, #0
 800daee:	d102      	bne.n	800daf6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800daf0:	2302      	movs	r3, #2
 800daf2:	607b      	str	r3, [r7, #4]
 800daf4:	e001      	b.n	800dafa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800daf6:	2300      	movs	r3, #0
 800daf8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800dafa:	687b      	ldr	r3, [r7, #4]
	}
 800dafc:	4618      	mov	r0, r3
 800dafe:	370c      	adds	r7, #12
 800db00:	46bd      	mov	sp, r7
 800db02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db06:	4770      	bx	lr
 800db08:	200030a8 	.word	0x200030a8
 800db0c:	200030c4 	.word	0x200030c4

0800db10 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800db10:	b580      	push	{r7, lr}
 800db12:	b084      	sub	sp, #16
 800db14:	af00      	add	r7, sp, #0
 800db16:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800db1c:	2300      	movs	r3, #0
 800db1e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d051      	beq.n	800dbca <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db2a:	4b2a      	ldr	r3, [pc, #168]	; (800dbd4 <xTaskPriorityInherit+0xc4>)
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db30:	429a      	cmp	r2, r3
 800db32:	d241      	bcs.n	800dbb8 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800db34:	68bb      	ldr	r3, [r7, #8]
 800db36:	699b      	ldr	r3, [r3, #24]
 800db38:	2b00      	cmp	r3, #0
 800db3a:	db06      	blt.n	800db4a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800db3c:	4b25      	ldr	r3, [pc, #148]	; (800dbd4 <xTaskPriorityInherit+0xc4>)
 800db3e:	681b      	ldr	r3, [r3, #0]
 800db40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db42:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800db46:	68bb      	ldr	r3, [r7, #8]
 800db48:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800db4a:	68bb      	ldr	r3, [r7, #8]
 800db4c:	6959      	ldr	r1, [r3, #20]
 800db4e:	68bb      	ldr	r3, [r7, #8]
 800db50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db52:	4613      	mov	r3, r2
 800db54:	009b      	lsls	r3, r3, #2
 800db56:	4413      	add	r3, r2
 800db58:	009b      	lsls	r3, r3, #2
 800db5a:	4a1f      	ldr	r2, [pc, #124]	; (800dbd8 <xTaskPriorityInherit+0xc8>)
 800db5c:	4413      	add	r3, r2
 800db5e:	4299      	cmp	r1, r3
 800db60:	d122      	bne.n	800dba8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800db62:	68bb      	ldr	r3, [r7, #8]
 800db64:	3304      	adds	r3, #4
 800db66:	4618      	mov	r0, r3
 800db68:	f7fe f870 	bl	800bc4c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800db6c:	4b19      	ldr	r3, [pc, #100]	; (800dbd4 <xTaskPriorityInherit+0xc4>)
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db72:	68bb      	ldr	r3, [r7, #8]
 800db74:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800db76:	68bb      	ldr	r3, [r7, #8]
 800db78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db7a:	4b18      	ldr	r3, [pc, #96]	; (800dbdc <xTaskPriorityInherit+0xcc>)
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	429a      	cmp	r2, r3
 800db80:	d903      	bls.n	800db8a <xTaskPriorityInherit+0x7a>
 800db82:	68bb      	ldr	r3, [r7, #8]
 800db84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db86:	4a15      	ldr	r2, [pc, #84]	; (800dbdc <xTaskPriorityInherit+0xcc>)
 800db88:	6013      	str	r3, [r2, #0]
 800db8a:	68bb      	ldr	r3, [r7, #8]
 800db8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db8e:	4613      	mov	r3, r2
 800db90:	009b      	lsls	r3, r3, #2
 800db92:	4413      	add	r3, r2
 800db94:	009b      	lsls	r3, r3, #2
 800db96:	4a10      	ldr	r2, [pc, #64]	; (800dbd8 <xTaskPriorityInherit+0xc8>)
 800db98:	441a      	add	r2, r3
 800db9a:	68bb      	ldr	r3, [r7, #8]
 800db9c:	3304      	adds	r3, #4
 800db9e:	4619      	mov	r1, r3
 800dba0:	4610      	mov	r0, r2
 800dba2:	f7fd fff6 	bl	800bb92 <vListInsertEnd>
 800dba6:	e004      	b.n	800dbb2 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800dba8:	4b0a      	ldr	r3, [pc, #40]	; (800dbd4 <xTaskPriorityInherit+0xc4>)
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dbae:	68bb      	ldr	r3, [r7, #8]
 800dbb0:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800dbb2:	2301      	movs	r3, #1
 800dbb4:	60fb      	str	r3, [r7, #12]
 800dbb6:	e008      	b.n	800dbca <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800dbb8:	68bb      	ldr	r3, [r7, #8]
 800dbba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dbbc:	4b05      	ldr	r3, [pc, #20]	; (800dbd4 <xTaskPriorityInherit+0xc4>)
 800dbbe:	681b      	ldr	r3, [r3, #0]
 800dbc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dbc2:	429a      	cmp	r2, r3
 800dbc4:	d201      	bcs.n	800dbca <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800dbc6:	2301      	movs	r3, #1
 800dbc8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dbca:	68fb      	ldr	r3, [r7, #12]
	}
 800dbcc:	4618      	mov	r0, r3
 800dbce:	3710      	adds	r7, #16
 800dbd0:	46bd      	mov	sp, r7
 800dbd2:	bd80      	pop	{r7, pc}
 800dbd4:	20002bc8 	.word	0x20002bc8
 800dbd8:	20002bcc 	.word	0x20002bcc
 800dbdc:	200030a4 	.word	0x200030a4

0800dbe0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800dbe0:	b580      	push	{r7, lr}
 800dbe2:	b086      	sub	sp, #24
 800dbe4:	af00      	add	r7, sp, #0
 800dbe6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800dbec:	2300      	movs	r3, #0
 800dbee:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d054      	beq.n	800dca0 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800dbf6:	4b2d      	ldr	r3, [pc, #180]	; (800dcac <xTaskPriorityDisinherit+0xcc>)
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	693a      	ldr	r2, [r7, #16]
 800dbfc:	429a      	cmp	r2, r3
 800dbfe:	d009      	beq.n	800dc14 <xTaskPriorityDisinherit+0x34>
 800dc00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc04:	f383 8811 	msr	BASEPRI, r3
 800dc08:	f3bf 8f6f 	isb	sy
 800dc0c:	f3bf 8f4f 	dsb	sy
 800dc10:	60fb      	str	r3, [r7, #12]
 800dc12:	e7fe      	b.n	800dc12 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800dc14:	693b      	ldr	r3, [r7, #16]
 800dc16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d109      	bne.n	800dc30 <xTaskPriorityDisinherit+0x50>
 800dc1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc20:	f383 8811 	msr	BASEPRI, r3
 800dc24:	f3bf 8f6f 	isb	sy
 800dc28:	f3bf 8f4f 	dsb	sy
 800dc2c:	60bb      	str	r3, [r7, #8]
 800dc2e:	e7fe      	b.n	800dc2e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800dc30:	693b      	ldr	r3, [r7, #16]
 800dc32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc34:	1e5a      	subs	r2, r3, #1
 800dc36:	693b      	ldr	r3, [r7, #16]
 800dc38:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800dc3a:	693b      	ldr	r3, [r7, #16]
 800dc3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc3e:	693b      	ldr	r3, [r7, #16]
 800dc40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dc42:	429a      	cmp	r2, r3
 800dc44:	d02c      	beq.n	800dca0 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800dc46:	693b      	ldr	r3, [r7, #16]
 800dc48:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dc4a:	2b00      	cmp	r3, #0
 800dc4c:	d128      	bne.n	800dca0 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dc4e:	693b      	ldr	r3, [r7, #16]
 800dc50:	3304      	adds	r3, #4
 800dc52:	4618      	mov	r0, r3
 800dc54:	f7fd fffa 	bl	800bc4c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800dc58:	693b      	ldr	r3, [r7, #16]
 800dc5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dc5c:	693b      	ldr	r3, [r7, #16]
 800dc5e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dc60:	693b      	ldr	r3, [r7, #16]
 800dc62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc64:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dc68:	693b      	ldr	r3, [r7, #16]
 800dc6a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800dc6c:	693b      	ldr	r3, [r7, #16]
 800dc6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc70:	4b0f      	ldr	r3, [pc, #60]	; (800dcb0 <xTaskPriorityDisinherit+0xd0>)
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	429a      	cmp	r2, r3
 800dc76:	d903      	bls.n	800dc80 <xTaskPriorityDisinherit+0xa0>
 800dc78:	693b      	ldr	r3, [r7, #16]
 800dc7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc7c:	4a0c      	ldr	r2, [pc, #48]	; (800dcb0 <xTaskPriorityDisinherit+0xd0>)
 800dc7e:	6013      	str	r3, [r2, #0]
 800dc80:	693b      	ldr	r3, [r7, #16]
 800dc82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dc84:	4613      	mov	r3, r2
 800dc86:	009b      	lsls	r3, r3, #2
 800dc88:	4413      	add	r3, r2
 800dc8a:	009b      	lsls	r3, r3, #2
 800dc8c:	4a09      	ldr	r2, [pc, #36]	; (800dcb4 <xTaskPriorityDisinherit+0xd4>)
 800dc8e:	441a      	add	r2, r3
 800dc90:	693b      	ldr	r3, [r7, #16]
 800dc92:	3304      	adds	r3, #4
 800dc94:	4619      	mov	r1, r3
 800dc96:	4610      	mov	r0, r2
 800dc98:	f7fd ff7b 	bl	800bb92 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800dc9c:	2301      	movs	r3, #1
 800dc9e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800dca0:	697b      	ldr	r3, [r7, #20]
	}
 800dca2:	4618      	mov	r0, r3
 800dca4:	3718      	adds	r7, #24
 800dca6:	46bd      	mov	sp, r7
 800dca8:	bd80      	pop	{r7, pc}
 800dcaa:	bf00      	nop
 800dcac:	20002bc8 	.word	0x20002bc8
 800dcb0:	200030a4 	.word	0x200030a4
 800dcb4:	20002bcc 	.word	0x20002bcc

0800dcb8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b088      	sub	sp, #32
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	6078      	str	r0, [r7, #4]
 800dcc0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800dcc6:	2301      	movs	r3, #1
 800dcc8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d068      	beq.n	800dda2 <vTaskPriorityDisinheritAfterTimeout+0xea>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800dcd0:	69bb      	ldr	r3, [r7, #24]
 800dcd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d109      	bne.n	800dcec <vTaskPriorityDisinheritAfterTimeout+0x34>
 800dcd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcdc:	f383 8811 	msr	BASEPRI, r3
 800dce0:	f3bf 8f6f 	isb	sy
 800dce4:	f3bf 8f4f 	dsb	sy
 800dce8:	60fb      	str	r3, [r7, #12]
 800dcea:	e7fe      	b.n	800dcea <vTaskPriorityDisinheritAfterTimeout+0x32>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800dcec:	69bb      	ldr	r3, [r7, #24]
 800dcee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dcf0:	683a      	ldr	r2, [r7, #0]
 800dcf2:	429a      	cmp	r2, r3
 800dcf4:	d902      	bls.n	800dcfc <vTaskPriorityDisinheritAfterTimeout+0x44>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800dcf6:	683b      	ldr	r3, [r7, #0]
 800dcf8:	61fb      	str	r3, [r7, #28]
 800dcfa:	e002      	b.n	800dd02 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800dcfc:	69bb      	ldr	r3, [r7, #24]
 800dcfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dd00:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800dd02:	69bb      	ldr	r3, [r7, #24]
 800dd04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd06:	69fa      	ldr	r2, [r7, #28]
 800dd08:	429a      	cmp	r2, r3
 800dd0a:	d04a      	beq.n	800dda2 <vTaskPriorityDisinheritAfterTimeout+0xea>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800dd0c:	69bb      	ldr	r3, [r7, #24]
 800dd0e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd10:	697a      	ldr	r2, [r7, #20]
 800dd12:	429a      	cmp	r2, r3
 800dd14:	d145      	bne.n	800dda2 <vTaskPriorityDisinheritAfterTimeout+0xea>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800dd16:	4b25      	ldr	r3, [pc, #148]	; (800ddac <vTaskPriorityDisinheritAfterTimeout+0xf4>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	69ba      	ldr	r2, [r7, #24]
 800dd1c:	429a      	cmp	r2, r3
 800dd1e:	d109      	bne.n	800dd34 <vTaskPriorityDisinheritAfterTimeout+0x7c>
 800dd20:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd24:	f383 8811 	msr	BASEPRI, r3
 800dd28:	f3bf 8f6f 	isb	sy
 800dd2c:	f3bf 8f4f 	dsb	sy
 800dd30:	60bb      	str	r3, [r7, #8]
 800dd32:	e7fe      	b.n	800dd32 <vTaskPriorityDisinheritAfterTimeout+0x7a>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800dd34:	69bb      	ldr	r3, [r7, #24]
 800dd36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd38:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800dd3a:	69bb      	ldr	r3, [r7, #24]
 800dd3c:	69fa      	ldr	r2, [r7, #28]
 800dd3e:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800dd40:	69bb      	ldr	r3, [r7, #24]
 800dd42:	699b      	ldr	r3, [r3, #24]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	db04      	blt.n	800dd52 <vTaskPriorityDisinheritAfterTimeout+0x9a>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dd48:	69fb      	ldr	r3, [r7, #28]
 800dd4a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800dd4e:	69bb      	ldr	r3, [r7, #24]
 800dd50:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800dd52:	69bb      	ldr	r3, [r7, #24]
 800dd54:	6959      	ldr	r1, [r3, #20]
 800dd56:	693a      	ldr	r2, [r7, #16]
 800dd58:	4613      	mov	r3, r2
 800dd5a:	009b      	lsls	r3, r3, #2
 800dd5c:	4413      	add	r3, r2
 800dd5e:	009b      	lsls	r3, r3, #2
 800dd60:	4a13      	ldr	r2, [pc, #76]	; (800ddb0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800dd62:	4413      	add	r3, r2
 800dd64:	4299      	cmp	r1, r3
 800dd66:	d11c      	bne.n	800dda2 <vTaskPriorityDisinheritAfterTimeout+0xea>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800dd68:	69bb      	ldr	r3, [r7, #24]
 800dd6a:	3304      	adds	r3, #4
 800dd6c:	4618      	mov	r0, r3
 800dd6e:	f7fd ff6d 	bl	800bc4c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800dd72:	69bb      	ldr	r3, [r7, #24]
 800dd74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd76:	4b0f      	ldr	r3, [pc, #60]	; (800ddb4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	429a      	cmp	r2, r3
 800dd7c:	d903      	bls.n	800dd86 <vTaskPriorityDisinheritAfterTimeout+0xce>
 800dd7e:	69bb      	ldr	r3, [r7, #24]
 800dd80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd82:	4a0c      	ldr	r2, [pc, #48]	; (800ddb4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800dd84:	6013      	str	r3, [r2, #0]
 800dd86:	69bb      	ldr	r3, [r7, #24]
 800dd88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd8a:	4613      	mov	r3, r2
 800dd8c:	009b      	lsls	r3, r3, #2
 800dd8e:	4413      	add	r3, r2
 800dd90:	009b      	lsls	r3, r3, #2
 800dd92:	4a07      	ldr	r2, [pc, #28]	; (800ddb0 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800dd94:	441a      	add	r2, r3
 800dd96:	69bb      	ldr	r3, [r7, #24]
 800dd98:	3304      	adds	r3, #4
 800dd9a:	4619      	mov	r1, r3
 800dd9c:	4610      	mov	r0, r2
 800dd9e:	f7fd fef8 	bl	800bb92 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800dda2:	bf00      	nop
 800dda4:	3720      	adds	r7, #32
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}
 800ddaa:	bf00      	nop
 800ddac:	20002bc8 	.word	0x20002bc8
 800ddb0:	20002bcc 	.word	0x20002bcc
 800ddb4:	200030a4 	.word	0x200030a4

0800ddb8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800ddb8:	b480      	push	{r7}
 800ddba:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800ddbc:	4b07      	ldr	r3, [pc, #28]	; (800dddc <pvTaskIncrementMutexHeldCount+0x24>)
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d004      	beq.n	800ddce <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800ddc4:	4b05      	ldr	r3, [pc, #20]	; (800dddc <pvTaskIncrementMutexHeldCount+0x24>)
 800ddc6:	681b      	ldr	r3, [r3, #0]
 800ddc8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ddca:	3201      	adds	r2, #1
 800ddcc:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800ddce:	4b03      	ldr	r3, [pc, #12]	; (800dddc <pvTaskIncrementMutexHeldCount+0x24>)
 800ddd0:	681b      	ldr	r3, [r3, #0]
	}
 800ddd2:	4618      	mov	r0, r3
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddda:	4770      	bx	lr
 800dddc:	20002bc8 	.word	0x20002bc8

0800dde0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800dde0:	b580      	push	{r7, lr}
 800dde2:	b086      	sub	sp, #24
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	60f8      	str	r0, [r7, #12]
 800dde8:	60b9      	str	r1, [r7, #8]
 800ddea:	607a      	str	r2, [r7, #4]
 800ddec:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800ddee:	f000 fe9d 	bl	800eb2c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800ddf2:	4b26      	ldr	r3, [pc, #152]	; (800de8c <xTaskNotifyWait+0xac>)
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800ddfa:	b2db      	uxtb	r3, r3
 800ddfc:	2b02      	cmp	r3, #2
 800ddfe:	d01a      	beq.n	800de36 <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800de00:	4b22      	ldr	r3, [pc, #136]	; (800de8c <xTaskNotifyWait+0xac>)
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800de06:	68fa      	ldr	r2, [r7, #12]
 800de08:	43d2      	mvns	r2, r2
 800de0a:	400a      	ands	r2, r1
 800de0c:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800de0e:	4b1f      	ldr	r3, [pc, #124]	; (800de8c <xTaskNotifyWait+0xac>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	2201      	movs	r2, #1
 800de14:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800de18:	683b      	ldr	r3, [r7, #0]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d00b      	beq.n	800de36 <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800de1e:	2101      	movs	r1, #1
 800de20:	6838      	ldr	r0, [r7, #0]
 800de22:	f000 f9c5 	bl	800e1b0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800de26:	4b1a      	ldr	r3, [pc, #104]	; (800de90 <xTaskNotifyWait+0xb0>)
 800de28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800de2c:	601a      	str	r2, [r3, #0]
 800de2e:	f3bf 8f4f 	dsb	sy
 800de32:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800de36:	f000 fea7 	bl	800eb88 <vPortExitCritical>

		taskENTER_CRITICAL();
 800de3a:	f000 fe77 	bl	800eb2c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	2b00      	cmp	r3, #0
 800de42:	d004      	beq.n	800de4e <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800de44:	4b11      	ldr	r3, [pc, #68]	; (800de8c <xTaskNotifyWait+0xac>)
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800de4e:	4b0f      	ldr	r3, [pc, #60]	; (800de8c <xTaskNotifyWait+0xac>)
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800de56:	b2db      	uxtb	r3, r3
 800de58:	2b02      	cmp	r3, #2
 800de5a:	d002      	beq.n	800de62 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800de5c:	2300      	movs	r3, #0
 800de5e:	617b      	str	r3, [r7, #20]
 800de60:	e008      	b.n	800de74 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800de62:	4b0a      	ldr	r3, [pc, #40]	; (800de8c <xTaskNotifyWait+0xac>)
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800de68:	68ba      	ldr	r2, [r7, #8]
 800de6a:	43d2      	mvns	r2, r2
 800de6c:	400a      	ands	r2, r1
 800de6e:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 800de70:	2301      	movs	r3, #1
 800de72:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800de74:	4b05      	ldr	r3, [pc, #20]	; (800de8c <xTaskNotifyWait+0xac>)
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	2200      	movs	r2, #0
 800de7a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800de7e:	f000 fe83 	bl	800eb88 <vPortExitCritical>

		return xReturn;
 800de82:	697b      	ldr	r3, [r7, #20]
	}
 800de84:	4618      	mov	r0, r3
 800de86:	3718      	adds	r7, #24
 800de88:	46bd      	mov	sp, r7
 800de8a:	bd80      	pop	{r7, pc}
 800de8c:	20002bc8 	.word	0x20002bc8
 800de90:	e000ed04 	.word	0xe000ed04

0800de94 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800de94:	b580      	push	{r7, lr}
 800de96:	b08a      	sub	sp, #40	; 0x28
 800de98:	af00      	add	r7, sp, #0
 800de9a:	60f8      	str	r0, [r7, #12]
 800de9c:	60b9      	str	r1, [r7, #8]
 800de9e:	603b      	str	r3, [r7, #0]
 800dea0:	4613      	mov	r3, r2
 800dea2:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800dea4:	2301      	movs	r3, #1
 800dea6:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d109      	bne.n	800dec2 <xTaskGenericNotify+0x2e>
 800deae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deb2:	f383 8811 	msr	BASEPRI, r3
 800deb6:	f3bf 8f6f 	isb	sy
 800deba:	f3bf 8f4f 	dsb	sy
 800debe:	61bb      	str	r3, [r7, #24]
 800dec0:	e7fe      	b.n	800dec0 <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800dec6:	f000 fe31 	bl	800eb2c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800deca:	683b      	ldr	r3, [r7, #0]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d003      	beq.n	800ded8 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800ded0:	6a3b      	ldr	r3, [r7, #32]
 800ded2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ded4:	683b      	ldr	r3, [r7, #0]
 800ded6:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800ded8:	6a3b      	ldr	r3, [r7, #32]
 800deda:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800dede:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800dee0:	6a3b      	ldr	r3, [r7, #32]
 800dee2:	2202      	movs	r2, #2
 800dee4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800dee8:	79fb      	ldrb	r3, [r7, #7]
 800deea:	2b04      	cmp	r3, #4
 800deec:	d827      	bhi.n	800df3e <xTaskGenericNotify+0xaa>
 800deee:	a201      	add	r2, pc, #4	; (adr r2, 800def4 <xTaskGenericNotify+0x60>)
 800def0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800def4:	0800df5d 	.word	0x0800df5d
 800def8:	0800df09 	.word	0x0800df09
 800defc:	0800df17 	.word	0x0800df17
 800df00:	0800df23 	.word	0x0800df23
 800df04:	0800df2b 	.word	0x0800df2b
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800df08:	6a3b      	ldr	r3, [r7, #32]
 800df0a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800df0c:	68bb      	ldr	r3, [r7, #8]
 800df0e:	431a      	orrs	r2, r3
 800df10:	6a3b      	ldr	r3, [r7, #32]
 800df12:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800df14:	e025      	b.n	800df62 <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800df16:	6a3b      	ldr	r3, [r7, #32]
 800df18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df1a:	1c5a      	adds	r2, r3, #1
 800df1c:	6a3b      	ldr	r3, [r7, #32]
 800df1e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800df20:	e01f      	b.n	800df62 <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800df22:	6a3b      	ldr	r3, [r7, #32]
 800df24:	68ba      	ldr	r2, [r7, #8]
 800df26:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800df28:	e01b      	b.n	800df62 <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800df2a:	7ffb      	ldrb	r3, [r7, #31]
 800df2c:	2b02      	cmp	r3, #2
 800df2e:	d003      	beq.n	800df38 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800df30:	6a3b      	ldr	r3, [r7, #32]
 800df32:	68ba      	ldr	r2, [r7, #8]
 800df34:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800df36:	e014      	b.n	800df62 <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 800df38:	2300      	movs	r3, #0
 800df3a:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800df3c:	e011      	b.n	800df62 <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800df3e:	6a3b      	ldr	r3, [r7, #32]
 800df40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df46:	d00b      	beq.n	800df60 <xTaskGenericNotify+0xcc>
 800df48:	f04f 0350 	mov.w	r3, #80	; 0x50
 800df4c:	f383 8811 	msr	BASEPRI, r3
 800df50:	f3bf 8f6f 	isb	sy
 800df54:	f3bf 8f4f 	dsb	sy
 800df58:	617b      	str	r3, [r7, #20]
 800df5a:	e7fe      	b.n	800df5a <xTaskGenericNotify+0xc6>
					break;
 800df5c:	bf00      	nop
 800df5e:	e000      	b.n	800df62 <xTaskGenericNotify+0xce>

					break;
 800df60:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800df62:	7ffb      	ldrb	r3, [r7, #31]
 800df64:	2b01      	cmp	r3, #1
 800df66:	d13b      	bne.n	800dfe0 <xTaskGenericNotify+0x14c>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800df68:	6a3b      	ldr	r3, [r7, #32]
 800df6a:	3304      	adds	r3, #4
 800df6c:	4618      	mov	r0, r3
 800df6e:	f7fd fe6d 	bl	800bc4c <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800df72:	6a3b      	ldr	r3, [r7, #32]
 800df74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df76:	4b1e      	ldr	r3, [pc, #120]	; (800dff0 <xTaskGenericNotify+0x15c>)
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	429a      	cmp	r2, r3
 800df7c:	d903      	bls.n	800df86 <xTaskGenericNotify+0xf2>
 800df7e:	6a3b      	ldr	r3, [r7, #32]
 800df80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df82:	4a1b      	ldr	r2, [pc, #108]	; (800dff0 <xTaskGenericNotify+0x15c>)
 800df84:	6013      	str	r3, [r2, #0]
 800df86:	6a3b      	ldr	r3, [r7, #32]
 800df88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800df8a:	4613      	mov	r3, r2
 800df8c:	009b      	lsls	r3, r3, #2
 800df8e:	4413      	add	r3, r2
 800df90:	009b      	lsls	r3, r3, #2
 800df92:	4a18      	ldr	r2, [pc, #96]	; (800dff4 <xTaskGenericNotify+0x160>)
 800df94:	441a      	add	r2, r3
 800df96:	6a3b      	ldr	r3, [r7, #32]
 800df98:	3304      	adds	r3, #4
 800df9a:	4619      	mov	r1, r3
 800df9c:	4610      	mov	r0, r2
 800df9e:	f7fd fdf8 	bl	800bb92 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800dfa2:	6a3b      	ldr	r3, [r7, #32]
 800dfa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d009      	beq.n	800dfbe <xTaskGenericNotify+0x12a>
 800dfaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfae:	f383 8811 	msr	BASEPRI, r3
 800dfb2:	f3bf 8f6f 	isb	sy
 800dfb6:	f3bf 8f4f 	dsb	sy
 800dfba:	613b      	str	r3, [r7, #16]
 800dfbc:	e7fe      	b.n	800dfbc <xTaskGenericNotify+0x128>
					the tick count equals xNextTaskUnblockTime.  However if
					tickless idling is used it might be more important to enter
					sleep mode at the earliest possible time - so reset
					xNextTaskUnblockTime here to ensure it is updated at the
					earliest possible time. */
					prvResetNextTaskUnblockTime();
 800dfbe:	f7ff fd59 	bl	800da74 <prvResetNextTaskUnblockTime>
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800dfc2:	6a3b      	ldr	r3, [r7, #32]
 800dfc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfc6:	4b0c      	ldr	r3, [pc, #48]	; (800dff8 <xTaskGenericNotify+0x164>)
 800dfc8:	681b      	ldr	r3, [r3, #0]
 800dfca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfcc:	429a      	cmp	r2, r3
 800dfce:	d907      	bls.n	800dfe0 <xTaskGenericNotify+0x14c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800dfd0:	4b0a      	ldr	r3, [pc, #40]	; (800dffc <xTaskGenericNotify+0x168>)
 800dfd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800dfd6:	601a      	str	r2, [r3, #0]
 800dfd8:	f3bf 8f4f 	dsb	sy
 800dfdc:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800dfe0:	f000 fdd2 	bl	800eb88 <vPortExitCritical>

		return xReturn;
 800dfe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	3728      	adds	r7, #40	; 0x28
 800dfea:	46bd      	mov	sp, r7
 800dfec:	bd80      	pop	{r7, pc}
 800dfee:	bf00      	nop
 800dff0:	200030a4 	.word	0x200030a4
 800dff4:	20002bcc 	.word	0x20002bcc
 800dff8:	20002bc8 	.word	0x20002bc8
 800dffc:	e000ed04 	.word	0xe000ed04

0800e000 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800e000:	b580      	push	{r7, lr}
 800e002:	b08e      	sub	sp, #56	; 0x38
 800e004:	af00      	add	r7, sp, #0
 800e006:	60f8      	str	r0, [r7, #12]
 800e008:	60b9      	str	r1, [r7, #8]
 800e00a:	603b      	str	r3, [r7, #0]
 800e00c:	4613      	mov	r3, r2
 800e00e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800e010:	2301      	movs	r3, #1
 800e012:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d109      	bne.n	800e02e <xTaskGenericNotifyFromISR+0x2e>
 800e01a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e01e:	f383 8811 	msr	BASEPRI, r3
 800e022:	f3bf 8f6f 	isb	sy
 800e026:	f3bf 8f4f 	dsb	sy
 800e02a:	627b      	str	r3, [r7, #36]	; 0x24
 800e02c:	e7fe      	b.n	800e02c <xTaskGenericNotifyFromISR+0x2c>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e02e:	f000 fe59 	bl	800ece4 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800e036:	f3ef 8211 	mrs	r2, BASEPRI
 800e03a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e03e:	f383 8811 	msr	BASEPRI, r3
 800e042:	f3bf 8f6f 	isb	sy
 800e046:	f3bf 8f4f 	dsb	sy
 800e04a:	623a      	str	r2, [r7, #32]
 800e04c:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800e04e:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e050:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	2b00      	cmp	r3, #0
 800e056:	d003      	beq.n	800e060 <xTaskGenericNotifyFromISR+0x60>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800e058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e05a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e05c:	683b      	ldr	r3, [r7, #0]
 800e05e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800e060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e062:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800e066:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800e06a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e06c:	2202      	movs	r2, #2
 800e06e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800e072:	79fb      	ldrb	r3, [r7, #7]
 800e074:	2b04      	cmp	r3, #4
 800e076:	d829      	bhi.n	800e0cc <xTaskGenericNotifyFromISR+0xcc>
 800e078:	a201      	add	r2, pc, #4	; (adr r2, 800e080 <xTaskGenericNotifyFromISR+0x80>)
 800e07a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e07e:	bf00      	nop
 800e080:	0800e0eb 	.word	0x0800e0eb
 800e084:	0800e095 	.word	0x0800e095
 800e088:	0800e0a3 	.word	0x0800e0a3
 800e08c:	0800e0af 	.word	0x0800e0af
 800e090:	0800e0b7 	.word	0x0800e0b7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800e094:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e096:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e098:	68bb      	ldr	r3, [r7, #8]
 800e09a:	431a      	orrs	r2, r3
 800e09c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e09e:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800e0a0:	e026      	b.n	800e0f0 <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800e0a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e0a6:	1c5a      	adds	r2, r3, #1
 800e0a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0aa:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800e0ac:	e020      	b.n	800e0f0 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800e0ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0b0:	68ba      	ldr	r2, [r7, #8]
 800e0b2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800e0b4:	e01c      	b.n	800e0f0 <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800e0b6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e0ba:	2b02      	cmp	r3, #2
 800e0bc:	d003      	beq.n	800e0c6 <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800e0be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0c0:	68ba      	ldr	r2, [r7, #8]
 800e0c2:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800e0c4:	e014      	b.n	800e0f0 <xTaskGenericNotifyFromISR+0xf0>
						xReturn = pdFAIL;
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800e0ca:	e011      	b.n	800e0f0 <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800e0cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e0d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e0d4:	d00b      	beq.n	800e0ee <xTaskGenericNotifyFromISR+0xee>
	__asm volatile
 800e0d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0da:	f383 8811 	msr	BASEPRI, r3
 800e0de:	f3bf 8f6f 	isb	sy
 800e0e2:	f3bf 8f4f 	dsb	sy
 800e0e6:	61bb      	str	r3, [r7, #24]
 800e0e8:	e7fe      	b.n	800e0e8 <xTaskGenericNotifyFromISR+0xe8>
					break;
 800e0ea:	bf00      	nop
 800e0ec:	e000      	b.n	800e0f0 <xTaskGenericNotifyFromISR+0xf0>
					break;
 800e0ee:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800e0f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e0f4:	2b01      	cmp	r3, #1
 800e0f6:	d145      	bne.n	800e184 <xTaskGenericNotifyFromISR+0x184>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800e0f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e0fc:	2b00      	cmp	r3, #0
 800e0fe:	d009      	beq.n	800e114 <xTaskGenericNotifyFromISR+0x114>
 800e100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e104:	f383 8811 	msr	BASEPRI, r3
 800e108:	f3bf 8f6f 	isb	sy
 800e10c:	f3bf 8f4f 	dsb	sy
 800e110:	617b      	str	r3, [r7, #20]
 800e112:	e7fe      	b.n	800e112 <xTaskGenericNotifyFromISR+0x112>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e114:	4b20      	ldr	r3, [pc, #128]	; (800e198 <xTaskGenericNotifyFromISR+0x198>)
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d11d      	bne.n	800e158 <xTaskGenericNotifyFromISR+0x158>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e11c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e11e:	3304      	adds	r3, #4
 800e120:	4618      	mov	r0, r3
 800e122:	f7fd fd93 	bl	800bc4c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e128:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e12a:	4b1c      	ldr	r3, [pc, #112]	; (800e19c <xTaskGenericNotifyFromISR+0x19c>)
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	429a      	cmp	r2, r3
 800e130:	d903      	bls.n	800e13a <xTaskGenericNotifyFromISR+0x13a>
 800e132:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e136:	4a19      	ldr	r2, [pc, #100]	; (800e19c <xTaskGenericNotifyFromISR+0x19c>)
 800e138:	6013      	str	r3, [r2, #0]
 800e13a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e13c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e13e:	4613      	mov	r3, r2
 800e140:	009b      	lsls	r3, r3, #2
 800e142:	4413      	add	r3, r2
 800e144:	009b      	lsls	r3, r3, #2
 800e146:	4a16      	ldr	r2, [pc, #88]	; (800e1a0 <xTaskGenericNotifyFromISR+0x1a0>)
 800e148:	441a      	add	r2, r3
 800e14a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e14c:	3304      	adds	r3, #4
 800e14e:	4619      	mov	r1, r3
 800e150:	4610      	mov	r0, r2
 800e152:	f7fd fd1e 	bl	800bb92 <vListInsertEnd>
 800e156:	e005      	b.n	800e164 <xTaskGenericNotifyFromISR+0x164>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800e158:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e15a:	3318      	adds	r3, #24
 800e15c:	4619      	mov	r1, r3
 800e15e:	4811      	ldr	r0, [pc, #68]	; (800e1a4 <xTaskGenericNotifyFromISR+0x1a4>)
 800e160:	f7fd fd17 	bl	800bb92 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e164:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e166:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e168:	4b0f      	ldr	r3, [pc, #60]	; (800e1a8 <xTaskGenericNotifyFromISR+0x1a8>)
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e16e:	429a      	cmp	r2, r3
 800e170:	d908      	bls.n	800e184 <xTaskGenericNotifyFromISR+0x184>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800e172:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e174:	2b00      	cmp	r3, #0
 800e176:	d002      	beq.n	800e17e <xTaskGenericNotifyFromISR+0x17e>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800e178:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e17a:	2201      	movs	r2, #1
 800e17c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800e17e:	4b0b      	ldr	r3, [pc, #44]	; (800e1ac <xTaskGenericNotifyFromISR+0x1ac>)
 800e180:	2201      	movs	r2, #1
 800e182:	601a      	str	r2, [r3, #0]
 800e184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e186:	613b      	str	r3, [r7, #16]
	__asm volatile
 800e188:	693b      	ldr	r3, [r7, #16]
 800e18a:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800e18e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800e190:	4618      	mov	r0, r3
 800e192:	3738      	adds	r7, #56	; 0x38
 800e194:	46bd      	mov	sp, r7
 800e196:	bd80      	pop	{r7, pc}
 800e198:	200030c4 	.word	0x200030c4
 800e19c:	200030a4 	.word	0x200030a4
 800e1a0:	20002bcc 	.word	0x20002bcc
 800e1a4:	2000305c 	.word	0x2000305c
 800e1a8:	20002bc8 	.word	0x20002bc8
 800e1ac:	200030b0 	.word	0x200030b0

0800e1b0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b084      	sub	sp, #16
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
 800e1b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e1ba:	4b21      	ldr	r3, [pc, #132]	; (800e240 <prvAddCurrentTaskToDelayedList+0x90>)
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e1c0:	4b20      	ldr	r3, [pc, #128]	; (800e244 <prvAddCurrentTaskToDelayedList+0x94>)
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	3304      	adds	r3, #4
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	f7fd fd40 	bl	800bc4c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e1d2:	d10a      	bne.n	800e1ea <prvAddCurrentTaskToDelayedList+0x3a>
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d007      	beq.n	800e1ea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e1da:	4b1a      	ldr	r3, [pc, #104]	; (800e244 <prvAddCurrentTaskToDelayedList+0x94>)
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	3304      	adds	r3, #4
 800e1e0:	4619      	mov	r1, r3
 800e1e2:	4819      	ldr	r0, [pc, #100]	; (800e248 <prvAddCurrentTaskToDelayedList+0x98>)
 800e1e4:	f7fd fcd5 	bl	800bb92 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e1e8:	e026      	b.n	800e238 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e1ea:	68fa      	ldr	r2, [r7, #12]
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	4413      	add	r3, r2
 800e1f0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e1f2:	4b14      	ldr	r3, [pc, #80]	; (800e244 <prvAddCurrentTaskToDelayedList+0x94>)
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	68ba      	ldr	r2, [r7, #8]
 800e1f8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e1fa:	68ba      	ldr	r2, [r7, #8]
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	429a      	cmp	r2, r3
 800e200:	d209      	bcs.n	800e216 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e202:	4b12      	ldr	r3, [pc, #72]	; (800e24c <prvAddCurrentTaskToDelayedList+0x9c>)
 800e204:	681a      	ldr	r2, [r3, #0]
 800e206:	4b0f      	ldr	r3, [pc, #60]	; (800e244 <prvAddCurrentTaskToDelayedList+0x94>)
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	3304      	adds	r3, #4
 800e20c:	4619      	mov	r1, r3
 800e20e:	4610      	mov	r0, r2
 800e210:	f7fd fce3 	bl	800bbda <vListInsert>
}
 800e214:	e010      	b.n	800e238 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e216:	4b0e      	ldr	r3, [pc, #56]	; (800e250 <prvAddCurrentTaskToDelayedList+0xa0>)
 800e218:	681a      	ldr	r2, [r3, #0]
 800e21a:	4b0a      	ldr	r3, [pc, #40]	; (800e244 <prvAddCurrentTaskToDelayedList+0x94>)
 800e21c:	681b      	ldr	r3, [r3, #0]
 800e21e:	3304      	adds	r3, #4
 800e220:	4619      	mov	r1, r3
 800e222:	4610      	mov	r0, r2
 800e224:	f7fd fcd9 	bl	800bbda <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e228:	4b0a      	ldr	r3, [pc, #40]	; (800e254 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	68ba      	ldr	r2, [r7, #8]
 800e22e:	429a      	cmp	r2, r3
 800e230:	d202      	bcs.n	800e238 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800e232:	4a08      	ldr	r2, [pc, #32]	; (800e254 <prvAddCurrentTaskToDelayedList+0xa4>)
 800e234:	68bb      	ldr	r3, [r7, #8]
 800e236:	6013      	str	r3, [r2, #0]
}
 800e238:	bf00      	nop
 800e23a:	3710      	adds	r7, #16
 800e23c:	46bd      	mov	sp, r7
 800e23e:	bd80      	pop	{r7, pc}
 800e240:	200030a0 	.word	0x200030a0
 800e244:	20002bc8 	.word	0x20002bc8
 800e248:	20003088 	.word	0x20003088
 800e24c:	20003058 	.word	0x20003058
 800e250:	20003054 	.word	0x20003054
 800e254:	200030bc 	.word	0x200030bc

0800e258 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b08a      	sub	sp, #40	; 0x28
 800e25c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e25e:	2300      	movs	r3, #0
 800e260:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e262:	f000 faff 	bl	800e864 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e266:	4b1c      	ldr	r3, [pc, #112]	; (800e2d8 <xTimerCreateTimerTask+0x80>)
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d021      	beq.n	800e2b2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e26e:	2300      	movs	r3, #0
 800e270:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e272:	2300      	movs	r3, #0
 800e274:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e276:	1d3a      	adds	r2, r7, #4
 800e278:	f107 0108 	add.w	r1, r7, #8
 800e27c:	f107 030c 	add.w	r3, r7, #12
 800e280:	4618      	mov	r0, r3
 800e282:	f7fd fc3f 	bl	800bb04 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e286:	6879      	ldr	r1, [r7, #4]
 800e288:	68bb      	ldr	r3, [r7, #8]
 800e28a:	68fa      	ldr	r2, [r7, #12]
 800e28c:	9202      	str	r2, [sp, #8]
 800e28e:	9301      	str	r3, [sp, #4]
 800e290:	2302      	movs	r3, #2
 800e292:	9300      	str	r3, [sp, #0]
 800e294:	2300      	movs	r3, #0
 800e296:	460a      	mov	r2, r1
 800e298:	4910      	ldr	r1, [pc, #64]	; (800e2dc <xTimerCreateTimerTask+0x84>)
 800e29a:	4811      	ldr	r0, [pc, #68]	; (800e2e0 <xTimerCreateTimerTask+0x88>)
 800e29c:	f7fe fda2 	bl	800cde4 <xTaskCreateStatic>
 800e2a0:	4602      	mov	r2, r0
 800e2a2:	4b10      	ldr	r3, [pc, #64]	; (800e2e4 <xTimerCreateTimerTask+0x8c>)
 800e2a4:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e2a6:	4b0f      	ldr	r3, [pc, #60]	; (800e2e4 <xTimerCreateTimerTask+0x8c>)
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d001      	beq.n	800e2b2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e2b2:	697b      	ldr	r3, [r7, #20]
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d109      	bne.n	800e2cc <xTimerCreateTimerTask+0x74>
	__asm volatile
 800e2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2bc:	f383 8811 	msr	BASEPRI, r3
 800e2c0:	f3bf 8f6f 	isb	sy
 800e2c4:	f3bf 8f4f 	dsb	sy
 800e2c8:	613b      	str	r3, [r7, #16]
 800e2ca:	e7fe      	b.n	800e2ca <xTimerCreateTimerTask+0x72>
	return xReturn;
 800e2cc:	697b      	ldr	r3, [r7, #20]
}
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	3718      	adds	r7, #24
 800e2d2:	46bd      	mov	sp, r7
 800e2d4:	bd80      	pop	{r7, pc}
 800e2d6:	bf00      	nop
 800e2d8:	200030f8 	.word	0x200030f8
 800e2dc:	080122d8 	.word	0x080122d8
 800e2e0:	0800e419 	.word	0x0800e419
 800e2e4:	200030fc 	.word	0x200030fc

0800e2e8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b08a      	sub	sp, #40	; 0x28
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	60f8      	str	r0, [r7, #12]
 800e2f0:	60b9      	str	r1, [r7, #8]
 800e2f2:	607a      	str	r2, [r7, #4]
 800e2f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d109      	bne.n	800e314 <xTimerGenericCommand+0x2c>
 800e300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e304:	f383 8811 	msr	BASEPRI, r3
 800e308:	f3bf 8f6f 	isb	sy
 800e30c:	f3bf 8f4f 	dsb	sy
 800e310:	623b      	str	r3, [r7, #32]
 800e312:	e7fe      	b.n	800e312 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e314:	4b19      	ldr	r3, [pc, #100]	; (800e37c <xTimerGenericCommand+0x94>)
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	d02a      	beq.n	800e372 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e31c:	68bb      	ldr	r3, [r7, #8]
 800e31e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800e324:	68fb      	ldr	r3, [r7, #12]
 800e326:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e328:	68bb      	ldr	r3, [r7, #8]
 800e32a:	2b05      	cmp	r3, #5
 800e32c:	dc18      	bgt.n	800e360 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e32e:	f7ff fbd1 	bl	800dad4 <xTaskGetSchedulerState>
 800e332:	4603      	mov	r3, r0
 800e334:	2b02      	cmp	r3, #2
 800e336:	d109      	bne.n	800e34c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e338:	4b10      	ldr	r3, [pc, #64]	; (800e37c <xTimerGenericCommand+0x94>)
 800e33a:	6818      	ldr	r0, [r3, #0]
 800e33c:	f107 0110 	add.w	r1, r7, #16
 800e340:	2300      	movs	r3, #0
 800e342:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e344:	f7fd ff04 	bl	800c150 <xQueueGenericSend>
 800e348:	6278      	str	r0, [r7, #36]	; 0x24
 800e34a:	e012      	b.n	800e372 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e34c:	4b0b      	ldr	r3, [pc, #44]	; (800e37c <xTimerGenericCommand+0x94>)
 800e34e:	6818      	ldr	r0, [r3, #0]
 800e350:	f107 0110 	add.w	r1, r7, #16
 800e354:	2300      	movs	r3, #0
 800e356:	2200      	movs	r2, #0
 800e358:	f7fd fefa 	bl	800c150 <xQueueGenericSend>
 800e35c:	6278      	str	r0, [r7, #36]	; 0x24
 800e35e:	e008      	b.n	800e372 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e360:	4b06      	ldr	r3, [pc, #24]	; (800e37c <xTimerGenericCommand+0x94>)
 800e362:	6818      	ldr	r0, [r3, #0]
 800e364:	f107 0110 	add.w	r1, r7, #16
 800e368:	2300      	movs	r3, #0
 800e36a:	683a      	ldr	r2, [r7, #0]
 800e36c:	f7fd ffea 	bl	800c344 <xQueueGenericSendFromISR>
 800e370:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e374:	4618      	mov	r0, r3
 800e376:	3728      	adds	r7, #40	; 0x28
 800e378:	46bd      	mov	sp, r7
 800e37a:	bd80      	pop	{r7, pc}
 800e37c:	200030f8 	.word	0x200030f8

0800e380 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b088      	sub	sp, #32
 800e384:	af02      	add	r7, sp, #8
 800e386:	6078      	str	r0, [r7, #4]
 800e388:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e38a:	4b22      	ldr	r3, [pc, #136]	; (800e414 <prvProcessExpiredTimer+0x94>)
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	68db      	ldr	r3, [r3, #12]
 800e390:	68db      	ldr	r3, [r3, #12]
 800e392:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e394:	697b      	ldr	r3, [r7, #20]
 800e396:	3304      	adds	r3, #4
 800e398:	4618      	mov	r0, r3
 800e39a:	f7fd fc57 	bl	800bc4c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e39e:	697b      	ldr	r3, [r7, #20]
 800e3a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e3a4:	f003 0304 	and.w	r3, r3, #4
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d021      	beq.n	800e3f0 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e3ac:	697b      	ldr	r3, [r7, #20]
 800e3ae:	699a      	ldr	r2, [r3, #24]
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	18d1      	adds	r1, r2, r3
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	683a      	ldr	r2, [r7, #0]
 800e3b8:	6978      	ldr	r0, [r7, #20]
 800e3ba:	f000 f8d1 	bl	800e560 <prvInsertTimerInActiveList>
 800e3be:	4603      	mov	r3, r0
 800e3c0:	2b00      	cmp	r3, #0
 800e3c2:	d01e      	beq.n	800e402 <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e3c4:	2300      	movs	r3, #0
 800e3c6:	9300      	str	r3, [sp, #0]
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	687a      	ldr	r2, [r7, #4]
 800e3cc:	2100      	movs	r1, #0
 800e3ce:	6978      	ldr	r0, [r7, #20]
 800e3d0:	f7ff ff8a 	bl	800e2e8 <xTimerGenericCommand>
 800e3d4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e3d6:	693b      	ldr	r3, [r7, #16]
 800e3d8:	2b00      	cmp	r3, #0
 800e3da:	d112      	bne.n	800e402 <prvProcessExpiredTimer+0x82>
 800e3dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e3e0:	f383 8811 	msr	BASEPRI, r3
 800e3e4:	f3bf 8f6f 	isb	sy
 800e3e8:	f3bf 8f4f 	dsb	sy
 800e3ec:	60fb      	str	r3, [r7, #12]
 800e3ee:	e7fe      	b.n	800e3ee <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e3f0:	697b      	ldr	r3, [r7, #20]
 800e3f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e3f6:	f023 0301 	bic.w	r3, r3, #1
 800e3fa:	b2da      	uxtb	r2, r3
 800e3fc:	697b      	ldr	r3, [r7, #20]
 800e3fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e402:	697b      	ldr	r3, [r7, #20]
 800e404:	6a1b      	ldr	r3, [r3, #32]
 800e406:	6978      	ldr	r0, [r7, #20]
 800e408:	4798      	blx	r3
}
 800e40a:	bf00      	nop
 800e40c:	3718      	adds	r7, #24
 800e40e:	46bd      	mov	sp, r7
 800e410:	bd80      	pop	{r7, pc}
 800e412:	bf00      	nop
 800e414:	200030f0 	.word	0x200030f0

0800e418 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800e418:	b580      	push	{r7, lr}
 800e41a:	b084      	sub	sp, #16
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e420:	f107 0308 	add.w	r3, r7, #8
 800e424:	4618      	mov	r0, r3
 800e426:	f000 f857 	bl	800e4d8 <prvGetNextExpireTime>
 800e42a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e42c:	68bb      	ldr	r3, [r7, #8]
 800e42e:	4619      	mov	r1, r3
 800e430:	68f8      	ldr	r0, [r7, #12]
 800e432:	f000 f803 	bl	800e43c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e436:	f000 f8d5 	bl	800e5e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e43a:	e7f1      	b.n	800e420 <prvTimerTask+0x8>

0800e43c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e43c:	b580      	push	{r7, lr}
 800e43e:	b084      	sub	sp, #16
 800e440:	af00      	add	r7, sp, #0
 800e442:	6078      	str	r0, [r7, #4]
 800e444:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e446:	f7fe ff03 	bl	800d250 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e44a:	f107 0308 	add.w	r3, r7, #8
 800e44e:	4618      	mov	r0, r3
 800e450:	f000 f866 	bl	800e520 <prvSampleTimeNow>
 800e454:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e456:	68bb      	ldr	r3, [r7, #8]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d130      	bne.n	800e4be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e45c:	683b      	ldr	r3, [r7, #0]
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d10a      	bne.n	800e478 <prvProcessTimerOrBlockTask+0x3c>
 800e462:	687a      	ldr	r2, [r7, #4]
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	429a      	cmp	r2, r3
 800e468:	d806      	bhi.n	800e478 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e46a:	f7fe ff37 	bl	800d2dc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e46e:	68f9      	ldr	r1, [r7, #12]
 800e470:	6878      	ldr	r0, [r7, #4]
 800e472:	f7ff ff85 	bl	800e380 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e476:	e024      	b.n	800e4c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e478:	683b      	ldr	r3, [r7, #0]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d008      	beq.n	800e490 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e47e:	4b13      	ldr	r3, [pc, #76]	; (800e4cc <prvProcessTimerOrBlockTask+0x90>)
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d101      	bne.n	800e48c <prvProcessTimerOrBlockTask+0x50>
 800e488:	2301      	movs	r3, #1
 800e48a:	e000      	b.n	800e48e <prvProcessTimerOrBlockTask+0x52>
 800e48c:	2300      	movs	r3, #0
 800e48e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e490:	4b0f      	ldr	r3, [pc, #60]	; (800e4d0 <prvProcessTimerOrBlockTask+0x94>)
 800e492:	6818      	ldr	r0, [r3, #0]
 800e494:	687a      	ldr	r2, [r7, #4]
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	1ad3      	subs	r3, r2, r3
 800e49a:	683a      	ldr	r2, [r7, #0]
 800e49c:	4619      	mov	r1, r3
 800e49e:	f7fe fc6d 	bl	800cd7c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e4a2:	f7fe ff1b 	bl	800d2dc <xTaskResumeAll>
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d10a      	bne.n	800e4c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e4ac:	4b09      	ldr	r3, [pc, #36]	; (800e4d4 <prvProcessTimerOrBlockTask+0x98>)
 800e4ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e4b2:	601a      	str	r2, [r3, #0]
 800e4b4:	f3bf 8f4f 	dsb	sy
 800e4b8:	f3bf 8f6f 	isb	sy
}
 800e4bc:	e001      	b.n	800e4c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e4be:	f7fe ff0d 	bl	800d2dc <xTaskResumeAll>
}
 800e4c2:	bf00      	nop
 800e4c4:	3710      	adds	r7, #16
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	bd80      	pop	{r7, pc}
 800e4ca:	bf00      	nop
 800e4cc:	200030f4 	.word	0x200030f4
 800e4d0:	200030f8 	.word	0x200030f8
 800e4d4:	e000ed04 	.word	0xe000ed04

0800e4d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e4d8:	b480      	push	{r7}
 800e4da:	b085      	sub	sp, #20
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e4e0:	4b0e      	ldr	r3, [pc, #56]	; (800e51c <prvGetNextExpireTime+0x44>)
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	681b      	ldr	r3, [r3, #0]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d101      	bne.n	800e4ee <prvGetNextExpireTime+0x16>
 800e4ea:	2201      	movs	r2, #1
 800e4ec:	e000      	b.n	800e4f0 <prvGetNextExpireTime+0x18>
 800e4ee:	2200      	movs	r2, #0
 800e4f0:	687b      	ldr	r3, [r7, #4]
 800e4f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	681b      	ldr	r3, [r3, #0]
 800e4f8:	2b00      	cmp	r3, #0
 800e4fa:	d105      	bne.n	800e508 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e4fc:	4b07      	ldr	r3, [pc, #28]	; (800e51c <prvGetNextExpireTime+0x44>)
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	68db      	ldr	r3, [r3, #12]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	60fb      	str	r3, [r7, #12]
 800e506:	e001      	b.n	800e50c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e508:	2300      	movs	r3, #0
 800e50a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e50c:	68fb      	ldr	r3, [r7, #12]
}
 800e50e:	4618      	mov	r0, r3
 800e510:	3714      	adds	r7, #20
 800e512:	46bd      	mov	sp, r7
 800e514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e518:	4770      	bx	lr
 800e51a:	bf00      	nop
 800e51c:	200030f0 	.word	0x200030f0

0800e520 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e520:	b580      	push	{r7, lr}
 800e522:	b084      	sub	sp, #16
 800e524:	af00      	add	r7, sp, #0
 800e526:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e528:	f7fe ff74 	bl	800d414 <xTaskGetTickCount>
 800e52c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e52e:	4b0b      	ldr	r3, [pc, #44]	; (800e55c <prvSampleTimeNow+0x3c>)
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	68fa      	ldr	r2, [r7, #12]
 800e534:	429a      	cmp	r2, r3
 800e536:	d205      	bcs.n	800e544 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e538:	f000 f930 	bl	800e79c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	2201      	movs	r2, #1
 800e540:	601a      	str	r2, [r3, #0]
 800e542:	e002      	b.n	800e54a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	2200      	movs	r2, #0
 800e548:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e54a:	4a04      	ldr	r2, [pc, #16]	; (800e55c <prvSampleTimeNow+0x3c>)
 800e54c:	68fb      	ldr	r3, [r7, #12]
 800e54e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e550:	68fb      	ldr	r3, [r7, #12]
}
 800e552:	4618      	mov	r0, r3
 800e554:	3710      	adds	r7, #16
 800e556:	46bd      	mov	sp, r7
 800e558:	bd80      	pop	{r7, pc}
 800e55a:	bf00      	nop
 800e55c:	20003100 	.word	0x20003100

0800e560 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b086      	sub	sp, #24
 800e564:	af00      	add	r7, sp, #0
 800e566:	60f8      	str	r0, [r7, #12]
 800e568:	60b9      	str	r1, [r7, #8]
 800e56a:	607a      	str	r2, [r7, #4]
 800e56c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e56e:	2300      	movs	r3, #0
 800e570:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	68ba      	ldr	r2, [r7, #8]
 800e576:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e578:	68fb      	ldr	r3, [r7, #12]
 800e57a:	68fa      	ldr	r2, [r7, #12]
 800e57c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e57e:	68ba      	ldr	r2, [r7, #8]
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	429a      	cmp	r2, r3
 800e584:	d812      	bhi.n	800e5ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e586:	687a      	ldr	r2, [r7, #4]
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	1ad2      	subs	r2, r2, r3
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	699b      	ldr	r3, [r3, #24]
 800e590:	429a      	cmp	r2, r3
 800e592:	d302      	bcc.n	800e59a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e594:	2301      	movs	r3, #1
 800e596:	617b      	str	r3, [r7, #20]
 800e598:	e01b      	b.n	800e5d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e59a:	4b10      	ldr	r3, [pc, #64]	; (800e5dc <prvInsertTimerInActiveList+0x7c>)
 800e59c:	681a      	ldr	r2, [r3, #0]
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	3304      	adds	r3, #4
 800e5a2:	4619      	mov	r1, r3
 800e5a4:	4610      	mov	r0, r2
 800e5a6:	f7fd fb18 	bl	800bbda <vListInsert>
 800e5aa:	e012      	b.n	800e5d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e5ac:	687a      	ldr	r2, [r7, #4]
 800e5ae:	683b      	ldr	r3, [r7, #0]
 800e5b0:	429a      	cmp	r2, r3
 800e5b2:	d206      	bcs.n	800e5c2 <prvInsertTimerInActiveList+0x62>
 800e5b4:	68ba      	ldr	r2, [r7, #8]
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	429a      	cmp	r2, r3
 800e5ba:	d302      	bcc.n	800e5c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e5bc:	2301      	movs	r3, #1
 800e5be:	617b      	str	r3, [r7, #20]
 800e5c0:	e007      	b.n	800e5d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e5c2:	4b07      	ldr	r3, [pc, #28]	; (800e5e0 <prvInsertTimerInActiveList+0x80>)
 800e5c4:	681a      	ldr	r2, [r3, #0]
 800e5c6:	68fb      	ldr	r3, [r7, #12]
 800e5c8:	3304      	adds	r3, #4
 800e5ca:	4619      	mov	r1, r3
 800e5cc:	4610      	mov	r0, r2
 800e5ce:	f7fd fb04 	bl	800bbda <vListInsert>
		}
	}

	return xProcessTimerNow;
 800e5d2:	697b      	ldr	r3, [r7, #20]
}
 800e5d4:	4618      	mov	r0, r3
 800e5d6:	3718      	adds	r7, #24
 800e5d8:	46bd      	mov	sp, r7
 800e5da:	bd80      	pop	{r7, pc}
 800e5dc:	200030f4 	.word	0x200030f4
 800e5e0:	200030f0 	.word	0x200030f0

0800e5e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800e5e4:	b580      	push	{r7, lr}
 800e5e6:	b08e      	sub	sp, #56	; 0x38
 800e5e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e5ea:	e0c6      	b.n	800e77a <prvProcessReceivedCommands+0x196>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	da17      	bge.n	800e622 <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800e5f2:	1d3b      	adds	r3, r7, #4
 800e5f4:	3304      	adds	r3, #4
 800e5f6:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800e5f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d109      	bne.n	800e612 <prvProcessReceivedCommands+0x2e>
 800e5fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e602:	f383 8811 	msr	BASEPRI, r3
 800e606:	f3bf 8f6f 	isb	sy
 800e60a:	f3bf 8f4f 	dsb	sy
 800e60e:	61fb      	str	r3, [r7, #28]
 800e610:	e7fe      	b.n	800e610 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800e612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e618:	6850      	ldr	r0, [r2, #4]
 800e61a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e61c:	6892      	ldr	r2, [r2, #8]
 800e61e:	4611      	mov	r1, r2
 800e620:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	2b00      	cmp	r3, #0
 800e626:	f2c0 80a7 	blt.w	800e778 <prvProcessReceivedCommands+0x194>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800e62e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e630:	695b      	ldr	r3, [r3, #20]
 800e632:	2b00      	cmp	r3, #0
 800e634:	d004      	beq.n	800e640 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e636:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e638:	3304      	adds	r3, #4
 800e63a:	4618      	mov	r0, r3
 800e63c:	f7fd fb06 	bl	800bc4c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e640:	463b      	mov	r3, r7
 800e642:	4618      	mov	r0, r3
 800e644:	f7ff ff6c 	bl	800e520 <prvSampleTimeNow>
 800e648:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	2b09      	cmp	r3, #9
 800e64e:	f200 8094 	bhi.w	800e77a <prvProcessReceivedCommands+0x196>
 800e652:	a201      	add	r2, pc, #4	; (adr r2, 800e658 <prvProcessReceivedCommands+0x74>)
 800e654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e658:	0800e681 	.word	0x0800e681
 800e65c:	0800e681 	.word	0x0800e681
 800e660:	0800e681 	.word	0x0800e681
 800e664:	0800e6f3 	.word	0x0800e6f3
 800e668:	0800e707 	.word	0x0800e707
 800e66c:	0800e74f 	.word	0x0800e74f
 800e670:	0800e681 	.word	0x0800e681
 800e674:	0800e681 	.word	0x0800e681
 800e678:	0800e6f3 	.word	0x0800e6f3
 800e67c:	0800e707 	.word	0x0800e707
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e682:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e686:	f043 0301 	orr.w	r3, r3, #1
 800e68a:	b2da      	uxtb	r2, r3
 800e68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e68e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800e692:	68ba      	ldr	r2, [r7, #8]
 800e694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e696:	699b      	ldr	r3, [r3, #24]
 800e698:	18d1      	adds	r1, r2, r3
 800e69a:	68bb      	ldr	r3, [r7, #8]
 800e69c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e69e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6a0:	f7ff ff5e 	bl	800e560 <prvInsertTimerInActiveList>
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d067      	beq.n	800e77a <prvProcessReceivedCommands+0x196>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e6aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6ac:	6a1b      	ldr	r3, [r3, #32]
 800e6ae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6b0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e6b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6b4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e6b8:	f003 0304 	and.w	r3, r3, #4
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d05c      	beq.n	800e77a <prvProcessReceivedCommands+0x196>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800e6c0:	68ba      	ldr	r2, [r7, #8]
 800e6c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6c4:	699b      	ldr	r3, [r3, #24]
 800e6c6:	441a      	add	r2, r3
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	9300      	str	r3, [sp, #0]
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	2100      	movs	r1, #0
 800e6d0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e6d2:	f7ff fe09 	bl	800e2e8 <xTimerGenericCommand>
 800e6d6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800e6d8:	6a3b      	ldr	r3, [r7, #32]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d14d      	bne.n	800e77a <prvProcessReceivedCommands+0x196>
 800e6de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6e2:	f383 8811 	msr	BASEPRI, r3
 800e6e6:	f3bf 8f6f 	isb	sy
 800e6ea:	f3bf 8f4f 	dsb	sy
 800e6ee:	61bb      	str	r3, [r7, #24]
 800e6f0:	e7fe      	b.n	800e6f0 <prvProcessReceivedCommands+0x10c>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e6f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6f4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e6f8:	f023 0301 	bic.w	r3, r3, #1
 800e6fc:	b2da      	uxtb	r2, r3
 800e6fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e700:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800e704:	e039      	b.n	800e77a <prvProcessReceivedCommands+0x196>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800e706:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e708:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e70c:	f043 0301 	orr.w	r3, r3, #1
 800e710:	b2da      	uxtb	r2, r3
 800e712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e714:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800e718:	68ba      	ldr	r2, [r7, #8]
 800e71a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e71c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800e71e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e720:	699b      	ldr	r3, [r3, #24]
 800e722:	2b00      	cmp	r3, #0
 800e724:	d109      	bne.n	800e73a <prvProcessReceivedCommands+0x156>
 800e726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e72a:	f383 8811 	msr	BASEPRI, r3
 800e72e:	f3bf 8f6f 	isb	sy
 800e732:	f3bf 8f4f 	dsb	sy
 800e736:	617b      	str	r3, [r7, #20]
 800e738:	e7fe      	b.n	800e738 <prvProcessReceivedCommands+0x154>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800e73a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e73c:	699a      	ldr	r2, [r3, #24]
 800e73e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e740:	18d1      	adds	r1, r2, r3
 800e742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e744:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e746:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e748:	f7ff ff0a 	bl	800e560 <prvInsertTimerInActiveList>
					break;
 800e74c:	e015      	b.n	800e77a <prvProcessReceivedCommands+0x196>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800e74e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e750:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e754:	f003 0302 	and.w	r3, r3, #2
 800e758:	2b00      	cmp	r3, #0
 800e75a:	d103      	bne.n	800e764 <prvProcessReceivedCommands+0x180>
						{
							vPortFree( pxTimer );
 800e75c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e75e:	f000 fbc1 	bl	800eee4 <vPortFree>
 800e762:	e00a      	b.n	800e77a <prvProcessReceivedCommands+0x196>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800e764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e766:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e76a:	f023 0301 	bic.w	r3, r3, #1
 800e76e:	b2da      	uxtb	r2, r3
 800e770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e772:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800e776:	e000      	b.n	800e77a <prvProcessReceivedCommands+0x196>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800e778:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800e77a:	4b07      	ldr	r3, [pc, #28]	; (800e798 <prvProcessReceivedCommands+0x1b4>)
 800e77c:	681b      	ldr	r3, [r3, #0]
 800e77e:	1d39      	adds	r1, r7, #4
 800e780:	2200      	movs	r2, #0
 800e782:	4618      	mov	r0, r3
 800e784:	f7fd fefc 	bl	800c580 <xQueueReceive>
 800e788:	4603      	mov	r3, r0
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	f47f af2e 	bne.w	800e5ec <prvProcessReceivedCommands+0x8>
	}
}
 800e790:	bf00      	nop
 800e792:	3730      	adds	r7, #48	; 0x30
 800e794:	46bd      	mov	sp, r7
 800e796:	bd80      	pop	{r7, pc}
 800e798:	200030f8 	.word	0x200030f8

0800e79c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800e79c:	b580      	push	{r7, lr}
 800e79e:	b088      	sub	sp, #32
 800e7a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e7a2:	e047      	b.n	800e834 <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e7a4:	4b2d      	ldr	r3, [pc, #180]	; (800e85c <prvSwitchTimerLists+0xc0>)
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	68db      	ldr	r3, [r3, #12]
 800e7aa:	681b      	ldr	r3, [r3, #0]
 800e7ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7ae:	4b2b      	ldr	r3, [pc, #172]	; (800e85c <prvSwitchTimerLists+0xc0>)
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	68db      	ldr	r3, [r3, #12]
 800e7b4:	68db      	ldr	r3, [r3, #12]
 800e7b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e7b8:	68fb      	ldr	r3, [r7, #12]
 800e7ba:	3304      	adds	r3, #4
 800e7bc:	4618      	mov	r0, r3
 800e7be:	f7fd fa45 	bl	800bc4c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e7c2:	68fb      	ldr	r3, [r7, #12]
 800e7c4:	6a1b      	ldr	r3, [r3, #32]
 800e7c6:	68f8      	ldr	r0, [r7, #12]
 800e7c8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e7d0:	f003 0304 	and.w	r3, r3, #4
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d02d      	beq.n	800e834 <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	699b      	ldr	r3, [r3, #24]
 800e7dc:	693a      	ldr	r2, [r7, #16]
 800e7de:	4413      	add	r3, r2
 800e7e0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800e7e2:	68ba      	ldr	r2, [r7, #8]
 800e7e4:	693b      	ldr	r3, [r7, #16]
 800e7e6:	429a      	cmp	r2, r3
 800e7e8:	d90e      	bls.n	800e808 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800e7ea:	68fb      	ldr	r3, [r7, #12]
 800e7ec:	68ba      	ldr	r2, [r7, #8]
 800e7ee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e7f0:	68fb      	ldr	r3, [r7, #12]
 800e7f2:	68fa      	ldr	r2, [r7, #12]
 800e7f4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e7f6:	4b19      	ldr	r3, [pc, #100]	; (800e85c <prvSwitchTimerLists+0xc0>)
 800e7f8:	681a      	ldr	r2, [r3, #0]
 800e7fa:	68fb      	ldr	r3, [r7, #12]
 800e7fc:	3304      	adds	r3, #4
 800e7fe:	4619      	mov	r1, r3
 800e800:	4610      	mov	r0, r2
 800e802:	f7fd f9ea 	bl	800bbda <vListInsert>
 800e806:	e015      	b.n	800e834 <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e808:	2300      	movs	r3, #0
 800e80a:	9300      	str	r3, [sp, #0]
 800e80c:	2300      	movs	r3, #0
 800e80e:	693a      	ldr	r2, [r7, #16]
 800e810:	2100      	movs	r1, #0
 800e812:	68f8      	ldr	r0, [r7, #12]
 800e814:	f7ff fd68 	bl	800e2e8 <xTimerGenericCommand>
 800e818:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	2b00      	cmp	r3, #0
 800e81e:	d109      	bne.n	800e834 <prvSwitchTimerLists+0x98>
 800e820:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e824:	f383 8811 	msr	BASEPRI, r3
 800e828:	f3bf 8f6f 	isb	sy
 800e82c:	f3bf 8f4f 	dsb	sy
 800e830:	603b      	str	r3, [r7, #0]
 800e832:	e7fe      	b.n	800e832 <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800e834:	4b09      	ldr	r3, [pc, #36]	; (800e85c <prvSwitchTimerLists+0xc0>)
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d1b2      	bne.n	800e7a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800e83e:	4b07      	ldr	r3, [pc, #28]	; (800e85c <prvSwitchTimerLists+0xc0>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800e844:	4b06      	ldr	r3, [pc, #24]	; (800e860 <prvSwitchTimerLists+0xc4>)
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	4a04      	ldr	r2, [pc, #16]	; (800e85c <prvSwitchTimerLists+0xc0>)
 800e84a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800e84c:	4a04      	ldr	r2, [pc, #16]	; (800e860 <prvSwitchTimerLists+0xc4>)
 800e84e:	697b      	ldr	r3, [r7, #20]
 800e850:	6013      	str	r3, [r2, #0]
}
 800e852:	bf00      	nop
 800e854:	3718      	adds	r7, #24
 800e856:	46bd      	mov	sp, r7
 800e858:	bd80      	pop	{r7, pc}
 800e85a:	bf00      	nop
 800e85c:	200030f0 	.word	0x200030f0
 800e860:	200030f4 	.word	0x200030f4

0800e864 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800e864:	b580      	push	{r7, lr}
 800e866:	b082      	sub	sp, #8
 800e868:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800e86a:	f000 f95f 	bl	800eb2c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800e86e:	4b15      	ldr	r3, [pc, #84]	; (800e8c4 <prvCheckForValidListAndQueue+0x60>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	2b00      	cmp	r3, #0
 800e874:	d120      	bne.n	800e8b8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800e876:	4814      	ldr	r0, [pc, #80]	; (800e8c8 <prvCheckForValidListAndQueue+0x64>)
 800e878:	f7fd f95e 	bl	800bb38 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800e87c:	4813      	ldr	r0, [pc, #76]	; (800e8cc <prvCheckForValidListAndQueue+0x68>)
 800e87e:	f7fd f95b 	bl	800bb38 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800e882:	4b13      	ldr	r3, [pc, #76]	; (800e8d0 <prvCheckForValidListAndQueue+0x6c>)
 800e884:	4a10      	ldr	r2, [pc, #64]	; (800e8c8 <prvCheckForValidListAndQueue+0x64>)
 800e886:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800e888:	4b12      	ldr	r3, [pc, #72]	; (800e8d4 <prvCheckForValidListAndQueue+0x70>)
 800e88a:	4a10      	ldr	r2, [pc, #64]	; (800e8cc <prvCheckForValidListAndQueue+0x68>)
 800e88c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800e88e:	2300      	movs	r3, #0
 800e890:	9300      	str	r3, [sp, #0]
 800e892:	4b11      	ldr	r3, [pc, #68]	; (800e8d8 <prvCheckForValidListAndQueue+0x74>)
 800e894:	4a11      	ldr	r2, [pc, #68]	; (800e8dc <prvCheckForValidListAndQueue+0x78>)
 800e896:	2110      	movs	r1, #16
 800e898:	200a      	movs	r0, #10
 800e89a:	f7fd fa69 	bl	800bd70 <xQueueGenericCreateStatic>
 800e89e:	4602      	mov	r2, r0
 800e8a0:	4b08      	ldr	r3, [pc, #32]	; (800e8c4 <prvCheckForValidListAndQueue+0x60>)
 800e8a2:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800e8a4:	4b07      	ldr	r3, [pc, #28]	; (800e8c4 <prvCheckForValidListAndQueue+0x60>)
 800e8a6:	681b      	ldr	r3, [r3, #0]
 800e8a8:	2b00      	cmp	r3, #0
 800e8aa:	d005      	beq.n	800e8b8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800e8ac:	4b05      	ldr	r3, [pc, #20]	; (800e8c4 <prvCheckForValidListAndQueue+0x60>)
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	490b      	ldr	r1, [pc, #44]	; (800e8e0 <prvCheckForValidListAndQueue+0x7c>)
 800e8b2:	4618      	mov	r0, r3
 800e8b4:	f7fe fa10 	bl	800ccd8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e8b8:	f000 f966 	bl	800eb88 <vPortExitCritical>
}
 800e8bc:	bf00      	nop
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	bd80      	pop	{r7, pc}
 800e8c2:	bf00      	nop
 800e8c4:	200030f8 	.word	0x200030f8
 800e8c8:	200030c8 	.word	0x200030c8
 800e8cc:	200030dc 	.word	0x200030dc
 800e8d0:	200030f0 	.word	0x200030f0
 800e8d4:	200030f4 	.word	0x200030f4
 800e8d8:	200031a4 	.word	0x200031a4
 800e8dc:	20003104 	.word	0x20003104
 800e8e0:	080122e0 	.word	0x080122e0

0800e8e4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800e8e4:	b480      	push	{r7}
 800e8e6:	b085      	sub	sp, #20
 800e8e8:	af00      	add	r7, sp, #0
 800e8ea:	60f8      	str	r0, [r7, #12]
 800e8ec:	60b9      	str	r1, [r7, #8]
 800e8ee:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	3b04      	subs	r3, #4
 800e8f4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800e8fc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e8fe:	68fb      	ldr	r3, [r7, #12]
 800e900:	3b04      	subs	r3, #4
 800e902:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800e904:	68bb      	ldr	r3, [r7, #8]
 800e906:	f023 0201 	bic.w	r2, r3, #1
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	3b04      	subs	r3, #4
 800e912:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800e914:	4a0c      	ldr	r2, [pc, #48]	; (800e948 <pxPortInitialiseStack+0x64>)
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	3b14      	subs	r3, #20
 800e91e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800e920:	687a      	ldr	r2, [r7, #4]
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	3b04      	subs	r3, #4
 800e92a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	f06f 0202 	mvn.w	r2, #2
 800e932:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	3b20      	subs	r3, #32
 800e938:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800e93a:	68fb      	ldr	r3, [r7, #12]
}
 800e93c:	4618      	mov	r0, r3
 800e93e:	3714      	adds	r7, #20
 800e940:	46bd      	mov	sp, r7
 800e942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e946:	4770      	bx	lr
 800e948:	0800e94d 	.word	0x0800e94d

0800e94c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800e94c:	b480      	push	{r7}
 800e94e:	b085      	sub	sp, #20
 800e950:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800e952:	2300      	movs	r3, #0
 800e954:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800e956:	4b11      	ldr	r3, [pc, #68]	; (800e99c <prvTaskExitError+0x50>)
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e95e:	d009      	beq.n	800e974 <prvTaskExitError+0x28>
 800e960:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e964:	f383 8811 	msr	BASEPRI, r3
 800e968:	f3bf 8f6f 	isb	sy
 800e96c:	f3bf 8f4f 	dsb	sy
 800e970:	60fb      	str	r3, [r7, #12]
 800e972:	e7fe      	b.n	800e972 <prvTaskExitError+0x26>
 800e974:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e978:	f383 8811 	msr	BASEPRI, r3
 800e97c:	f3bf 8f6f 	isb	sy
 800e980:	f3bf 8f4f 	dsb	sy
 800e984:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800e986:	bf00      	nop
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d0fc      	beq.n	800e988 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800e98e:	bf00      	nop
 800e990:	3714      	adds	r7, #20
 800e992:	46bd      	mov	sp, r7
 800e994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e998:	4770      	bx	lr
 800e99a:	bf00      	nop
 800e99c:	20000010 	.word	0x20000010

0800e9a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800e9a0:	4b07      	ldr	r3, [pc, #28]	; (800e9c0 <pxCurrentTCBConst2>)
 800e9a2:	6819      	ldr	r1, [r3, #0]
 800e9a4:	6808      	ldr	r0, [r1, #0]
 800e9a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9aa:	f380 8809 	msr	PSP, r0
 800e9ae:	f3bf 8f6f 	isb	sy
 800e9b2:	f04f 0000 	mov.w	r0, #0
 800e9b6:	f380 8811 	msr	BASEPRI, r0
 800e9ba:	4770      	bx	lr
 800e9bc:	f3af 8000 	nop.w

0800e9c0 <pxCurrentTCBConst2>:
 800e9c0:	20002bc8 	.word	0x20002bc8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800e9c4:	bf00      	nop
 800e9c6:	bf00      	nop

0800e9c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800e9c8:	4808      	ldr	r0, [pc, #32]	; (800e9ec <prvPortStartFirstTask+0x24>)
 800e9ca:	6800      	ldr	r0, [r0, #0]
 800e9cc:	6800      	ldr	r0, [r0, #0]
 800e9ce:	f380 8808 	msr	MSP, r0
 800e9d2:	f04f 0000 	mov.w	r0, #0
 800e9d6:	f380 8814 	msr	CONTROL, r0
 800e9da:	b662      	cpsie	i
 800e9dc:	b661      	cpsie	f
 800e9de:	f3bf 8f4f 	dsb	sy
 800e9e2:	f3bf 8f6f 	isb	sy
 800e9e6:	df00      	svc	0
 800e9e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800e9ea:	bf00      	nop
 800e9ec:	e000ed08 	.word	0xe000ed08

0800e9f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	b086      	sub	sp, #24
 800e9f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800e9f6:	4b44      	ldr	r3, [pc, #272]	; (800eb08 <xPortStartScheduler+0x118>)
 800e9f8:	681b      	ldr	r3, [r3, #0]
 800e9fa:	4a44      	ldr	r2, [pc, #272]	; (800eb0c <xPortStartScheduler+0x11c>)
 800e9fc:	4293      	cmp	r3, r2
 800e9fe:	d109      	bne.n	800ea14 <xPortStartScheduler+0x24>
 800ea00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea04:	f383 8811 	msr	BASEPRI, r3
 800ea08:	f3bf 8f6f 	isb	sy
 800ea0c:	f3bf 8f4f 	dsb	sy
 800ea10:	613b      	str	r3, [r7, #16]
 800ea12:	e7fe      	b.n	800ea12 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ea14:	4b3c      	ldr	r3, [pc, #240]	; (800eb08 <xPortStartScheduler+0x118>)
 800ea16:	681b      	ldr	r3, [r3, #0]
 800ea18:	4a3d      	ldr	r2, [pc, #244]	; (800eb10 <xPortStartScheduler+0x120>)
 800ea1a:	4293      	cmp	r3, r2
 800ea1c:	d109      	bne.n	800ea32 <xPortStartScheduler+0x42>
 800ea1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea22:	f383 8811 	msr	BASEPRI, r3
 800ea26:	f3bf 8f6f 	isb	sy
 800ea2a:	f3bf 8f4f 	dsb	sy
 800ea2e:	60fb      	str	r3, [r7, #12]
 800ea30:	e7fe      	b.n	800ea30 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ea32:	4b38      	ldr	r3, [pc, #224]	; (800eb14 <xPortStartScheduler+0x124>)
 800ea34:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ea36:	697b      	ldr	r3, [r7, #20]
 800ea38:	781b      	ldrb	r3, [r3, #0]
 800ea3a:	b2db      	uxtb	r3, r3
 800ea3c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ea3e:	697b      	ldr	r3, [r7, #20]
 800ea40:	22ff      	movs	r2, #255	; 0xff
 800ea42:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ea44:	697b      	ldr	r3, [r7, #20]
 800ea46:	781b      	ldrb	r3, [r3, #0]
 800ea48:	b2db      	uxtb	r3, r3
 800ea4a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ea4c:	78fb      	ldrb	r3, [r7, #3]
 800ea4e:	b2db      	uxtb	r3, r3
 800ea50:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ea54:	b2da      	uxtb	r2, r3
 800ea56:	4b30      	ldr	r3, [pc, #192]	; (800eb18 <xPortStartScheduler+0x128>)
 800ea58:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ea5a:	4b30      	ldr	r3, [pc, #192]	; (800eb1c <xPortStartScheduler+0x12c>)
 800ea5c:	2207      	movs	r2, #7
 800ea5e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ea60:	e009      	b.n	800ea76 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800ea62:	4b2e      	ldr	r3, [pc, #184]	; (800eb1c <xPortStartScheduler+0x12c>)
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	3b01      	subs	r3, #1
 800ea68:	4a2c      	ldr	r2, [pc, #176]	; (800eb1c <xPortStartScheduler+0x12c>)
 800ea6a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ea6c:	78fb      	ldrb	r3, [r7, #3]
 800ea6e:	b2db      	uxtb	r3, r3
 800ea70:	005b      	lsls	r3, r3, #1
 800ea72:	b2db      	uxtb	r3, r3
 800ea74:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ea76:	78fb      	ldrb	r3, [r7, #3]
 800ea78:	b2db      	uxtb	r3, r3
 800ea7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ea7e:	2b80      	cmp	r3, #128	; 0x80
 800ea80:	d0ef      	beq.n	800ea62 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ea82:	4b26      	ldr	r3, [pc, #152]	; (800eb1c <xPortStartScheduler+0x12c>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	f1c3 0307 	rsb	r3, r3, #7
 800ea8a:	2b04      	cmp	r3, #4
 800ea8c:	d009      	beq.n	800eaa2 <xPortStartScheduler+0xb2>
 800ea8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea92:	f383 8811 	msr	BASEPRI, r3
 800ea96:	f3bf 8f6f 	isb	sy
 800ea9a:	f3bf 8f4f 	dsb	sy
 800ea9e:	60bb      	str	r3, [r7, #8]
 800eaa0:	e7fe      	b.n	800eaa0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800eaa2:	4b1e      	ldr	r3, [pc, #120]	; (800eb1c <xPortStartScheduler+0x12c>)
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	021b      	lsls	r3, r3, #8
 800eaa8:	4a1c      	ldr	r2, [pc, #112]	; (800eb1c <xPortStartScheduler+0x12c>)
 800eaaa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800eaac:	4b1b      	ldr	r3, [pc, #108]	; (800eb1c <xPortStartScheduler+0x12c>)
 800eaae:	681b      	ldr	r3, [r3, #0]
 800eab0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800eab4:	4a19      	ldr	r2, [pc, #100]	; (800eb1c <xPortStartScheduler+0x12c>)
 800eab6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	b2da      	uxtb	r2, r3
 800eabc:	697b      	ldr	r3, [r7, #20]
 800eabe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800eac0:	4b17      	ldr	r3, [pc, #92]	; (800eb20 <xPortStartScheduler+0x130>)
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	4a16      	ldr	r2, [pc, #88]	; (800eb20 <xPortStartScheduler+0x130>)
 800eac6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800eaca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800eacc:	4b14      	ldr	r3, [pc, #80]	; (800eb20 <xPortStartScheduler+0x130>)
 800eace:	681b      	ldr	r3, [r3, #0]
 800ead0:	4a13      	ldr	r2, [pc, #76]	; (800eb20 <xPortStartScheduler+0x130>)
 800ead2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ead6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ead8:	f000 f8d6 	bl	800ec88 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800eadc:	4b11      	ldr	r3, [pc, #68]	; (800eb24 <xPortStartScheduler+0x134>)
 800eade:	2200      	movs	r2, #0
 800eae0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800eae2:	f000 f8f5 	bl	800ecd0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800eae6:	4b10      	ldr	r3, [pc, #64]	; (800eb28 <xPortStartScheduler+0x138>)
 800eae8:	681b      	ldr	r3, [r3, #0]
 800eaea:	4a0f      	ldr	r2, [pc, #60]	; (800eb28 <xPortStartScheduler+0x138>)
 800eaec:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800eaf0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800eaf2:	f7ff ff69 	bl	800e9c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800eaf6:	f7fe fd55 	bl	800d5a4 <vTaskSwitchContext>
	prvTaskExitError();
 800eafa:	f7ff ff27 	bl	800e94c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800eafe:	2300      	movs	r3, #0
}
 800eb00:	4618      	mov	r0, r3
 800eb02:	3718      	adds	r7, #24
 800eb04:	46bd      	mov	sp, r7
 800eb06:	bd80      	pop	{r7, pc}
 800eb08:	e000ed00 	.word	0xe000ed00
 800eb0c:	410fc271 	.word	0x410fc271
 800eb10:	410fc270 	.word	0x410fc270
 800eb14:	e000e400 	.word	0xe000e400
 800eb18:	200031f4 	.word	0x200031f4
 800eb1c:	200031f8 	.word	0x200031f8
 800eb20:	e000ed20 	.word	0xe000ed20
 800eb24:	20000010 	.word	0x20000010
 800eb28:	e000ef34 	.word	0xe000ef34

0800eb2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800eb2c:	b480      	push	{r7}
 800eb2e:	b083      	sub	sp, #12
 800eb30:	af00      	add	r7, sp, #0
 800eb32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb36:	f383 8811 	msr	BASEPRI, r3
 800eb3a:	f3bf 8f6f 	isb	sy
 800eb3e:	f3bf 8f4f 	dsb	sy
 800eb42:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800eb44:	4b0e      	ldr	r3, [pc, #56]	; (800eb80 <vPortEnterCritical+0x54>)
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	3301      	adds	r3, #1
 800eb4a:	4a0d      	ldr	r2, [pc, #52]	; (800eb80 <vPortEnterCritical+0x54>)
 800eb4c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800eb4e:	4b0c      	ldr	r3, [pc, #48]	; (800eb80 <vPortEnterCritical+0x54>)
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	2b01      	cmp	r3, #1
 800eb54:	d10e      	bne.n	800eb74 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800eb56:	4b0b      	ldr	r3, [pc, #44]	; (800eb84 <vPortEnterCritical+0x58>)
 800eb58:	681b      	ldr	r3, [r3, #0]
 800eb5a:	b2db      	uxtb	r3, r3
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	d009      	beq.n	800eb74 <vPortEnterCritical+0x48>
 800eb60:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb64:	f383 8811 	msr	BASEPRI, r3
 800eb68:	f3bf 8f6f 	isb	sy
 800eb6c:	f3bf 8f4f 	dsb	sy
 800eb70:	603b      	str	r3, [r7, #0]
 800eb72:	e7fe      	b.n	800eb72 <vPortEnterCritical+0x46>
	}
}
 800eb74:	bf00      	nop
 800eb76:	370c      	adds	r7, #12
 800eb78:	46bd      	mov	sp, r7
 800eb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb7e:	4770      	bx	lr
 800eb80:	20000010 	.word	0x20000010
 800eb84:	e000ed04 	.word	0xe000ed04

0800eb88 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800eb88:	b480      	push	{r7}
 800eb8a:	b083      	sub	sp, #12
 800eb8c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800eb8e:	4b11      	ldr	r3, [pc, #68]	; (800ebd4 <vPortExitCritical+0x4c>)
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	2b00      	cmp	r3, #0
 800eb94:	d109      	bne.n	800ebaa <vPortExitCritical+0x22>
 800eb96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb9a:	f383 8811 	msr	BASEPRI, r3
 800eb9e:	f3bf 8f6f 	isb	sy
 800eba2:	f3bf 8f4f 	dsb	sy
 800eba6:	607b      	str	r3, [r7, #4]
 800eba8:	e7fe      	b.n	800eba8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800ebaa:	4b0a      	ldr	r3, [pc, #40]	; (800ebd4 <vPortExitCritical+0x4c>)
 800ebac:	681b      	ldr	r3, [r3, #0]
 800ebae:	3b01      	subs	r3, #1
 800ebb0:	4a08      	ldr	r2, [pc, #32]	; (800ebd4 <vPortExitCritical+0x4c>)
 800ebb2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ebb4:	4b07      	ldr	r3, [pc, #28]	; (800ebd4 <vPortExitCritical+0x4c>)
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d104      	bne.n	800ebc6 <vPortExitCritical+0x3e>
 800ebbc:	2300      	movs	r3, #0
 800ebbe:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ebc0:	683b      	ldr	r3, [r7, #0]
 800ebc2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800ebc6:	bf00      	nop
 800ebc8:	370c      	adds	r7, #12
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd0:	4770      	bx	lr
 800ebd2:	bf00      	nop
 800ebd4:	20000010 	.word	0x20000010
	...

0800ebe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ebe0:	f3ef 8009 	mrs	r0, PSP
 800ebe4:	f3bf 8f6f 	isb	sy
 800ebe8:	4b15      	ldr	r3, [pc, #84]	; (800ec40 <pxCurrentTCBConst>)
 800ebea:	681a      	ldr	r2, [r3, #0]
 800ebec:	f01e 0f10 	tst.w	lr, #16
 800ebf0:	bf08      	it	eq
 800ebf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ebf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebfa:	6010      	str	r0, [r2, #0]
 800ebfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ec00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ec04:	f380 8811 	msr	BASEPRI, r0
 800ec08:	f3bf 8f4f 	dsb	sy
 800ec0c:	f3bf 8f6f 	isb	sy
 800ec10:	f7fe fcc8 	bl	800d5a4 <vTaskSwitchContext>
 800ec14:	f04f 0000 	mov.w	r0, #0
 800ec18:	f380 8811 	msr	BASEPRI, r0
 800ec1c:	bc09      	pop	{r0, r3}
 800ec1e:	6819      	ldr	r1, [r3, #0]
 800ec20:	6808      	ldr	r0, [r1, #0]
 800ec22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec26:	f01e 0f10 	tst.w	lr, #16
 800ec2a:	bf08      	it	eq
 800ec2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ec30:	f380 8809 	msr	PSP, r0
 800ec34:	f3bf 8f6f 	isb	sy
 800ec38:	4770      	bx	lr
 800ec3a:	bf00      	nop
 800ec3c:	f3af 8000 	nop.w

0800ec40 <pxCurrentTCBConst>:
 800ec40:	20002bc8 	.word	0x20002bc8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ec44:	bf00      	nop
 800ec46:	bf00      	nop

0800ec48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b082      	sub	sp, #8
 800ec4c:	af00      	add	r7, sp, #0
	__asm volatile
 800ec4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec52:	f383 8811 	msr	BASEPRI, r3
 800ec56:	f3bf 8f6f 	isb	sy
 800ec5a:	f3bf 8f4f 	dsb	sy
 800ec5e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ec60:	f7fe fbe8 	bl	800d434 <xTaskIncrementTick>
 800ec64:	4603      	mov	r3, r0
 800ec66:	2b00      	cmp	r3, #0
 800ec68:	d003      	beq.n	800ec72 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ec6a:	4b06      	ldr	r3, [pc, #24]	; (800ec84 <SysTick_Handler+0x3c>)
 800ec6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ec70:	601a      	str	r2, [r3, #0]
 800ec72:	2300      	movs	r3, #0
 800ec74:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ec76:	683b      	ldr	r3, [r7, #0]
 800ec78:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800ec7c:	bf00      	nop
 800ec7e:	3708      	adds	r7, #8
 800ec80:	46bd      	mov	sp, r7
 800ec82:	bd80      	pop	{r7, pc}
 800ec84:	e000ed04 	.word	0xe000ed04

0800ec88 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ec88:	b480      	push	{r7}
 800ec8a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ec8c:	4b0b      	ldr	r3, [pc, #44]	; (800ecbc <vPortSetupTimerInterrupt+0x34>)
 800ec8e:	2200      	movs	r2, #0
 800ec90:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ec92:	4b0b      	ldr	r3, [pc, #44]	; (800ecc0 <vPortSetupTimerInterrupt+0x38>)
 800ec94:	2200      	movs	r2, #0
 800ec96:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ec98:	4b0a      	ldr	r3, [pc, #40]	; (800ecc4 <vPortSetupTimerInterrupt+0x3c>)
 800ec9a:	681b      	ldr	r3, [r3, #0]
 800ec9c:	4a0a      	ldr	r2, [pc, #40]	; (800ecc8 <vPortSetupTimerInterrupt+0x40>)
 800ec9e:	fba2 2303 	umull	r2, r3, r2, r3
 800eca2:	099b      	lsrs	r3, r3, #6
 800eca4:	4a09      	ldr	r2, [pc, #36]	; (800eccc <vPortSetupTimerInterrupt+0x44>)
 800eca6:	3b01      	subs	r3, #1
 800eca8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ecaa:	4b04      	ldr	r3, [pc, #16]	; (800ecbc <vPortSetupTimerInterrupt+0x34>)
 800ecac:	2207      	movs	r2, #7
 800ecae:	601a      	str	r2, [r3, #0]
}
 800ecb0:	bf00      	nop
 800ecb2:	46bd      	mov	sp, r7
 800ecb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb8:	4770      	bx	lr
 800ecba:	bf00      	nop
 800ecbc:	e000e010 	.word	0xe000e010
 800ecc0:	e000e018 	.word	0xe000e018
 800ecc4:	20000004 	.word	0x20000004
 800ecc8:	10624dd3 	.word	0x10624dd3
 800eccc:	e000e014 	.word	0xe000e014

0800ecd0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ecd0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800ece0 <vPortEnableVFP+0x10>
 800ecd4:	6801      	ldr	r1, [r0, #0]
 800ecd6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ecda:	6001      	str	r1, [r0, #0]
 800ecdc:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ecde:	bf00      	nop
 800ece0:	e000ed88 	.word	0xe000ed88

0800ece4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ece4:	b480      	push	{r7}
 800ece6:	b085      	sub	sp, #20
 800ece8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ecea:	f3ef 8305 	mrs	r3, IPSR
 800ecee:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	2b0f      	cmp	r3, #15
 800ecf4:	d913      	bls.n	800ed1e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ecf6:	4a16      	ldr	r2, [pc, #88]	; (800ed50 <vPortValidateInterruptPriority+0x6c>)
 800ecf8:	68fb      	ldr	r3, [r7, #12]
 800ecfa:	4413      	add	r3, r2
 800ecfc:	781b      	ldrb	r3, [r3, #0]
 800ecfe:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ed00:	4b14      	ldr	r3, [pc, #80]	; (800ed54 <vPortValidateInterruptPriority+0x70>)
 800ed02:	781b      	ldrb	r3, [r3, #0]
 800ed04:	7afa      	ldrb	r2, [r7, #11]
 800ed06:	429a      	cmp	r2, r3
 800ed08:	d209      	bcs.n	800ed1e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800ed0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed0e:	f383 8811 	msr	BASEPRI, r3
 800ed12:	f3bf 8f6f 	isb	sy
 800ed16:	f3bf 8f4f 	dsb	sy
 800ed1a:	607b      	str	r3, [r7, #4]
 800ed1c:	e7fe      	b.n	800ed1c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ed1e:	4b0e      	ldr	r3, [pc, #56]	; (800ed58 <vPortValidateInterruptPriority+0x74>)
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ed26:	4b0d      	ldr	r3, [pc, #52]	; (800ed5c <vPortValidateInterruptPriority+0x78>)
 800ed28:	681b      	ldr	r3, [r3, #0]
 800ed2a:	429a      	cmp	r2, r3
 800ed2c:	d909      	bls.n	800ed42 <vPortValidateInterruptPriority+0x5e>
 800ed2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed32:	f383 8811 	msr	BASEPRI, r3
 800ed36:	f3bf 8f6f 	isb	sy
 800ed3a:	f3bf 8f4f 	dsb	sy
 800ed3e:	603b      	str	r3, [r7, #0]
 800ed40:	e7fe      	b.n	800ed40 <vPortValidateInterruptPriority+0x5c>
	}
 800ed42:	bf00      	nop
 800ed44:	3714      	adds	r7, #20
 800ed46:	46bd      	mov	sp, r7
 800ed48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed4c:	4770      	bx	lr
 800ed4e:	bf00      	nop
 800ed50:	e000e3f0 	.word	0xe000e3f0
 800ed54:	200031f4 	.word	0x200031f4
 800ed58:	e000ed0c 	.word	0xe000ed0c
 800ed5c:	200031f8 	.word	0x200031f8

0800ed60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ed60:	b580      	push	{r7, lr}
 800ed62:	b08a      	sub	sp, #40	; 0x28
 800ed64:	af00      	add	r7, sp, #0
 800ed66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ed68:	2300      	movs	r3, #0
 800ed6a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ed6c:	f7fe fa70 	bl	800d250 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ed70:	4b57      	ldr	r3, [pc, #348]	; (800eed0 <pvPortMalloc+0x170>)
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d101      	bne.n	800ed7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ed78:	f000 f90c 	bl	800ef94 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ed7c:	4b55      	ldr	r3, [pc, #340]	; (800eed4 <pvPortMalloc+0x174>)
 800ed7e:	681a      	ldr	r2, [r3, #0]
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	4013      	ands	r3, r2
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	f040 808c 	bne.w	800eea2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	2b00      	cmp	r3, #0
 800ed8e:	d01c      	beq.n	800edca <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800ed90:	2208      	movs	r2, #8
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	4413      	add	r3, r2
 800ed96:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	f003 0307 	and.w	r3, r3, #7
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d013      	beq.n	800edca <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	f023 0307 	bic.w	r3, r3, #7
 800eda8:	3308      	adds	r3, #8
 800edaa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	f003 0307 	and.w	r3, r3, #7
 800edb2:	2b00      	cmp	r3, #0
 800edb4:	d009      	beq.n	800edca <pvPortMalloc+0x6a>
 800edb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edba:	f383 8811 	msr	BASEPRI, r3
 800edbe:	f3bf 8f6f 	isb	sy
 800edc2:	f3bf 8f4f 	dsb	sy
 800edc6:	617b      	str	r3, [r7, #20]
 800edc8:	e7fe      	b.n	800edc8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	2b00      	cmp	r3, #0
 800edce:	d068      	beq.n	800eea2 <pvPortMalloc+0x142>
 800edd0:	4b41      	ldr	r3, [pc, #260]	; (800eed8 <pvPortMalloc+0x178>)
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	687a      	ldr	r2, [r7, #4]
 800edd6:	429a      	cmp	r2, r3
 800edd8:	d863      	bhi.n	800eea2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800edda:	4b40      	ldr	r3, [pc, #256]	; (800eedc <pvPortMalloc+0x17c>)
 800eddc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800edde:	4b3f      	ldr	r3, [pc, #252]	; (800eedc <pvPortMalloc+0x17c>)
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ede4:	e004      	b.n	800edf0 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800ede6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ede8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800edea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800edf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edf2:	685b      	ldr	r3, [r3, #4]
 800edf4:	687a      	ldr	r2, [r7, #4]
 800edf6:	429a      	cmp	r2, r3
 800edf8:	d903      	bls.n	800ee02 <pvPortMalloc+0xa2>
 800edfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800edfc:	681b      	ldr	r3, [r3, #0]
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	d1f1      	bne.n	800ede6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ee02:	4b33      	ldr	r3, [pc, #204]	; (800eed0 <pvPortMalloc+0x170>)
 800ee04:	681b      	ldr	r3, [r3, #0]
 800ee06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ee08:	429a      	cmp	r2, r3
 800ee0a:	d04a      	beq.n	800eea2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ee0c:	6a3b      	ldr	r3, [r7, #32]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	2208      	movs	r2, #8
 800ee12:	4413      	add	r3, r2
 800ee14:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ee16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee18:	681a      	ldr	r2, [r3, #0]
 800ee1a:	6a3b      	ldr	r3, [r7, #32]
 800ee1c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ee1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee20:	685a      	ldr	r2, [r3, #4]
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	1ad2      	subs	r2, r2, r3
 800ee26:	2308      	movs	r3, #8
 800ee28:	005b      	lsls	r3, r3, #1
 800ee2a:	429a      	cmp	r2, r3
 800ee2c:	d91e      	bls.n	800ee6c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ee2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	4413      	add	r3, r2
 800ee34:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ee36:	69bb      	ldr	r3, [r7, #24]
 800ee38:	f003 0307 	and.w	r3, r3, #7
 800ee3c:	2b00      	cmp	r3, #0
 800ee3e:	d009      	beq.n	800ee54 <pvPortMalloc+0xf4>
 800ee40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee44:	f383 8811 	msr	BASEPRI, r3
 800ee48:	f3bf 8f6f 	isb	sy
 800ee4c:	f3bf 8f4f 	dsb	sy
 800ee50:	613b      	str	r3, [r7, #16]
 800ee52:	e7fe      	b.n	800ee52 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ee54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee56:	685a      	ldr	r2, [r3, #4]
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	1ad2      	subs	r2, r2, r3
 800ee5c:	69bb      	ldr	r3, [r7, #24]
 800ee5e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ee60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee62:	687a      	ldr	r2, [r7, #4]
 800ee64:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ee66:	69b8      	ldr	r0, [r7, #24]
 800ee68:	f000 f8f6 	bl	800f058 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ee6c:	4b1a      	ldr	r3, [pc, #104]	; (800eed8 <pvPortMalloc+0x178>)
 800ee6e:	681a      	ldr	r2, [r3, #0]
 800ee70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee72:	685b      	ldr	r3, [r3, #4]
 800ee74:	1ad3      	subs	r3, r2, r3
 800ee76:	4a18      	ldr	r2, [pc, #96]	; (800eed8 <pvPortMalloc+0x178>)
 800ee78:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ee7a:	4b17      	ldr	r3, [pc, #92]	; (800eed8 <pvPortMalloc+0x178>)
 800ee7c:	681a      	ldr	r2, [r3, #0]
 800ee7e:	4b18      	ldr	r3, [pc, #96]	; (800eee0 <pvPortMalloc+0x180>)
 800ee80:	681b      	ldr	r3, [r3, #0]
 800ee82:	429a      	cmp	r2, r3
 800ee84:	d203      	bcs.n	800ee8e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ee86:	4b14      	ldr	r3, [pc, #80]	; (800eed8 <pvPortMalloc+0x178>)
 800ee88:	681b      	ldr	r3, [r3, #0]
 800ee8a:	4a15      	ldr	r2, [pc, #84]	; (800eee0 <pvPortMalloc+0x180>)
 800ee8c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ee8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee90:	685a      	ldr	r2, [r3, #4]
 800ee92:	4b10      	ldr	r3, [pc, #64]	; (800eed4 <pvPortMalloc+0x174>)
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	431a      	orrs	r2, r3
 800ee98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee9a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ee9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee9e:	2200      	movs	r2, #0
 800eea0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800eea2:	f7fe fa1b 	bl	800d2dc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800eea6:	69fb      	ldr	r3, [r7, #28]
 800eea8:	f003 0307 	and.w	r3, r3, #7
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d009      	beq.n	800eec4 <pvPortMalloc+0x164>
 800eeb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeb4:	f383 8811 	msr	BASEPRI, r3
 800eeb8:	f3bf 8f6f 	isb	sy
 800eebc:	f3bf 8f4f 	dsb	sy
 800eec0:	60fb      	str	r3, [r7, #12]
 800eec2:	e7fe      	b.n	800eec2 <pvPortMalloc+0x162>
	return pvReturn;
 800eec4:	69fb      	ldr	r3, [r7, #28]
}
 800eec6:	4618      	mov	r0, r3
 800eec8:	3728      	adds	r7, #40	; 0x28
 800eeca:	46bd      	mov	sp, r7
 800eecc:	bd80      	pop	{r7, pc}
 800eece:	bf00      	nop
 800eed0:	20005914 	.word	0x20005914
 800eed4:	20005920 	.word	0x20005920
 800eed8:	20005918 	.word	0x20005918
 800eedc:	2000590c 	.word	0x2000590c
 800eee0:	2000591c 	.word	0x2000591c

0800eee4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800eee4:	b580      	push	{r7, lr}
 800eee6:	b086      	sub	sp, #24
 800eee8:	af00      	add	r7, sp, #0
 800eeea:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	d046      	beq.n	800ef84 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800eef6:	2308      	movs	r3, #8
 800eef8:	425b      	negs	r3, r3
 800eefa:	697a      	ldr	r2, [r7, #20]
 800eefc:	4413      	add	r3, r2
 800eefe:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ef00:	697b      	ldr	r3, [r7, #20]
 800ef02:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ef04:	693b      	ldr	r3, [r7, #16]
 800ef06:	685a      	ldr	r2, [r3, #4]
 800ef08:	4b20      	ldr	r3, [pc, #128]	; (800ef8c <vPortFree+0xa8>)
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	4013      	ands	r3, r2
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d109      	bne.n	800ef26 <vPortFree+0x42>
 800ef12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef16:	f383 8811 	msr	BASEPRI, r3
 800ef1a:	f3bf 8f6f 	isb	sy
 800ef1e:	f3bf 8f4f 	dsb	sy
 800ef22:	60fb      	str	r3, [r7, #12]
 800ef24:	e7fe      	b.n	800ef24 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ef26:	693b      	ldr	r3, [r7, #16]
 800ef28:	681b      	ldr	r3, [r3, #0]
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d009      	beq.n	800ef42 <vPortFree+0x5e>
 800ef2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef32:	f383 8811 	msr	BASEPRI, r3
 800ef36:	f3bf 8f6f 	isb	sy
 800ef3a:	f3bf 8f4f 	dsb	sy
 800ef3e:	60bb      	str	r3, [r7, #8]
 800ef40:	e7fe      	b.n	800ef40 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ef42:	693b      	ldr	r3, [r7, #16]
 800ef44:	685a      	ldr	r2, [r3, #4]
 800ef46:	4b11      	ldr	r3, [pc, #68]	; (800ef8c <vPortFree+0xa8>)
 800ef48:	681b      	ldr	r3, [r3, #0]
 800ef4a:	4013      	ands	r3, r2
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d019      	beq.n	800ef84 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ef50:	693b      	ldr	r3, [r7, #16]
 800ef52:	681b      	ldr	r3, [r3, #0]
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d115      	bne.n	800ef84 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ef58:	693b      	ldr	r3, [r7, #16]
 800ef5a:	685a      	ldr	r2, [r3, #4]
 800ef5c:	4b0b      	ldr	r3, [pc, #44]	; (800ef8c <vPortFree+0xa8>)
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	43db      	mvns	r3, r3
 800ef62:	401a      	ands	r2, r3
 800ef64:	693b      	ldr	r3, [r7, #16]
 800ef66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ef68:	f7fe f972 	bl	800d250 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ef6c:	693b      	ldr	r3, [r7, #16]
 800ef6e:	685a      	ldr	r2, [r3, #4]
 800ef70:	4b07      	ldr	r3, [pc, #28]	; (800ef90 <vPortFree+0xac>)
 800ef72:	681b      	ldr	r3, [r3, #0]
 800ef74:	4413      	add	r3, r2
 800ef76:	4a06      	ldr	r2, [pc, #24]	; (800ef90 <vPortFree+0xac>)
 800ef78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ef7a:	6938      	ldr	r0, [r7, #16]
 800ef7c:	f000 f86c 	bl	800f058 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800ef80:	f7fe f9ac 	bl	800d2dc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ef84:	bf00      	nop
 800ef86:	3718      	adds	r7, #24
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	bd80      	pop	{r7, pc}
 800ef8c:	20005920 	.word	0x20005920
 800ef90:	20005918 	.word	0x20005918

0800ef94 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ef94:	b480      	push	{r7}
 800ef96:	b085      	sub	sp, #20
 800ef98:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ef9a:	f242 7310 	movw	r3, #10000	; 0x2710
 800ef9e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800efa0:	4b27      	ldr	r3, [pc, #156]	; (800f040 <prvHeapInit+0xac>)
 800efa2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800efa4:	68fb      	ldr	r3, [r7, #12]
 800efa6:	f003 0307 	and.w	r3, r3, #7
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d00c      	beq.n	800efc8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800efae:	68fb      	ldr	r3, [r7, #12]
 800efb0:	3307      	adds	r3, #7
 800efb2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800efb4:	68fb      	ldr	r3, [r7, #12]
 800efb6:	f023 0307 	bic.w	r3, r3, #7
 800efba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800efbc:	68ba      	ldr	r2, [r7, #8]
 800efbe:	68fb      	ldr	r3, [r7, #12]
 800efc0:	1ad3      	subs	r3, r2, r3
 800efc2:	4a1f      	ldr	r2, [pc, #124]	; (800f040 <prvHeapInit+0xac>)
 800efc4:	4413      	add	r3, r2
 800efc6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800efcc:	4a1d      	ldr	r2, [pc, #116]	; (800f044 <prvHeapInit+0xb0>)
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800efd2:	4b1c      	ldr	r3, [pc, #112]	; (800f044 <prvHeapInit+0xb0>)
 800efd4:	2200      	movs	r2, #0
 800efd6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	68ba      	ldr	r2, [r7, #8]
 800efdc:	4413      	add	r3, r2
 800efde:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800efe0:	2208      	movs	r2, #8
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	1a9b      	subs	r3, r3, r2
 800efe6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	f023 0307 	bic.w	r3, r3, #7
 800efee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	4a15      	ldr	r2, [pc, #84]	; (800f048 <prvHeapInit+0xb4>)
 800eff4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800eff6:	4b14      	ldr	r3, [pc, #80]	; (800f048 <prvHeapInit+0xb4>)
 800eff8:	681b      	ldr	r3, [r3, #0]
 800effa:	2200      	movs	r2, #0
 800effc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800effe:	4b12      	ldr	r3, [pc, #72]	; (800f048 <prvHeapInit+0xb4>)
 800f000:	681b      	ldr	r3, [r3, #0]
 800f002:	2200      	movs	r2, #0
 800f004:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f00a:	683b      	ldr	r3, [r7, #0]
 800f00c:	68fa      	ldr	r2, [r7, #12]
 800f00e:	1ad2      	subs	r2, r2, r3
 800f010:	683b      	ldr	r3, [r7, #0]
 800f012:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f014:	4b0c      	ldr	r3, [pc, #48]	; (800f048 <prvHeapInit+0xb4>)
 800f016:	681a      	ldr	r2, [r3, #0]
 800f018:	683b      	ldr	r3, [r7, #0]
 800f01a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f01c:	683b      	ldr	r3, [r7, #0]
 800f01e:	685b      	ldr	r3, [r3, #4]
 800f020:	4a0a      	ldr	r2, [pc, #40]	; (800f04c <prvHeapInit+0xb8>)
 800f022:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f024:	683b      	ldr	r3, [r7, #0]
 800f026:	685b      	ldr	r3, [r3, #4]
 800f028:	4a09      	ldr	r2, [pc, #36]	; (800f050 <prvHeapInit+0xbc>)
 800f02a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f02c:	4b09      	ldr	r3, [pc, #36]	; (800f054 <prvHeapInit+0xc0>)
 800f02e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f032:	601a      	str	r2, [r3, #0]
}
 800f034:	bf00      	nop
 800f036:	3714      	adds	r7, #20
 800f038:	46bd      	mov	sp, r7
 800f03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f03e:	4770      	bx	lr
 800f040:	200031fc 	.word	0x200031fc
 800f044:	2000590c 	.word	0x2000590c
 800f048:	20005914 	.word	0x20005914
 800f04c:	2000591c 	.word	0x2000591c
 800f050:	20005918 	.word	0x20005918
 800f054:	20005920 	.word	0x20005920

0800f058 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f058:	b480      	push	{r7}
 800f05a:	b085      	sub	sp, #20
 800f05c:	af00      	add	r7, sp, #0
 800f05e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f060:	4b28      	ldr	r3, [pc, #160]	; (800f104 <prvInsertBlockIntoFreeList+0xac>)
 800f062:	60fb      	str	r3, [r7, #12]
 800f064:	e002      	b.n	800f06c <prvInsertBlockIntoFreeList+0x14>
 800f066:	68fb      	ldr	r3, [r7, #12]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	60fb      	str	r3, [r7, #12]
 800f06c:	68fb      	ldr	r3, [r7, #12]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	687a      	ldr	r2, [r7, #4]
 800f072:	429a      	cmp	r2, r3
 800f074:	d8f7      	bhi.n	800f066 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f076:	68fb      	ldr	r3, [r7, #12]
 800f078:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f07a:	68fb      	ldr	r3, [r7, #12]
 800f07c:	685b      	ldr	r3, [r3, #4]
 800f07e:	68ba      	ldr	r2, [r7, #8]
 800f080:	4413      	add	r3, r2
 800f082:	687a      	ldr	r2, [r7, #4]
 800f084:	429a      	cmp	r2, r3
 800f086:	d108      	bne.n	800f09a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	685a      	ldr	r2, [r3, #4]
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	685b      	ldr	r3, [r3, #4]
 800f090:	441a      	add	r2, r3
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	685b      	ldr	r3, [r3, #4]
 800f0a2:	68ba      	ldr	r2, [r7, #8]
 800f0a4:	441a      	add	r2, r3
 800f0a6:	68fb      	ldr	r3, [r7, #12]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	429a      	cmp	r2, r3
 800f0ac:	d118      	bne.n	800f0e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	681a      	ldr	r2, [r3, #0]
 800f0b2:	4b15      	ldr	r3, [pc, #84]	; (800f108 <prvInsertBlockIntoFreeList+0xb0>)
 800f0b4:	681b      	ldr	r3, [r3, #0]
 800f0b6:	429a      	cmp	r2, r3
 800f0b8:	d00d      	beq.n	800f0d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	685a      	ldr	r2, [r3, #4]
 800f0be:	68fb      	ldr	r3, [r7, #12]
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	685b      	ldr	r3, [r3, #4]
 800f0c4:	441a      	add	r2, r3
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	681a      	ldr	r2, [r3, #0]
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	601a      	str	r2, [r3, #0]
 800f0d4:	e008      	b.n	800f0e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f0d6:	4b0c      	ldr	r3, [pc, #48]	; (800f108 <prvInsertBlockIntoFreeList+0xb0>)
 800f0d8:	681a      	ldr	r2, [r3, #0]
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	601a      	str	r2, [r3, #0]
 800f0de:	e003      	b.n	800f0e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f0e0:	68fb      	ldr	r3, [r7, #12]
 800f0e2:	681a      	ldr	r2, [r3, #0]
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f0e8:	68fa      	ldr	r2, [r7, #12]
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	429a      	cmp	r2, r3
 800f0ee:	d002      	beq.n	800f0f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	687a      	ldr	r2, [r7, #4]
 800f0f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f0f6:	bf00      	nop
 800f0f8:	3714      	adds	r7, #20
 800f0fa:	46bd      	mov	sp, r7
 800f0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f100:	4770      	bx	lr
 800f102:	bf00      	nop
 800f104:	2000590c 	.word	0x2000590c
 800f108:	20005914 	.word	0x20005914

0800f10c <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800f10c:	b480      	push	{r7}
 800f10e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 800f110:	4b03      	ldr	r3, [pc, #12]	; (800f120 <LL_FLASH_GetUDN+0x14>)
 800f112:	681b      	ldr	r3, [r3, #0]
}
 800f114:	4618      	mov	r0, r3
 800f116:	46bd      	mov	sp, r7
 800f118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f11c:	4770      	bx	lr
 800f11e:	bf00      	nop
 800f120:	1fff7580 	.word	0x1fff7580

0800f124 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 fo STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 800f124:	b480      	push	{r7}
 800f126:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800f128:	4b03      	ldr	r3, [pc, #12]	; (800f138 <LL_FLASH_GetDeviceID+0x14>)
 800f12a:	681b      	ldr	r3, [r3, #0]
 800f12c:	b2db      	uxtb	r3, r3
}
 800f12e:	4618      	mov	r0, r3
 800f130:	46bd      	mov	sp, r7
 800f132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f136:	4770      	bx	lr
 800f138:	1fff7584 	.word	0x1fff7584

0800f13c <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Compagny ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Compagny ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800f13c:	b480      	push	{r7}
 800f13e:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 800f140:	4b03      	ldr	r3, [pc, #12]	; (800f150 <LL_FLASH_GetSTCompanyID+0x14>)
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	0a1b      	lsrs	r3, r3, #8
}
 800f146:	4618      	mov	r0, r3
 800f148:	46bd      	mov	sp, r7
 800f14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f14e:	4770      	bx	lr
 800f150:	1fff7584 	.word	0x1fff7584

0800f154 <APP_BLE_Init_Dyn_1>:
static void LinkConfiguration(void * argument);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init_Dyn_1( void )
{
 800f154:	b5b0      	push	{r4, r5, r7, lr}
 800f156:	b08c      	sub	sp, #48	; 0x30
 800f158:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APP_BLE_Init_1 */

/* USER CODE END APP_BLE_Init_1 */
  
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 800f15a:	4b30      	ldr	r3, [pc, #192]	; (800f21c <APP_BLE_Init_Dyn_1+0xc8>)
 800f15c:	463c      	mov	r4, r7
 800f15e:	461d      	mov	r5, r3
 800f160:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f162:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f164:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f166:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f168:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f16c:	c407      	stmia	r4!, {r0, r1, r2}
 800f16e:	7023      	strb	r3, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init( );
 800f170:	f000 fa1c 	bl	800f5ac <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 800f174:	2101      	movs	r1, #1
 800f176:	2004      	movs	r0, #4
 800f178:	f001 fdae 	bl	8010cd8 <UTIL_LPM_SetOffMode>
//  UTIL_SEQ_RegTask( 1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  HciUserEvtProcessId = osThreadNew(HciUserEvtProcess, NULL, &HciUserEvtProcess_attr);
 800f17c:	4a28      	ldr	r2, [pc, #160]	; (800f220 <APP_BLE_Init_Dyn_1+0xcc>)
 800f17e:	2100      	movs	r1, #0
 800f180:	4828      	ldr	r0, [pc, #160]	; (800f224 <APP_BLE_Init_Dyn_1+0xd0>)
 800f182:	f7fc f837 	bl	800b1f4 <osThreadNew>
 800f186:	4602      	mov	r2, r0
 800f188:	4b27      	ldr	r3, [pc, #156]	; (800f228 <APP_BLE_Init_Dyn_1+0xd4>)
 800f18a:	601a      	str	r2, [r3, #0]
//  SHCI_C2_BLE_Init( &ble_init_cmd_packet );

  /**
   * Starts the BLE Stack on CPU2
   */
  if (SHCI_C2_BLE_Init( &ble_init_cmd_packet ) != SHCI_Success)
 800f18c:	463b      	mov	r3, r7
 800f18e:	4618      	mov	r0, r3
 800f190:	f7fa f81c 	bl	80091cc <SHCI_C2_BLE_Init>
 800f194:	4603      	mov	r3, r0
 800f196:	2b00      	cmp	r3, #0
 800f198:	d001      	beq.n	800f19e <APP_BLE_Init_Dyn_1+0x4a>
  {
    Error_Handler();
 800f19a:	f7f3 f8df 	bl	800235c <Error_Handler>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 800f19e:	f000 fa1b 	bl	800f5d8 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 800f1a2:	f7f9 ff41 	bl	8009028 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800f1a6:	4b21      	ldr	r3, [pc, #132]	; (800f22c <APP_BLE_Init_Dyn_1+0xd8>)
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;  
 800f1ae:	4b1f      	ldr	r3, [pc, #124]	; (800f22c <APP_BLE_Init_Dyn_1+0xd8>)
 800f1b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800f1b4:	84da      	strh	r2, [r3, #38]	; 0x26
//  UTIL_SEQ_RegTask( 1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);

  /**
   * From here, all initialization are BLE application specific
   */
  AdvUpdateProcessId = osThreadNew(AdvUpdateProcess, NULL, &AdvUpdateProcess_attr);
 800f1b6:	4a1e      	ldr	r2, [pc, #120]	; (800f230 <APP_BLE_Init_Dyn_1+0xdc>)
 800f1b8:	2100      	movs	r1, #0
 800f1ba:	481e      	ldr	r0, [pc, #120]	; (800f234 <APP_BLE_Init_Dyn_1+0xe0>)
 800f1bc:	f7fc f81a 	bl	800b1f4 <osThreadNew>
 800f1c0:	4602      	mov	r2, r0
 800f1c2:	4b1d      	ldr	r3, [pc, #116]	; (800f238 <APP_BLE_Init_Dyn_1+0xe4>)
 800f1c4:	601a      	str	r2, [r3, #0]
   */
#if(BLE_CFG_OTA_REBOOT_CHAR != 0)  
    manuf_data[sizeof(manuf_data)-8] = CFG_FEATURE_OTA_REBOOT;
#endif
#if(RADIO_ACTIVITY_EVENT != 0)  
  aci_hal_set_radio_activity_mask(0x0006);
 800f1c6:	2006      	movs	r0, #6
 800f1c8:	f7f9 fb5d 	bl	8008886 <aci_hal_set_radio_activity_mask>
#endif  
  
#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
  index_con_int = 0; 
 800f1cc:	4b1b      	ldr	r3, [pc, #108]	; (800f23c <APP_BLE_Init_Dyn_1+0xe8>)
 800f1ce:	2200      	movs	r2, #0
 800f1d0:	701a      	strb	r2, [r3, #0]
  mutex = 1; 
 800f1d2:	4b1b      	ldr	r3, [pc, #108]	; (800f240 <APP_BLE_Init_Dyn_1+0xec>)
 800f1d4:	2201      	movs	r2, #1
 800f1d6:	701a      	strb	r2, [r3, #0]
  //ST SW Engineers converted the below statement to a FreeRTOS-friendly function: Adv_Request()
//  UTIL_SEQ_RegTask( 1<<CFG_TASK_START_ADV_ID, UTIL_SEQ_RFU, Adv_Request);
  /**
    * Create timer for Data Throughput process (write data)
    */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(TimerDataThroughputWrite_Id), hw_ts_SingleShot, DataThroughput_proc);
 800f1d8:	4b1a      	ldr	r3, [pc, #104]	; (800f244 <APP_BLE_Init_Dyn_1+0xf0>)
 800f1da:	2200      	movs	r2, #0
 800f1dc:	491a      	ldr	r1, [pc, #104]	; (800f248 <APP_BLE_Init_Dyn_1+0xf4>)
 800f1de:	2000      	movs	r0, #0
 800f1e0:	f7f2 fd3c 	bl	8001c5c <HW_TS_Create>
//  UTIL_SEQ_RegTask( 1<<CFG_TASK_START_SCAN_ID, UTIL_SEQ_RFU, Scan_Request);
//  UTIL_SEQ_RegTask( 1<<CFG_TASK_CONN_DEV_1_ID, UTIL_SEQ_RFU, Connect_Request);
//  UTIL_SEQ_RegTask( 1<<CFG_TASK_CONN_UPDATE_ID, UTIL_SEQ_RFU, Connection_Update);
#endif

  BleApplicationContext.DeviceServerFound = NO_DEVICE_FOUND;
 800f1e4:	4b11      	ldr	r3, [pc, #68]	; (800f22c <APP_BLE_Init_Dyn_1+0xd8>)
 800f1e6:	2200      	movs	r2, #0
 800f1e8:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93

  /**
   * Clear DataBase
   */
  aci_gap_clear_security_db();
 800f1ec:	f7f8 fd8a 	bl	8007d04 <aci_gap_clear_security_db>

  /**
   * Initialize Data Server (GATT SERVER)
   */

  DTS_App_Init();
 800f1f0:	f001 f86a 	bl	80102c8 <DTS_App_Init>
//  DTC_App_Init();


//  status = hci_le_set_data_length(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,251,2120);

  LinkConfigProcessId= osThreadNew(LinkConfiguration, NULL, &LinkConfigProcess_attr);
 800f1f4:	4a15      	ldr	r2, [pc, #84]	; (800f24c <APP_BLE_Init_Dyn_1+0xf8>)
 800f1f6:	2100      	movs	r1, #0
 800f1f8:	4815      	ldr	r0, [pc, #84]	; (800f250 <APP_BLE_Init_Dyn_1+0xfc>)
 800f1fa:	f7fb fffb 	bl	800b1f4 <osThreadNew>
 800f1fe:	4602      	mov	r2, r0
 800f200:	4b14      	ldr	r3, [pc, #80]	; (800f254 <APP_BLE_Init_Dyn_1+0x100>)
 800f202:	601a      	str	r2, [r3, #0]

  //TODO: ripped from heartbeat. I think this sends the manufacturer information to the connecting device
  /**
   * Initialize DIS Application
   */
  DISAPP_Init();
 800f204:	f000 ffe8 	bl	80101d8 <DISAPP_Init>
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Cancel_Req);
#endif
  /**
   * Create timer to handle the Led Switch OFF
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleShot, Switch_OFF_GPIO);
 800f208:	4b13      	ldr	r3, [pc, #76]	; (800f258 <APP_BLE_Init_Dyn_1+0x104>)
 800f20a:	2200      	movs	r2, #0
 800f20c:	4913      	ldr	r1, [pc, #76]	; (800f25c <APP_BLE_Init_Dyn_1+0x108>)
 800f20e:	2000      	movs	r0, #0
 800f210:	f7f2 fd24 	bl	8001c5c <HW_TS_Create>
  return;
 800f214:	bf00      	nop
}
 800f216:	3730      	adds	r7, #48	; 0x30
 800f218:	46bd      	mov	sp, r7
 800f21a:	bdb0      	pop	{r4, r5, r7, pc}
 800f21c:	08012320 	.word	0x08012320
 800f220:	08012734 	.word	0x08012734
 800f224:	0800f997 	.word	0x0800f997
 800f228:	20005f0c 	.word	0x20005f0c
 800f22c:	20000168 	.word	0x20000168
 800f230:	08012710 	.word	0x08012710
 800f234:	0800f96f 	.word	0x0800f96f
 800f238:	20005f40 	.word	0x20005f40
 800f23c:	20005f21 	.word	0x20005f21
 800f240:	20005f20 	.word	0x20005f20
 800f244:	0800f9b1 	.word	0x0800f9b1
 800f248:	20005f30 	.word	0x20005f30
 800f24c:	08012758 	.word	0x08012758
 800f250:	0800f9c9 	.word	0x0800f9c9
 800f254:	20005f14 	.word	0x20005f14
 800f258:	0800fa61 	.word	0x0800fa61
 800f25c:	200001fa 	.word	0x200001fa

0800f260 <APP_BLE_Init_Dyn_2>:

void APP_BLE_Init_Dyn_2( void ) {
 800f260:	b580      	push	{r7, lr}
 800f262:	af00      	add	r7, sp, #0
  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL; //TODO: the heartbeat example uses: AD_TYPE_16_BIT_SERV_UUID
 800f264:	4b09      	ldr	r3, [pc, #36]	; (800f28c <APP_BLE_Init_Dyn_2+0x2c>)
 800f266:	2200      	movs	r2, #0
 800f268:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 800f26c:	4b07      	ldr	r3, [pc, #28]	; (800f28c <APP_BLE_Init_Dyn_2+0x2c>)
 800f26e:	2200      	movs	r2, #0
 800f270:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 800f274:	4b06      	ldr	r3, [pc, #24]	; (800f290 <APP_BLE_Init_Dyn_2+0x30>)
 800f276:	2280      	movs	r2, #128	; 0x80
 800f278:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 800f27a:	4b06      	ldr	r3, [pc, #24]	; (800f294 <APP_BLE_Init_Dyn_2+0x34>)
 800f27c:	22a0      	movs	r2, #160	; 0xa0
 800f27e:	801a      	strh	r2, [r3, #0]
   * Start to Advertise to be connected by P2P Client
   */
#ifndef DYNAMIC_MODE
   Adv_Request(APP_BLE_FAST_ADV);
#else
   Adv_Request(APP_BLE_LP_ADV);
 800f280:	2002      	movs	r0, #2
 800f282:	f000 fa83 	bl	800f78c <Adv_Request>
#endif
/* USER CODE BEGIN APP_BLE_Init_2 */

/* USER CODE END APP_BLE_Init_2 */
  return;
 800f286:	bf00      	nop
}
 800f288:	bd80      	pop	{r7, pc}
 800f28a:	bf00      	nop
 800f28c:	20000168 	.word	0x20000168
 800f290:	200001fc 	.word	0x200001fc
 800f294:	200001fe 	.word	0x200001fe

0800f298 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
{
 800f298:	b590      	push	{r4, r7, lr}
 800f29a:	b093      	sub	sp, #76	; 0x4c
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  hci_le_connection_complete_event_rp0 * connection_complete_event;
  hci_le_advertising_report_event_rp0 * le_advertising_event;
  hci_le_phy_update_complete_event_rp0 *evt_le_phy_update_complete;
  hci_le_connection_update_complete_event_rp0 *connection_update_complete;
  uint8_t event_type, event_data_size;
  int k = 0;
 800f2a0:	2300      	movs	r3, #0
 800f2a2:	647b      	str	r3, [r7, #68]	; 0x44
  uint8_t adtype, adlength;
  uint8_t *adv_report_data;
  float Connection_Interval;
  float Supervision_Timeout;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	3301      	adds	r3, #1
 800f2a8:	643b      	str	r3, [r7, #64]	; 0x40

  switch (event_pckt->evt)
 800f2aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2ac:	781b      	ldrb	r3, [r3, #0]
 800f2ae:	2b3e      	cmp	r3, #62	; 0x3e
 800f2b0:	d025      	beq.n	800f2fe <SVCCTL_App_Notification+0x66>
 800f2b2:	2bff      	cmp	r3, #255	; 0xff
 800f2b4:	f000 8116 	beq.w	800f4e4 <SVCCTL_App_Notification+0x24c>
 800f2b8:	2b05      	cmp	r3, #5
 800f2ba:	d000      	beq.n	800f2be <SVCCTL_App_Notification+0x26>

        default:
        /* USER CODE BEGIN ECODE_DEFAULT*/

        /* USER CODE END ECODE_DEFAULT*/
          break;
 800f2bc:	e162      	b.n	800f584 <SVCCTL_App_Notification+0x2ec>
      disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 800f2be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f2c0:	3302      	adds	r3, #2
 800f2c2:	60fb      	str	r3, [r7, #12]
      if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 800f2c4:	68fb      	ldr	r3, [r7, #12]
 800f2c6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800f2ca:	b29a      	uxth	r2, r3
 800f2cc:	4bb0      	ldr	r3, [pc, #704]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f2ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f2d0:	429a      	cmp	r2, r3
 800f2d2:	d106      	bne.n	800f2e2 <SVCCTL_App_Notification+0x4a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 800f2d4:	4bae      	ldr	r3, [pc, #696]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f2d6:	2200      	movs	r2, #0
 800f2d8:	84da      	strh	r2, [r3, #38]	; 0x26
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 800f2da:	4bad      	ldr	r3, [pc, #692]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f2dc:	2200      	movs	r2, #0
 800f2de:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
       Adv_Request(APP_BLE_FAST_ADV);
 800f2e2:	2001      	movs	r0, #1
 800f2e4:	f000 fa52 	bl	800f78c <Adv_Request>
        handleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 800f2e8:	4baa      	ldr	r3, [pc, #680]	; (800f594 <SVCCTL_App_Notification+0x2fc>)
 800f2ea:	2201      	movs	r2, #1
 800f2ec:	701a      	strb	r2, [r3, #0]
        handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800f2ee:	4ba8      	ldr	r3, [pc, #672]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f2f0:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 800f2f2:	4ba8      	ldr	r3, [pc, #672]	; (800f594 <SVCCTL_App_Notification+0x2fc>)
 800f2f4:	805a      	strh	r2, [r3, #2]
        P2PS_APP_Notification(&handleNotification);
 800f2f6:	48a7      	ldr	r0, [pc, #668]	; (800f594 <SVCCTL_App_Notification+0x2fc>)
 800f2f8:	f001 f9aa 	bl	8010650 <P2PS_APP_Notification>
    break; /* EVT_DISCONN_COMPLETE */
 800f2fc:	e142      	b.n	800f584 <SVCCTL_App_Notification+0x2ec>
      meta_evt = (evt_le_meta_event*) event_pckt->data;
 800f2fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f300:	3302      	adds	r3, #2
 800f302:	637b      	str	r3, [r7, #52]	; 0x34
      switch (meta_evt->subevent)
 800f304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f306:	781b      	ldrb	r3, [r3, #0]
 800f308:	3b01      	subs	r3, #1
 800f30a:	2b0b      	cmp	r3, #11
 800f30c:	f200 80e6 	bhi.w	800f4dc <SVCCTL_App_Notification+0x244>
 800f310:	a201      	add	r2, pc, #4	; (adr r2, 800f318 <SVCCTL_App_Notification+0x80>)
 800f312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f316:	bf00      	nop
 800f318:	0800f3a5 	.word	0x0800f3a5
 800f31c:	0800f401 	.word	0x0800f401
 800f320:	0800f351 	.word	0x0800f351
 800f324:	0800f4dd 	.word	0x0800f4dd
 800f328:	0800f4dd 	.word	0x0800f4dd
 800f32c:	0800f4dd 	.word	0x0800f4dd
 800f330:	0800f4dd 	.word	0x0800f4dd
 800f334:	0800f4dd 	.word	0x0800f4dd
 800f338:	0800f4dd 	.word	0x0800f4dd
 800f33c:	0800f4dd 	.word	0x0800f4dd
 800f340:	0800f4dd 	.word	0x0800f4dd
 800f344:	0800f349 	.word	0x0800f349
        evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 800f348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f34a:	3301      	adds	r3, #1
 800f34c:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 800f34e:	e0c8      	b.n	800f4e2 <SVCCTL_App_Notification+0x24a>
          mutex = 1;
 800f350:	4b91      	ldr	r3, [pc, #580]	; (800f598 <SVCCTL_App_Notification+0x300>)
 800f352:	2201      	movs	r2, #1
 800f354:	701a      	strb	r2, [r3, #0]
          connection_update_complete = (hci_le_connection_update_complete_event_rp0*)meta_evt->data;
 800f356:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f358:	3301      	adds	r3, #1
 800f35a:	62fb      	str	r3, [r7, #44]	; 0x2c
          Connection_Interval = connection_update_complete->Conn_Interval * 1.25;
 800f35c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f35e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800f362:	b29b      	uxth	r3, r3
 800f364:	4618      	mov	r0, r3
 800f366:	f7f1 f8c5 	bl	80004f4 <__aeabi_i2d>
 800f36a:	f04f 0200 	mov.w	r2, #0
 800f36e:	4b8b      	ldr	r3, [pc, #556]	; (800f59c <SVCCTL_App_Notification+0x304>)
 800f370:	f7f1 f92a 	bl	80005c8 <__aeabi_dmul>
 800f374:	4603      	mov	r3, r0
 800f376:	460c      	mov	r4, r1
 800f378:	4618      	mov	r0, r3
 800f37a:	4621      	mov	r1, r4
 800f37c:	f7f1 fb36 	bl	80009ec <__aeabi_d2f>
 800f380:	4603      	mov	r3, r0
 800f382:	62bb      	str	r3, [r7, #40]	; 0x28
          Supervision_Timeout = connection_update_complete->Supervision_Timeout * 10;
 800f384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f386:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 800f38a:	b29b      	uxth	r3, r3
 800f38c:	461a      	mov	r2, r3
 800f38e:	4613      	mov	r3, r2
 800f390:	009b      	lsls	r3, r3, #2
 800f392:	4413      	add	r3, r2
 800f394:	005b      	lsls	r3, r3, #1
 800f396:	ee07 3a90 	vmov	s15, r3
 800f39a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f39e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
          break;
 800f3a2:	e09e      	b.n	800f4e2 <SVCCTL_App_Notification+0x24a>
          connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 800f3a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f3a6:	3301      	adds	r3, #1
 800f3a8:	613b      	str	r3, [r7, #16]
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800f3aa:	4b79      	ldr	r3, [pc, #484]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f3ac:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	f7f2 fcc9 	bl	8001d48 <HW_TS_Stop>
            if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 800f3b6:	4b76      	ldr	r3, [pc, #472]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f3b8:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800f3bc:	2b04      	cmp	r3, #4
 800f3be:	d104      	bne.n	800f3ca <SVCCTL_App_Notification+0x132>
              BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 800f3c0:	4b73      	ldr	r3, [pc, #460]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f3c2:	2206      	movs	r2, #6
 800f3c4:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 800f3c8:	e003      	b.n	800f3d2 <SVCCTL_App_Notification+0x13a>
              BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800f3ca:	4b71      	ldr	r3, [pc, #452]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f3cc:	2205      	movs	r2, #5
 800f3ce:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
                connection_complete_event->Connection_Handle;
 800f3d2:	693b      	ldr	r3, [r7, #16]
 800f3d4:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800f3d8:	b29a      	uxth	r2, r3
            BleApplicationContext.BleApplicationContext_legacy.connectionHandle =
 800f3da:	4b6d      	ldr	r3, [pc, #436]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f3dc:	84da      	strh	r2, [r3, #38]	; 0x26
          handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 800f3de:	4b6d      	ldr	r3, [pc, #436]	; (800f594 <SVCCTL_App_Notification+0x2fc>)
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	701a      	strb	r2, [r3, #0]
          handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle;
 800f3e4:	4b6a      	ldr	r3, [pc, #424]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f3e6:	8cda      	ldrh	r2, [r3, #38]	; 0x26
 800f3e8:	4b6a      	ldr	r3, [pc, #424]	; (800f594 <SVCCTL_App_Notification+0x2fc>)
 800f3ea:	805a      	strh	r2, [r3, #2]
          P2PS_APP_Notification(&handleNotification);
 800f3ec:	4869      	ldr	r0, [pc, #420]	; (800f594 <SVCCTL_App_Notification+0x2fc>)
 800f3ee:	f001 f92f 	bl	8010650 <P2PS_APP_Notification>
          osThreadFlagsSet( LinkConfigProcessId, 1 );
 800f3f2:	4b6b      	ldr	r3, [pc, #428]	; (800f5a0 <SVCCTL_App_Notification+0x308>)
 800f3f4:	681b      	ldr	r3, [r3, #0]
 800f3f6:	2101      	movs	r1, #1
 800f3f8:	4618      	mov	r0, r3
 800f3fa:	f7fb ffa1 	bl	800b340 <osThreadFlagsSet>
        break; /* HCI_EVT_LE_CONN_COMPLETE */
 800f3fe:	e070      	b.n	800f4e2 <SVCCTL_App_Notification+0x24a>
          le_advertising_event = (hci_le_advertising_report_event_rp0 *) meta_evt->data;
 800f400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f402:	3301      	adds	r3, #1
 800f404:	623b      	str	r3, [r7, #32]
          event_type = le_advertising_event->Advertising_Report[0].Event_Type;
 800f406:	6a3b      	ldr	r3, [r7, #32]
 800f408:	785b      	ldrb	r3, [r3, #1]
 800f40a:	77fb      	strb	r3, [r7, #31]
          event_data_size = le_advertising_event->Advertising_Report[0].Length_Data;
 800f40c:	6a3b      	ldr	r3, [r7, #32]
 800f40e:	7a5b      	ldrb	r3, [r3, #9]
 800f410:	77bb      	strb	r3, [r7, #30]
          adv_report_data = (uint8_t*)(&le_advertising_event->Advertising_Report[0].Length_Data) + 1;
 800f412:	6a3b      	ldr	r3, [r7, #32]
 800f414:	3309      	adds	r3, #9
 800f416:	3301      	adds	r3, #1
 800f418:	61bb      	str	r3, [r7, #24]
          k = 0;
 800f41a:	2300      	movs	r3, #0
 800f41c:	647b      	str	r3, [r7, #68]	; 0x44
          if (event_type == ADV_IND)
 800f41e:	7ffb      	ldrb	r3, [r7, #31]
 800f420:	2b00      	cmp	r3, #0
 800f422:	d15d      	bne.n	800f4e0 <SVCCTL_App_Notification+0x248>
            while(k < event_data_size)
 800f424:	e055      	b.n	800f4d2 <SVCCTL_App_Notification+0x23a>
              adlength = adv_report_data[k];
 800f426:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f428:	69ba      	ldr	r2, [r7, #24]
 800f42a:	4413      	add	r3, r2
 800f42c:	781b      	ldrb	r3, [r3, #0]
 800f42e:	75fb      	strb	r3, [r7, #23]
              adtype = adv_report_data[k + 1];
 800f430:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f432:	3301      	adds	r3, #1
 800f434:	69ba      	ldr	r2, [r7, #24]
 800f436:	4413      	add	r3, r2
 800f438:	781b      	ldrb	r3, [r3, #0]
 800f43a:	75bb      	strb	r3, [r7, #22]
              switch (adtype)
 800f43c:	7dbb      	ldrb	r3, [r7, #22]
 800f43e:	2b0a      	cmp	r3, #10
 800f440:	d03d      	beq.n	800f4be <SVCCTL_App_Notification+0x226>
 800f442:	2b0a      	cmp	r3, #10
 800f444:	dc02      	bgt.n	800f44c <SVCCTL_App_Notification+0x1b4>
 800f446:	2b01      	cmp	r3, #1
 800f448:	d03b      	beq.n	800f4c2 <SVCCTL_App_Notification+0x22a>
                  break;
 800f44a:	e03d      	b.n	800f4c8 <SVCCTL_App_Notification+0x230>
              switch (adtype)
 800f44c:	2b16      	cmp	r3, #22
 800f44e:	d03a      	beq.n	800f4c6 <SVCCTL_App_Notification+0x22e>
 800f450:	2bff      	cmp	r3, #255	; 0xff
 800f452:	d000      	beq.n	800f456 <SVCCTL_App_Notification+0x1be>
                  break;
 800f454:	e038      	b.n	800f4c8 <SVCCTL_App_Notification+0x230>
                  if (adlength >= 7 && adv_report_data[k + 2] == 0x01)
 800f456:	7dfb      	ldrb	r3, [r7, #23]
 800f458:	2b06      	cmp	r3, #6
 800f45a:	d92e      	bls.n	800f4ba <SVCCTL_App_Notification+0x222>
 800f45c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f45e:	3302      	adds	r3, #2
 800f460:	69ba      	ldr	r2, [r7, #24]
 800f462:	4413      	add	r3, r2
 800f464:	781b      	ldrb	r3, [r3, #0]
 800f466:	2b01      	cmp	r3, #1
 800f468:	d127      	bne.n	800f4ba <SVCCTL_App_Notification+0x222>
                    switch (adv_report_data[k + 3])
 800f46a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800f46c:	3303      	adds	r3, #3
 800f46e:	69ba      	ldr	r2, [r7, #24]
 800f470:	4413      	add	r3, r2
 800f472:	781b      	ldrb	r3, [r3, #0]
 800f474:	2b88      	cmp	r3, #136	; 0x88
 800f476:	d000      	beq.n	800f47a <SVCCTL_App_Notification+0x1e2>
                        break;
 800f478:	e020      	b.n	800f4bc <SVCCTL_App_Notification+0x224>
                        BleApplicationContext.DeviceServerFound = AT_LEAST_ONE_DEVICE_FOUND;
 800f47a:	4b45      	ldr	r3, [pc, #276]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f47c:	2201      	movs	r2, #1
 800f47e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
                        SERVER_REMOTE_BDADDR[0] = le_advertising_event->Advertising_Report[0].Address[0];
 800f482:	6a3b      	ldr	r3, [r7, #32]
 800f484:	78da      	ldrb	r2, [r3, #3]
 800f486:	4b47      	ldr	r3, [pc, #284]	; (800f5a4 <SVCCTL_App_Notification+0x30c>)
 800f488:	701a      	strb	r2, [r3, #0]
                        SERVER_REMOTE_BDADDR[1] = le_advertising_event->Advertising_Report[0].Address[1];
 800f48a:	6a3b      	ldr	r3, [r7, #32]
 800f48c:	791a      	ldrb	r2, [r3, #4]
 800f48e:	4b45      	ldr	r3, [pc, #276]	; (800f5a4 <SVCCTL_App_Notification+0x30c>)
 800f490:	705a      	strb	r2, [r3, #1]
                        SERVER_REMOTE_BDADDR[2] = le_advertising_event->Advertising_Report[0].Address[2];
 800f492:	6a3b      	ldr	r3, [r7, #32]
 800f494:	795a      	ldrb	r2, [r3, #5]
 800f496:	4b43      	ldr	r3, [pc, #268]	; (800f5a4 <SVCCTL_App_Notification+0x30c>)
 800f498:	709a      	strb	r2, [r3, #2]
                        SERVER_REMOTE_BDADDR[3] = le_advertising_event->Advertising_Report[0].Address[3];
 800f49a:	6a3b      	ldr	r3, [r7, #32]
 800f49c:	799a      	ldrb	r2, [r3, #6]
 800f49e:	4b41      	ldr	r3, [pc, #260]	; (800f5a4 <SVCCTL_App_Notification+0x30c>)
 800f4a0:	70da      	strb	r2, [r3, #3]
                        SERVER_REMOTE_BDADDR[4] = le_advertising_event->Advertising_Report[0].Address[4];
 800f4a2:	6a3b      	ldr	r3, [r7, #32]
 800f4a4:	79da      	ldrb	r2, [r3, #7]
 800f4a6:	4b3f      	ldr	r3, [pc, #252]	; (800f5a4 <SVCCTL_App_Notification+0x30c>)
 800f4a8:	711a      	strb	r2, [r3, #4]
                        SERVER_REMOTE_BDADDR[5] = le_advertising_event->Advertising_Report[0].Address[5];
 800f4aa:	6a3b      	ldr	r3, [r7, #32]
 800f4ac:	7a1a      	ldrb	r2, [r3, #8]
 800f4ae:	4b3d      	ldr	r3, [pc, #244]	; (800f5a4 <SVCCTL_App_Notification+0x30c>)
 800f4b0:	715a      	strb	r2, [r3, #5]
                        aci_gap_terminate_gap_proc(GAP_GENERAL_DISCOVERY_PROC);
 800f4b2:	2002      	movs	r0, #2
 800f4b4:	f7f8 fc4a 	bl	8007d4c <aci_gap_terminate_gap_proc>
                        break;
 800f4b8:	e000      	b.n	800f4bc <SVCCTL_App_Notification+0x224>
                  }
 800f4ba:	bf00      	nop
                  break;
 800f4bc:	e004      	b.n	800f4c8 <SVCCTL_App_Notification+0x230>
                  break;
 800f4be:	bf00      	nop
 800f4c0:	e002      	b.n	800f4c8 <SVCCTL_App_Notification+0x230>
                  break;
 800f4c2:	bf00      	nop
 800f4c4:	e000      	b.n	800f4c8 <SVCCTL_App_Notification+0x230>
                  break;
 800f4c6:	bf00      	nop
              k += adlength + 1;
 800f4c8:	7dfb      	ldrb	r3, [r7, #23]
 800f4ca:	3301      	adds	r3, #1
 800f4cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f4ce:	4413      	add	r3, r2
 800f4d0:	647b      	str	r3, [r7, #68]	; 0x44
            while(k < event_data_size)
 800f4d2:	7fbb      	ldrb	r3, [r7, #30]
 800f4d4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	dba5      	blt.n	800f426 <SVCCTL_App_Notification+0x18e>
          break;
 800f4da:	e001      	b.n	800f4e0 <SVCCTL_App_Notification+0x248>
          break;
 800f4dc:	bf00      	nop
 800f4de:	e051      	b.n	800f584 <SVCCTL_App_Notification+0x2ec>
          break;
 800f4e0:	bf00      	nop
    break; /* HCI_EVT_LE_META_EVENT */
 800f4e2:	e04f      	b.n	800f584 <SVCCTL_App_Notification+0x2ec>
      blue_evt = (evt_blue_aci*) event_pckt->data;
 800f4e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f4e6:	3302      	adds	r3, #2
 800f4e8:	63fb      	str	r3, [r7, #60]	; 0x3c
      switch (blue_evt->ecode)
 800f4ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f4ec:	881b      	ldrh	r3, [r3, #0]
 800f4ee:	b29b      	uxth	r3, r3
 800f4f0:	f240 4207 	movw	r2, #1031	; 0x407
 800f4f4:	4293      	cmp	r3, r2
 800f4f6:	d02e      	beq.n	800f556 <SVCCTL_App_Notification+0x2be>
 800f4f8:	f5b3 6f81 	cmp.w	r3, #1032	; 0x408
 800f4fc:	da0a      	bge.n	800f514 <SVCCTL_App_Notification+0x27c>
 800f4fe:	f240 4201 	movw	r2, #1025	; 0x401
 800f502:	4293      	cmp	r3, r2
 800f504:	d03a      	beq.n	800f57c <SVCCTL_App_Notification+0x2e4>
 800f506:	f240 4202 	movw	r2, #1026	; 0x402
 800f50a:	4293      	cmp	r3, r2
 800f50c:	d00e      	beq.n	800f52c <SVCCTL_App_Notification+0x294>
 800f50e:	2b04      	cmp	r3, #4
 800f510:	d02c      	beq.n	800f56c <SVCCTL_App_Notification+0x2d4>
      break; /* EVT_VENDOR */
 800f512:	e036      	b.n	800f582 <SVCCTL_App_Notification+0x2ea>
      switch (blue_evt->ecode)
 800f514:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f518:	d019      	beq.n	800f54e <SVCCTL_App_Notification+0x2b6>
 800f51a:	f640 4216 	movw	r2, #3094	; 0xc16
 800f51e:	4293      	cmp	r3, r2
 800f520:	d012      	beq.n	800f548 <SVCCTL_App_Notification+0x2b0>
 800f522:	f240 4209 	movw	r2, #1033	; 0x409
 800f526:	4293      	cmp	r3, r2
 800f528:	d007      	beq.n	800f53a <SVCCTL_App_Notification+0x2a2>
      break; /* EVT_VENDOR */
 800f52a:	e02a      	b.n	800f582 <SVCCTL_App_Notification+0x2ea>
	   aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, 111111);
 800f52c:	4b18      	ldr	r3, [pc, #96]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f52e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f530:	491d      	ldr	r1, [pc, #116]	; (800f5a8 <SVCCTL_App_Notification+0x310>)
 800f532:	4618      	mov	r0, r3
 800f534:	f7f8 fa84 	bl	8007a40 <aci_gap_pass_key_resp>
	 break;
 800f538:	e023      	b.n	800f582 <SVCCTL_App_Notification+0x2ea>
	   aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, 1); /* CONFIRM_YES = 1 */
 800f53a:	4b15      	ldr	r3, [pc, #84]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f53c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f53e:	2101      	movs	r1, #1
 800f540:	4618      	mov	r0, r3
 800f542:	f7f8 fc4d 	bl	8007de0 <aci_gap_numeric_comparison_value_confirm_yesno>
	   break;
 800f546:	e01c      	b.n	800f582 <SVCCTL_App_Notification+0x2ea>
	   DTS_App_TxPoolAvailableNotification();
 800f548:	f000 ff26 	bl	8010398 <DTS_App_TxPoolAvailableNotification>
	   break;
 800f54c:	e019      	b.n	800f582 <SVCCTL_App_Notification+0x2ea>
          mutex = 1;
 800f54e:	4b12      	ldr	r3, [pc, #72]	; (800f598 <SVCCTL_App_Notification+0x300>)
 800f550:	2201      	movs	r2, #1
 800f552:	701a      	strb	r2, [r3, #0]
      break;
 800f554:	e015      	b.n	800f582 <SVCCTL_App_Notification+0x2ea>
          aci_gap_proc_complete_event_rp0 *gap_evt_proc_complete = (void*) blue_evt->data;
 800f556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f558:	3302      	adds	r3, #2
 800f55a:	63bb      	str	r3, [r7, #56]	; 0x38
		   if (gap_evt_proc_complete->Procedure_Code == GAP_GENERAL_DISCOVERY_PROC)
 800f55c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f55e:	781b      	ldrb	r3, [r3, #0]
 800f560:	2b02      	cmp	r3, #2
 800f562:	d10d      	bne.n	800f580 <SVCCTL_App_Notification+0x2e8>
			 if( gap_evt_proc_complete->Status != BLE_STATUS_SUCCESS )
 800f564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f566:	785b      	ldrb	r3, [r3, #1]
 800f568:	2b00      	cmp	r3, #0
        break; /* EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 800f56a:	e009      	b.n	800f580 <SVCCTL_App_Notification+0x2e8>
          HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 800f56c:	4b08      	ldr	r3, [pc, #32]	; (800f590 <SVCCTL_App_Notification+0x2f8>)
 800f56e:	f893 3092 	ldrb.w	r3, [r3, #146]	; 0x92
 800f572:	210a      	movs	r1, #10
 800f574:	4618      	mov	r0, r3
 800f576:	f7f2 fc71 	bl	8001e5c <HW_TS_Start>
        break; /* RADIO_ACTIVITY_EVENT */
 800f57a:	e002      	b.n	800f582 <SVCCTL_App_Notification+0x2ea>
	   break;
 800f57c:	bf00      	nop
 800f57e:	e000      	b.n	800f582 <SVCCTL_App_Notification+0x2ea>
        break; /* EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 800f580:	bf00      	nop
      break; /* EVT_VENDOR */
 800f582:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800f584:	2301      	movs	r3, #1
}
 800f586:	4618      	mov	r0, r3
 800f588:	374c      	adds	r7, #76	; 0x4c
 800f58a:	46bd      	mov	sp, r7
 800f58c:	bd90      	pop	{r4, r7, pc}
 800f58e:	bf00      	nop
 800f590:	20000168 	.word	0x20000168
 800f594:	20005f10 	.word	0x20005f10
 800f598:	20005f20 	.word	0x20005f20
 800f59c:	3ff40000 	.word	0x3ff40000
 800f5a0:	20005f14 	.word	0x20005f14
 800f5a4:	20005f24 	.word	0x20005f24
 800f5a8:	0001b207 	.word	0x0001b207

0800f5ac <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init( void )
{
 800f5ac:	b580      	push	{r7, lr}
 800f5ae:	b082      	sub	sp, #8
 800f5b0:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 800f5b2:	4b06      	ldr	r3, [pc, #24]	; (800f5cc <Ble_Tl_Init+0x20>)
 800f5b4:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 800f5b6:	4b06      	ldr	r3, [pc, #24]	; (800f5d0 <Ble_Tl_Init+0x24>)
 800f5b8:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 800f5ba:	463b      	mov	r3, r7
 800f5bc:	4619      	mov	r1, r3
 800f5be:	4805      	ldr	r0, [pc, #20]	; (800f5d4 <Ble_Tl_Init+0x28>)
 800f5c0:	f7f9 fef6 	bl	80093b0 <hci_init>

  return;
 800f5c4:	bf00      	nop
}
 800f5c6:	3708      	adds	r7, #8
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	bd80      	pop	{r7, pc}
 800f5cc:	200300d4 	.word	0x200300d4
 800f5d0:	0800fb0d 	.word	0x0800fb0d
 800f5d4:	0800fad5 	.word	0x0800fad5

0800f5d8 <Ble_Hci_Gap_Gatt_Init>:

 static void Ble_Hci_Gap_Gatt_Init(void){
 800f5d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f5da:	b091      	sub	sp, #68	; 0x44
 800f5dc:	af06      	add	r7, sp, #24
  uint8_t role;
  uint8_t index;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *bd_addr;
  uint32_t srd_bd_addr[2];
  uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE }; 
 800f5de:	2300      	movs	r3, #0
 800f5e0:	80bb      	strh	r3, [r7, #4]

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  hci_reset();
 800f5e2:	f7f9 f99a 	bl	800891a <hci_reset>

  /**
   * Write the BD Address
   */

  bd_addr = BleGetBdAddress();
 800f5e6:	f000 f943 	bl	800f870 <BleGetBdAddress>
 800f5ea:	6238      	str	r0, [r7, #32]
  aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 800f5ec:	6a3a      	ldr	r2, [r7, #32]
 800f5ee:	2106      	movs	r1, #6
 800f5f0:	2000      	movs	r0, #0
 800f5f2:	f7f9 f888 	bl	8008706 <aci_hal_write_config_data>
                            CONFIG_DATA_PUBADDR_LEN,
                            (uint8_t*) bd_addr);

  /* BLE MAC in ADV Packet */
  manuf_data[ sizeof(manuf_data)-6] = bd_addr[5];
 800f5f6:	6a3b      	ldr	r3, [r7, #32]
 800f5f8:	795a      	ldrb	r2, [r3, #5]
 800f5fa:	4b5e      	ldr	r3, [pc, #376]	; (800f774 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800f5fc:	721a      	strb	r2, [r3, #8]
  manuf_data[ sizeof(manuf_data)-5] = bd_addr[4];
 800f5fe:	6a3b      	ldr	r3, [r7, #32]
 800f600:	791a      	ldrb	r2, [r3, #4]
 800f602:	4b5c      	ldr	r3, [pc, #368]	; (800f774 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800f604:	725a      	strb	r2, [r3, #9]
  manuf_data[ sizeof(manuf_data)-4] = bd_addr[3];
 800f606:	6a3b      	ldr	r3, [r7, #32]
 800f608:	78da      	ldrb	r2, [r3, #3]
 800f60a:	4b5a      	ldr	r3, [pc, #360]	; (800f774 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800f60c:	729a      	strb	r2, [r3, #10]
  manuf_data[ sizeof(manuf_data)-3] = bd_addr[2];
 800f60e:	6a3b      	ldr	r3, [r7, #32]
 800f610:	789a      	ldrb	r2, [r3, #2]
 800f612:	4b58      	ldr	r3, [pc, #352]	; (800f774 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800f614:	72da      	strb	r2, [r3, #11]
  manuf_data[ sizeof(manuf_data)-2] = bd_addr[1];
 800f616:	6a3b      	ldr	r3, [r7, #32]
 800f618:	785a      	ldrb	r2, [r3, #1]
 800f61a:	4b56      	ldr	r3, [pc, #344]	; (800f774 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800f61c:	731a      	strb	r2, [r3, #12]
  manuf_data[ sizeof(manuf_data)-1] = bd_addr[0];
 800f61e:	6a3b      	ldr	r3, [r7, #32]
 800f620:	781a      	ldrb	r2, [r3, #0]
 800f622:	4b54      	ldr	r3, [pc, #336]	; (800f774 <Ble_Hci_Gap_Gatt_Init+0x19c>)
 800f624:	735a      	strb	r2, [r3, #13]
   * Static random Address
   * The two upper bits shall be set to 1
   * The lowest 32bits is read from the UDN to differentiate between devices
   * The RNG may be used to provide a random number on each power on
   */
  srd_bd_addr[1] =  0x0000ED6E;
 800f626:	f64e 536e 	movw	r3, #60782	; 0xed6e
 800f62a:	60fb      	str	r3, [r7, #12]
  srd_bd_addr[0] =  LL_FLASH_GetUDN( );
 800f62c:	f7ff fd6e 	bl	800f10c <LL_FLASH_GetUDN>
 800f630:	4603      	mov	r3, r0
 800f632:	60bb      	str	r3, [r7, #8]
  aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (uint8_t*)srd_bd_addr );
 800f634:	f107 0308 	add.w	r3, r7, #8
 800f638:	461a      	mov	r2, r3
 800f63a:	2106      	movs	r1, #6
 800f63c:	202e      	movs	r0, #46	; 0x2e
 800f63e:	f7f9 f862 	bl	8008706 <aci_hal_write_config_data>

  /**
   * Write Identity root key used to derive LTK and CSRK 
   */
    aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE );
 800f642:	4a4d      	ldr	r2, [pc, #308]	; (800f778 <Ble_Hci_Gap_Gatt_Init+0x1a0>)
 800f644:	2110      	movs	r1, #16
 800f646:	2018      	movs	r0, #24
 800f648:	f7f9 f85d 	bl	8008706 <aci_hal_write_config_data>
    
   /**
   * Write Encryption root key used to derive LTK and CSRK
   */
    aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE );
 800f64c:	4a4b      	ldr	r2, [pc, #300]	; (800f77c <Ble_Hci_Gap_Gatt_Init+0x1a4>)
 800f64e:	2110      	movs	r1, #16
 800f650:	2008      	movs	r0, #8
 800f652:	f7f9 f858 	bl	8008706 <aci_hal_write_config_data>

  /**
   * Set TX Power to 0dBm.
   */
  aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 800f656:	2118      	movs	r1, #24
 800f658:	2001      	movs	r0, #1
 800f65a:	f7f9 f8bd 	bl	80087d8 <aci_hal_set_tx_power_level>

  /**
   * Initialize GATT interface
   */
  aci_gatt_init();
 800f65e:	f7f8 fc16 	bl	8007e8e <aci_gatt_init>

  /**
   * Initialize GAP interface
   */
  role = 0;
 800f662:	2300      	movs	r3, #0
 800f664:	77fb      	strb	r3, [r7, #31]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800f666:	7ffb      	ldrb	r3, [r7, #31]
 800f668:	f043 0301 	orr.w	r3, r3, #1
 800f66c:	77fb      	strb	r3, [r7, #31]

#if (BLE_CFG_CENTRAL == 1)
  role |= GAP_CENTRAL_ROLE;
#endif

  if (role > 0)
 800f66e:	7ffb      	ldrb	r3, [r7, #31]
 800f670:	2b00      	cmp	r3, #0
 800f672:	d01e      	beq.n	800f6b2 <Ble_Hci_Gap_Gatt_Init+0xda>
  {
    const char *name = "STM32WB";
 800f674:	4b42      	ldr	r3, [pc, #264]	; (800f780 <Ble_Hci_Gap_Gatt_Init+0x1a8>)
 800f676:	61bb      	str	r3, [r7, #24]
    aci_gap_init(role, 0,
 800f678:	f107 0216 	add.w	r2, r7, #22
 800f67c:	7ff8      	ldrb	r0, [r7, #31]
 800f67e:	f107 0312 	add.w	r3, r7, #18
 800f682:	9301      	str	r3, [sp, #4]
 800f684:	f107 0314 	add.w	r3, r7, #20
 800f688:	9300      	str	r3, [sp, #0]
 800f68a:	4613      	mov	r3, r2
 800f68c:	2207      	movs	r2, #7
 800f68e:	2100      	movs	r1, #0
 800f690:	f7f8 fa2d 	bl	8007aee <aci_gap_init>
                 APPBLE_GAP_DEVICE_NAME_LENGTH,
                 &gap_service_handle, &gap_dev_name_char_handle, &gap_appearance_char_handle);

    if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name))
 800f694:	8afc      	ldrh	r4, [r7, #22]
 800f696:	8abd      	ldrh	r5, [r7, #20]
 800f698:	69b8      	ldr	r0, [r7, #24]
 800f69a:	f7f0 fd7b 	bl	8000194 <strlen>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	b2da      	uxtb	r2, r3
 800f6a2:	69bb      	ldr	r3, [r7, #24]
 800f6a4:	9300      	str	r3, [sp, #0]
 800f6a6:	4613      	mov	r3, r2
 800f6a8:	2200      	movs	r2, #0
 800f6aa:	4629      	mov	r1, r5
 800f6ac:	4620      	mov	r0, r4
 800f6ae:	f7f8 fdac 	bl	800820a <aci_gatt_update_char_value>
    {
      BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
    }
  }

  if(aci_gatt_update_char_value(gap_service_handle,
 800f6b2:	8af8      	ldrh	r0, [r7, #22]
 800f6b4:	8a79      	ldrh	r1, [r7, #18]
 800f6b6:	1d3b      	adds	r3, r7, #4
 800f6b8:	9300      	str	r3, [sp, #0]
 800f6ba:	2302      	movs	r3, #2
 800f6bc:	2200      	movs	r2, #0
 800f6be:	f7f8 fda4 	bl	800820a <aci_gatt_update_char_value>
    BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
  }
/**
   * Initialize Default PHY
   */
  hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED); 
 800f6c2:	2202      	movs	r2, #2
 800f6c4:	2102      	movs	r1, #2
 800f6c6:	2000      	movs	r0, #0
 800f6c8:	f7f9 fa24 	bl	8008b14 <hci_le_set_default_phy>

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 800f6cc:	4b2d      	ldr	r3, [pc, #180]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f6ce:	2200      	movs	r2, #0
 800f6d0:	701a      	strb	r2, [r3, #0]
  aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 800f6d2:	4b2c      	ldr	r3, [pc, #176]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f6d4:	781b      	ldrb	r3, [r3, #0]
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f7f8 f8c0 	bl	800785c <aci_gap_set_io_capability>

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 800f6dc:	4b29      	ldr	r3, [pc, #164]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f6de:	2201      	movs	r2, #1
 800f6e0:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.OOB_Data_Present = 0;
 800f6e2:	4b28      	ldr	r3, [pc, #160]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = 8;
 800f6e8:	4b26      	ldr	r3, [pc, #152]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f6ea:	2208      	movs	r2, #8
 800f6ec:	755a      	strb	r2, [r3, #21]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = 16;
 800f6ee:	4b25      	ldr	r3, [pc, #148]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f6f0:	2210      	movs	r2, #16
 800f6f2:	759a      	strb	r2, [r3, #22]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = 1;
 800f6f4:	4b23      	ldr	r3, [pc, #140]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f6f6:	2201      	movs	r2, #1
 800f6f8:	751a      	strb	r2, [r3, #20]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = 111111;
 800f6fa:	4b22      	ldr	r3, [pc, #136]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f6fc:	4a22      	ldr	r2, [pc, #136]	; (800f788 <Ble_Hci_Gap_Gatt_Init+0x1b0>)
 800f6fe:	619a      	str	r2, [r3, #24]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = 1;
 800f700:	4b20      	ldr	r3, [pc, #128]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f702:	2201      	movs	r2, #1
 800f704:	709a      	strb	r2, [r3, #2]
  for (index = 0; index < 16; index++)
 800f706:	2300      	movs	r3, #0
 800f708:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f70c:	e00b      	b.n	800f726 <Ble_Hci_Gap_Gatt_Init+0x14e>
  {
    BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.OOB_Data[index] = (uint8_t) index;
 800f70e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f712:	4a1c      	ldr	r2, [pc, #112]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f714:	4413      	add	r3, r2
 800f716:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800f71a:	711a      	strb	r2, [r3, #4]
  for (index = 0; index < 16; index++)
 800f71c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f720:	3301      	adds	r3, #1
 800f722:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f726:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f72a:	2b0f      	cmp	r3, #15
 800f72c:	d9ef      	bls.n	800f70e <Ble_Hci_Gap_Gatt_Init+0x136>
  }

  aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800f72e:	4b15      	ldr	r3, [pc, #84]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f730:	789d      	ldrb	r5, [r3, #2]
 800f732:	4b14      	ldr	r3, [pc, #80]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f734:	785e      	ldrb	r6, [r3, #1]
 800f736:	4b13      	ldr	r3, [pc, #76]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f738:	7d5b      	ldrb	r3, [r3, #21]
 800f73a:	4a12      	ldr	r2, [pc, #72]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f73c:	7d92      	ldrb	r2, [r2, #22]
 800f73e:	4911      	ldr	r1, [pc, #68]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f740:	7d09      	ldrb	r1, [r1, #20]
 800f742:	4810      	ldr	r0, [pc, #64]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f744:	6980      	ldr	r0, [r0, #24]
 800f746:	2400      	movs	r4, #0
 800f748:	9404      	str	r4, [sp, #16]
 800f74a:	9003      	str	r0, [sp, #12]
 800f74c:	9102      	str	r1, [sp, #8]
 800f74e:	9201      	str	r2, [sp, #4]
 800f750:	9300      	str	r3, [sp, #0]
 800f752:	2300      	movs	r3, #0
 800f754:	2200      	movs	r2, #0
 800f756:	4631      	mov	r1, r6
 800f758:	4628      	mov	r0, r5
 800f75a:	f7f8 f8c9 	bl	80078f0 <aci_gap_set_authentication_requirement>
  );

  /**
   * Initialize whitelist
   */
   if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800f75e:	4b09      	ldr	r3, [pc, #36]	; (800f784 <Ble_Hci_Gap_Gatt_Init+0x1ac>)
 800f760:	789b      	ldrb	r3, [r3, #2]
 800f762:	2b00      	cmp	r3, #0
 800f764:	d001      	beq.n	800f76a <Ble_Hci_Gap_Gatt_Init+0x192>
   {
     aci_gap_configure_whitelist();
 800f766:	f7f8 faa9 	bl	8007cbc <aci_gap_configure_whitelist>
   }
}
 800f76a:	bf00      	nop
 800f76c:	372c      	adds	r7, #44	; 0x2c
 800f76e:	46bd      	mov	sp, r7
 800f770:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f772:	bf00      	nop
 800f774:	20000014 	.word	0x20000014
 800f778:	080126e8 	.word	0x080126e8
 800f77c:	080126f8 	.word	0x080126f8
 800f780:	08012364 	.word	0x08012364
 800f784:	20000168 	.word	0x20000168
 800f788:	0001b207 	.word	0x0001b207

0800f78c <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
{
 800f78c:	b580      	push	{r7, lr}
 800f78e:	b08c      	sub	sp, #48	; 0x30
 800f790:	af08      	add	r7, sp, #32
 800f792:	4603      	mov	r3, r0
 800f794:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800f796:	2342      	movs	r3, #66	; 0x42
 800f798:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;
 
  if (New_Status == APP_BLE_FAST_ADV)
 800f79a:	79fb      	ldrb	r3, [r7, #7]
 800f79c:	2b01      	cmp	r3, #1
 800f79e:	d106      	bne.n	800f7ae <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 800f7a0:	4b2c      	ldr	r3, [pc, #176]	; (800f854 <Adv_Request+0xc8>)
 800f7a2:	881b      	ldrh	r3, [r3, #0]
 800f7a4:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 800f7a6:	4b2c      	ldr	r3, [pc, #176]	; (800f858 <Adv_Request+0xcc>)
 800f7a8:	881b      	ldrh	r3, [r3, #0]
 800f7aa:	81bb      	strh	r3, [r7, #12]
 800f7ac:	e005      	b.n	800f7ba <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 800f7ae:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 800f7b2:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 800f7b4:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 800f7b8:	81bb      	strh	r3, [r7, #12]

    /**
     * Stop the timer, it will be restarted for a new shot
     * It does not hurt if the timer was not running
     */
    HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800f7ba:	4b28      	ldr	r3, [pc, #160]	; (800f85c <Adv_Request+0xd0>)
 800f7bc:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f7f2 fac1 	bl	8001d48 <HW_TS_Stop>

     APP_DBG_MSG("First index in %d state \n",
                BleApplicationContext.Device_Connection_Status);

    if ((New_Status == APP_BLE_LP_ADV)
 800f7c6:	79fb      	ldrb	r3, [r7, #7]
 800f7c8:	2b02      	cmp	r3, #2
 800f7ca:	d10d      	bne.n	800f7e8 <Adv_Request+0x5c>
        && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 800f7cc:	4b23      	ldr	r3, [pc, #140]	; (800f85c <Adv_Request+0xd0>)
 800f7ce:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800f7d2:	2b01      	cmp	r3, #1
 800f7d4:	d004      	beq.n	800f7e0 <Adv_Request+0x54>
            || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 800f7d6:	4b21      	ldr	r3, [pc, #132]	; (800f85c <Adv_Request+0xd0>)
 800f7d8:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 800f7dc:	2b02      	cmp	r3, #2
 800f7de:	d103      	bne.n	800f7e8 <Adv_Request+0x5c>
    {
      /* Connection in ADVERTISE mode have to stop the current advertising */
      ret = aci_gap_set_non_discoverable();
 800f7e0:	f7f7 ff3a 	bl	8007658 <aci_gap_set_non_discoverable>
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	72fb      	strb	r3, [r7, #11]
      {
        APP_DBG_MSG("Stop Advertising Failed , result: %d \n", ret);
      }
    }

    BleApplicationContext.Device_Connection_Status = New_Status;
 800f7e8:	4a1c      	ldr	r2, [pc, #112]	; (800f85c <Adv_Request+0xd0>)
 800f7ea:	79fb      	ldrb	r3, [r7, #7]
 800f7ec:	f882 3090 	strb.w	r3, [r2, #144]	; 0x90
    /* Start Fast or Low Power Advertising */
    ret = aci_gap_set_discoverable(
 800f7f0:	4b1a      	ldr	r3, [pc, #104]	; (800f85c <Adv_Request+0xd0>)
 800f7f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f7f6:	89b8      	ldrh	r0, [r7, #12]
 800f7f8:	89f9      	ldrh	r1, [r7, #14]
 800f7fa:	2200      	movs	r2, #0
 800f7fc:	9206      	str	r2, [sp, #24]
 800f7fe:	2200      	movs	r2, #0
 800f800:	9205      	str	r2, [sp, #20]
 800f802:	4a17      	ldr	r2, [pc, #92]	; (800f860 <Adv_Request+0xd4>)
 800f804:	9204      	str	r2, [sp, #16]
 800f806:	9303      	str	r3, [sp, #12]
 800f808:	4b16      	ldr	r3, [pc, #88]	; (800f864 <Adv_Request+0xd8>)
 800f80a:	9302      	str	r3, [sp, #8]
 800f80c:	2308      	movs	r3, #8
 800f80e:	9301      	str	r3, [sp, #4]
 800f810:	2300      	movs	r3, #0
 800f812:	9300      	str	r3, [sp, #0]
 800f814:	2300      	movs	r3, #0
 800f816:	4602      	mov	r2, r0
 800f818:	2000      	movs	r0, #0
 800f81a:	f7f7 ff41 	bl	80076a0 <aci_gap_set_discoverable>
 800f81e:	4603      	mov	r3, r0
 800f820:	72fb      	strb	r3, [r7, #11]
        BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
        BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
        0,
        0);
    /* Update Advertising data */
    ret = aci_gap_update_adv_data(sizeof(manuf_data), (uint8_t*) manuf_data);
 800f822:	4911      	ldr	r1, [pc, #68]	; (800f868 <Adv_Request+0xdc>)
 800f824:	200e      	movs	r0, #14
 800f826:	f7f8 f9ed 	bl	8007c04 <aci_gap_update_adv_data>
 800f82a:	4603      	mov	r3, r0
 800f82c:	72fb      	strb	r3, [r7, #11]

     if (ret == BLE_STATUS_SUCCESS)
 800f82e:	7afb      	ldrb	r3, [r7, #11]
 800f830:	2b00      	cmp	r3, #0
 800f832:	d10a      	bne.n	800f84a <Adv_Request+0xbe>
    {
      if (New_Status == APP_BLE_FAST_ADV)
 800f834:	79fb      	ldrb	r3, [r7, #7]
 800f836:	2b01      	cmp	r3, #1
 800f838:	d107      	bne.n	800f84a <Adv_Request+0xbe>
      {
        APP_DBG_MSG("Successfully Start Fast Advertising \n" );
        /* Start Timer to STOP ADV - TIMEOUT */
        HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 800f83a:	4b08      	ldr	r3, [pc, #32]	; (800f85c <Adv_Request+0xd0>)
 800f83c:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 800f840:	490a      	ldr	r1, [pc, #40]	; (800f86c <Adv_Request+0xe0>)
 800f842:	4618      	mov	r0, r3
 800f844:	f7f2 fb0a 	bl	8001e5c <HW_TS_Start>
      {
        APP_DBG_MSG("Start Low Power Advertising Failed , result: %d \n", ret);
      }
    }

  return;
 800f848:	bf00      	nop
 800f84a:	bf00      	nop
}
 800f84c:	3710      	adds	r7, #16
 800f84e:	46bd      	mov	sp, r7
 800f850:	bd80      	pop	{r7, pc}
 800f852:	bf00      	nop
 800f854:	200001fc 	.word	0x200001fc
 800f858:	200001fe 	.word	0x200001fe
 800f85c:	20000168 	.word	0x20000168
 800f860:	20000191 	.word	0x20000191
 800f864:	08012708 	.word	0x08012708
 800f868:	20000014 	.word	0x20000014
 800f86c:	0001e046 	.word	0x0001e046

0800f870 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress( void )
{
 800f870:	b580      	push	{r7, lr}
 800f872:	b086      	sub	sp, #24
 800f874:	af00      	add	r7, sp, #0
  const uint8_t *bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 800f876:	f7ff fc49 	bl	800f10c <LL_FLASH_GetUDN>
 800f87a:	6138      	str	r0, [r7, #16]

  if(udn != 0xFFFFFFFF)
 800f87c:	693b      	ldr	r3, [r7, #16]
 800f87e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f882:	d023      	beq.n	800f8cc <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 800f884:	f7ff fc5a 	bl	800f13c <LL_FLASH_GetSTCompanyID>
 800f888:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 800f88a:	f7ff fc4b 	bl	800f124 <LL_FLASH_GetDeviceID>
 800f88e:	6078      	str	r0, [r7, #4]

    bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
 800f890:	693b      	ldr	r3, [r7, #16]
 800f892:	b2da      	uxtb	r2, r3
 800f894:	4b16      	ldr	r3, [pc, #88]	; (800f8f0 <BleGetBdAddress+0x80>)
 800f896:	701a      	strb	r2, [r3, #0]
    bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 800f898:	693b      	ldr	r3, [r7, #16]
 800f89a:	0a1b      	lsrs	r3, r3, #8
 800f89c:	b2da      	uxtb	r2, r3
 800f89e:	4b14      	ldr	r3, [pc, #80]	; (800f8f0 <BleGetBdAddress+0x80>)
 800f8a0:	705a      	strb	r2, [r3, #1]
    bd_addr_udn[2] = (uint8_t)( (udn & 0x00FF0000) >> 16 );
 800f8a2:	693b      	ldr	r3, [r7, #16]
 800f8a4:	0c1b      	lsrs	r3, r3, #16
 800f8a6:	b2da      	uxtb	r2, r3
 800f8a8:	4b11      	ldr	r3, [pc, #68]	; (800f8f0 <BleGetBdAddress+0x80>)
 800f8aa:	709a      	strb	r2, [r3, #2]
    bd_addr_udn[3] = (uint8_t)device_id;
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	b2da      	uxtb	r2, r3
 800f8b0:	4b0f      	ldr	r3, [pc, #60]	; (800f8f0 <BleGetBdAddress+0x80>)
 800f8b2:	70da      	strb	r2, [r3, #3]
    bd_addr_udn[4] = (uint8_t)(company_id & 0x000000FF);;
 800f8b4:	68bb      	ldr	r3, [r7, #8]
 800f8b6:	b2da      	uxtb	r2, r3
 800f8b8:	4b0d      	ldr	r3, [pc, #52]	; (800f8f0 <BleGetBdAddress+0x80>)
 800f8ba:	711a      	strb	r2, [r3, #4]
    bd_addr_udn[5] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 800f8bc:	68bb      	ldr	r3, [r7, #8]
 800f8be:	0a1b      	lsrs	r3, r3, #8
 800f8c0:	b2da      	uxtb	r2, r3
 800f8c2:	4b0b      	ldr	r3, [pc, #44]	; (800f8f0 <BleGetBdAddress+0x80>)
 800f8c4:	715a      	strb	r2, [r3, #5]

    bd_addr = (const uint8_t *)bd_addr_udn;
 800f8c6:	4b0a      	ldr	r3, [pc, #40]	; (800f8f0 <BleGetBdAddress+0x80>)
 800f8c8:	617b      	str	r3, [r7, #20]
 800f8ca:	e00b      	b.n	800f8e4 <BleGetBdAddress+0x74>
  }
  else
  {
    otp_addr = OTP_Read(0);
 800f8cc:	2000      	movs	r0, #0
 800f8ce:	f7fa ff41 	bl	800a754 <OTP_Read>
 800f8d2:	60f8      	str	r0, [r7, #12]
    if(otp_addr)
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d002      	beq.n	800f8e0 <BleGetBdAddress+0x70>
    {
      bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
 800f8da:	68fb      	ldr	r3, [r7, #12]
 800f8dc:	617b      	str	r3, [r7, #20]
 800f8de:	e001      	b.n	800f8e4 <BleGetBdAddress+0x74>
    }
    else
    {
      bd_addr = M_bd_addr;
 800f8e0:	4b04      	ldr	r3, [pc, #16]	; (800f8f4 <BleGetBdAddress+0x84>)
 800f8e2:	617b      	str	r3, [r7, #20]
    }

  }

  return bd_addr;
 800f8e4:	697b      	ldr	r3, [r7, #20]
}
 800f8e6:	4618      	mov	r0, r3
 800f8e8:	3718      	adds	r7, #24
 800f8ea:	46bd      	mov	sp, r7
 800f8ec:	bd80      	pop	{r7, pc}
 800f8ee:	bf00      	nop
 800f8f0:	20005924 	.word	0x20005924
 800f8f4:	080126e0 	.word	0x080126e0

0800f8f8 <APP_BLE_ComputeCRC8>:

/* USER CODE BEGIN FD_LOCAL_FUNCTION */
uint8_t APP_BLE_ComputeCRC8( uint8_t *DataPtr , uint8_t Datalen )
{
 800f8f8:	b480      	push	{r7}
 800f8fa:	b085      	sub	sp, #20
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
 800f900:	460b      	mov	r3, r1
 800f902:	70fb      	strb	r3, [r7, #3]
  uint8_t i, j;
  const uint8_t PolynomeCRC = 0x97;
 800f904:	2397      	movs	r3, #151	; 0x97
 800f906:	733b      	strb	r3, [r7, #12]
  uint8_t CRC8 = 0x00;
 800f908:	2300      	movs	r3, #0
 800f90a:	737b      	strb	r3, [r7, #13]

  for (i = 0; i < Datalen; i++)
 800f90c:	2300      	movs	r3, #0
 800f90e:	73fb      	strb	r3, [r7, #15]
 800f910:	e022      	b.n	800f958 <APP_BLE_ComputeCRC8+0x60>
  {
    CRC8 ^= DataPtr[i];
 800f912:	7bfb      	ldrb	r3, [r7, #15]
 800f914:	687a      	ldr	r2, [r7, #4]
 800f916:	4413      	add	r3, r2
 800f918:	781a      	ldrb	r2, [r3, #0]
 800f91a:	7b7b      	ldrb	r3, [r7, #13]
 800f91c:	4053      	eors	r3, r2
 800f91e:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < 8; j++)
 800f920:	2300      	movs	r3, #0
 800f922:	73bb      	strb	r3, [r7, #14]
 800f924:	e012      	b.n	800f94c <APP_BLE_ComputeCRC8+0x54>
    {
      if ((CRC8 & 0x80) != 0)
 800f926:	f997 300d 	ldrsb.w	r3, [r7, #13]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	da08      	bge.n	800f940 <APP_BLE_ComputeCRC8+0x48>
      {
        CRC8 = (uint8_t) ((CRC8 << 1) ^ PolynomeCRC);
 800f92e:	7b7b      	ldrb	r3, [r7, #13]
 800f930:	005b      	lsls	r3, r3, #1
 800f932:	b25a      	sxtb	r2, r3
 800f934:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800f938:	4053      	eors	r3, r2
 800f93a:	b25b      	sxtb	r3, r3
 800f93c:	737b      	strb	r3, [r7, #13]
 800f93e:	e002      	b.n	800f946 <APP_BLE_ComputeCRC8+0x4e>
      }
      else
      {
        CRC8 <<= 1;
 800f940:	7b7b      	ldrb	r3, [r7, #13]
 800f942:	005b      	lsls	r3, r3, #1
 800f944:	737b      	strb	r3, [r7, #13]
    for (j = 0; j < 8; j++)
 800f946:	7bbb      	ldrb	r3, [r7, #14]
 800f948:	3301      	adds	r3, #1
 800f94a:	73bb      	strb	r3, [r7, #14]
 800f94c:	7bbb      	ldrb	r3, [r7, #14]
 800f94e:	2b07      	cmp	r3, #7
 800f950:	d9e9      	bls.n	800f926 <APP_BLE_ComputeCRC8+0x2e>
  for (i = 0; i < Datalen; i++)
 800f952:	7bfb      	ldrb	r3, [r7, #15]
 800f954:	3301      	adds	r3, #1
 800f956:	73fb      	strb	r3, [r7, #15]
 800f958:	7bfa      	ldrb	r2, [r7, #15]
 800f95a:	78fb      	ldrb	r3, [r7, #3]
 800f95c:	429a      	cmp	r2, r3
 800f95e:	d3d8      	bcc.n	800f912 <APP_BLE_ComputeCRC8+0x1a>
      }
    }
  }
  return (CRC8);
 800f960:	7b7b      	ldrb	r3, [r7, #13]
}
 800f962:	4618      	mov	r0, r3
 800f964:	3714      	adds	r7, #20
 800f966:	46bd      	mov	sp, r7
 800f968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f96c:	4770      	bx	lr

0800f96e <AdvUpdateProcess>:

  return;
}

static void AdvUpdateProcess(void *argument)
{
 800f96e:	b580      	push	{r7, lr}
 800f970:	b082      	sub	sp, #8
 800f972:	af00      	add	r7, sp, #0
 800f974:	6078      	str	r0, [r7, #4]
  UNUSED(argument);

  for(;;)
  {
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 800f976:	f04f 32ff 	mov.w	r2, #4294967295
 800f97a:	2100      	movs	r1, #0
 800f97c:	2001      	movs	r0, #1
 800f97e:	f7fb fd41 	bl	800b404 <osThreadFlagsWait>
    Adv_Update( );
 800f982:	f000 f801 	bl	800f988 <Adv_Update>
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 800f986:	e7f6      	b.n	800f976 <AdvUpdateProcess+0x8>

0800f988 <Adv_Update>:
  }
}

static void Adv_Update( void )
{
 800f988:	b580      	push	{r7, lr}
 800f98a:	af00      	add	r7, sp, #0
  Adv_Request(APP_BLE_LP_ADV);
 800f98c:	2002      	movs	r0, #2
 800f98e:	f7ff fefd 	bl	800f78c <Adv_Request>

  return;
 800f992:	bf00      	nop
}
 800f994:	bd80      	pop	{r7, pc}

0800f996 <HciUserEvtProcess>:

static void HciUserEvtProcess(void *argument)
{
 800f996:	b580      	push	{r7, lr}
 800f998:	b082      	sub	sp, #8
 800f99a:	af00      	add	r7, sp, #0
 800f99c:	6078      	str	r0, [r7, #4]
  UNUSED(argument);

  for(;;)
  {
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 800f99e:	f04f 32ff 	mov.w	r2, #4294967295
 800f9a2:	2100      	movs	r1, #0
 800f9a4:	2001      	movs	r0, #1
 800f9a6:	f7fb fd2d 	bl	800b404 <osThreadFlagsWait>
    hci_user_evt_proc( );
 800f9aa:	f7f9 fd1d 	bl	80093e8 <hci_user_evt_proc>
    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 800f9ae:	e7f6      	b.n	800f99e <HciUserEvtProcess+0x8>

0800f9b0 <DataThroughput_proc>:
//    APP_DBG_MSG("** add ADV data **  Failed \r\n\r");
//  }
//  return;
//}

static void DataThroughput_proc(){
 800f9b0:	b580      	push	{r7, lr}
 800f9b2:	af00      	add	r7, sp, #0

//  UTIL_SEQ_SetTask(1 << CFG_TASK_DATA_WRITE_ID, CFG_SCH_PRIO_0);

  osThreadFlagsSet( DataWriteProcessId, 1 );
 800f9b4:	4b03      	ldr	r3, [pc, #12]	; (800f9c4 <DataThroughput_proc+0x14>)
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	2101      	movs	r1, #1
 800f9ba:	4618      	mov	r0, r3
 800f9bc:	f7fb fcc0 	bl	800b340 <osThreadFlagsSet>
}
 800f9c0:	bf00      	nop
 800f9c2:	bd80      	pop	{r7, pc}
 800f9c4:	20005f1c 	.word	0x20005f1c

0800f9c8 <LinkConfiguration>:
#endif

static void LinkConfiguration(void * argument)
{
 800f9c8:	b580      	push	{r7, lr}
 800f9ca:	b084      	sub	sp, #16
 800f9cc:	af00      	add	r7, sp, #0
 800f9ce:	6078      	str	r0, [r7, #4]
    APP_DBG_MSG("RX PHY = %d\n", rx_phy);
  }
#endif

  APP_DBG_MSG("set data length \n");
  status = hci_le_set_data_length(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,251,2120);
 800f9d0:	4b07      	ldr	r3, [pc, #28]	; (800f9f0 <LinkConfiguration+0x28>)
 800f9d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f9d4:	f640 0248 	movw	r2, #2120	; 0x848
 800f9d8:	21fb      	movs	r1, #251	; 0xfb
 800f9da:	4618      	mov	r0, r3
 800f9dc:	f7f8 ffc1 	bl	8008962 <hci_le_set_data_length>
 800f9e0:	4603      	mov	r3, r0
 800f9e2:	73fb      	strb	r3, [r7, #15]

#if ((CFG_ENCRYPTION_ENABLE != 0) && (CFG_BLE_CENTRAL != 0))
  GapProcReq(GAP_PROC_PAIRING);
#endif

  DTC_App_LinkReadyNotification(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800f9e4:	4b02      	ldr	r3, [pc, #8]	; (800f9f0 <LinkConfiguration+0x28>)
 800f9e6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	f000 fbff 	bl	80101ec <DTC_App_LinkReadyNotification>
		  {
 800f9ee:	e7ef      	b.n	800f9d0 <LinkConfiguration+0x8>
 800f9f0:	20000168 	.word	0x20000168

0800f9f4 <BLE_SVC_GAP_Change_PHY>:

		  }
}

void BLE_SVC_GAP_Change_PHY(void)
{
 800f9f4:	b580      	push	{r7, lr}
 800f9f6:	b084      	sub	sp, #16
 800f9f8:	af02      	add	r7, sp, #8
  uint8_t TX_PHY, RX_PHY;
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800f9fa:	2342      	movs	r3, #66	; 0x42
 800f9fc:	71fb      	strb	r3, [r7, #7]
  ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,&TX_PHY,&RX_PHY);
 800f9fe:	4b17      	ldr	r3, [pc, #92]	; (800fa5c <BLE_SVC_GAP_Change_PHY+0x68>)
 800fa00:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800fa02:	1d7a      	adds	r2, r7, #5
 800fa04:	1db9      	adds	r1, r7, #6
 800fa06:	4618      	mov	r0, r3
 800fa08:	f7f9 f81c 	bl	8008a44 <hci_le_read_phy>
 800fa0c:	4603      	mov	r3, r0
 800fa0e:	71fb      	strb	r3, [r7, #7]
  if (ret == BLE_STATUS_SUCCESS)
 800fa10:	79fb      	ldrb	r3, [r7, #7]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d11d      	bne.n	800fa52 <BLE_SVC_GAP_Change_PHY+0x5e>
  {
    APP_DBG_MSG("Read_PHY success \n");
    APP_DBG_MSG("PHY Param  TX= %d, RX= %d \n", TX_PHY, RX_PHY);
    if ((TX_PHY == TX_2M) && (RX_PHY == RX_2M))
 800fa16:	79bb      	ldrb	r3, [r7, #6]
 800fa18:	2b02      	cmp	r3, #2
 800fa1a:	d10e      	bne.n	800fa3a <BLE_SVC_GAP_Change_PHY+0x46>
 800fa1c:	797b      	ldrb	r3, [r7, #5]
 800fa1e:	2b02      	cmp	r3, #2
 800fa20:	d10b      	bne.n	800fa3a <BLE_SVC_GAP_Change_PHY+0x46>
    {
      APP_DBG_MSG("hci_le_set_phy PHY Param  TX= %d, RX= %d \n", TX_1M, RX_1M);
      ret = hci_le_set_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,ALL_PHYS_PREFERENCE,TX_1M,RX_1M,0);
 800fa22:	4b0e      	ldr	r3, [pc, #56]	; (800fa5c <BLE_SVC_GAP_Change_PHY+0x68>)
 800fa24:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
 800fa26:	2300      	movs	r3, #0
 800fa28:	9300      	str	r3, [sp, #0]
 800fa2a:	2301      	movs	r3, #1
 800fa2c:	2201      	movs	r2, #1
 800fa2e:	2100      	movs	r1, #0
 800fa30:	f7f9 f8d7 	bl	8008be2 <hci_le_set_phy>
 800fa34:	4603      	mov	r3, r0
 800fa36:	71fb      	strb	r3, [r7, #7]
 800fa38:	e00a      	b.n	800fa50 <BLE_SVC_GAP_Change_PHY+0x5c>
    }
    else
    {
      APP_DBG_MSG("hci_le_set_phy PHY Param  TX= %d, RX= %d \n", TX_2M_PREFERRED, RX_2M_PREFERRED);
      ret = hci_le_set_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED,0);
 800fa3a:	4b08      	ldr	r3, [pc, #32]	; (800fa5c <BLE_SVC_GAP_Change_PHY+0x68>)
 800fa3c:	8cd8      	ldrh	r0, [r3, #38]	; 0x26
 800fa3e:	2300      	movs	r3, #0
 800fa40:	9300      	str	r3, [sp, #0]
 800fa42:	2302      	movs	r3, #2
 800fa44:	2202      	movs	r2, #2
 800fa46:	2100      	movs	r1, #0
 800fa48:	f7f9 f8cb 	bl	8008be2 <hci_le_set_phy>
 800fa4c:	4603      	mov	r3, r0
 800fa4e:	71fb      	strb	r3, [r7, #7]
  else
  {
    APP_DBG_MSG("set PHY cmd NOK\n");
  }

  return;
 800fa50:	bf00      	nop
 800fa52:	bf00      	nop
}
 800fa54:	3708      	adds	r7, #8
 800fa56:	46bd      	mov	sp, r7
 800fa58:	bd80      	pop	{r7, pc}
 800fa5a:	bf00      	nop
 800fa5c:	20000168 	.word	0x20000168

0800fa60 <Switch_OFF_GPIO>:
/* USER CODE END Adv_Cancel_Req_2 */
  return;
}
#endif

static void Switch_OFF_GPIO(){
 800fa60:	b480      	push	{r7}
 800fa62:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Switch_OFF_GPIO */
//  BSP_LED_Off(LED_GREEN);
/* USER CODE END Switch_OFF_GPIO */
}
 800fa64:	bf00      	nop
 800fa66:	46bd      	mov	sp, r7
 800fa68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa6c:	4770      	bx	lr
	...

0800fa70 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* pdata)
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b082      	sub	sp, #8
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
  UNUSED(pdata);
  osThreadFlagsSet( HciUserEvtProcessId, 1 );
 800fa78:	4b04      	ldr	r3, [pc, #16]	; (800fa8c <hci_notify_asynch_evt+0x1c>)
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	2101      	movs	r1, #1
 800fa7e:	4618      	mov	r0, r3
 800fa80:	f7fb fc5e 	bl	800b340 <osThreadFlagsSet>
  return;
 800fa84:	bf00      	nop
}
 800fa86:	3708      	adds	r7, #8
 800fa88:	46bd      	mov	sp, r7
 800fa8a:	bd80      	pop	{r7, pc}
 800fa8c:	20005f0c 	.word	0x20005f0c

0800fa90 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t flag)
{
 800fa90:	b580      	push	{r7, lr}
 800fa92:	b082      	sub	sp, #8
 800fa94:	af00      	add	r7, sp, #0
 800fa96:	6078      	str	r0, [r7, #4]
  UNUSED(flag);
  osSemaphoreRelease( SemHciId );
 800fa98:	4b04      	ldr	r3, [pc, #16]	; (800faac <hci_cmd_resp_release+0x1c>)
 800fa9a:	681b      	ldr	r3, [r3, #0]
 800fa9c:	4618      	mov	r0, r3
 800fa9e:	f7fb ffbf 	bl	800ba20 <osSemaphoreRelease>
  return;
 800faa2:	bf00      	nop
}
 800faa4:	3708      	adds	r7, #8
 800faa6:	46bd      	mov	sp, r7
 800faa8:	bd80      	pop	{r7, pc}
 800faaa:	bf00      	nop
 800faac:	20005f08 	.word	0x20005f08

0800fab0 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t timeout)
{
 800fab0:	b580      	push	{r7, lr}
 800fab2:	b082      	sub	sp, #8
 800fab4:	af00      	add	r7, sp, #0
 800fab6:	6078      	str	r0, [r7, #4]
  UNUSED(timeout);
  osSemaphoreAcquire( SemHciId, osWaitForever );
 800fab8:	4b05      	ldr	r3, [pc, #20]	; (800fad0 <hci_cmd_resp_wait+0x20>)
 800faba:	681b      	ldr	r3, [r3, #0]
 800fabc:	f04f 31ff 	mov.w	r1, #4294967295
 800fac0:	4618      	mov	r0, r3
 800fac2:	f7fb ff47 	bl	800b954 <osSemaphoreAcquire>
  return;
 800fac6:	bf00      	nop
}
 800fac8:	3708      	adds	r7, #8
 800faca:	46bd      	mov	sp, r7
 800facc:	bd80      	pop	{r7, pc}
 800face:	bf00      	nop
 800fad0:	20005f08 	.word	0x20005f08

0800fad4 <BLE_UserEvtRx>:

static void BLE_UserEvtRx( void * pPayload )
{
 800fad4:	b580      	push	{r7, lr}
 800fad6:	b084      	sub	sp, #16
 800fad8:	af00      	add	r7, sp, #0
 800fada:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *pParam;

  pParam = (tHCI_UserEvtRxParam *)pPayload;
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	685b      	ldr	r3, [r3, #4]
 800fae4:	3308      	adds	r3, #8
 800fae6:	4618      	mov	r0, r3
 800fae8:	f7f9 faec 	bl	80090c4 <SVCCTL_UserEvtRx>
 800faec:	4603      	mov	r3, r0
 800faee:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 800faf0:	7afb      	ldrb	r3, [r7, #11]
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d003      	beq.n	800fafe <BLE_UserEvtRx+0x2a>
  {
    pParam->status = HCI_TL_UserEventFlow_Enable;
 800faf6:	68fb      	ldr	r3, [r7, #12]
 800faf8:	2201      	movs	r2, #1
 800fafa:	701a      	strb	r2, [r3, #0]
  }
  else
  {
    pParam->status = HCI_TL_UserEventFlow_Disable;
  }
}
 800fafc:	e002      	b.n	800fb04 <BLE_UserEvtRx+0x30>
    pParam->status = HCI_TL_UserEventFlow_Disable;
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	2200      	movs	r2, #0
 800fb02:	701a      	strb	r2, [r3, #0]
}
 800fb04:	bf00      	nop
 800fb06:	3710      	adds	r7, #16
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd80      	pop	{r7, pc}

0800fb0c <BLE_StatusNot>:

static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
{
 800fb0c:	b580      	push	{r7, lr}
 800fb0e:	b082      	sub	sp, #8
 800fb10:	af00      	add	r7, sp, #0
 800fb12:	4603      	mov	r3, r0
 800fb14:	71fb      	strb	r3, [r7, #7]
  switch (status)
 800fb16:	79fb      	ldrb	r3, [r7, #7]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d002      	beq.n	800fb22 <BLE_StatusNot+0x16>
 800fb1c:	2b01      	cmp	r3, #1
 800fb1e:	d008      	beq.n	800fb32 <BLE_StatusNot+0x26>
    case HCI_TL_CmdAvailable:
      osMutexRelease( MtxHciId );
      break;

    default:
      break;
 800fb20:	e00d      	b.n	800fb3e <BLE_StatusNot+0x32>
      osMutexAcquire( MtxHciId, osWaitForever );
 800fb22:	4b09      	ldr	r3, [pc, #36]	; (800fb48 <BLE_StatusNot+0x3c>)
 800fb24:	681b      	ldr	r3, [r3, #0]
 800fb26:	f04f 31ff 	mov.w	r1, #4294967295
 800fb2a:	4618      	mov	r0, r3
 800fb2c:	f7fb fdc6 	bl	800b6bc <osMutexAcquire>
      break;
 800fb30:	e005      	b.n	800fb3e <BLE_StatusNot+0x32>
      osMutexRelease( MtxHciId );
 800fb32:	4b05      	ldr	r3, [pc, #20]	; (800fb48 <BLE_StatusNot+0x3c>)
 800fb34:	681b      	ldr	r3, [r3, #0]
 800fb36:	4618      	mov	r0, r3
 800fb38:	f7fb fe1e 	bl	800b778 <osMutexRelease>
      break;
 800fb3c:	bf00      	nop
  }
  return;
 800fb3e:	bf00      	nop
}
 800fb40:	3708      	adds	r7, #8
 800fb42:	46bd      	mov	sp, r7
 800fb44:	bd80      	pop	{r7, pc}
 800fb46:	bf00      	nop
 800fb48:	20005f2c 	.word	0x20005f2c

0800fb4c <APP_THREAD_Error>:
  * @param  ErrId :
  * @param  ErrCode
  * @retval None
  */
void APP_THREAD_Error(uint32_t ErrId, uint32_t ErrCode)
{
 800fb4c:	b580      	push	{r7, lr}
 800fb4e:	b082      	sub	sp, #8
 800fb50:	af00      	add	r7, sp, #0
 800fb52:	6078      	str	r0, [r7, #4]
 800fb54:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN APP_THREAD_Error_1 */

  /* USER CODE END APP_THREAD_Error_1 */
  switch(ErrId)
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	3b0c      	subs	r3, #12
 800fb5a:	2b12      	cmp	r3, #18
 800fb5c:	d850      	bhi.n	800fc00 <APP_THREAD_Error+0xb4>
 800fb5e:	a201      	add	r2, pc, #4	; (adr r2, 800fb64 <APP_THREAD_Error+0x18>)
 800fb60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb64:	0800fbb1 	.word	0x0800fbb1
 800fb68:	0800fbbb 	.word	0x0800fbbb
 800fb6c:	0800fbc5 	.word	0x0800fbc5
 800fb70:	0800fbcf 	.word	0x0800fbcf
 800fb74:	0800fbd9 	.word	0x0800fbd9
 800fb78:	0800fbe3 	.word	0x0800fbe3
 800fb7c:	0800fc01 	.word	0x0800fc01
 800fb80:	0800fc01 	.word	0x0800fc01
 800fb84:	0800fc01 	.word	0x0800fc01
 800fb88:	0800fc01 	.word	0x0800fc01
 800fb8c:	0800fc01 	.word	0x0800fc01
 800fb90:	0800fc01 	.word	0x0800fc01
 800fb94:	0800fc01 	.word	0x0800fc01
 800fb98:	0800fc01 	.word	0x0800fc01
 800fb9c:	0800fc01 	.word	0x0800fc01
 800fba0:	0800fc01 	.word	0x0800fc01
 800fba4:	0800fbed 	.word	0x0800fbed
 800fba8:	0800fc01 	.word	0x0800fc01
 800fbac:	0800fbf7 	.word	0x0800fbf7
  {
  case ERR_REC_MULTI_MSG_FROM_M0 :
    APP_THREAD_TraceError("ERROR : ERR_REC_MULTI_MSG_FROM_M0 ", ErrCode);
 800fbb0:	6839      	ldr	r1, [r7, #0]
 800fbb2:	4818      	ldr	r0, [pc, #96]	; (800fc14 <APP_THREAD_Error+0xc8>)
 800fbb4:	f000 f8ca 	bl	800fd4c <APP_THREAD_TraceError>
    break;
 800fbb8:	e027      	b.n	800fc0a <APP_THREAD_Error+0xbe>
  case ERR_THREAD_SET_STATE_CB :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_STATE_CB ",ErrCode);
 800fbba:	6839      	ldr	r1, [r7, #0]
 800fbbc:	4816      	ldr	r0, [pc, #88]	; (800fc18 <APP_THREAD_Error+0xcc>)
 800fbbe:	f000 f8c5 	bl	800fd4c <APP_THREAD_TraceError>
    break;
 800fbc2:	e022      	b.n	800fc0a <APP_THREAD_Error+0xbe>
  case ERR_THREAD_SET_CHANNEL :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_CHANNEL ",ErrCode);
 800fbc4:	6839      	ldr	r1, [r7, #0]
 800fbc6:	4815      	ldr	r0, [pc, #84]	; (800fc1c <APP_THREAD_Error+0xd0>)
 800fbc8:	f000 f8c0 	bl	800fd4c <APP_THREAD_TraceError>
    break;
 800fbcc:	e01d      	b.n	800fc0a <APP_THREAD_Error+0xbe>
  case ERR_THREAD_SET_PANID :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_SET_PANID ",ErrCode);
 800fbce:	6839      	ldr	r1, [r7, #0]
 800fbd0:	4813      	ldr	r0, [pc, #76]	; (800fc20 <APP_THREAD_Error+0xd4>)
 800fbd2:	f000 f8bb 	bl	800fd4c <APP_THREAD_TraceError>
    break;
 800fbd6:	e018      	b.n	800fc0a <APP_THREAD_Error+0xbe>
  case ERR_THREAD_IPV6_ENABLE :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_IPV6_ENABLE ",ErrCode);
 800fbd8:	6839      	ldr	r1, [r7, #0]
 800fbda:	4812      	ldr	r0, [pc, #72]	; (800fc24 <APP_THREAD_Error+0xd8>)
 800fbdc:	f000 f8b6 	bl	800fd4c <APP_THREAD_TraceError>
    break;
 800fbe0:	e013      	b.n	800fc0a <APP_THREAD_Error+0xbe>
  case ERR_THREAD_START :
    APP_THREAD_TraceError("ERROR: ERR_THREAD_START ", ErrCode);
 800fbe2:	6839      	ldr	r1, [r7, #0]
 800fbe4:	4810      	ldr	r0, [pc, #64]	; (800fc28 <APP_THREAD_Error+0xdc>)
 800fbe6:	f000 f8b1 	bl	800fd4c <APP_THREAD_TraceError>
    break;
 800fbea:	e00e      	b.n	800fc0a <APP_THREAD_Error+0xbe>
  case ERR_THREAD_ERASE_PERSISTENT_INFO :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_ERASE_PERSISTENT_INFO ",ErrCode);
 800fbec:	6839      	ldr	r1, [r7, #0]
 800fbee:	480f      	ldr	r0, [pc, #60]	; (800fc2c <APP_THREAD_Error+0xe0>)
 800fbf0:	f000 f8ac 	bl	800fd4c <APP_THREAD_TraceError>
    break;
 800fbf4:	e009      	b.n	800fc0a <APP_THREAD_Error+0xbe>
  case ERR_THREAD_CHECK_WIRELESS :
    APP_THREAD_TraceError("ERROR : ERR_THREAD_CHECK_WIRELESS ",ErrCode);
 800fbf6:	6839      	ldr	r1, [r7, #0]
 800fbf8:	480d      	ldr	r0, [pc, #52]	; (800fc30 <APP_THREAD_Error+0xe4>)
 800fbfa:	f000 f8a7 	bl	800fd4c <APP_THREAD_TraceError>
    break;
 800fbfe:	e004      	b.n	800fc0a <APP_THREAD_Error+0xbe>
  /* USER CODE BEGIN APP_THREAD_Error_2 */

  /* USER CODE END APP_THREAD_Error_2 */
  default :
    APP_THREAD_TraceError("ERROR Unknown ", 0);
 800fc00:	2100      	movs	r1, #0
 800fc02:	480c      	ldr	r0, [pc, #48]	; (800fc34 <APP_THREAD_Error+0xe8>)
 800fc04:	f000 f8a2 	bl	800fd4c <APP_THREAD_TraceError>
    break;
 800fc08:	bf00      	nop
  }
}
 800fc0a:	bf00      	nop
 800fc0c:	3708      	adds	r7, #8
 800fc0e:	46bd      	mov	sp, r7
 800fc10:	bd80      	pop	{r7, pc}
 800fc12:	bf00      	nop
 800fc14:	080123ac 	.word	0x080123ac
 800fc18:	080123d0 	.word	0x080123d0
 800fc1c:	080123f4 	.word	0x080123f4
 800fc20:	08012414 	.word	0x08012414
 800fc24:	08012434 	.word	0x08012434
 800fc28:	08012454 	.word	0x08012454
 800fc2c:	08012470 	.word	0x08012470
 800fc30:	0801249c 	.word	0x0801249c
 800fc34:	080124c0 	.word	0x080124c0

0800fc38 <APP_THREAD_DeviceConfig>:
 * @brief Thread initialization.
 * @param  None
 * @retval None
 */
static void APP_THREAD_DeviceConfig(void)
{
 800fc38:	b580      	push	{r7, lr}
 800fc3a:	b082      	sub	sp, #8
 800fc3c:	af00      	add	r7, sp, #0
  otError error;
  error = otInstanceErasePersistentInfo(NULL);
 800fc3e:	2000      	movs	r0, #0
 800fc40:	f7fa f9be 	bl	8009fc0 <otInstanceErasePersistentInfo>
 800fc44:	4603      	mov	r3, r0
 800fc46:	71fb      	strb	r3, [r7, #7]
  if (error != OT_ERROR_NONE)
 800fc48:	79fb      	ldrb	r3, [r7, #7]
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d004      	beq.n	800fc58 <APP_THREAD_DeviceConfig+0x20>
  {
    APP_THREAD_Error(ERR_THREAD_ERASE_PERSISTENT_INFO,error);
 800fc4e:	79fb      	ldrb	r3, [r7, #7]
 800fc50:	4619      	mov	r1, r3
 800fc52:	201c      	movs	r0, #28
 800fc54:	f7ff ff7a 	bl	800fb4c <APP_THREAD_Error>
  }
  otInstanceFinalize(NULL);
 800fc58:	2000      	movs	r0, #0
 800fc5a:	f7fa f954 	bl	8009f06 <otInstanceFinalize>
  otInstanceInitSingle();
 800fc5e:	f7fa f92b 	bl	8009eb8 <otInstanceInitSingle>
  error = otSetStateChangedCallback(NULL, APP_THREAD_StateNotif, NULL);
 800fc62:	2200      	movs	r2, #0
 800fc64:	4925      	ldr	r1, [pc, #148]	; (800fcfc <APP_THREAD_DeviceConfig+0xc4>)
 800fc66:	2000      	movs	r0, #0
 800fc68:	f7fa f974 	bl	8009f54 <otSetStateChangedCallback>
 800fc6c:	4603      	mov	r3, r0
 800fc6e:	71fb      	strb	r3, [r7, #7]
  if (error != OT_ERROR_NONE)
 800fc70:	79fb      	ldrb	r3, [r7, #7]
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d004      	beq.n	800fc80 <APP_THREAD_DeviceConfig+0x48>
  {
    APP_THREAD_Error(ERR_THREAD_SET_STATE_CB,error);
 800fc76:	79fb      	ldrb	r3, [r7, #7]
 800fc78:	4619      	mov	r1, r3
 800fc7a:	200d      	movs	r0, #13
 800fc7c:	f7ff ff66 	bl	800fb4c <APP_THREAD_Error>
  }
  error = otLinkSetChannel(NULL, C_CHANNEL_NB);
 800fc80:	2117      	movs	r1, #23
 800fc82:	2000      	movs	r0, #0
 800fc84:	f7fa f9f5 	bl	800a072 <otLinkSetChannel>
 800fc88:	4603      	mov	r3, r0
 800fc8a:	71fb      	strb	r3, [r7, #7]
  if (error != OT_ERROR_NONE)
 800fc8c:	79fb      	ldrb	r3, [r7, #7]
 800fc8e:	2b00      	cmp	r3, #0
 800fc90:	d004      	beq.n	800fc9c <APP_THREAD_DeviceConfig+0x64>
  {
    APP_THREAD_Error(ERR_THREAD_SET_CHANNEL,error);
 800fc92:	79fb      	ldrb	r3, [r7, #7]
 800fc94:	4619      	mov	r1, r3
 800fc96:	200e      	movs	r0, #14
 800fc98:	f7ff ff58 	bl	800fb4c <APP_THREAD_Error>
  }
  error = otLinkSetPanId(NULL, C_PANID);
 800fc9c:	f241 2134 	movw	r1, #4660	; 0x1234
 800fca0:	2000      	movs	r0, #0
 800fca2:	f7fa fa16 	bl	800a0d2 <otLinkSetPanId>
 800fca6:	4603      	mov	r3, r0
 800fca8:	71fb      	strb	r3, [r7, #7]
  if (error != OT_ERROR_NONE)
 800fcaa:	79fb      	ldrb	r3, [r7, #7]
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d004      	beq.n	800fcba <APP_THREAD_DeviceConfig+0x82>
  {
    APP_THREAD_Error(ERR_THREAD_SET_PANID,error);
 800fcb0:	79fb      	ldrb	r3, [r7, #7]
 800fcb2:	4619      	mov	r1, r3
 800fcb4:	200f      	movs	r0, #15
 800fcb6:	f7ff ff49 	bl	800fb4c <APP_THREAD_Error>
  }
  error = otIp6SetEnabled(NULL, true);
 800fcba:	2101      	movs	r1, #1
 800fcbc:	2000      	movs	r0, #0
 800fcbe:	f7fa f9a8 	bl	800a012 <otIp6SetEnabled>
 800fcc2:	4603      	mov	r3, r0
 800fcc4:	71fb      	strb	r3, [r7, #7]
  if (error != OT_ERROR_NONE)
 800fcc6:	79fb      	ldrb	r3, [r7, #7]
 800fcc8:	2b00      	cmp	r3, #0
 800fcca:	d004      	beq.n	800fcd6 <APP_THREAD_DeviceConfig+0x9e>
  {
    APP_THREAD_Error(ERR_THREAD_IPV6_ENABLE,error);
 800fccc:	79fb      	ldrb	r3, [r7, #7]
 800fcce:	4619      	mov	r1, r3
 800fcd0:	2010      	movs	r0, #16
 800fcd2:	f7ff ff3b 	bl	800fb4c <APP_THREAD_Error>
  }
  error = otThreadSetEnabled(NULL, true);
 800fcd6:	2101      	movs	r1, #1
 800fcd8:	2000      	movs	r0, #0
 800fcda:	f7fa fc31 	bl	800a540 <otThreadSetEnabled>
 800fcde:	4603      	mov	r3, r0
 800fce0:	71fb      	strb	r3, [r7, #7]
  if (error != OT_ERROR_NONE)
 800fce2:	79fb      	ldrb	r3, [r7, #7]
 800fce4:	2b00      	cmp	r3, #0
 800fce6:	d004      	beq.n	800fcf2 <APP_THREAD_DeviceConfig+0xba>
  {
    APP_THREAD_Error(ERR_THREAD_START,error);
 800fce8:	79fb      	ldrb	r3, [r7, #7]
 800fcea:	4619      	mov	r1, r3
 800fcec:	2011      	movs	r0, #17
 800fcee:	f7ff ff2d 	bl	800fb4c <APP_THREAD_Error>
  }

  /* USER CODE BEGIN DEVICECONFIG */

  /* USER CODE END DEVICECONFIG */
}
 800fcf2:	bf00      	nop
 800fcf4:	3708      	adds	r7, #8
 800fcf6:	46bd      	mov	sp, r7
 800fcf8:	bd80      	pop	{r7, pc}
 800fcfa:	bf00      	nop
 800fcfc:	0800fd01 	.word	0x0800fd01

0800fd00 <APP_THREAD_StateNotif>:
 *         aContext: Context
 *
 * @retval None
 */
static void APP_THREAD_StateNotif(uint32_t NotifFlags, void *pContext)
{
 800fd00:	b580      	push	{r7, lr}
 800fd02:	b082      	sub	sp, #8
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	6078      	str	r0, [r7, #4]
 800fd08:	6039      	str	r1, [r7, #0]

  /* USER CODE BEGIN APP_THREAD_STATENOTIF */

  /* USER CODE END APP_THREAD_STATENOTIF */

  if ((NotifFlags & (uint32_t)OT_CHANGED_THREAD_ROLE) == (uint32_t)OT_CHANGED_THREAD_ROLE)
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	f003 0304 	and.w	r3, r3, #4
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d013      	beq.n	800fd3c <APP_THREAD_StateNotif+0x3c>
  {
    switch (otThreadGetDeviceRole(NULL))
 800fd14:	2000      	movs	r0, #0
 800fd16:	f7fa fc43 	bl	800a5a0 <otThreadGetDeviceRole>
 800fd1a:	4603      	mov	r3, r0
 800fd1c:	2b04      	cmp	r3, #4
 800fd1e:	d80f      	bhi.n	800fd40 <APP_THREAD_StateNotif+0x40>
 800fd20:	a201      	add	r2, pc, #4	; (adr r2, 800fd28 <APP_THREAD_StateNotif+0x28>)
 800fd22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd26:	bf00      	nop
 800fd28:	0800fd41 	.word	0x0800fd41
 800fd2c:	0800fd41 	.word	0x0800fd41
 800fd30:	0800fd41 	.word	0x0800fd41
 800fd34:	0800fd41 	.word	0x0800fd41
 800fd38:	0800fd41 	.word	0x0800fd41
      /* USER CODE BEGIN DEFAULT */

      /* USER CODE END DEFAULT */
      break;
    }
  }
 800fd3c:	bf00      	nop
 800fd3e:	e000      	b.n	800fd42 <APP_THREAD_StateNotif+0x42>
      break;
 800fd40:	bf00      	nop
}
 800fd42:	bf00      	nop
 800fd44:	3708      	adds	r7, #8
 800fd46:	46bd      	mov	sp, r7
 800fd48:	bd80      	pop	{r7, pc}
 800fd4a:	bf00      	nop

0800fd4c <APP_THREAD_TraceError>:
  * @param  pMess  : Message associated to the error.
  * @param  ErrCode: Error code associated to the module (OpenThread or other module if any)
  * @retval None
  */
static void APP_THREAD_TraceError(const char * pMess, uint32_t ErrCode)
{
 800fd4c:	b480      	push	{r7}
 800fd4e:	b083      	sub	sp, #12
 800fd50:	af00      	add	r7, sp, #0
 800fd52:	6078      	str	r0, [r7, #4]
 800fd54:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TRACE_ERROR */

  /* USER CODE END TRACE_ERROR */
}
 800fd56:	bf00      	nop
 800fd58:	370c      	adds	r7, #12
 800fd5a:	46bd      	mov	sp, r7
 800fd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd60:	4770      	bx	lr
	...

0800fd64 <APP_THREAD_CheckWirelessFirmwareInfo>:
 *        and display associated informations
 * @param  None
 * @retval None
 */
static void APP_THREAD_CheckWirelessFirmwareInfo(void)
{
 800fd64:	b580      	push	{r7, lr}
 800fd66:	b088      	sub	sp, #32
 800fd68:	af02      	add	r7, sp, #8
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t* p_wireless_info = &wireless_info_instance;
 800fd6a:	1d3b      	adds	r3, r7, #4
 800fd6c:	617b      	str	r3, [r7, #20]

  if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 800fd6e:	6978      	ldr	r0, [r7, #20]
 800fd70:	f7f9 fa70 	bl	8009254 <SHCI_GetWirelessFwInfo>
 800fd74:	4603      	mov	r3, r0
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d004      	beq.n	800fd84 <APP_THREAD_CheckWirelessFirmwareInfo+0x20>
  {
    APP_THREAD_Error((uint32_t)ERR_THREAD_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
 800fd7a:	2101      	movs	r1, #1
 800fd7c:	201e      	movs	r0, #30
 800fd7e:	f7ff fee5 	bl	800fb4c <APP_THREAD_Error>
      APP_THREAD_Error((uint32_t)ERR_THREAD_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
      break;
    }
    APP_DBG("**********************************************************");
  }
}
 800fd82:	e03d      	b.n	800fe00 <APP_THREAD_CheckWirelessFirmwareInfo+0x9c>
    APP_DBG("**********************************************************");
 800fd84:	4a20      	ldr	r2, [pc, #128]	; (800fe08 <APP_THREAD_CheckWirelessFirmwareInfo+0xa4>)
 800fd86:	2101      	movs	r1, #1
 800fd88:	2000      	movs	r0, #0
 800fd8a:	f7f2 fd09 	bl	80027a0 <logApplication>
    APP_DBG("WIRELESS COPROCESSOR FW:");
 800fd8e:	4a1f      	ldr	r2, [pc, #124]	; (800fe0c <APP_THREAD_CheckWirelessFirmwareInfo+0xa8>)
 800fd90:	2101      	movs	r1, #1
 800fd92:	2000      	movs	r0, #0
 800fd94:	f7f2 fd04 	bl	80027a0 <logApplication>
    APP_DBG("VERSION ID = %d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 800fd98:	697b      	ldr	r3, [r7, #20]
 800fd9a:	781b      	ldrb	r3, [r3, #0]
 800fd9c:	4619      	mov	r1, r3
 800fd9e:	697b      	ldr	r3, [r7, #20]
 800fda0:	785b      	ldrb	r3, [r3, #1]
 800fda2:	461a      	mov	r2, r3
 800fda4:	697b      	ldr	r3, [r7, #20]
 800fda6:	789b      	ldrb	r3, [r3, #2]
 800fda8:	9301      	str	r3, [sp, #4]
 800fdaa:	9200      	str	r2, [sp, #0]
 800fdac:	460b      	mov	r3, r1
 800fdae:	4a18      	ldr	r2, [pc, #96]	; (800fe10 <APP_THREAD_CheckWirelessFirmwareInfo+0xac>)
 800fdb0:	2101      	movs	r1, #1
 800fdb2:	2000      	movs	r0, #0
 800fdb4:	f7f2 fcf4 	bl	80027a0 <logApplication>
    switch(p_wireless_info->StackType)
 800fdb8:	697b      	ldr	r3, [r7, #20]
 800fdba:	7a5b      	ldrb	r3, [r3, #9]
 800fdbc:	2b11      	cmp	r3, #17
 800fdbe:	d009      	beq.n	800fdd4 <APP_THREAD_CheckWirelessFirmwareInfo+0x70>
 800fdc0:	2b50      	cmp	r3, #80	; 0x50
 800fdc2:	d00d      	beq.n	800fde0 <APP_THREAD_CheckWirelessFirmwareInfo+0x7c>
 800fdc4:	2b10      	cmp	r3, #16
 800fdc6:	d111      	bne.n	800fdec <APP_THREAD_CheckWirelessFirmwareInfo+0x88>
      APP_DBG("FW Type : Thread FTD");
 800fdc8:	4a12      	ldr	r2, [pc, #72]	; (800fe14 <APP_THREAD_CheckWirelessFirmwareInfo+0xb0>)
 800fdca:	2101      	movs	r1, #1
 800fdcc:	2000      	movs	r0, #0
 800fdce:	f7f2 fce7 	bl	80027a0 <logApplication>
      break;
 800fdd2:	e010      	b.n	800fdf6 <APP_THREAD_CheckWirelessFirmwareInfo+0x92>
      APP_DBG("FW Type : Thread MTD");
 800fdd4:	4a10      	ldr	r2, [pc, #64]	; (800fe18 <APP_THREAD_CheckWirelessFirmwareInfo+0xb4>)
 800fdd6:	2101      	movs	r1, #1
 800fdd8:	2000      	movs	r0, #0
 800fdda:	f7f2 fce1 	bl	80027a0 <logApplication>
      break;
 800fdde:	e00a      	b.n	800fdf6 <APP_THREAD_CheckWirelessFirmwareInfo+0x92>
      APP_DBG("FW Type : Static Concurrent Mode BLE/Thread");
 800fde0:	4a0e      	ldr	r2, [pc, #56]	; (800fe1c <APP_THREAD_CheckWirelessFirmwareInfo+0xb8>)
 800fde2:	2101      	movs	r1, #1
 800fde4:	2000      	movs	r0, #0
 800fde6:	f7f2 fcdb 	bl	80027a0 <logApplication>
      break;
 800fdea:	e004      	b.n	800fdf6 <APP_THREAD_CheckWirelessFirmwareInfo+0x92>
      APP_THREAD_Error((uint32_t)ERR_THREAD_CHECK_WIRELESS, (uint32_t)ERR_INTERFACE_FATAL);
 800fdec:	2101      	movs	r1, #1
 800fdee:	201e      	movs	r0, #30
 800fdf0:	f7ff feac 	bl	800fb4c <APP_THREAD_Error>
      break;
 800fdf4:	bf00      	nop
    APP_DBG("**********************************************************");
 800fdf6:	4a04      	ldr	r2, [pc, #16]	; (800fe08 <APP_THREAD_CheckWirelessFirmwareInfo+0xa4>)
 800fdf8:	2101      	movs	r1, #1
 800fdfa:	2000      	movs	r0, #0
 800fdfc:	f7f2 fcd0 	bl	80027a0 <logApplication>
}
 800fe00:	bf00      	nop
 800fe02:	3718      	adds	r7, #24
 800fe04:	46bd      	mov	sp, r7
 800fe06:	bd80      	pop	{r7, pc}
 800fe08:	080124d0 	.word	0x080124d0
 800fe0c:	0801250c 	.word	0x0801250c
 800fe10:	08012528 	.word	0x08012528
 800fe14:	08012540 	.word	0x08012540
 800fe18:	08012558 	.word	0x08012558
 800fe1c:	08012570 	.word	0x08012570

0800fe20 <APP_THREAD_FreeRTOSProcessMsgM0ToM4Task>:
 *
 * FREERTOS WRAPPER FUNCTIONS
 *
*************************************************************/
static void APP_THREAD_FreeRTOSProcessMsgM0ToM4Task(void *argument)
{
 800fe20:	b580      	push	{r7, lr}
 800fe22:	b082      	sub	sp, #8
 800fe24:	af00      	add	r7, sp, #0
 800fe26:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    /* USER CODE BEGIN APP_THREAD_FREERTOS_PROCESS_MSG_M0_TO_M4_1 */

    /* USER END END APP_THREAD_FREERTOS_PROCESS_MSG_M0_TO_M4_1 */
    osThreadFlagsWait(1,osFlagsWaitAll,osWaitForever);
 800fe28:	f04f 32ff 	mov.w	r2, #4294967295
 800fe2c:	2101      	movs	r1, #1
 800fe2e:	2001      	movs	r0, #1
 800fe30:	f7fb fae8 	bl	800b404 <osThreadFlagsWait>
    APP_THREAD_ProcessMsgM0ToM4();
 800fe34:	f000 f9b8 	bl	80101a8 <APP_THREAD_ProcessMsgM0ToM4>
    osThreadFlagsWait(1,osFlagsWaitAll,osWaitForever);
 800fe38:	e7f6      	b.n	800fe28 <APP_THREAD_FreeRTOSProcessMsgM0ToM4Task+0x8>

0800fe3a <APP_THREAD_FreeRTOSSendCLIToM0Task>:
  }
}

#if (CFG_FULL_LOW_POWER == 0)
static void APP_THREAD_FreeRTOSSendCLIToM0Task(void *argument)
{
 800fe3a:	b580      	push	{r7, lr}
 800fe3c:	b082      	sub	sp, #8
 800fe3e:	af00      	add	r7, sp, #0
 800fe40:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    /* USER CODE BEGIN APP_THREAD_FREERTOS_SEND_CLI_TO_M0_1 */

    /* USER END END APP_THREAD_FREERTOS_SEND_CLI_TO_M0_1 */
    osThreadFlagsWait(1,osFlagsWaitAll,osWaitForever);
 800fe42:	f04f 32ff 	mov.w	r2, #4294967295
 800fe46:	2101      	movs	r1, #1
 800fe48:	2001      	movs	r0, #1
 800fe4a:	f7fb fadb 	bl	800b404 <osThreadFlagsWait>
    Send_CLI_To_M0();
 800fe4e:	f000 f90f 	bl	8010070 <Send_CLI_To_M0>
    osThreadFlagsWait(1,osFlagsWaitAll,osWaitForever);
 800fe52:	e7f6      	b.n	800fe42 <APP_THREAD_FreeRTOSSendCLIToM0Task+0x8>

0800fe54 <APP_THREAD_Init_Dyn_1>:
 * @brief Main entry point for the Thread Application
 * @param  none
 * @retval None
 */
void APP_THREAD_Init_Dyn_1( void )
{
 800fe54:	b580      	push	{r7, lr}
 800fe56:	b082      	sub	sp, #8
 800fe58:	af00      	add	r7, sp, #0
  /* USER CODE END APP_THREAD_INIT_1 */

  SHCI_CmdStatus_t ThreadInitStatus;

  /* Check the compatibility with the Coprocessor Wireless Firmware loaded */
  APP_THREAD_CheckWirelessFirmwareInfo();
 800fe5a:	f7ff ff83 	bl	800fd64 <APP_THREAD_CheckWirelessFirmwareInfo>

#if (CFG_USB_INTERFACE_ENABLE != 0)
  VCP_Init(&VcpTxBuffer[0], &VcpRxBuffer[0]);
#endif /* (CFG_USB_INTERFACE_ENABLE != 0) */
  /* Register cmdbuffer */
  APP_THREAD_RegisterCmdBuffer(&ThreadOtCmdBuffer);
 800fe5e:	480d      	ldr	r0, [pc, #52]	; (800fe94 <APP_THREAD_Init_Dyn_1+0x40>)
 800fe60:	f000 f826 	bl	800feb0 <APP_THREAD_RegisterCmdBuffer>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_THREAD, UTIL_LPM_DISABLE);
 800fe64:	2101      	movs	r1, #1
 800fe66:	2002      	movs	r0, #2
 800fe68:	f000 ff36 	bl	8010cd8 <UTIL_LPM_SetOffMode>

  /* Init config buffer and call TL_THREAD_Init */
  APP_THREAD_TL_THREAD_INIT();
 800fe6c:	f000 f958 	bl	8010120 <APP_THREAD_TL_THREAD_INIT>

  /* Configure UART for sending CLI command from M4 */
  APP_THREAD_Init_UART_CLI();
 800fe70:	f000 f938 	bl	80100e4 <APP_THREAD_Init_UART_CLI>

  /* Send Thread start system cmd to M0 */
  ThreadInitStatus = SHCI_C2_THREAD_Init();
 800fe74:	f7f9 f9c1 	bl	80091fa <SHCI_C2_THREAD_Init>
 800fe78:	4603      	mov	r3, r0
 800fe7a:	71fb      	strb	r3, [r7, #7]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ThreadInitStatus);

  // TODO: added this call and remove the lines after since (I think) they are unnecessary
  OsTaskMsgM0ToM4Id = osThreadNew(APP_THREAD_FreeRTOSProcessMsgM0ToM4Task, NULL,&ThreadMsgM0ToM4Process_attr);
 800fe7c:	4a06      	ldr	r2, [pc, #24]	; (800fe98 <APP_THREAD_Init_Dyn_1+0x44>)
 800fe7e:	2100      	movs	r1, #0
 800fe80:	4806      	ldr	r0, [pc, #24]	; (800fe9c <APP_THREAD_Init_Dyn_1+0x48>)
 800fe82:	f7fb f9b7 	bl	800b1f4 <osThreadNew>
 800fe86:	4602      	mov	r2, r0
 800fe88:	4b05      	ldr	r3, [pc, #20]	; (800fea0 <APP_THREAD_Init_Dyn_1+0x4c>)
 800fe8a:	601a      	str	r2, [r3, #0]
//  UTIL_SEQ_RegTask( 1<<(uint32_t)CFG_TASK_MSG_FROM_M0_TO_M4, UTIL_SEQ_RFU, APP_THREAD_ProcessMsgM0ToM4);
//  UTIL_SEQ_RegTask( 1<<(uint32_t)CFG_TASK_COAP_MSG_BUTTON, UTIL_SEQ_RFU, APP_THREAD_SendCoapMsg);
//
//  UTIL_SEQ_RegTask( 1<<(uint32_t)CFG_TASK_COAP_SEND_MSG, UTIL_SEQ_RFU,APP_THREAD_SendCoapMsg);
//  UTIL_SEQ_RegTask( 1<<(uint32_t)CFG_TASK_SET_THREAD_MODE, UTIL_SEQ_RFU,APP_THREAD_SetSleepyEndDeviceMode);
}
 800fe8c:	bf00      	nop
 800fe8e:	3708      	adds	r7, #8
 800fe90:	46bd      	mov	sp, r7
 800fe92:	bd80      	pop	{r7, pc}
 800fe94:	20030950 	.word	0x20030950
 800fe98:	0801277c 	.word	0x0801277c
 800fe9c:	0800fe21 	.word	0x0800fe21
 800fea0:	20005b40 	.word	0x20005b40

0800fea4 <APP_THREAD_Init_Dyn_2>:

void APP_THREAD_Init_Dyn_2(void) {
 800fea4:	b580      	push	{r7, lr}
 800fea6:	af00      	add	r7, sp, #0
  /* Initialize and configure the Thread device*/
  APP_THREAD_DeviceConfig();
 800fea8:	f7ff fec6 	bl	800fc38 <APP_THREAD_DeviceConfig>
  /**
   * Create timer to handle COAP request sending
   */
//  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &sedCoapTimerID, hw_ts_Repeated, APP_THREAD_CoapTimingElapsed);
  /* Allow the 800_15_4 IP to enter in low power mode */
}
 800feac:	bf00      	nop
 800feae:	bd80      	pop	{r7, pc}

0800feb0 <APP_THREAD_RegisterCmdBuffer>:
 * WRAP FUNCTIONS
 *
 *************************************************************/

void APP_THREAD_RegisterCmdBuffer(TL_CmdPacket_t* p_buffer)
{
 800feb0:	b480      	push	{r7}
 800feb2:	b083      	sub	sp, #12
 800feb4:	af00      	add	r7, sp, #0
 800feb6:	6078      	str	r0, [r7, #4]
  p_thread_otcmdbuffer = p_buffer;
 800feb8:	4a04      	ldr	r2, [pc, #16]	; (800fecc <APP_THREAD_RegisterCmdBuffer+0x1c>)
 800feba:	687b      	ldr	r3, [r7, #4]
 800febc:	6013      	str	r3, [r2, #0]
}
 800febe:	bf00      	nop
 800fec0:	370c      	adds	r7, #12
 800fec2:	46bd      	mov	sp, r7
 800fec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fec8:	4770      	bx	lr
 800feca:	bf00      	nop
 800fecc:	20005b30 	.word	0x20005b30

0800fed0 <THREAD_Get_OTCmdPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdPayloadBuffer(void)
{
 800fed0:	b480      	push	{r7}
 800fed2:	af00      	add	r7, sp, #0
  return (Thread_OT_Cmd_Request_t*)p_thread_otcmdbuffer->cmdserial.cmd.payload;
 800fed4:	4b03      	ldr	r3, [pc, #12]	; (800fee4 <THREAD_Get_OTCmdPayloadBuffer+0x14>)
 800fed6:	681b      	ldr	r3, [r3, #0]
 800fed8:	330c      	adds	r3, #12
}
 800feda:	4618      	mov	r0, r3
 800fedc:	46bd      	mov	sp, r7
 800fede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fee2:	4770      	bx	lr
 800fee4:	20005b30 	.word	0x20005b30

0800fee8 <THREAD_Get_OTCmdRspPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdRspPayloadBuffer(void)
{
 800fee8:	b480      	push	{r7}
 800feea:	af00      	add	r7, sp, #0
  return (Thread_OT_Cmd_Request_t*)((TL_EvtPacket_t *)p_thread_otcmdbuffer)->evtserial.evt.payload;
 800feec:	4b03      	ldr	r3, [pc, #12]	; (800fefc <THREAD_Get_OTCmdRspPayloadBuffer+0x14>)
 800feee:	681b      	ldr	r3, [r3, #0]
 800fef0:	330b      	adds	r3, #11
}
 800fef2:	4618      	mov	r0, r3
 800fef4:	46bd      	mov	sp, r7
 800fef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fefa:	4770      	bx	lr
 800fefc:	20005b30 	.word	0x20005b30

0800ff00 <THREAD_Get_NotificationPayloadBuffer>:

Thread_OT_Cmd_Request_t* THREAD_Get_NotificationPayloadBuffer(void)
{
 800ff00:	b480      	push	{r7}
 800ff02:	af00      	add	r7, sp, #0
  return (Thread_OT_Cmd_Request_t*)(p_thread_notif_M0_to_M4)->evtserial.evt.payload;
 800ff04:	4b03      	ldr	r3, [pc, #12]	; (800ff14 <THREAD_Get_NotificationPayloadBuffer+0x14>)
 800ff06:	681b      	ldr	r3, [r3, #0]
 800ff08:	330b      	adds	r3, #11
}
 800ff0a:	4618      	mov	r0, r3
 800ff0c:	46bd      	mov	sp, r7
 800ff0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff12:	4770      	bx	lr
 800ff14:	20005b34 	.word	0x20005b34

0800ff18 <Ot_Cmd_Transfer>:
 *
 * @param   None
 * @return  None
 */
void Ot_Cmd_Transfer(void)
{
 800ff18:	b580      	push	{r7, lr}
 800ff1a:	b082      	sub	sp, #8
 800ff1c:	af00      	add	r7, sp, #0
  /* OpenThread OT command cmdcode range 0x280 .. 0x3DF = 352 */
  p_thread_otcmdbuffer->cmdserial.cmd.cmdcode = 0x280U;
 800ff1e:	4b0f      	ldr	r3, [pc, #60]	; (800ff5c <Ot_Cmd_Transfer+0x44>)
 800ff20:	681b      	ldr	r3, [r3, #0]
 800ff22:	2200      	movs	r2, #0
 800ff24:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800ff28:	725a      	strb	r2, [r3, #9]
 800ff2a:	2200      	movs	r2, #0
 800ff2c:	f042 0202 	orr.w	r2, r2, #2
 800ff30:	729a      	strb	r2, [r3, #10]
  /* Size = otCmdBuffer->Size (Number of OT cmd arguments : 1 arg = 32bits so multiply by 4 to get size in bytes)
   * + ID (4 bytes) + Size (4 bytes) */
  uint32_t l_size = ((Thread_OT_Cmd_Request_t*)(p_thread_otcmdbuffer->cmdserial.cmd.payload))->Size * 4U + 8U;
 800ff32:	4b0a      	ldr	r3, [pc, #40]	; (800ff5c <Ot_Cmd_Transfer+0x44>)
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	330c      	adds	r3, #12
 800ff38:	685b      	ldr	r3, [r3, #4]
 800ff3a:	3302      	adds	r3, #2
 800ff3c:	009b      	lsls	r3, r3, #2
 800ff3e:	607b      	str	r3, [r7, #4]
  p_thread_otcmdbuffer->cmdserial.cmd.plen = l_size;
 800ff40:	4b06      	ldr	r3, [pc, #24]	; (800ff5c <Ot_Cmd_Transfer+0x44>)
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	687a      	ldr	r2, [r7, #4]
 800ff46:	b2d2      	uxtb	r2, r2
 800ff48:	72da      	strb	r2, [r3, #11]

  TL_OT_SendCmd();
 800ff4a:	f7f9 fe5f 	bl	8009c0c <TL_OT_SendCmd>

  /* Wait completion of cmd */
  Wait_Getting_Ack_From_M0();
 800ff4e:	f000 f829 	bl	800ffa4 <Wait_Getting_Ack_From_M0>
}
 800ff52:	bf00      	nop
 800ff54:	3708      	adds	r7, #8
 800ff56:	46bd      	mov	sp, r7
 800ff58:	bd80      	pop	{r7, pc}
 800ff5a:	bf00      	nop
 800ff5c:	20005b30 	.word	0x20005b30

0800ff60 <TL_OT_CmdEvtReceived>:
 *
 * @param   Otbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_OT_CmdEvtReceived( TL_EvtPacket_t * Otbuffer )
{
 800ff60:	b580      	push	{r7, lr}
 800ff62:	b082      	sub	sp, #8
 800ff64:	af00      	add	r7, sp, #0
 800ff66:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Otbuffer);

  Receive_Ack_From_M0();
 800ff68:	f000 f82e 	bl	800ffc8 <Receive_Ack_From_M0>
}
 800ff6c:	bf00      	nop
 800ff6e:	3708      	adds	r7, #8
 800ff70:	46bd      	mov	sp, r7
 800ff72:	bd80      	pop	{r7, pc}

0800ff74 <TL_THREAD_NotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_THREAD_NotReceived( TL_EvtPacket_t * Notbuffer )
{
 800ff74:	b580      	push	{r7, lr}
 800ff76:	b082      	sub	sp, #8
 800ff78:	af00      	add	r7, sp, #0
 800ff7a:	6078      	str	r0, [r7, #4]
  p_thread_notif_M0_to_M4 = Notbuffer;
 800ff7c:	4a04      	ldr	r2, [pc, #16]	; (800ff90 <TL_THREAD_NotReceived+0x1c>)
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	6013      	str	r3, [r2, #0]

  Receive_Notification_From_M0();
 800ff82:	f000 f82d 	bl	800ffe0 <Receive_Notification_From_M0>
}
 800ff86:	bf00      	nop
 800ff88:	3708      	adds	r7, #8
 800ff8a:	46bd      	mov	sp, r7
 800ff8c:	bd80      	pop	{r7, pc}
 800ff8e:	bf00      	nop
 800ff90:	20005b34 	.word	0x20005b34

0800ff94 <Pre_OtCmdProcessing>:
  *         pending before sending a new ot command.
  * @param  None
  * @retval None
  */
void Pre_OtCmdProcessing(void)
{
 800ff94:	b480      	push	{r7}
 800ff96:	af00      	add	r7, sp, #0

}
 800ff98:	bf00      	nop
 800ff9a:	46bd      	mov	sp, r7
 800ff9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffa0:	4770      	bx	lr
	...

0800ffa4 <Wait_Getting_Ack_From_M0>:
  *
  * @param  None
  * @retval None
  */
static void Wait_Getting_Ack_From_M0(void)
{
 800ffa4:	b480      	push	{r7}
 800ffa6:	af00      	add	r7, sp, #0
  while (FlagReceiveAckFromM0 == 0)
 800ffa8:	bf00      	nop
 800ffaa:	4b06      	ldr	r3, [pc, #24]	; (800ffc4 <Wait_Getting_Ack_From_M0+0x20>)
 800ffac:	681b      	ldr	r3, [r3, #0]
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d0fb      	beq.n	800ffaa <Wait_Getting_Ack_From_M0+0x6>
  {
  }
  FlagReceiveAckFromM0 = 0;
 800ffb2:	4b04      	ldr	r3, [pc, #16]	; (800ffc4 <Wait_Getting_Ack_From_M0+0x20>)
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	601a      	str	r2, [r3, #0]
}
 800ffb8:	bf00      	nop
 800ffba:	46bd      	mov	sp, r7
 800ffbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc0:	4770      	bx	lr
 800ffc2:	bf00      	nop
 800ffc4:	20005b3c 	.word	0x20005b3c

0800ffc8 <Receive_Ack_From_M0>:
  *         This function is called under interrupt.
  * @param  None
  * @retval None
  */
static void Receive_Ack_From_M0(void)
{
 800ffc8:	b480      	push	{r7}
 800ffca:	af00      	add	r7, sp, #0
  FlagReceiveAckFromM0 = 1;
 800ffcc:	4b03      	ldr	r3, [pc, #12]	; (800ffdc <Receive_Ack_From_M0+0x14>)
 800ffce:	2201      	movs	r2, #1
 800ffd0:	601a      	str	r2, [r3, #0]
}
 800ffd2:	bf00      	nop
 800ffd4:	46bd      	mov	sp, r7
 800ffd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffda:	4770      	bx	lr
 800ffdc:	20005b3c 	.word	0x20005b3c

0800ffe0 <Receive_Notification_From_M0>:
  *         This function is called under interrupt.
  * @param  None
  * @retval None
  */
static void Receive_Notification_From_M0(void)
{
 800ffe0:	b580      	push	{r7, lr}
 800ffe2:	af00      	add	r7, sp, #0
  CptReceiveMsgFromM0++;
 800ffe4:	4b06      	ldr	r3, [pc, #24]	; (8010000 <Receive_Notification_From_M0+0x20>)
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	3301      	adds	r3, #1
 800ffea:	4a05      	ldr	r2, [pc, #20]	; (8010000 <Receive_Notification_From_M0+0x20>)
 800ffec:	6013      	str	r3, [r2, #0]
  osThreadFlagsSet(OsTaskMsgM0ToM4Id,1);
 800ffee:	4b05      	ldr	r3, [pc, #20]	; (8010004 <Receive_Notification_From_M0+0x24>)
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	2101      	movs	r1, #1
 800fff4:	4618      	mov	r0, r3
 800fff6:	f7fb f9a3 	bl	800b340 <osThreadFlagsSet>
}
 800fffa:	bf00      	nop
 800fffc:	bd80      	pop	{r7, pc}
 800fffe:	bf00      	nop
 8010000:	20005b38 	.word	0x20005b38
 8010004:	20005b40 	.word	0x20005b40

08010008 <RxCpltCallback>:

#if (CFG_USB_INTERFACE_ENABLE != 0)
#else
#if (CFG_FULL_LOW_POWER == 0)
static void RxCpltCallback(void)
{
 8010008:	b580      	push	{r7, lr}
 801000a:	af00      	add	r7, sp, #0
  /* Filling buffer and wait for '\r' char */
  if (indexReceiveChar < C_SIZE_CMD_STRING)
 801000c:	4b12      	ldr	r3, [pc, #72]	; (8010058 <RxCpltCallback+0x50>)
 801000e:	881b      	ldrh	r3, [r3, #0]
 8010010:	b29b      	uxth	r3, r3
 8010012:	2bff      	cmp	r3, #255	; 0xff
 8010014:	d818      	bhi.n	8010048 <RxCpltCallback+0x40>
  {
    CommandString[indexReceiveChar++] = aRxBuffer[0];
 8010016:	4b10      	ldr	r3, [pc, #64]	; (8010058 <RxCpltCallback+0x50>)
 8010018:	881b      	ldrh	r3, [r3, #0]
 801001a:	b29b      	uxth	r3, r3
 801001c:	1c5a      	adds	r2, r3, #1
 801001e:	b291      	uxth	r1, r2
 8010020:	4a0d      	ldr	r2, [pc, #52]	; (8010058 <RxCpltCallback+0x50>)
 8010022:	8011      	strh	r1, [r2, #0]
 8010024:	461a      	mov	r2, r3
 8010026:	4b0d      	ldr	r3, [pc, #52]	; (801005c <RxCpltCallback+0x54>)
 8010028:	7819      	ldrb	r1, [r3, #0]
 801002a:	4b0d      	ldr	r3, [pc, #52]	; (8010060 <RxCpltCallback+0x58>)
 801002c:	5499      	strb	r1, [r3, r2]
    if (aRxBuffer[0] == '\r')
 801002e:	4b0b      	ldr	r3, [pc, #44]	; (801005c <RxCpltCallback+0x54>)
 8010030:	781b      	ldrb	r3, [r3, #0]
 8010032:	2b0d      	cmp	r3, #13
 8010034:	d108      	bne.n	8010048 <RxCpltCallback+0x40>
    {
      CptReceiveCmdFromUser = 1U;
 8010036:	4b0b      	ldr	r3, [pc, #44]	; (8010064 <RxCpltCallback+0x5c>)
 8010038:	2201      	movs	r2, #1
 801003a:	801a      	strh	r2, [r3, #0]

      /* UART task scheduling*/
      osThreadFlagsSet(OsTaskCliId,1);
 801003c:	4b0a      	ldr	r3, [pc, #40]	; (8010068 <RxCpltCallback+0x60>)
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	2101      	movs	r1, #1
 8010042:	4618      	mov	r0, r3
 8010044:	f7fb f97c 	bl	800b340 <osThreadFlagsSet>
    }
  }

  /* Once a character has been sent, put back the device in reception mode */
  HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1U, RxCpltCallback);
 8010048:	4b08      	ldr	r3, [pc, #32]	; (801006c <RxCpltCallback+0x64>)
 801004a:	2201      	movs	r2, #1
 801004c:	4903      	ldr	r1, [pc, #12]	; (801005c <RxCpltCallback+0x54>)
 801004e:	2000      	movs	r0, #0
 8010050:	f7f1 ff98 	bl	8001f84 <HW_UART_Receive_IT>
}
 8010054:	bf00      	nop
 8010056:	bd80      	pop	{r7, pc}
 8010058:	20005b2c 	.word	0x20005b2c
 801005c:	2000592c 	.word	0x2000592c
 8010060:	20005a2c 	.word	0x20005a2c
 8010064:	20005b2e 	.word	0x20005b2e
 8010068:	20005b44 	.word	0x20005b44
 801006c:	08010009 	.word	0x08010009

08010070 <Send_CLI_To_M0>:
 * @brief Process sends receive CLI command to M0.
 * @param  None
 * @retval None
 */
static void Send_CLI_To_M0(void)
{
 8010070:	b580      	push	{r7, lr}
 8010072:	af00      	add	r7, sp, #0
  memset(ThreadCliCmdBuffer.cmdserial.cmd.payload, 0x0U, 255U);
 8010074:	22ff      	movs	r2, #255	; 0xff
 8010076:	2100      	movs	r1, #0
 8010078:	4812      	ldr	r0, [pc, #72]	; (80100c4 <Send_CLI_To_M0+0x54>)
 801007a:	f000 fe90 	bl	8010d9e <memset>
  memcpy(ThreadCliCmdBuffer.cmdserial.cmd.payload, CommandString, indexReceiveChar);
 801007e:	4b12      	ldr	r3, [pc, #72]	; (80100c8 <Send_CLI_To_M0+0x58>)
 8010080:	881b      	ldrh	r3, [r3, #0]
 8010082:	b29b      	uxth	r3, r3
 8010084:	461a      	mov	r2, r3
 8010086:	4911      	ldr	r1, [pc, #68]	; (80100cc <Send_CLI_To_M0+0x5c>)
 8010088:	480e      	ldr	r0, [pc, #56]	; (80100c4 <Send_CLI_To_M0+0x54>)
 801008a:	f000 fe7d 	bl	8010d88 <memcpy>
  ThreadCliCmdBuffer.cmdserial.cmd.plen = indexReceiveChar;
 801008e:	4b0e      	ldr	r3, [pc, #56]	; (80100c8 <Send_CLI_To_M0+0x58>)
 8010090:	881b      	ldrh	r3, [r3, #0]
 8010092:	b29b      	uxth	r3, r3
 8010094:	b2da      	uxtb	r2, r3
 8010096:	4b0e      	ldr	r3, [pc, #56]	; (80100d0 <Send_CLI_To_M0+0x60>)
 8010098:	72da      	strb	r2, [r3, #11]
  ThreadCliCmdBuffer.cmdserial.cmd.cmdcode = 0x0;
 801009a:	4b0d      	ldr	r3, [pc, #52]	; (80100d0 <Send_CLI_To_M0+0x60>)
 801009c:	2200      	movs	r2, #0
 801009e:	725a      	strb	r2, [r3, #9]
 80100a0:	2200      	movs	r2, #0
 80100a2:	729a      	strb	r2, [r3, #10]

  /* Clear receive buffer, character counter and command complete */
  CptReceiveCmdFromUser = 0;
 80100a4:	4b0b      	ldr	r3, [pc, #44]	; (80100d4 <Send_CLI_To_M0+0x64>)
 80100a6:	2200      	movs	r2, #0
 80100a8:	801a      	strh	r2, [r3, #0]
  indexReceiveChar = 0;
 80100aa:	4b07      	ldr	r3, [pc, #28]	; (80100c8 <Send_CLI_To_M0+0x58>)
 80100ac:	2200      	movs	r2, #0
 80100ae:	801a      	strh	r2, [r3, #0]
  memset(CommandString, 0, C_SIZE_CMD_STRING);
 80100b0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80100b4:	2100      	movs	r1, #0
 80100b6:	4805      	ldr	r0, [pc, #20]	; (80100cc <Send_CLI_To_M0+0x5c>)
 80100b8:	f000 fe71 	bl	8010d9e <memset>

  TL_CLI_SendCmd();
 80100bc:	f7f9 fdb4 	bl	8009c28 <TL_CLI_SendCmd>
}
 80100c0:	bf00      	nop
 80100c2:	bd80      	pop	{r7, pc}
 80100c4:	20030b74 	.word	0x20030b74
 80100c8:	20005b2c 	.word	0x20005b2c
 80100cc:	20005a2c 	.word	0x20005a2c
 80100d0:	20030b68 	.word	0x20030b68
 80100d4:	20005b2e 	.word	0x20005b2e

080100d8 <Send_CLI_Ack_For_OT>:
 * @brief Send notification for CLI TL Channel.
 * @param  None
 * @retval None
 */
static void Send_CLI_Ack_For_OT(void)
{
 80100d8:	b580      	push	{r7, lr}
 80100da:	af00      	add	r7, sp, #0

  /* Notify M0 that characters have been sent to UART */
  TL_THREAD_CliSendAck();
 80100dc:	f7f9 fdc0 	bl	8009c60 <TL_THREAD_CliSendAck>
}
 80100e0:	bf00      	nop
 80100e2:	bd80      	pop	{r7, pc}

080100e4 <APP_THREAD_Init_UART_CLI>:
 * @brief Perform initialization of CLI UART interface.
 * @param  None
 * @retval None
 */
void APP_THREAD_Init_UART_CLI(void)
{
 80100e4:	b580      	push	{r7, lr}
 80100e6:	af00      	add	r7, sp, #0
#if (CFG_FULL_LOW_POWER == 0)
  OsTaskCliId = osThreadNew(APP_THREAD_FreeRTOSSendCLIToM0Task, NULL,&ThreadCliProcess_attr);
 80100e8:	4a08      	ldr	r2, [pc, #32]	; (801010c <APP_THREAD_Init_UART_CLI+0x28>)
 80100ea:	2100      	movs	r1, #0
 80100ec:	4808      	ldr	r0, [pc, #32]	; (8010110 <APP_THREAD_Init_UART_CLI+0x2c>)
 80100ee:	f7fb f881 	bl	800b1f4 <osThreadNew>
 80100f2:	4602      	mov	r2, r0
 80100f4:	4b07      	ldr	r3, [pc, #28]	; (8010114 <APP_THREAD_Init_UART_CLI+0x30>)
 80100f6:	601a      	str	r2, [r3, #0]
#endif /* (CFG_FULL_LOW_POWER == 0) */

#if (CFG_USB_INTERFACE_ENABLE != 0)
#else
#if (CFG_FULL_LOW_POWER == 0)
  MX_USART1_UART_Init();
 80100f8:	f7f2 fd50 	bl	8002b9c <MX_USART1_UART_Init>
  HW_UART_Receive_IT(CFG_CLI_UART, aRxBuffer, 1, RxCpltCallback);
 80100fc:	4b06      	ldr	r3, [pc, #24]	; (8010118 <APP_THREAD_Init_UART_CLI+0x34>)
 80100fe:	2201      	movs	r2, #1
 8010100:	4906      	ldr	r1, [pc, #24]	; (801011c <APP_THREAD_Init_UART_CLI+0x38>)
 8010102:	2000      	movs	r0, #0
 8010104:	f7f1 ff3e 	bl	8001f84 <HW_UART_Receive_IT>
#endif /* (CFG_FULL_LOW_POWER == 0) */
#endif /* (CFG_USB_INTERFACE_ENABLE != 0) */
}
 8010108:	bf00      	nop
 801010a:	bd80      	pop	{r7, pc}
 801010c:	080127a0 	.word	0x080127a0
 8010110:	0800fe3b 	.word	0x0800fe3b
 8010114:	20005b44 	.word	0x20005b44
 8010118:	08010009 	.word	0x08010009
 801011c:	2000592c 	.word	0x2000592c

08010120 <APP_THREAD_TL_THREAD_INIT>:
 * @brief Perform initialization of TL for THREAD.
 * @param  None
 * @retval None
 */
void APP_THREAD_TL_THREAD_INIT(void)
{
 8010120:	b580      	push	{r7, lr}
 8010122:	af00      	add	r7, sp, #0
  ThreadConfigBuffer.p_ThreadOtCmdRspBuffer = (uint8_t*)&ThreadOtCmdBuffer;
 8010124:	4b06      	ldr	r3, [pc, #24]	; (8010140 <APP_THREAD_TL_THREAD_INIT+0x20>)
 8010126:	4a07      	ldr	r2, [pc, #28]	; (8010144 <APP_THREAD_TL_THREAD_INIT+0x24>)
 8010128:	601a      	str	r2, [r3, #0]
  ThreadConfigBuffer.p_ThreadNotAckBuffer = (uint8_t*)ThreadNotifRspEvtBuffer;
 801012a:	4b05      	ldr	r3, [pc, #20]	; (8010140 <APP_THREAD_TL_THREAD_INIT+0x20>)
 801012c:	4a06      	ldr	r2, [pc, #24]	; (8010148 <APP_THREAD_TL_THREAD_INIT+0x28>)
 801012e:	609a      	str	r2, [r3, #8]
  ThreadConfigBuffer.p_ThreadCliRspBuffer = (uint8_t*)&ThreadCliCmdBuffer;
 8010130:	4b03      	ldr	r3, [pc, #12]	; (8010140 <APP_THREAD_TL_THREAD_INIT+0x20>)
 8010132:	4a06      	ldr	r2, [pc, #24]	; (801014c <APP_THREAD_TL_THREAD_INIT+0x2c>)
 8010134:	605a      	str	r2, [r3, #4]

  TL_THREAD_Init( &ThreadConfigBuffer );
 8010136:	4802      	ldr	r0, [pc, #8]	; (8010140 <APP_THREAD_TL_THREAD_INIT+0x20>)
 8010138:	f7f9 fd4c 	bl	8009bd4 <TL_THREAD_Init>
}
 801013c:	bf00      	nop
 801013e:	bd80      	pop	{r7, pc}
 8010140:	200301e0 	.word	0x200301e0
 8010144:	20030950 	.word	0x20030950
 8010148:	20030a5c 	.word	0x20030a5c
 801014c:	20030b68 	.word	0x20030b68

08010150 <TL_THREAD_CliNotReceived>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void TL_THREAD_CliNotReceived( TL_EvtPacket_t * Notbuffer )
{
 8010150:	b580      	push	{r7, lr}
 8010152:	b084      	sub	sp, #16
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
  TL_CmdPacket_t* l_CliBuffer = (TL_CmdPacket_t*)Notbuffer;
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	60fb      	str	r3, [r7, #12]
  uint8_t l_size = l_CliBuffer->cmdserial.cmd.plen;
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	7adb      	ldrb	r3, [r3, #11]
 8010160:	72fb      	strb	r3, [r7, #11]

  /* WORKAROUND: if string to output is "> " then respond directly to M0 and do not output it */
  if (strcmp((const char *)l_CliBuffer->cmdserial.cmd.payload, "> ") != 0)
 8010162:	68fb      	ldr	r3, [r7, #12]
 8010164:	330c      	adds	r3, #12
 8010166:	490b      	ldr	r1, [pc, #44]	; (8010194 <TL_THREAD_CliNotReceived+0x44>)
 8010168:	4618      	mov	r0, r3
 801016a:	f7f0 f809 	bl	8000180 <strcmp>
 801016e:	4603      	mov	r3, r0
 8010170:	2b00      	cmp	r3, #0
 8010172:	d009      	beq.n	8010188 <TL_THREAD_CliNotReceived+0x38>
  {
    /* Write to CLI UART */
#if (CFG_USB_INTERFACE_ENABLE != 0)
    VCP_SendData( l_CliBuffer->cmdserial.cmd.payload, l_size, HostTxCb);
#else
    HW_UART_Transmit_IT(CFG_CLI_UART, l_CliBuffer->cmdserial.cmd.payload, l_size, HostTxCb);
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	f103 010c 	add.w	r1, r3, #12
 801017a:	7afb      	ldrb	r3, [r7, #11]
 801017c:	b29a      	uxth	r2, r3
 801017e:	4b06      	ldr	r3, [pc, #24]	; (8010198 <TL_THREAD_CliNotReceived+0x48>)
 8010180:	2000      	movs	r0, #0
 8010182:	f7f1 ff39 	bl	8001ff8 <HW_UART_Transmit_IT>
  }
  else
  {
    Send_CLI_Ack_For_OT();
  }
}
 8010186:	e001      	b.n	801018c <TL_THREAD_CliNotReceived+0x3c>
    Send_CLI_Ack_For_OT();
 8010188:	f7ff ffa6 	bl	80100d8 <Send_CLI_Ack_For_OT>
}
 801018c:	bf00      	nop
 801018e:	3710      	adds	r7, #16
 8010190:	46bd      	mov	sp, r7
 8010192:	bd80      	pop	{r7, pc}
 8010194:	0801259c 	.word	0x0801259c
 8010198:	0801019d 	.word	0x0801019d

0801019c <HostTxCb>:
 *
 * @param   Notbuffer : a pointer to TL_EvtPacket_t
 * @return  None
 */
void HostTxCb(void)
{
 801019c:	b580      	push	{r7, lr}
 801019e:	af00      	add	r7, sp, #0
  Send_CLI_Ack_For_OT();
 80101a0:	f7ff ff9a 	bl	80100d8 <Send_CLI_Ack_For_OT>
}
 80101a4:	bf00      	nop
 80101a6:	bd80      	pop	{r7, pc}

080101a8 <APP_THREAD_ProcessMsgM0ToM4>:
 * @brief Process the messages coming from the M0.
 * @param  None
 * @retval None
 */
void APP_THREAD_ProcessMsgM0ToM4(void)
{
 80101a8:	b580      	push	{r7, lr}
 80101aa:	af00      	add	r7, sp, #0
  if (CptReceiveMsgFromM0 != 0)
 80101ac:	4b09      	ldr	r3, [pc, #36]	; (80101d4 <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 80101ae:	681b      	ldr	r3, [r3, #0]
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d00d      	beq.n	80101d0 <APP_THREAD_ProcessMsgM0ToM4+0x28>
  {
    /* If CptReceiveMsgFromM0 is > 1. it means that we did not serve all the events from the radio */
    if (CptReceiveMsgFromM0 > 1U)
 80101b4:	4b07      	ldr	r3, [pc, #28]	; (80101d4 <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 80101b6:	681b      	ldr	r3, [r3, #0]
 80101b8:	2b01      	cmp	r3, #1
 80101ba:	d904      	bls.n	80101c6 <APP_THREAD_ProcessMsgM0ToM4+0x1e>
    {
      APP_THREAD_Error(ERR_REC_MULTI_MSG_FROM_M0, 0);
 80101bc:	2100      	movs	r1, #0
 80101be:	200c      	movs	r0, #12
 80101c0:	f7ff fcc4 	bl	800fb4c <APP_THREAD_Error>
 80101c4:	e001      	b.n	80101ca <APP_THREAD_ProcessMsgM0ToM4+0x22>
    }
    else
    {
      OpenThread_CallBack_Processing();
 80101c6:	f7f9 ffb5 	bl	800a134 <OpenThread_CallBack_Processing>
    }
    /* Reset counter */
    CptReceiveMsgFromM0 = 0;
 80101ca:	4b02      	ldr	r3, [pc, #8]	; (80101d4 <APP_THREAD_ProcessMsgM0ToM4+0x2c>)
 80101cc:	2200      	movs	r2, #0
 80101ce:	601a      	str	r2, [r3, #0]
  }
}
 80101d0:	bf00      	nop
 80101d2:	bd80      	pop	{r7, pc}
 80101d4:	20005b38 	.word	0x20005b38

080101d8 <DISAPP_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void DISAPP_Init(void)
{
 80101d8:	b480      	push	{r7}
 80101da:	b083      	sub	sp, #12
 80101dc:	af00      	add	r7, sp, #0
  dis_information_data.pPayload = (uint8_t *)pnp_id;
  dis_information_data.Length = BLE_CFG_DIS_PNP_ID_LEN_MAX;
  DIS_UpdateChar(PNP_ID_UUID, &dis_information_data);
#endif
/* USER CODE END DISAPP_Init */
}
 80101de:	bf00      	nop
 80101e0:	370c      	adds	r7, #12
 80101e2:	46bd      	mov	sp, r7
 80101e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e8:	4770      	bx	lr
	...

080101ec <DTC_App_LinkReadyNotification>:

  return;
}

void DTC_App_LinkReadyNotification(uint16_t ConnectionHandle)
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b084      	sub	sp, #16
 80101f0:	af00      	add	r7, sp, #0
 80101f2:	4603      	mov	r3, r0
 80101f4:	80fb      	strh	r3, [r7, #6]
#if(CFG_SERVER_ONLY != 1)
  tBleStatus status;
  uint16_t enable_notification = 0x0001;
 80101f6:	2301      	movs	r3, #1
 80101f8:	81bb      	strh	r3, [r7, #12]
#endif  

  DataTransferClientContext.connHandle = ConnectionHandle;
 80101fa:	4a0f      	ldr	r2, [pc, #60]	; (8010238 <DTC_App_LinkReadyNotification+0x4c>)
 80101fc:	88fb      	ldrh	r3, [r7, #6]
 80101fe:	8013      	strh	r3, [r2, #0]

#if(CFG_BLE_CENTRAL != 1)
  GattProcReq(GATT_PROC_MTU_UPDATE);
 8010200:	2000      	movs	r0, #0
 8010202:	f000 f81b 	bl	801023c <GattProcReq>
#endif
#if(CFG_SERVER_ONLY != 1)
  GattProcReq(GATT_PROC_DISC_ALL_PRIMARY_SERVICES);
 8010206:	2001      	movs	r0, #1
 8010208:	f000 f818 	bl	801023c <GattProcReq>
  GattProcReq(GATT_PROC_DISC_ALL_CHAR_OF_DT_SERVICE);
 801020c:	2002      	movs	r0, #2
 801020e:	f000 f815 	bl	801023c <GattProcReq>
  GattProcReq(GATT_PROC_DISC_TX_CHAR_DESC);
 8010212:	2003      	movs	r0, #3
 8010214:	f000 f812 	bl	801023c <GattProcReq>
  /**
   * Enable notification on the remote server
   */
  APP_DBG_MSG("Enable notification on the remote server\n");

  status = aci_gatt_write_char_desc(
 8010218:	4b07      	ldr	r3, [pc, #28]	; (8010238 <DTC_App_LinkReadyNotification+0x4c>)
 801021a:	8818      	ldrh	r0, [r3, #0]
 801021c:	4b06      	ldr	r3, [pc, #24]	; (8010238 <DTC_App_LinkReadyNotification+0x4c>)
 801021e:	8919      	ldrh	r1, [r3, #8]
 8010220:	f107 030c 	add.w	r3, r7, #12
 8010224:	2202      	movs	r2, #2
 8010226:	f7f8 f9e9 	bl	80085fc <aci_gatt_write_char_desc>
 801022a:	4603      	mov	r3, r0
 801022c:	73fb      	strb	r3, [r7, #15]
#endif
  
#if(CFG_BLE_CENTRAL != 0)
    UTIL_SEQ_SetTask(1<<CFG_TASK_CONN_UPDATE_ID, CFG_SCH_PRIO_0); 
#endif
  return;
 801022e:	bf00      	nop
}
 8010230:	3710      	adds	r7, #16
 8010232:	46bd      	mov	sp, r7
 8010234:	bd80      	pop	{r7, pc}
 8010236:	bf00      	nop
 8010238:	20005f48 	.word	0x20005f48

0801023c <GattProcReq>:
//    UTIL_SEQ_SetTask(1 << CFG_TASK_APP_DATA_THROUGHPUT_ID, CFG_SCH_PRIO_0);
    return;
  }

  static void GattProcReq(GattProcId_t GattProcId)
  {
 801023c:	b580      	push	{r7, lr}
 801023e:	b084      	sub	sp, #16
 8010240:	af00      	add	r7, sp, #0
 8010242:	4603      	mov	r3, r0
 8010244:	71fb      	strb	r3, [r7, #7]
    tBleStatus status;

    switch(GattProcId)
 8010246:	79fb      	ldrb	r3, [r7, #7]
 8010248:	2b03      	cmp	r3, #3
 801024a:	d835      	bhi.n	80102b8 <GattProcReq+0x7c>
 801024c:	a201      	add	r2, pc, #4	; (adr r2, 8010254 <GattProcReq+0x18>)
 801024e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010252:	bf00      	nop
 8010254:	08010265 	.word	0x08010265
 8010258:	08010275 	.word	0x08010275
 801025c:	08010285 	.word	0x08010285
 8010260:	0801029d 	.word	0x0801029d
    {
      case GATT_PROC_MTU_UPDATE:
        APP_DBG_MSG("change ATT MTU size \n");

        status = aci_gatt_exchange_config(DataTransferClientContext.connHandle);
 8010264:	4b17      	ldr	r3, [pc, #92]	; (80102c4 <GattProcReq+0x88>)
 8010266:	881b      	ldrh	r3, [r3, #0]
 8010268:	4618      	mov	r0, r3
 801026a:	f7f8 f855 	bl	8008318 <aci_gatt_exchange_config>
 801026e:	4603      	mov	r3, r0
 8010270:	73fb      	strb	r3, [r7, #15]
          APP_DBG_MSG("change MTU cmd failure: 0x%x\n", status);
        }
//        UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_GATT_PROC_COMPLETE);

        APP_DBG_MSG("GATT_PROC_MTU_UPDATE complete event received \n");
        break;
 8010272:	e022      	b.n	80102ba <GattProcReq+0x7e>

      case GATT_PROC_DISC_ALL_PRIMARY_SERVICES:
        APP_DBG_MSG("Discover all primary services \n");

        status = aci_gatt_disc_all_primary_services(DataTransferClientContext.connHandle);
 8010274:	4b13      	ldr	r3, [pc, #76]	; (80102c4 <GattProcReq+0x88>)
 8010276:	881b      	ldrh	r3, [r3, #0]
 8010278:	4618      	mov	r0, r3
 801027a:	f7f8 f89b 	bl	80083b4 <aci_gatt_disc_all_primary_services>
 801027e:	4603      	mov	r3, r0
 8010280:	73fb      	strb	r3, [r7, #15]
          APP_DBG_MSG("Discover all primary services cmd failure: 0x%x\n", status);
        }
//        UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_GATT_PROC_COMPLETE);

        APP_DBG_MSG("GATT_PROC_DISC_ALL_PRIMARY_SERVICES complete event received \n");
        break;
 8010282:	e01a      	b.n	80102ba <GattProcReq+0x7e>

      case GATT_PROC_DISC_ALL_CHAR_OF_DT_SERVICE:
        APP_DBG_MSG("Discover all char of service \n");

        status = aci_gatt_disc_all_char_of_service(
 8010284:	4b0f      	ldr	r3, [pc, #60]	; (80102c4 <GattProcReq+0x88>)
 8010286:	8818      	ldrh	r0, [r3, #0]
 8010288:	4b0e      	ldr	r3, [pc, #56]	; (80102c4 <GattProcReq+0x88>)
 801028a:	8859      	ldrh	r1, [r3, #2]
 801028c:	4b0d      	ldr	r3, [pc, #52]	; (80102c4 <GattProcReq+0x88>)
 801028e:	889b      	ldrh	r3, [r3, #4]
 8010290:	461a      	mov	r2, r3
 8010292:	f7f8 f8dd 	bl	8008450 <aci_gatt_disc_all_char_of_service>
 8010296:	4603      	mov	r3, r0
 8010298:	73fb      	strb	r3, [r7, #15]
          APP_DBG_MSG("Discover all char of service cmd failure: 0x%x\n", status);
        }
//        UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_GATT_PROC_COMPLETE);

        APP_DBG_MSG("GATT_PROC_DISC_ALL_CHAR_OF_DT_SERVICE complete event received \n");
        break;
 801029a:	e00e      	b.n	80102ba <GattProcReq+0x7e>

      case GATT_PROC_DISC_TX_CHAR_DESC:
        APP_DBG_MSG("Discover Tx char descriptors \n");

        status = aci_gatt_disc_all_char_desc(
 801029c:	4b09      	ldr	r3, [pc, #36]	; (80102c4 <GattProcReq+0x88>)
 801029e:	8818      	ldrh	r0, [r3, #0]
 80102a0:	4b08      	ldr	r3, [pc, #32]	; (80102c4 <GattProcReq+0x88>)
 80102a2:	88d9      	ldrh	r1, [r3, #6]
            DataTransferClientContext.connHandle,
            DataTransferClientContext.DataTransferTxCharHdle,
            DataTransferClientContext.DataTransferTxCharHdle + 2);
 80102a4:	4b07      	ldr	r3, [pc, #28]	; (80102c4 <GattProcReq+0x88>)
 80102a6:	88db      	ldrh	r3, [r3, #6]
        status = aci_gatt_disc_all_char_desc(
 80102a8:	3302      	adds	r3, #2
 80102aa:	b29b      	uxth	r3, r3
 80102ac:	461a      	mov	r2, r3
 80102ae:	f7f8 f93a 	bl	8008526 <aci_gatt_disc_all_char_desc>
 80102b2:	4603      	mov	r3, r0
 80102b4:	73fb      	strb	r3, [r7, #15]
          APP_DBG_MSG("Discover Tx char descriptors cmd failure: 0x%x\n", status);
        }
//        UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_GATT_PROC_COMPLETE);

        APP_DBG_MSG("GATT_PROC_DISC_TX_CHAR_DESC complete event received \n");
        break;
 80102b6:	e000      	b.n	80102ba <GattProcReq+0x7e>

      default:
        break;
 80102b8:	bf00      	nop
    }
    return;
 80102ba:	bf00      	nop
  }
 80102bc:	3710      	adds	r7, #16
 80102be:	46bd      	mov	sp, r7
 80102c0:	bd80      	pop	{r7, pc}
 80102c2:	bf00      	nop
 80102c4:	20005f48 	.word	0x20005f48

080102c8 <DTS_App_Init>:
 *
 * PUBLIC FUNCTIONS
 *
 *************************************************************/
void DTS_App_Init(void)
{
 80102c8:	b580      	push	{r7, lr}
 80102ca:	b082      	sub	sp, #8
 80102cc:	af00      	add	r7, sp, #0
//  UTIL_SEQ_RegTask( 1<<CFG_TASK_SW2_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, DT_App_Button2_Trigger_Received);
//  UTIL_SEQ_RegTask( 1<<CFG_TASK_SW3_BUTTON_PUSHED_ID, UTIL_SEQ_RFU, DT_App_Button3_Trigger_Received);
//  UTIL_SEQ_RegTask( 1<<CFG_TASK_DATA_TRANSFER_UPDATE_ID, UTIL_SEQ_RFU, SendData);
//  UTIL_SEQ_RegTask( 1<<CFG_TASK_DATA_WRITE_ID, UTIL_SEQ_RFU, BLE_App_Delay_DataThroughput);

  DataWriteProcessId= osThreadNew(BLE_App_Delay_DataThroughput, NULL, &DataWriteProcess_attr);
 80102ce:	4a21      	ldr	r2, [pc, #132]	; (8010354 <DTS_App_Init+0x8c>)
 80102d0:	2100      	movs	r1, #0
 80102d2:	4821      	ldr	r0, [pc, #132]	; (8010358 <DTS_App_Init+0x90>)
 80102d4:	f7fa ff8e 	bl	800b1f4 <osThreadNew>
 80102d8:	4602      	mov	r2, r0
 80102da:	4b20      	ldr	r3, [pc, #128]	; (801035c <DTS_App_Init+0x94>)
 80102dc:	601a      	str	r2, [r3, #0]
  DataTransferProcessId= osThreadNew(SendData, NULL, &DataTransferProcess_attr);
 80102de:	4a20      	ldr	r2, [pc, #128]	; (8010360 <DTS_App_Init+0x98>)
 80102e0:	2100      	movs	r1, #0
 80102e2:	4820      	ldr	r0, [pc, #128]	; (8010364 <DTS_App_Init+0x9c>)
 80102e4:	f7fa ff86 	bl	800b1f4 <osThreadNew>
 80102e8:	4602      	mov	r2, r0
 80102ea:	4b1f      	ldr	r3, [pc, #124]	; (8010368 <DTS_App_Init+0xa0>)
 80102ec:	601a      	str	r2, [r3, #0]
  Button_SW1_ProcessId= osThreadNew(ButtonTriggerReceived, NULL, &Button_SW1_Process_attr);
 80102ee:	4a1f      	ldr	r2, [pc, #124]	; (801036c <DTS_App_Init+0xa4>)
 80102f0:	2100      	movs	r1, #0
 80102f2:	481f      	ldr	r0, [pc, #124]	; (8010370 <DTS_App_Init+0xa8>)
 80102f4:	f7fa ff7e 	bl	800b1f4 <osThreadNew>
 80102f8:	4602      	mov	r2, r0
 80102fa:	4b1e      	ldr	r3, [pc, #120]	; (8010374 <DTS_App_Init+0xac>)
 80102fc:	601a      	str	r2, [r3, #0]
  Button_SW2_ProcessId= osThreadNew(DT_App_Button2_Trigger_Received, NULL, &Button_SW2_Process_attr);
 80102fe:	4a1e      	ldr	r2, [pc, #120]	; (8010378 <DTS_App_Init+0xb0>)
 8010300:	2100      	movs	r1, #0
 8010302:	481e      	ldr	r0, [pc, #120]	; (801037c <DTS_App_Init+0xb4>)
 8010304:	f7fa ff76 	bl	800b1f4 <osThreadNew>
 8010308:	4602      	mov	r2, r0
 801030a:	4b1d      	ldr	r3, [pc, #116]	; (8010380 <DTS_App_Init+0xb8>)
 801030c:	601a      	str	r2, [r3, #0]
  Button_SW3_ProcessId= osThreadNew(DT_App_Button3_Trigger_Received, NULL, &Button_SW3_Process_attr);
 801030e:	4a1d      	ldr	r2, [pc, #116]	; (8010384 <DTS_App_Init+0xbc>)
 8010310:	2100      	movs	r1, #0
 8010312:	481d      	ldr	r0, [pc, #116]	; (8010388 <DTS_App_Init+0xc0>)
 8010314:	f7fa ff6e 	bl	800b1f4 <osThreadNew>
 8010318:	4602      	mov	r2, r0
 801031a:	4b1c      	ldr	r3, [pc, #112]	; (801038c <DTS_App_Init+0xc4>)
 801031c:	601a      	str	r2, [r3, #0]


  /**
   * Initialize data buffer
   */
  for (i=0 ; i<(DATA_NOTIFICATION_MAX_PACKET_SIZE-1) ; i++)
 801031e:	2300      	movs	r3, #0
 8010320:	71fb      	strb	r3, [r7, #7]
 8010322:	e006      	b.n	8010332 <DTS_App_Init+0x6a>
  {
    Notification_Data_Buffer[i] = i;
 8010324:	79fb      	ldrb	r3, [r7, #7]
 8010326:	491a      	ldr	r1, [pc, #104]	; (8010390 <DTS_App_Init+0xc8>)
 8010328:	79fa      	ldrb	r2, [r7, #7]
 801032a:	54ca      	strb	r2, [r1, r3]
  for (i=0 ; i<(DATA_NOTIFICATION_MAX_PACKET_SIZE-1) ; i++)
 801032c:	79fb      	ldrb	r3, [r7, #7]
 801032e:	3301      	adds	r3, #1
 8010330:	71fb      	strb	r3, [r7, #7]
 8010332:	79fb      	ldrb	r3, [r7, #7]
 8010334:	2bee      	cmp	r3, #238	; 0xee
 8010336:	d9f5      	bls.n	8010324 <DTS_App_Init+0x5c>
  }

  DataTransferServerContext.NotificationTransferReq = DTS_APP_TRANSFER_REQ_OFF;
 8010338:	4b16      	ldr	r3, [pc, #88]	; (8010394 <DTS_App_Init+0xcc>)
 801033a:	2200      	movs	r2, #0
 801033c:	741a      	strb	r2, [r3, #16]
  DataTransferServerContext.ButtonTransferReq = DTS_APP_TRANSFER_REQ_OFF;
 801033e:	4b15      	ldr	r3, [pc, #84]	; (8010394 <DTS_App_Init+0xcc>)
 8010340:	2200      	movs	r2, #0
 8010342:	745a      	strb	r2, [r3, #17]
  DataTransferServerContext.DtFlowStatus = DTS_APP_FLOW_ON;
 8010344:	4b13      	ldr	r3, [pc, #76]	; (8010394 <DTS_App_Init+0xcc>)
 8010346:	2201      	movs	r2, #1
 8010348:	749a      	strb	r2, [r3, #18]
}
 801034a:	bf00      	nop
 801034c:	3708      	adds	r7, #8
 801034e:	46bd      	mov	sp, r7
 8010350:	bd80      	pop	{r7, pc}
 8010352:	bf00      	nop
 8010354:	080127c4 	.word	0x080127c4
 8010358:	080104d5 	.word	0x080104d5
 801035c:	20005f1c 	.word	0x20005f1c
 8010360:	080127e8 	.word	0x080127e8
 8010364:	080103bd 	.word	0x080103bd
 8010368:	20005f3c 	.word	0x20005f3c
 801036c:	0801280c 	.word	0x0801280c
 8010370:	0801045d 	.word	0x0801045d
 8010374:	20005f38 	.word	0x20005f38
 8010378:	08012830 	.word	0x08012830
 801037c:	0801049d 	.word	0x0801049d
 8010380:	20005f34 	.word	0x20005f34
 8010384:	08012854 	.word	0x08012854
 8010388:	080104bd 	.word	0x080104bd
 801038c:	20005f18 	.word	0x20005f18
 8010390:	20005b48 	.word	0x20005b48
 8010394:	20005f58 	.word	0x20005f58

08010398 <DTS_App_TxPoolAvailableNotification>:
//    UTIL_SEQ_SetTask(1 << CFG_TASK_SW3_BUTTON_PUSHED_ID, CFG_SCH_PRIO_0);
	  osThreadFlagsSet( Button_SW2_ProcessId, 1 );
}

void DTS_App_TxPoolAvailableNotification(void)
{
 8010398:	b580      	push	{r7, lr}
 801039a:	af00      	add	r7, sp, #0
  DataTransferServerContext.DtFlowStatus = DTS_APP_FLOW_ON;
 801039c:	4b05      	ldr	r3, [pc, #20]	; (80103b4 <DTS_App_TxPoolAvailableNotification+0x1c>)
 801039e:	2201      	movs	r2, #1
 80103a0:	749a      	strb	r2, [r3, #18]
//  UTIL_SEQ_SetTask(1 << CFG_TASK_DATA_TRANSFER_UPDATE_ID, CFG_SCH_PRIO_0);
  osThreadFlagsSet( DataTransferProcessId, 1 );
 80103a2:	4b05      	ldr	r3, [pc, #20]	; (80103b8 <DTS_App_TxPoolAvailableNotification+0x20>)
 80103a4:	681b      	ldr	r3, [r3, #0]
 80103a6:	2101      	movs	r1, #1
 80103a8:	4618      	mov	r0, r3
 80103aa:	f7fa ffc9 	bl	800b340 <osThreadFlagsSet>

  return;
 80103ae:	bf00      	nop
}
 80103b0:	bd80      	pop	{r7, pc}
 80103b2:	bf00      	nop
 80103b4:	20005f58 	.word	0x20005f58
 80103b8:	20005f3c 	.word	0x20005f3c

080103bc <SendData>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
void SendData( void * argument )
{
 80103bc:	b580      	push	{r7, lr}
 80103be:	b084      	sub	sp, #16
 80103c0:	af00      	add	r7, sp, #0
 80103c2:	6078      	str	r0, [r7, #4]
	UNUSED(argument);
	  for(;;)
	  {
	    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 80103c4:	f04f 32ff 	mov.w	r2, #4294967295
 80103c8:	2100      	movs	r1, #0
 80103ca:	2001      	movs	r0, #1
 80103cc:	f7fb f81a 	bl	800b404 <osThreadFlagsWait>

  tBleStatus status = BLE_STATUS_INVALID_PARAMS;
 80103d0:	2342      	movs	r3, #66	; 0x42
 80103d2:	73fb      	strb	r3, [r7, #15]
  uint8_t crc_result;

  if( (DataTransferServerContext.ButtonTransferReq != DTS_APP_TRANSFER_REQ_OFF)
 80103d4:	4b1e      	ldr	r3, [pc, #120]	; (8010450 <SendData+0x94>)
 80103d6:	7c5b      	ldrb	r3, [r3, #17]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d0f3      	beq.n	80103c4 <SendData+0x8>
      && (DataTransferServerContext.NotificationTransferReq != DTS_APP_TRANSFER_REQ_OFF)
 80103dc:	4b1c      	ldr	r3, [pc, #112]	; (8010450 <SendData+0x94>)
 80103de:	7c1b      	ldrb	r3, [r3, #16]
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d0ef      	beq.n	80103c4 <SendData+0x8>
      && (DataTransferServerContext.DtFlowStatus != DTS_APP_FLOW_OFF) )
 80103e4:	4b1a      	ldr	r3, [pc, #104]	; (8010450 <SendData+0x94>)
 80103e6:	7c9b      	ldrb	r3, [r3, #18]
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d0eb      	beq.n	80103c4 <SendData+0x8>
  {   
    /*Data Packet to send to remote*/
    Notification_Data_Buffer[0] += 1;
 80103ec:	4b19      	ldr	r3, [pc, #100]	; (8010454 <SendData+0x98>)
 80103ee:	781b      	ldrb	r3, [r3, #0]
 80103f0:	3301      	adds	r3, #1
 80103f2:	b2da      	uxtb	r2, r3
 80103f4:	4b17      	ldr	r3, [pc, #92]	; (8010454 <SendData+0x98>)
 80103f6:	701a      	strb	r2, [r3, #0]
    /* compute CRC */
    crc_result = APP_BLE_ComputeCRC8((uint8_t*) Notification_Data_Buffer, (DATA_NOTIFICATION_MAX_PACKET_SIZE - 1));
 80103f8:	21ef      	movs	r1, #239	; 0xef
 80103fa:	4816      	ldr	r0, [pc, #88]	; (8010454 <SendData+0x98>)
 80103fc:	f7ff fa7c 	bl	800f8f8 <APP_BLE_ComputeCRC8>
 8010400:	4603      	mov	r3, r0
 8010402:	73bb      	strb	r3, [r7, #14]
    Notification_Data_Buffer[DATA_NOTIFICATION_MAX_PACKET_SIZE - 1] = crc_result;
 8010404:	4a13      	ldr	r2, [pc, #76]	; (8010454 <SendData+0x98>)
 8010406:	7bbb      	ldrb	r3, [r7, #14]
 8010408:	f882 30ef 	strb.w	r3, [r2, #239]	; 0xef

    DataTransferServerContext.TxData.pPayload = Notification_Data_Buffer;
 801040c:	4b10      	ldr	r3, [pc, #64]	; (8010450 <SendData+0x94>)
 801040e:	4a11      	ldr	r2, [pc, #68]	; (8010454 <SendData+0x98>)
 8010410:	601a      	str	r2, [r3, #0]
    //DataTransferServerContext.TxData.Length = DATA_NOTIFICATION_MAX_PACKET_SIZE; /* DATA_NOTIFICATION_MAX_PACKET_SIZE */
    DataTransferServerContext.TxData.Length =  DATA_NOTIFICATION_MAX_PACKET_SIZE; //Att_Mtu_Exchanged-10;
 8010412:	4b0f      	ldr	r3, [pc, #60]	; (8010450 <SendData+0x94>)
 8010414:	22f0      	movs	r2, #240	; 0xf0
 8010416:	60da      	str	r2, [r3, #12]

    status = DTS_STM_UpdateChar(DATA_TRANSFER_TX_CHAR_UUID, (uint8_t *) &DataTransferServerContext.TxData);
 8010418:	490d      	ldr	r1, [pc, #52]	; (8010450 <SendData+0x94>)
 801041a:	f64f 6081 	movw	r0, #65153	; 0xfe81
 801041e:	f000 f893 	bl	8010548 <DTS_STM_UpdateChar>
 8010422:	4603      	mov	r3, r0
 8010424:	73fb      	strb	r3, [r7, #15]
    if (status == BLE_STATUS_INSUFFICIENT_RESOURCES)
 8010426:	7bfb      	ldrb	r3, [r7, #15]
 8010428:	2b64      	cmp	r3, #100	; 0x64
 801042a:	d109      	bne.n	8010440 <SendData+0x84>
    {
      DataTransferServerContext.DtFlowStatus = DTS_APP_FLOW_OFF;
 801042c:	4b08      	ldr	r3, [pc, #32]	; (8010450 <SendData+0x94>)
 801042e:	2200      	movs	r2, #0
 8010430:	749a      	strb	r2, [r3, #18]
      (Notification_Data_Buffer[0])-=1;
 8010432:	4b08      	ldr	r3, [pc, #32]	; (8010454 <SendData+0x98>)
 8010434:	781b      	ldrb	r3, [r3, #0]
 8010436:	3b01      	subs	r3, #1
 8010438:	b2da      	uxtb	r2, r3
 801043a:	4b06      	ldr	r3, [pc, #24]	; (8010454 <SendData+0x98>)
 801043c:	701a      	strb	r2, [r3, #0]
 801043e:	e7c1      	b.n	80103c4 <SendData+0x8>
    }
    else
    {
//      UTIL_SEQ_SetTask(1 << CFG_TASK_DATA_TRANSFER_UPDATE_ID, CFG_SCH_PRIO_0);
    	osThreadFlagsSet( DataTransferProcessId, 1 );
 8010440:	4b05      	ldr	r3, [pc, #20]	; (8010458 <SendData+0x9c>)
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	2101      	movs	r1, #1
 8010446:	4618      	mov	r0, r3
 8010448:	f7fa ff7a 	bl	800b340 <osThreadFlagsSet>
	  {
 801044c:	e7ba      	b.n	80103c4 <SendData+0x8>
 801044e:	bf00      	nop
 8010450:	20005f58 	.word	0x20005f58
 8010454:	20005b48 	.word	0x20005b48
 8010458:	20005f3c 	.word	0x20005f3c

0801045c <ButtonTriggerReceived>:
void Resume_Notification(void)
{
  DataTransferServerContext.DtFlowStatus = DTS_APP_FLOW_ON;
}
void ButtonTriggerReceived( void * argument )
{
 801045c:	b580      	push	{r7, lr}
 801045e:	b082      	sub	sp, #8
 8010460:	af00      	add	r7, sp, #0
 8010462:	6078      	str	r0, [r7, #4]
	UNUSED(argument);
	  for(;;)
	  {
	    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 8010464:	f04f 32ff 	mov.w	r2, #4294967295
 8010468:	2100      	movs	r1, #0
 801046a:	2001      	movs	r0, #1
 801046c:	f7fa ffca 	bl	800b404 <osThreadFlagsWait>
  if(DataTransferServerContext.ButtonTransferReq != DTS_APP_TRANSFER_REQ_OFF)
 8010470:	4b08      	ldr	r3, [pc, #32]	; (8010494 <ButtonTriggerReceived+0x38>)
 8010472:	7c5b      	ldrb	r3, [r3, #17]
 8010474:	2b00      	cmp	r3, #0
 8010476:	d003      	beq.n	8010480 <ButtonTriggerReceived+0x24>
  {
//    BSP_LED_Off(LED_BLUE);
    DataTransferServerContext.ButtonTransferReq = DTS_APP_TRANSFER_REQ_OFF;
 8010478:	4b06      	ldr	r3, [pc, #24]	; (8010494 <ButtonTriggerReceived+0x38>)
 801047a:	2200      	movs	r2, #0
 801047c:	745a      	strb	r2, [r3, #17]
 801047e:	e7f1      	b.n	8010464 <ButtonTriggerReceived+0x8>
  }
  else
  {
//    BSP_LED_On(LED_BLUE);
    DataTransferServerContext.ButtonTransferReq = DTS_APP_TRANSFER_REQ_ON;
 8010480:	4b04      	ldr	r3, [pc, #16]	; (8010494 <ButtonTriggerReceived+0x38>)
 8010482:	2201      	movs	r2, #1
 8010484:	745a      	strb	r2, [r3, #17]
//    UTIL_SEQ_SetTask(1 << CFG_TASK_DATA_TRANSFER_UPDATE_ID, CFG_SCH_PRIO_0);
    osThreadFlagsSet( DataTransferProcessId, 1 );
 8010486:	4b04      	ldr	r3, [pc, #16]	; (8010498 <ButtonTriggerReceived+0x3c>)
 8010488:	681b      	ldr	r3, [r3, #0]
 801048a:	2101      	movs	r1, #1
 801048c:	4618      	mov	r0, r3
 801048e:	f7fa ff57 	bl	800b340 <osThreadFlagsSet>
	    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 8010492:	e7e7      	b.n	8010464 <ButtonTriggerReceived+0x8>
 8010494:	20005f58 	.word	0x20005f58
 8010498:	20005f3c 	.word	0x20005f3c

0801049c <DT_App_Button2_Trigger_Received>:
	  }
//  return;
}

void DT_App_Button2_Trigger_Received( void * argument )
{
 801049c:	b580      	push	{r7, lr}
 801049e:	b082      	sub	sp, #8
 80104a0:	af00      	add	r7, sp, #0
 80104a2:	6078      	str	r0, [r7, #4]
	UNUSED(argument);
	  for(;;)
	  {
	    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 80104a4:	f04f 32ff 	mov.w	r2, #4294967295
 80104a8:	2100      	movs	r1, #0
 80104aa:	2001      	movs	r0, #1
 80104ac:	f7fa ffaa 	bl	800b404 <osThreadFlagsWait>
  APP_DBG_MSG("change PHY \n");
  BLE_SVC_GAP_Change_PHY();
 80104b0:	f7ff faa0 	bl	800f9f4 <BLE_SVC_GAP_Change_PHY>
  return;
 80104b4:	bf00      	nop
	  }
}
 80104b6:	3708      	adds	r7, #8
 80104b8:	46bd      	mov	sp, r7
 80104ba:	bd80      	pop	{r7, pc}

080104bc <DT_App_Button3_Trigger_Received>:
    BLE_SVC_GAP_Security_Req();
  }
}

void DT_App_Button3_Trigger_Received(void * argument)
{
 80104bc:	b580      	push	{r7, lr}
 80104be:	b082      	sub	sp, #8
 80104c0:	af00      	add	r7, sp, #0
 80104c2:	6078      	str	r0, [r7, #4]
	UNUSED(argument);
	  for(;;)
	  {
	    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 80104c4:	f04f 32ff 	mov.w	r2, #4294967295
 80104c8:	2100      	movs	r1, #0
 80104ca:	2001      	movs	r0, #1
 80104cc:	f7fa ff9a 	bl	800b404 <osThreadFlagsWait>
 80104d0:	e7f8      	b.n	80104c4 <DT_App_Button3_Trigger_Received+0x8>
	...

080104d4 <BLE_App_Delay_DataThroughput>:
//  Appli_UpdateButtonState(BSP_PB_GetState(BUTTON_SW3) == BUTTON_PRESSED);
	  }
}

void BLE_App_Delay_DataThroughput(void * argument)
{
 80104d4:	b580      	push	{r7, lr}
 80104d6:	b088      	sub	sp, #32
 80104d8:	af00      	add	r7, sp, #0
 80104da:	6078      	str	r0, [r7, #4]
	UNUSED(argument);
	  for(;;)
	  {
	    osThreadFlagsWait( 1, osFlagsWaitAny, osWaitForever);
 80104dc:	f04f 32ff 	mov.w	r2, #4294967295
 80104e0:	2100      	movs	r1, #0
 80104e2:	2001      	movs	r0, #1
 80104e4:	f7fa ff8e 	bl	800b404 <osThreadFlagsWait>
  uint32_t DataThroughput;
  DTS_STM_Payload_t ThroughputToSend; 
  
  DataThroughput = (uint32_t)(DataReceived/TIMEUNIT);
 80104e8:	4b08      	ldr	r3, [pc, #32]	; (801050c <BLE_App_Delay_DataThroughput+0x38>)
 80104ea:	681b      	ldr	r3, [r3, #0]
 80104ec:	61fb      	str	r3, [r7, #28]
  APP_DBG_MSG("DataThroughput = %ld  bytes/s\n", DataThroughput);
  
  ThroughputToSend.Length = 4;
 80104ee:	2304      	movs	r3, #4
 80104f0:	61bb      	str	r3, [r7, #24]
  ThroughputToSend.pPayload = (uint8_t*)&DataThroughput;
 80104f2:	f107 031c 	add.w	r3, r7, #28
 80104f6:	60fb      	str	r3, [r7, #12]
  
  DTS_STM_UpdateCharThroughput( (DTS_STM_Payload_t*) &ThroughputToSend);  
 80104f8:	f107 030c 	add.w	r3, r7, #12
 80104fc:	4618      	mov	r0, r3
 80104fe:	f000 f83d 	bl	801057c <DTS_STM_UpdateCharThroughput>
  DataReceived = 0;
 8010502:	4b02      	ldr	r3, [pc, #8]	; (801050c <BLE_App_Delay_DataThroughput+0x38>)
 8010504:	2200      	movs	r2, #0
 8010506:	601a      	str	r2, [r3, #0]
	  {
 8010508:	e7e8      	b.n	80104dc <BLE_App_Delay_DataThroughput+0x8>
 801050a:	bf00      	nop
 801050c:	20005f54 	.word	0x20005f54

08010510 <TX_Update_Char>:
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * @param  pFeatureValue: The address of the new value to be written
 * @retval None
 */
static tBleStatus TX_Update_Char( DTS_STM_Payload_t *pDataValue )
{
 8010510:	b580      	push	{r7, lr}
 8010512:	b086      	sub	sp, #24
 8010514:	af02      	add	r7, sp, #8
 8010516:	6078      	str	r0, [r7, #4]
  tBleStatus ret;

  /**
   *  Notification Data Transfer Packet
   */
  ret = aci_gatt_update_char_value(
 8010518:	4b0a      	ldr	r3, [pc, #40]	; (8010544 <TX_Update_Char+0x34>)
 801051a:	8818      	ldrh	r0, [r3, #0]
 801051c:	4b09      	ldr	r3, [pc, #36]	; (8010544 <TX_Update_Char+0x34>)
 801051e:	8859      	ldrh	r1, [r3, #2]
                                   aDataTransferContext.DataTransferSvcHdle,
                                   aDataTransferContext.DataTransferTxCharHdle,
                                   0, /* charValOffset */
                                   pDataValue->Length, /* charValueLen */
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	68db      	ldr	r3, [r3, #12]
  ret = aci_gatt_update_char_value(
 8010524:	b2da      	uxtb	r2, r3
                                   (uint8_t *) pDataValue->pPayload);
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	681b      	ldr	r3, [r3, #0]
  ret = aci_gatt_update_char_value(
 801052a:	9300      	str	r3, [sp, #0]
 801052c:	4613      	mov	r3, r2
 801052e:	2200      	movs	r2, #0
 8010530:	f7f7 fe6b 	bl	800820a <aci_gatt_update_char_value>
 8010534:	4603      	mov	r3, r0
 8010536:	73fb      	strb	r3, [r7, #15]

  return ret;
 8010538:	7bfb      	ldrb	r3, [r7, #15]
}/* end TX_Update_Char() */
 801053a:	4618      	mov	r0, r3
 801053c:	3710      	adds	r7, #16
 801053e:	46bd      	mov	sp, r7
 8010540:	bd80      	pop	{r7, pc}
 8010542:	bf00      	nop
 8010544:	20005c38 	.word	0x20005c38

08010548 <DTS_STM_UpdateChar>:
 * @param  UUID: UUID of the characteristic
 * @param  Service_Instance: Instance of the service to which the characteristic belongs
 * 
 */
tBleStatus DTS_STM_UpdateChar( uint16_t UUID , uint8_t *pPayload )
{
 8010548:	b580      	push	{r7, lr}
 801054a:	b084      	sub	sp, #16
 801054c:	af00      	add	r7, sp, #0
 801054e:	4603      	mov	r3, r0
 8010550:	6039      	str	r1, [r7, #0]
 8010552:	80fb      	strh	r3, [r7, #6]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 8010554:	2342      	movs	r3, #66	; 0x42
 8010556:	73fb      	strb	r3, [r7, #15]
  switch (UUID)
 8010558:	88fb      	ldrh	r3, [r7, #6]
 801055a:	f64f 6281 	movw	r2, #65153	; 0xfe81
 801055e:	4293      	cmp	r3, r2
 8010560:	d000      	beq.n	8010564 <DTS_STM_UpdateChar+0x1c>
    case DATA_TRANSFER_TX_CHAR_UUID:
      result = TX_Update_Char((DTS_STM_Payload_t*) pPayload);
      break;

    default:
      break;
 8010562:	e005      	b.n	8010570 <DTS_STM_UpdateChar+0x28>
      result = TX_Update_Char((DTS_STM_Payload_t*) pPayload);
 8010564:	6838      	ldr	r0, [r7, #0]
 8010566:	f7ff ffd3 	bl	8010510 <TX_Update_Char>
 801056a:	4603      	mov	r3, r0
 801056c:	73fb      	strb	r3, [r7, #15]
      break;
 801056e:	bf00      	nop
  }
  return result;
 8010570:	7bfb      	ldrb	r3, [r7, #15]
}/* end DTS_STM_UpdateChar() */
 8010572:	4618      	mov	r0, r3
 8010574:	3710      	adds	r7, #16
 8010576:	46bd      	mov	sp, r7
 8010578:	bd80      	pop	{r7, pc}
	...

0801057c <DTS_STM_UpdateCharThroughput>:

tBleStatus DTS_STM_UpdateCharThroughput(DTS_STM_Payload_t *pDataValue )
{
 801057c:	b580      	push	{r7, lr}
 801057e:	b086      	sub	sp, #24
 8010580:	af02      	add	r7, sp, #8
 8010582:	6078      	str	r0, [r7, #4]
  tBleStatus result = BLE_STATUS_INVALID_PARAMS;
 8010584:	2342      	movs	r3, #66	; 0x42
 8010586:	73fb      	strb	r3, [r7, #15]
  /**
   *  Notification Data Transfer Packet
   */
  result = aci_gatt_update_char_value(
 8010588:	4b0a      	ldr	r3, [pc, #40]	; (80105b4 <DTS_STM_UpdateCharThroughput+0x38>)
 801058a:	8818      	ldrh	r0, [r3, #0]
 801058c:	4b09      	ldr	r3, [pc, #36]	; (80105b4 <DTS_STM_UpdateCharThroughput+0x38>)
 801058e:	88d9      	ldrh	r1, [r3, #6]
                                   aDataTransferContext.DataTransferSvcHdle,
                                   aDataTransferContext.DataTransferTxChar3Hdle,
                                   0, /* charValOffset */
                                   pDataValue->Length, /* charValueLen */
 8010590:	687b      	ldr	r3, [r7, #4]
 8010592:	68db      	ldr	r3, [r3, #12]
  result = aci_gatt_update_char_value(
 8010594:	b2da      	uxtb	r2, r3
                                   (uint8_t *) pDataValue->pPayload);
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	681b      	ldr	r3, [r3, #0]
  result = aci_gatt_update_char_value(
 801059a:	9300      	str	r3, [sp, #0]
 801059c:	4613      	mov	r3, r2
 801059e:	2200      	movs	r2, #0
 80105a0:	f7f7 fe33 	bl	800820a <aci_gatt_update_char_value>
 80105a4:	4603      	mov	r3, r0
 80105a6:	73fb      	strb	r3, [r7, #15]
  return result;
 80105a8:	7bfb      	ldrb	r3, [r7, #15]
}/* end DTS_STM_UpdateChar() */
 80105aa:	4618      	mov	r0, r3
 80105ac:	3710      	adds	r7, #16
 80105ae:	46bd      	mov	sp, r7
 80105b0:	bd80      	pop	{r7, pc}
 80105b2:	bf00      	nop
 80105b4:	20005c38 	.word	0x20005c38

080105b8 <P2PS_STM_App_Notification>:
static void P2PS_APP_LED_BUTTON_context_Init(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification)
{
 80105b8:	b480      	push	{r7}
 80105ba:	b083      	sub	sp, #12
 80105bc:	af00      	add	r7, sp, #0
 80105be:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_STM_App_Notification_1 */

/* USER CODE END P2PS_STM_App_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	781b      	ldrb	r3, [r3, #0]
 80105c4:	2b01      	cmp	r3, #1
 80105c6:	d008      	beq.n	80105da <P2PS_STM_App_Notification+0x22>
 80105c8:	2b03      	cmp	r3, #3
 80105ca:	d00a      	beq.n	80105e2 <P2PS_STM_App_Notification+0x2a>
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d000      	beq.n	80105d2 <P2PS_STM_App_Notification+0x1a>

    default:
/* USER CODE BEGIN P2PS_STM_App_Notification_default */
      
/* USER CODE END P2PS_STM_App_Notification_default */
      break;
 80105d0:	e036      	b.n	8010640 <P2PS_STM_App_Notification+0x88>
      P2P_Server_App_Context.Notification_Status = 1;
 80105d2:	4b1e      	ldr	r3, [pc, #120]	; (801064c <P2PS_STM_App_Notification+0x94>)
 80105d4:	2201      	movs	r2, #1
 80105d6:	701a      	strb	r2, [r3, #0]
      break;
 80105d8:	e032      	b.n	8010640 <P2PS_STM_App_Notification+0x88>
      P2P_Server_App_Context.Notification_Status = 0;
 80105da:	4b1c      	ldr	r3, [pc, #112]	; (801064c <P2PS_STM_App_Notification+0x94>)
 80105dc:	2200      	movs	r2, #0
 80105de:	701a      	strb	r2, [r3, #0]
      break;
 80105e0:	e02e      	b.n	8010640 <P2PS_STM_App_Notification+0x88>
      if(pNotification->DataTransfered.pPayload[0] == 0x00){ /* ALL Deviceselected - may be necessary as LB Routeur informs all connection */
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	685b      	ldr	r3, [r3, #4]
 80105e6:	781b      	ldrb	r3, [r3, #0]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d111      	bne.n	8010610 <P2PS_STM_App_Notification+0x58>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	685b      	ldr	r3, [r3, #4]
 80105f0:	3301      	adds	r3, #1
 80105f2:	781b      	ldrb	r3, [r3, #0]
 80105f4:	2b01      	cmp	r3, #1
 80105f6:	d102      	bne.n	80105fe <P2PS_STM_App_Notification+0x46>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 80105f8:	4b14      	ldr	r3, [pc, #80]	; (801064c <P2PS_STM_App_Notification+0x94>)
 80105fa:	2201      	movs	r2, #1
 80105fc:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 80105fe:	687b      	ldr	r3, [r7, #4]
 8010600:	685b      	ldr	r3, [r3, #4]
 8010602:	3301      	adds	r3, #1
 8010604:	781b      	ldrb	r3, [r3, #0]
 8010606:	2b00      	cmp	r3, #0
 8010608:	d102      	bne.n	8010610 <P2PS_STM_App_Notification+0x58>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 801060a:	4b10      	ldr	r3, [pc, #64]	; (801064c <P2PS_STM_App_Notification+0x94>)
 801060c:	2200      	movs	r2, #0
 801060e:	709a      	strb	r2, [r3, #2]
      if(pNotification->DataTransfered.pPayload[0] == 0x01){ /* end device 1 selected - may be necessary as LB Routeur informs all connection */
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	685b      	ldr	r3, [r3, #4]
 8010614:	781b      	ldrb	r3, [r3, #0]
 8010616:	2b01      	cmp	r3, #1
 8010618:	d111      	bne.n	801063e <P2PS_STM_App_Notification+0x86>
        if(pNotification->DataTransfered.pPayload[1] == 0x01)
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	685b      	ldr	r3, [r3, #4]
 801061e:	3301      	adds	r3, #1
 8010620:	781b      	ldrb	r3, [r3, #0]
 8010622:	2b01      	cmp	r3, #1
 8010624:	d102      	bne.n	801062c <P2PS_STM_App_Notification+0x74>
          P2P_Server_App_Context.LedControl.Led1=0x01; /* LED1 ON */
 8010626:	4b09      	ldr	r3, [pc, #36]	; (801064c <P2PS_STM_App_Notification+0x94>)
 8010628:	2201      	movs	r2, #1
 801062a:	709a      	strb	r2, [r3, #2]
        if(pNotification->DataTransfered.pPayload[1] == 0x00)
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	685b      	ldr	r3, [r3, #4]
 8010630:	3301      	adds	r3, #1
 8010632:	781b      	ldrb	r3, [r3, #0]
 8010634:	2b00      	cmp	r3, #0
 8010636:	d102      	bne.n	801063e <P2PS_STM_App_Notification+0x86>
          P2P_Server_App_Context.LedControl.Led1=0x00; /* LED1 OFF */
 8010638:	4b04      	ldr	r3, [pc, #16]	; (801064c <P2PS_STM_App_Notification+0x94>)
 801063a:	2200      	movs	r2, #0
 801063c:	709a      	strb	r2, [r3, #2]
      break;
 801063e:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_STM_App_Notification_2 */

/* USER CODE END P2PS_STM_App_Notification_2 */
  return;
 8010640:	bf00      	nop
}
 8010642:	370c      	adds	r7, #12
 8010644:	46bd      	mov	sp, r7
 8010646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801064a:	4770      	bx	lr
 801064c:	20000200 	.word	0x20000200

08010650 <P2PS_APP_Notification>:

void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification)
{
 8010650:	b580      	push	{r7, lr}
 8010652:	b082      	sub	sp, #8
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN P2PS_APP_Notification_1 */

/* USER CODE END P2PS_APP_Notification_1 */
  switch(pNotification->P2P_Evt_Opcode)
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	781b      	ldrb	r3, [r3, #0]
 801065c:	2b00      	cmp	r3, #0
 801065e:	d005      	beq.n	801066c <P2PS_APP_Notification+0x1c>
 8010660:	2b01      	cmp	r3, #1
 8010662:	d000      	beq.n	8010666 <P2PS_APP_Notification+0x16>
    
    default:
/* USER CODE BEGIN P2PS_APP_Notification_default */

/* USER CODE END P2PS_APP_Notification_default */
      break;
 8010664:	e003      	b.n	801066e <P2PS_APP_Notification+0x1e>
       P2PS_APP_LED_BUTTON_context_Init();       
 8010666:	f000 f807 	bl	8010678 <P2PS_APP_LED_BUTTON_context_Init>
    break;
 801066a:	e000      	b.n	801066e <P2PS_APP_Notification+0x1e>
    break;
 801066c:	bf00      	nop
  }
/* USER CODE BEGIN P2PS_APP_Notification_2 */

/* USER CODE END P2PS_APP_Notification_2 */
  return;
 801066e:	bf00      	nop
}
 8010670:	3708      	adds	r7, #8
 8010672:	46bd      	mov	sp, r7
 8010674:	bd80      	pop	{r7, pc}
	...

08010678 <P2PS_APP_LED_BUTTON_context_Init>:
/* USER CODE END P2PS_APP_Init */
  return;
}

/* USER CODE BEGIN FD */
void P2PS_APP_LED_BUTTON_context_Init(void){
 8010678:	b480      	push	{r7}
 801067a:	af00      	add	r7, sp, #0
  
//  BSP_LED_Off(LED_BLUE);
  
  #if(P2P_SERVER1 != 0)
  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x01; /* Device1 */
 801067c:	4b08      	ldr	r3, [pc, #32]	; (80106a0 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 801067e:	2201      	movs	r2, #1
 8010680:	705a      	strb	r2, [r3, #1]
  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
 8010682:	4b07      	ldr	r3, [pc, #28]	; (80106a0 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 8010684:	2200      	movs	r2, #0
 8010686:	709a      	strb	r2, [r3, #2]
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x01;/* Device1 */
 8010688:	4b05      	ldr	r3, [pc, #20]	; (80106a0 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 801068a:	2201      	movs	r2, #1
 801068c:	70da      	strb	r2, [r3, #3]
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
 801068e:	4b04      	ldr	r3, [pc, #16]	; (80106a0 <P2PS_APP_LED_BUTTON_context_Init+0x28>)
 8010690:	2200      	movs	r2, #0
 8010692:	711a      	strb	r2, [r3, #4]
  P2P_Server_App_Context.LedControl.Device_Led_Selection=0x06; /* device6 */
  P2P_Server_App_Context.LedControl.Led1=0x00; /* led OFF */
  P2P_Server_App_Context.ButtonControl.Device_Button_Selection=0x06; /* Device6 */
  P2P_Server_App_Context.ButtonControl.ButtonStatus=0x00;
#endif  
}
 8010694:	bf00      	nop
 8010696:	46bd      	mov	sp, r7
 8010698:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069c:	4770      	bx	lr
 801069e:	bf00      	nop
 80106a0:	20000200 	.word	0x20000200

080106a4 <LL_PWR_EnableBootC2>:
{
 80106a4:	b480      	push	{r7}
 80106a6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 80106a8:	4b05      	ldr	r3, [pc, #20]	; (80106c0 <LL_PWR_EnableBootC2+0x1c>)
 80106aa:	68db      	ldr	r3, [r3, #12]
 80106ac:	4a04      	ldr	r2, [pc, #16]	; (80106c0 <LL_PWR_EnableBootC2+0x1c>)
 80106ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80106b2:	60d3      	str	r3, [r2, #12]
}
 80106b4:	bf00      	nop
 80106b6:	46bd      	mov	sp, r7
 80106b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106bc:	4770      	bx	lr
 80106be:	bf00      	nop
 80106c0:	58000400 	.word	0x58000400

080106c4 <LL_C2_EXTI_EnableEvent_32_63>:
{
 80106c4:	b480      	push	{r7}
 80106c6:	b083      	sub	sp, #12
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 80106cc:	4b06      	ldr	r3, [pc, #24]	; (80106e8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80106ce:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 80106d2:	4905      	ldr	r1, [pc, #20]	; (80106e8 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	4313      	orrs	r3, r2
 80106d8:	f8c1 30d4 	str.w	r3, [r1, #212]	; 0xd4
}
 80106dc:	bf00      	nop
 80106de:	370c      	adds	r7, #12
 80106e0:	46bd      	mov	sp, r7
 80106e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106e6:	4770      	bx	lr
 80106e8:	58000800 	.word	0x58000800

080106ec <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 80106ec:	b480      	push	{r7}
 80106ee:	b083      	sub	sp, #12
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 80106f4:	4b05      	ldr	r3, [pc, #20]	; (801070c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80106f6:	6a1a      	ldr	r2, [r3, #32]
 80106f8:	4904      	ldr	r1, [pc, #16]	; (801070c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 80106fa:	687b      	ldr	r3, [r7, #4]
 80106fc:	4313      	orrs	r3, r2
 80106fe:	620b      	str	r3, [r1, #32]
}
 8010700:	bf00      	nop
 8010702:	370c      	adds	r7, #12
 8010704:	46bd      	mov	sp, r7
 8010706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801070a:	4770      	bx	lr
 801070c:	58000800 	.word	0x58000800

08010710 <LL_AHB3_GRP1_EnableClock>:
{
 8010710:	b480      	push	{r7}
 8010712:	b085      	sub	sp, #20
 8010714:	af00      	add	r7, sp, #0
 8010716:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8010718:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801071c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801071e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	4313      	orrs	r3, r2
 8010726:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8010728:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801072c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	4013      	ands	r3, r2
 8010732:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8010734:	68fb      	ldr	r3, [r7, #12]
}
 8010736:	bf00      	nop
 8010738:	3714      	adds	r7, #20
 801073a:	46bd      	mov	sp, r7
 801073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010740:	4770      	bx	lr

08010742 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8010742:	b480      	push	{r7}
 8010744:	b085      	sub	sp, #20
 8010746:	af00      	add	r7, sp, #0
 8010748:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 801074a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 801074e:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 8010752:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8010756:	687b      	ldr	r3, [r7, #4]
 8010758:	4313      	orrs	r3, r2
 801075a:	f8c1 3150 	str.w	r3, [r1, #336]	; 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 801075e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8010762:	f8d3 2150 	ldr.w	r2, [r3, #336]	; 0x150
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	4013      	ands	r3, r2
 801076a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801076c:	68fb      	ldr	r3, [r7, #12]
}
 801076e:	bf00      	nop
 8010770:	3714      	adds	r7, #20
 8010772:	46bd      	mov	sp, r7
 8010774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010778:	4770      	bx	lr

0801077a <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 801077a:	b480      	push	{r7}
 801077c:	b083      	sub	sp, #12
 801077e:	af00      	add	r7, sp, #0
 8010780:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	601a      	str	r2, [r3, #0]
}
 801078e:	bf00      	nop
 8010790:	370c      	adds	r7, #12
 8010792:	46bd      	mov	sp, r7
 8010794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010798:	4770      	bx	lr

0801079a <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 801079a:	b480      	push	{r7}
 801079c:	b083      	sub	sp, #12
 801079e:	af00      	add	r7, sp, #0
 80107a0:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	f043 0201 	orr.w	r2, r3, #1
 80107aa:	687b      	ldr	r3, [r7, #4]
 80107ac:	601a      	str	r2, [r3, #0]
}
 80107ae:	bf00      	nop
 80107b0:	370c      	adds	r7, #12
 80107b2:	46bd      	mov	sp, r7
 80107b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107b8:	4770      	bx	lr

080107ba <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80107ba:	b480      	push	{r7}
 80107bc:	b083      	sub	sp, #12
 80107be:	af00      	add	r7, sp, #0
 80107c0:	6078      	str	r0, [r7, #4]
 80107c2:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	685a      	ldr	r2, [r3, #4]
 80107c8:	683b      	ldr	r3, [r7, #0]
 80107ca:	041b      	lsls	r3, r3, #16
 80107cc:	43db      	mvns	r3, r3
 80107ce:	401a      	ands	r2, r3
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	605a      	str	r2, [r3, #4]
}
 80107d4:	bf00      	nop
 80107d6:	370c      	adds	r7, #12
 80107d8:	46bd      	mov	sp, r7
 80107da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107de:	4770      	bx	lr

080107e0 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80107e0:	b480      	push	{r7}
 80107e2:	b083      	sub	sp, #12
 80107e4:	af00      	add	r7, sp, #0
 80107e6:	6078      	str	r0, [r7, #4]
 80107e8:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	685a      	ldr	r2, [r3, #4]
 80107ee:	683b      	ldr	r3, [r7, #0]
 80107f0:	041b      	lsls	r3, r3, #16
 80107f2:	431a      	orrs	r2, r3
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	605a      	str	r2, [r3, #4]
}
 80107f8:	bf00      	nop
 80107fa:	370c      	adds	r7, #12
 80107fc:	46bd      	mov	sp, r7
 80107fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010802:	4770      	bx	lr

08010804 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8010804:	b480      	push	{r7}
 8010806:	b083      	sub	sp, #12
 8010808:	af00      	add	r7, sp, #0
 801080a:	6078      	str	r0, [r7, #4]
 801080c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	685a      	ldr	r2, [r3, #4]
 8010812:	683b      	ldr	r3, [r7, #0]
 8010814:	43db      	mvns	r3, r3
 8010816:	401a      	ands	r2, r3
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	605a      	str	r2, [r3, #4]
}
 801081c:	bf00      	nop
 801081e:	370c      	adds	r7, #12
 8010820:	46bd      	mov	sp, r7
 8010822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010826:	4770      	bx	lr

08010828 <LL_C1_IPCC_DisableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8010828:	b480      	push	{r7}
 801082a:	b083      	sub	sp, #12
 801082c:	af00      	add	r7, sp, #0
 801082e:	6078      	str	r0, [r7, #4]
 8010830:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel);
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	685a      	ldr	r2, [r3, #4]
 8010836:	683b      	ldr	r3, [r7, #0]
 8010838:	431a      	orrs	r2, r3
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	605a      	str	r2, [r3, #4]
}
 801083e:	bf00      	nop
 8010840:	370c      	adds	r7, #12
 8010842:	46bd      	mov	sp, r7
 8010844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010848:	4770      	bx	lr

0801084a <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 801084a:	b480      	push	{r7}
 801084c:	b083      	sub	sp, #12
 801084e:	af00      	add	r7, sp, #0
 8010850:	6078      	str	r0, [r7, #4]
 8010852:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	683a      	ldr	r2, [r7, #0]
 8010858:	609a      	str	r2, [r3, #8]
}
 801085a:	bf00      	nop
 801085c:	370c      	adds	r7, #12
 801085e:	46bd      	mov	sp, r7
 8010860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010864:	4770      	bx	lr

08010866 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8010866:	b480      	push	{r7}
 8010868:	b083      	sub	sp, #12
 801086a:	af00      	add	r7, sp, #0
 801086c:	6078      	str	r0, [r7, #4]
 801086e:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8010870:	683b      	ldr	r3, [r7, #0]
 8010872:	041a      	lsls	r2, r3, #16
 8010874:	687b      	ldr	r3, [r7, #4]
 8010876:	609a      	str	r2, [r3, #8]
}
 8010878:	bf00      	nop
 801087a:	370c      	adds	r7, #12
 801087c:	46bd      	mov	sp, r7
 801087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010882:	4770      	bx	lr

08010884 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8010884:	b480      	push	{r7}
 8010886:	b083      	sub	sp, #12
 8010888:	af00      	add	r7, sp, #0
 801088a:	6078      	str	r0, [r7, #4]
 801088c:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	68da      	ldr	r2, [r3, #12]
 8010892:	683b      	ldr	r3, [r7, #0]
 8010894:	4013      	ands	r3, r2
 8010896:	683a      	ldr	r2, [r7, #0]
 8010898:	429a      	cmp	r2, r3
 801089a:	d101      	bne.n	80108a0 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 801089c:	2301      	movs	r3, #1
 801089e:	e000      	b.n	80108a2 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 80108a0:	2300      	movs	r3, #0
}
 80108a2:	4618      	mov	r0, r3
 80108a4:	370c      	adds	r7, #12
 80108a6:	46bd      	mov	sp, r7
 80108a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ac:	4770      	bx	lr

080108ae <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 80108ae:	b480      	push	{r7}
 80108b0:	b083      	sub	sp, #12
 80108b2:	af00      	add	r7, sp, #0
 80108b4:	6078      	str	r0, [r7, #4]
 80108b6:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	69da      	ldr	r2, [r3, #28]
 80108bc:	683b      	ldr	r3, [r7, #0]
 80108be:	4013      	ands	r3, r2
 80108c0:	683a      	ldr	r2, [r7, #0]
 80108c2:	429a      	cmp	r2, r3
 80108c4:	d101      	bne.n	80108ca <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 80108c6:	2301      	movs	r3, #1
 80108c8:	e000      	b.n	80108cc <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 80108ca:	2300      	movs	r3, #0
}
 80108cc:	4618      	mov	r0, r3
 80108ce:	370c      	adds	r7, #12
 80108d0:	46bd      	mov	sp, r7
 80108d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108d6:	4770      	bx	lr

080108d8 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 80108d8:	b580      	push	{r7, lr}
 80108da:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 80108dc:	2102      	movs	r1, #2
 80108de:	482a      	ldr	r0, [pc, #168]	; (8010988 <HW_IPCC_Rx_Handler+0xb0>)
 80108e0:	f7ff ffe5 	bl	80108ae <LL_C2_IPCC_IsActiveFlag_CHx>
 80108e4:	4603      	mov	r3, r0
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	d009      	beq.n	80108fe <HW_IPCC_Rx_Handler+0x26>
 80108ea:	4b27      	ldr	r3, [pc, #156]	; (8010988 <HW_IPCC_Rx_Handler+0xb0>)
 80108ec:	685b      	ldr	r3, [r3, #4]
 80108ee:	43db      	mvns	r3, r3
 80108f0:	f003 0302 	and.w	r3, r3, #2
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	d002      	beq.n	80108fe <HW_IPCC_Rx_Handler+0x26>
  {
      HW_IPCC_SYS_EvtHandler();
 80108f8:	f000 f91e 	bl	8010b38 <HW_IPCC_SYS_EvtHandler>
 80108fc:	e041      	b.n	8010982 <HW_IPCC_Rx_Handler+0xaa>
  {
    HW_IPCC_MAC_802_15_4_NotEvtHandler();
  }
#endif /* MAC_802_15_4_WB */
#ifdef THREAD_WB
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ))
 80108fe:	2104      	movs	r1, #4
 8010900:	4821      	ldr	r0, [pc, #132]	; (8010988 <HW_IPCC_Rx_Handler+0xb0>)
 8010902:	f7ff ffd4 	bl	80108ae <LL_C2_IPCC_IsActiveFlag_CHx>
 8010906:	4603      	mov	r3, r0
 8010908:	2b00      	cmp	r3, #0
 801090a:	d009      	beq.n	8010920 <HW_IPCC_Rx_Handler+0x48>
 801090c:	4b1e      	ldr	r3, [pc, #120]	; (8010988 <HW_IPCC_Rx_Handler+0xb0>)
 801090e:	685b      	ldr	r3, [r3, #4]
 8010910:	43db      	mvns	r3, r3
 8010912:	f003 0304 	and.w	r3, r3, #4
 8010916:	2b00      	cmp	r3, #0
 8010918:	d002      	beq.n	8010920 <HW_IPCC_Rx_Handler+0x48>
  {
    HW_IPCC_THREAD_NotEvtHandler();
 801091a:	f000 f967 	bl	8010bec <HW_IPCC_THREAD_NotEvtHandler>
 801091e:	e030      	b.n	8010982 <HW_IPCC_Rx_Handler+0xaa>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ))
 8010920:	2110      	movs	r1, #16
 8010922:	4819      	ldr	r0, [pc, #100]	; (8010988 <HW_IPCC_Rx_Handler+0xb0>)
 8010924:	f7ff ffc3 	bl	80108ae <LL_C2_IPCC_IsActiveFlag_CHx>
 8010928:	4603      	mov	r3, r0
 801092a:	2b00      	cmp	r3, #0
 801092c:	d009      	beq.n	8010942 <HW_IPCC_Rx_Handler+0x6a>
 801092e:	4b16      	ldr	r3, [pc, #88]	; (8010988 <HW_IPCC_Rx_Handler+0xb0>)
 8010930:	685b      	ldr	r3, [r3, #4]
 8010932:	43db      	mvns	r3, r3
 8010934:	f003 0310 	and.w	r3, r3, #16
 8010938:	2b00      	cmp	r3, #0
 801093a:	d002      	beq.n	8010942 <HW_IPCC_Rx_Handler+0x6a>
  {
    HW_IPCC_THREAD_CliNotEvtHandler();
 801093c:	f000 f962 	bl	8010c04 <HW_IPCC_THREAD_CliNotEvtHandler>
 8010940:	e01f      	b.n	8010982 <HW_IPCC_Rx_Handler+0xaa>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8010942:	2101      	movs	r1, #1
 8010944:	4810      	ldr	r0, [pc, #64]	; (8010988 <HW_IPCC_Rx_Handler+0xb0>)
 8010946:	f7ff ffb2 	bl	80108ae <LL_C2_IPCC_IsActiveFlag_CHx>
 801094a:	4603      	mov	r3, r0
 801094c:	2b00      	cmp	r3, #0
 801094e:	d008      	beq.n	8010962 <HW_IPCC_Rx_Handler+0x8a>
 8010950:	4b0d      	ldr	r3, [pc, #52]	; (8010988 <HW_IPCC_Rx_Handler+0xb0>)
 8010952:	685b      	ldr	r3, [r3, #4]
 8010954:	f003 0301 	and.w	r3, r3, #1
 8010958:	2b00      	cmp	r3, #0
 801095a:	d102      	bne.n	8010962 <HW_IPCC_Rx_Handler+0x8a>
  {
    HW_IPCC_BLE_EvtHandler();
 801095c:	f000 f8b0 	bl	8010ac0 <HW_IPCC_BLE_EvtHandler>
 8010960:	e00f      	b.n	8010982 <HW_IPCC_Rx_Handler+0xaa>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8010962:	2108      	movs	r1, #8
 8010964:	4808      	ldr	r0, [pc, #32]	; (8010988 <HW_IPCC_Rx_Handler+0xb0>)
 8010966:	f7ff ffa2 	bl	80108ae <LL_C2_IPCC_IsActiveFlag_CHx>
 801096a:	4603      	mov	r3, r0
 801096c:	2b00      	cmp	r3, #0
 801096e:	d009      	beq.n	8010984 <HW_IPCC_Rx_Handler+0xac>
 8010970:	4b05      	ldr	r3, [pc, #20]	; (8010988 <HW_IPCC_Rx_Handler+0xb0>)
 8010972:	685b      	ldr	r3, [r3, #4]
 8010974:	43db      	mvns	r3, r3
 8010976:	f003 0308 	and.w	r3, r3, #8
 801097a:	2b00      	cmp	r3, #0
 801097c:	d002      	beq.n	8010984 <HW_IPCC_Rx_Handler+0xac>
  {
    HW_IPCC_TRACES_EvtHandler();
 801097e:	f000 f98d 	bl	8010c9c <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8010982:	bf00      	nop
 8010984:	bf00      	nop
}
 8010986:	bd80      	pop	{r7, pc}
 8010988:	58000c00 	.word	0x58000c00

0801098c <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 801098c:	b580      	push	{r7, lr}
 801098e:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8010990:	2102      	movs	r1, #2
 8010992:	482b      	ldr	r0, [pc, #172]	; (8010a40 <HW_IPCC_Tx_Handler+0xb4>)
 8010994:	f7ff ff76 	bl	8010884 <LL_C1_IPCC_IsActiveFlag_CHx>
 8010998:	4603      	mov	r3, r0
 801099a:	2b00      	cmp	r3, #0
 801099c:	d109      	bne.n	80109b2 <HW_IPCC_Tx_Handler+0x26>
 801099e:	4b28      	ldr	r3, [pc, #160]	; (8010a40 <HW_IPCC_Tx_Handler+0xb4>)
 80109a0:	685b      	ldr	r3, [r3, #4]
 80109a2:	43db      	mvns	r3, r3
 80109a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d002      	beq.n	80109b2 <HW_IPCC_Tx_Handler+0x26>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80109ac:	f000 f8b8 	bl	8010b20 <HW_IPCC_SYS_CmdEvtHandler>
 80109b0:	e042      	b.n	8010a38 <HW_IPCC_Tx_Handler+0xac>
  {
    HW_IPCC_MAC_802_15_4_CmdEvtHandler();
  }
#endif /* MAC_802_15_4_WB */
#ifdef THREAD_WB
  else if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ))
 80109b2:	2104      	movs	r1, #4
 80109b4:	4822      	ldr	r0, [pc, #136]	; (8010a40 <HW_IPCC_Tx_Handler+0xb4>)
 80109b6:	f7ff ff65 	bl	8010884 <LL_C1_IPCC_IsActiveFlag_CHx>
 80109ba:	4603      	mov	r3, r0
 80109bc:	2b00      	cmp	r3, #0
 80109be:	d109      	bne.n	80109d4 <HW_IPCC_Tx_Handler+0x48>
 80109c0:	4b1f      	ldr	r3, [pc, #124]	; (8010a40 <HW_IPCC_Tx_Handler+0xb4>)
 80109c2:	685b      	ldr	r3, [r3, #4]
 80109c4:	43db      	mvns	r3, r3
 80109c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d002      	beq.n	80109d4 <HW_IPCC_Tx_Handler+0x48>
  {
    HW_IPCC_OT_CmdEvtHandler();
 80109ce:	f000 f901 	bl	8010bd4 <HW_IPCC_OT_CmdEvtHandler>
 80109d2:	e031      	b.n	8010a38 <HW_IPCC_Tx_Handler+0xac>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 80109d4:	2102      	movs	r1, #2
 80109d6:	481a      	ldr	r0, [pc, #104]	; (8010a40 <HW_IPCC_Tx_Handler+0xb4>)
 80109d8:	f7ff ff54 	bl	8010884 <LL_C1_IPCC_IsActiveFlag_CHx>
 80109dc:	4603      	mov	r3, r0
 80109de:	2b00      	cmp	r3, #0
 80109e0:	d109      	bne.n	80109f6 <HW_IPCC_Tx_Handler+0x6a>
 80109e2:	4b17      	ldr	r3, [pc, #92]	; (8010a40 <HW_IPCC_Tx_Handler+0xb4>)
 80109e4:	685b      	ldr	r3, [r3, #4]
 80109e6:	43db      	mvns	r3, r3
 80109e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d002      	beq.n	80109f6 <HW_IPCC_Tx_Handler+0x6a>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 80109f0:	f000 f896 	bl	8010b20 <HW_IPCC_SYS_CmdEvtHandler>
 80109f4:	e020      	b.n	8010a38 <HW_IPCC_Tx_Handler+0xac>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 80109f6:	2108      	movs	r1, #8
 80109f8:	4811      	ldr	r0, [pc, #68]	; (8010a40 <HW_IPCC_Tx_Handler+0xb4>)
 80109fa:	f7ff ff43 	bl	8010884 <LL_C1_IPCC_IsActiveFlag_CHx>
 80109fe:	4603      	mov	r3, r0
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d109      	bne.n	8010a18 <HW_IPCC_Tx_Handler+0x8c>
 8010a04:	4b0e      	ldr	r3, [pc, #56]	; (8010a40 <HW_IPCC_Tx_Handler+0xb4>)
 8010a06:	685b      	ldr	r3, [r3, #4]
 8010a08:	43db      	mvns	r3, r3
 8010a0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	d002      	beq.n	8010a18 <HW_IPCC_Tx_Handler+0x8c>
  {
    HW_IPCC_MM_FreeBufHandler();
 8010a12:	f000 f925 	bl	8010c60 <HW_IPCC_MM_FreeBufHandler>
 8010a16:	e00f      	b.n	8010a38 <HW_IPCC_Tx_Handler+0xac>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8010a18:	2120      	movs	r1, #32
 8010a1a:	4809      	ldr	r0, [pc, #36]	; (8010a40 <HW_IPCC_Tx_Handler+0xb4>)
 8010a1c:	f7ff ff32 	bl	8010884 <LL_C1_IPCC_IsActiveFlag_CHx>
 8010a20:	4603      	mov	r3, r0
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d109      	bne.n	8010a3a <HW_IPCC_Tx_Handler+0xae>
 8010a26:	4b06      	ldr	r3, [pc, #24]	; (8010a40 <HW_IPCC_Tx_Handler+0xb4>)
 8010a28:	685b      	ldr	r3, [r3, #4]
 8010a2a:	43db      	mvns	r3, r3
 8010a2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8010a30:	2b00      	cmp	r3, #0
 8010a32:	d002      	beq.n	8010a3a <HW_IPCC_Tx_Handler+0xae>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8010a34:	f000 f850 	bl	8010ad8 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 8010a38:	bf00      	nop
 8010a3a:	bf00      	nop
}
 8010a3c:	bd80      	pop	{r7, pc}
 8010a3e:	bf00      	nop
 8010a40:	58000c00 	.word	0x58000c00

08010a44 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8010a44:	b580      	push	{r7, lr}
 8010a46:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
    when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8010a48:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8010a4c:	f7ff fe79 	bl	8010742 <LL_C2_AHB3_GRP1_EnableClock>

   /**
   * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
   */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8010a50:	f44f 7000 	mov.w	r0, #512	; 0x200
 8010a54:	f7ff fe36 	bl	80106c4 <LL_C2_EXTI_EnableEvent_32_63>
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8010a58:	f44f 7000 	mov.w	r0, #512	; 0x200
 8010a5c:	f7ff fe46 	bl	80106ec <LL_EXTI_EnableRisingTrig_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8010a60:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8010a62:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8010a64:	f7ff fe1e 	bl	80106a4 <LL_PWR_EnableBootC2>

  return;
 8010a68:	bf00      	nop
}
 8010a6a:	bd80      	pop	{r7, pc}

08010a6c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8010a6c:	b580      	push	{r7, lr}
 8010a6e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8010a70:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8010a74:	f7ff fe4c 	bl	8010710 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8010a78:	4806      	ldr	r0, [pc, #24]	; (8010a94 <HW_IPCC_Init+0x28>)
 8010a7a:	f7ff fe8e 	bl	801079a <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 8010a7e:	4805      	ldr	r0, [pc, #20]	; (8010a94 <HW_IPCC_Init+0x28>)
 8010a80:	f7ff fe7b 	bl	801077a <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8010a84:	202c      	movs	r0, #44	; 0x2c
 8010a86:	f7f2 fb70 	bl	800316a <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8010a8a:	202d      	movs	r0, #45	; 0x2d
 8010a8c:	f7f2 fb6d 	bl	800316a <HAL_NVIC_EnableIRQ>

  return;
 8010a90:	bf00      	nop
}
 8010a92:	bd80      	pop	{r7, pc}
 8010a94:	58000c00 	.word	0x58000c00

08010a98 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 8010a98:	b580      	push	{r7, lr}
 8010a9a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8010a9c:	2101      	movs	r1, #1
 8010a9e:	4802      	ldr	r0, [pc, #8]	; (8010aa8 <HW_IPCC_BLE_Init+0x10>)
 8010aa0:	f7ff feb0 	bl	8010804 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8010aa4:	bf00      	nop
}
 8010aa6:	bd80      	pop	{r7, pc}
 8010aa8:	58000c00 	.word	0x58000c00

08010aac <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 8010aac:	b580      	push	{r7, lr}
 8010aae:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 8010ab0:	2101      	movs	r1, #1
 8010ab2:	4802      	ldr	r0, [pc, #8]	; (8010abc <HW_IPCC_BLE_SendCmd+0x10>)
 8010ab4:	f7ff fed7 	bl	8010866 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8010ab8:	bf00      	nop
}
 8010aba:	bd80      	pop	{r7, pc}
 8010abc:	58000c00 	.word	0x58000c00

08010ac0 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 8010ac0:	b580      	push	{r7, lr}
 8010ac2:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 8010ac4:	f7f8 ffce 	bl	8009a64 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 8010ac8:	2101      	movs	r1, #1
 8010aca:	4802      	ldr	r0, [pc, #8]	; (8010ad4 <HW_IPCC_BLE_EvtHandler+0x14>)
 8010acc:	f7ff febd 	bl	801084a <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8010ad0:	bf00      	nop
}
 8010ad2:	bd80      	pop	{r7, pc}
 8010ad4:	58000c00 	.word	0x58000c00

08010ad8 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8010adc:	2120      	movs	r1, #32
 8010ade:	4803      	ldr	r0, [pc, #12]	; (8010aec <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8010ae0:	f7ff fe7e 	bl	80107e0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8010ae4:	f7f8 ffee 	bl	8009ac4 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8010ae8:	bf00      	nop
}
 8010aea:	bd80      	pop	{r7, pc}
 8010aec:	58000c00 	.word	0x58000c00

08010af0 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8010af0:	b580      	push	{r7, lr}
 8010af2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8010af4:	2102      	movs	r1, #2
 8010af6:	4802      	ldr	r0, [pc, #8]	; (8010b00 <HW_IPCC_SYS_Init+0x10>)
 8010af8:	f7ff fe84 	bl	8010804 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8010afc:	bf00      	nop
}
 8010afe:	bd80      	pop	{r7, pc}
 8010b00:	58000c00 	.word	0x58000c00

08010b04 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8010b04:	b580      	push	{r7, lr}
 8010b06:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8010b08:	2102      	movs	r1, #2
 8010b0a:	4804      	ldr	r0, [pc, #16]	; (8010b1c <HW_IPCC_SYS_SendCmd+0x18>)
 8010b0c:	f7ff feab 	bl	8010866 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8010b10:	2102      	movs	r1, #2
 8010b12:	4802      	ldr	r0, [pc, #8]	; (8010b1c <HW_IPCC_SYS_SendCmd+0x18>)
 8010b14:	f7ff fe51 	bl	80107ba <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8010b18:	bf00      	nop
}
 8010b1a:	bd80      	pop	{r7, pc}
 8010b1c:	58000c00 	.word	0x58000c00

08010b20 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8010b20:	b580      	push	{r7, lr}
 8010b22:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8010b24:	2102      	movs	r1, #2
 8010b26:	4803      	ldr	r0, [pc, #12]	; (8010b34 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8010b28:	f7ff fe5a 	bl	80107e0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8010b2c:	f7f9 f81a 	bl	8009b64 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8010b30:	bf00      	nop
}
 8010b32:	bd80      	pop	{r7, pc}
 8010b34:	58000c00 	.word	0x58000c00

08010b38 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8010b38:	b580      	push	{r7, lr}
 8010b3a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8010b3c:	f7f9 f828 	bl	8009b90 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8010b40:	2102      	movs	r1, #2
 8010b42:	4802      	ldr	r0, [pc, #8]	; (8010b4c <HW_IPCC_SYS_EvtHandler+0x14>)
 8010b44:	f7ff fe81 	bl	801084a <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8010b48:	bf00      	nop
}
 8010b4a:	bd80      	pop	{r7, pc}
 8010b4c:	58000c00 	.word	0x58000c00

08010b50 <HW_IPCC_THREAD_Init>:
/******************************************************************************
 * THREAD
 ******************************************************************************/
#ifdef THREAD_WB
void HW_IPCC_THREAD_Init( void )
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8010b54:	2104      	movs	r1, #4
 8010b56:	4804      	ldr	r0, [pc, #16]	; (8010b68 <HW_IPCC_THREAD_Init+0x18>)
 8010b58:	f7ff fe54 	bl	8010804 <LL_C1_IPCC_EnableReceiveChannel>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8010b5c:	2110      	movs	r1, #16
 8010b5e:	4802      	ldr	r0, [pc, #8]	; (8010b68 <HW_IPCC_THREAD_Init+0x18>)
 8010b60:	f7ff fe50 	bl	8010804 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8010b64:	bf00      	nop
}
 8010b66:	bd80      	pop	{r7, pc}
 8010b68:	58000c00 	.word	0x58000c00

08010b6c <HW_IPCC_OT_SendCmd>:

void HW_IPCC_OT_SendCmd( void )
{
 8010b6c:	b580      	push	{r7, lr}
 8010b6e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8010b70:	2104      	movs	r1, #4
 8010b72:	4804      	ldr	r0, [pc, #16]	; (8010b84 <HW_IPCC_OT_SendCmd+0x18>)
 8010b74:	f7ff fe77 	bl	8010866 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8010b78:	2104      	movs	r1, #4
 8010b7a:	4802      	ldr	r0, [pc, #8]	; (8010b84 <HW_IPCC_OT_SendCmd+0x18>)
 8010b7c:	f7ff fe1d 	bl	80107ba <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8010b80:	bf00      	nop
}
 8010b82:	bd80      	pop	{r7, pc}
 8010b84:	58000c00 	.word	0x58000c00

08010b88 <HW_IPCC_CLI_SendCmd>:

void HW_IPCC_CLI_SendCmd( void )
{
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_CMD_CHANNEL );
 8010b8c:	2110      	movs	r1, #16
 8010b8e:	4802      	ldr	r0, [pc, #8]	; (8010b98 <HW_IPCC_CLI_SendCmd+0x10>)
 8010b90:	f7ff fe69 	bl	8010866 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8010b94:	bf00      	nop
}
 8010b96:	bd80      	pop	{r7, pc}
 8010b98:	58000c00 	.word	0x58000c00

08010b9c <HW_IPCC_THREAD_SendAck>:

void HW_IPCC_THREAD_SendAck( void )
{
 8010b9c:	b580      	push	{r7, lr}
 8010b9e:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8010ba0:	2104      	movs	r1, #4
 8010ba2:	4804      	ldr	r0, [pc, #16]	; (8010bb4 <HW_IPCC_THREAD_SendAck+0x18>)
 8010ba4:	f7ff fe51 	bl	801084a <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8010ba8:	2104      	movs	r1, #4
 8010baa:	4802      	ldr	r0, [pc, #8]	; (8010bb4 <HW_IPCC_THREAD_SendAck+0x18>)
 8010bac:	f7ff fe2a 	bl	8010804 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8010bb0:	bf00      	nop
}
 8010bb2:	bd80      	pop	{r7, pc}
 8010bb4:	58000c00 	.word	0x58000c00

08010bb8 <HW_IPCC_THREAD_CliSendAck>:

void HW_IPCC_THREAD_CliSendAck( void )
{
 8010bb8:	b580      	push	{r7, lr}
 8010bba:	af00      	add	r7, sp, #0
  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8010bbc:	2110      	movs	r1, #16
 8010bbe:	4804      	ldr	r0, [pc, #16]	; (8010bd0 <HW_IPCC_THREAD_CliSendAck+0x18>)
 8010bc0:	f7ff fe43 	bl	801084a <LL_C1_IPCC_ClearFlag_CHx>
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8010bc4:	2110      	movs	r1, #16
 8010bc6:	4802      	ldr	r0, [pc, #8]	; (8010bd0 <HW_IPCC_THREAD_CliSendAck+0x18>)
 8010bc8:	f7ff fe1c 	bl	8010804 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8010bcc:	bf00      	nop
}
 8010bce:	bd80      	pop	{r7, pc}
 8010bd0:	58000c00 	.word	0x58000c00

08010bd4 <HW_IPCC_OT_CmdEvtHandler>:

static void HW_IPCC_OT_CmdEvtHandler( void )
{
 8010bd4:	b580      	push	{r7, lr}
 8010bd6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL );
 8010bd8:	2104      	movs	r1, #4
 8010bda:	4803      	ldr	r0, [pc, #12]	; (8010be8 <HW_IPCC_OT_CmdEvtHandler+0x14>)
 8010bdc:	f7ff fe00 	bl	80107e0 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_OT_CmdEvtNot();
 8010be0:	f7f9 f84c 	bl	8009c7c <HW_IPCC_OT_CmdEvtNot>

  return;
 8010be4:	bf00      	nop
}
 8010be6:	bd80      	pop	{r7, pc}
 8010be8:	58000c00 	.word	0x58000c00

08010bec <HW_IPCC_THREAD_NotEvtHandler>:

static void HW_IPCC_THREAD_NotEvtHandler( void )
{
 8010bec:	b580      	push	{r7, lr}
 8010bee:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL );
 8010bf0:	2104      	movs	r1, #4
 8010bf2:	4803      	ldr	r0, [pc, #12]	; (8010c00 <HW_IPCC_THREAD_NotEvtHandler+0x14>)
 8010bf4:	f7ff fe18 	bl	8010828 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_THREAD_EvtNot();
 8010bf8:	f7f9 f84c 	bl	8009c94 <HW_IPCC_THREAD_EvtNot>

  return;
 8010bfc:	bf00      	nop
}
 8010bfe:	bd80      	pop	{r7, pc}
 8010c00:	58000c00 	.word	0x58000c00

08010c04 <HW_IPCC_THREAD_CliNotEvtHandler>:

static void HW_IPCC_THREAD_CliNotEvtHandler( void )
{
 8010c04:	b580      	push	{r7, lr}
 8010c06:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL );
 8010c08:	2110      	movs	r1, #16
 8010c0a:	4803      	ldr	r0, [pc, #12]	; (8010c18 <HW_IPCC_THREAD_CliNotEvtHandler+0x14>)
 8010c0c:	f7ff fe0c 	bl	8010828 <LL_C1_IPCC_DisableReceiveChannel>

  HW_IPCC_THREAD_CliEvtNot();
 8010c10:	f7f9 f84c 	bl	8009cac <HW_IPCC_THREAD_CliEvtNot>

  return;
 8010c14:	bf00      	nop
}
 8010c16:	bd80      	pop	{r7, pc}
 8010c18:	58000c00 	.word	0x58000c00

08010c1c <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8010c1c:	b580      	push	{r7, lr}
 8010c1e:	b082      	sub	sp, #8
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8010c24:	2108      	movs	r1, #8
 8010c26:	480c      	ldr	r0, [pc, #48]	; (8010c58 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8010c28:	f7ff fe2c 	bl	8010884 <LL_C1_IPCC_IsActiveFlag_CHx>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	2b00      	cmp	r3, #0
 8010c30:	d007      	beq.n	8010c42 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8010c32:	4a0a      	ldr	r2, [pc, #40]	; (8010c5c <HW_IPCC_MM_SendFreeBuf+0x40>)
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8010c38:	2108      	movs	r1, #8
 8010c3a:	4807      	ldr	r0, [pc, #28]	; (8010c58 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8010c3c:	f7ff fdbd 	bl	80107ba <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8010c40:	e006      	b.n	8010c50 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8010c42:	687b      	ldr	r3, [r7, #4]
 8010c44:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8010c46:	2108      	movs	r1, #8
 8010c48:	4803      	ldr	r0, [pc, #12]	; (8010c58 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8010c4a:	f7ff fe0c 	bl	8010866 <LL_C1_IPCC_SetFlag_CHx>
  return;
 8010c4e:	bf00      	nop
}
 8010c50:	3708      	adds	r7, #8
 8010c52:	46bd      	mov	sp, r7
 8010c54:	bd80      	pop	{r7, pc}
 8010c56:	bf00      	nop
 8010c58:	58000c00 	.word	0x58000c00
 8010c5c:	20005c40 	.word	0x20005c40

08010c60 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 8010c60:	b580      	push	{r7, lr}
 8010c62:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8010c64:	2108      	movs	r1, #8
 8010c66:	4806      	ldr	r0, [pc, #24]	; (8010c80 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8010c68:	f7ff fdba 	bl	80107e0 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 8010c6c:	4b05      	ldr	r3, [pc, #20]	; (8010c84 <HW_IPCC_MM_FreeBufHandler+0x24>)
 8010c6e:	681b      	ldr	r3, [r3, #0]
 8010c70:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8010c72:	2108      	movs	r1, #8
 8010c74:	4802      	ldr	r0, [pc, #8]	; (8010c80 <HW_IPCC_MM_FreeBufHandler+0x20>)
 8010c76:	f7ff fdf6 	bl	8010866 <LL_C1_IPCC_SetFlag_CHx>

  return;
 8010c7a:	bf00      	nop
}
 8010c7c:	bd80      	pop	{r7, pc}
 8010c7e:	bf00      	nop
 8010c80:	58000c00 	.word	0x58000c00
 8010c84:	20005c40 	.word	0x20005c40

08010c88 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 8010c8c:	2108      	movs	r1, #8
 8010c8e:	4802      	ldr	r0, [pc, #8]	; (8010c98 <HW_IPCC_TRACES_Init+0x10>)
 8010c90:	f7ff fdb8 	bl	8010804 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8010c94:	bf00      	nop
}
 8010c96:	bd80      	pop	{r7, pc}
 8010c98:	58000c00 	.word	0x58000c00

08010c9c <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 8010ca0:	f7f9 f896 	bl	8009dd0 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 8010ca4:	2108      	movs	r1, #8
 8010ca6:	4802      	ldr	r0, [pc, #8]	; (8010cb0 <HW_IPCC_TRACES_EvtHandler+0x14>)
 8010ca8:	f7ff fdcf 	bl	801084a <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8010cac:	bf00      	nop
}
 8010cae:	bd80      	pop	{r7, pc}
 8010cb0:	58000c00 	.word	0x58000c00

08010cb4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8010cb4:	b480      	push	{r7}
 8010cb6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8010cb8:	4b05      	ldr	r3, [pc, #20]	; (8010cd0 <UTIL_LPM_Init+0x1c>)
 8010cba:	2200      	movs	r2, #0
 8010cbc:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8010cbe:	4b05      	ldr	r3, [pc, #20]	; (8010cd4 <UTIL_LPM_Init+0x20>)
 8010cc0:	2200      	movs	r2, #0
 8010cc2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8010cc4:	bf00      	nop
 8010cc6:	46bd      	mov	sp, r7
 8010cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ccc:	4770      	bx	lr
 8010cce:	bf00      	nop
 8010cd0:	20005c44 	.word	0x20005c44
 8010cd4:	20005c48 	.word	0x20005c48

08010cd8 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8010cd8:	b480      	push	{r7}
 8010cda:	b087      	sub	sp, #28
 8010cdc:	af00      	add	r7, sp, #0
 8010cde:	6078      	str	r0, [r7, #4]
 8010ce0:	460b      	mov	r3, r1
 8010ce2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8010ce4:	f3ef 8310 	mrs	r3, PRIMASK
 8010ce8:	613b      	str	r3, [r7, #16]
  return(result);
 8010cea:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8010cec:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8010cee:	b672      	cpsid	i
  
  switch(state)
 8010cf0:	78fb      	ldrb	r3, [r7, #3]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d009      	beq.n	8010d0a <UTIL_LPM_SetOffMode+0x32>
 8010cf6:	2b01      	cmp	r3, #1
 8010cf8:	d000      	beq.n	8010cfc <UTIL_LPM_SetOffMode+0x24>
      OffModeDisable &= ( ~lpm_id_bm );
      break;
    }
  default :
    {
      break;
 8010cfa:	e00e      	b.n	8010d1a <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable |= lpm_id_bm;
 8010cfc:	4b0c      	ldr	r3, [pc, #48]	; (8010d30 <UTIL_LPM_SetOffMode+0x58>)
 8010cfe:	681a      	ldr	r2, [r3, #0]
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	4313      	orrs	r3, r2
 8010d04:	4a0a      	ldr	r2, [pc, #40]	; (8010d30 <UTIL_LPM_SetOffMode+0x58>)
 8010d06:	6013      	str	r3, [r2, #0]
      break;
 8010d08:	e007      	b.n	8010d1a <UTIL_LPM_SetOffMode+0x42>
      OffModeDisable &= ( ~lpm_id_bm );
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	43da      	mvns	r2, r3
 8010d0e:	4b08      	ldr	r3, [pc, #32]	; (8010d30 <UTIL_LPM_SetOffMode+0x58>)
 8010d10:	681b      	ldr	r3, [r3, #0]
 8010d12:	4013      	ands	r3, r2
 8010d14:	4a06      	ldr	r2, [pc, #24]	; (8010d30 <UTIL_LPM_SetOffMode+0x58>)
 8010d16:	6013      	str	r3, [r2, #0]
      break;
 8010d18:	bf00      	nop
 8010d1a:	697b      	ldr	r3, [r7, #20]
 8010d1c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	f383 8810 	msr	PRIMASK, r3
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8010d24:	bf00      	nop
 8010d26:	371c      	adds	r7, #28
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d2e:	4770      	bx	lr
 8010d30:	20005c48 	.word	0x20005c48

08010d34 <__errno>:
 8010d34:	4b01      	ldr	r3, [pc, #4]	; (8010d3c <__errno+0x8>)
 8010d36:	6818      	ldr	r0, [r3, #0]
 8010d38:	4770      	bx	lr
 8010d3a:	bf00      	nop
 8010d3c:	20000024 	.word	0x20000024

08010d40 <__libc_init_array>:
 8010d40:	b570      	push	{r4, r5, r6, lr}
 8010d42:	4e0d      	ldr	r6, [pc, #52]	; (8010d78 <__libc_init_array+0x38>)
 8010d44:	4c0d      	ldr	r4, [pc, #52]	; (8010d7c <__libc_init_array+0x3c>)
 8010d46:	1ba4      	subs	r4, r4, r6
 8010d48:	10a4      	asrs	r4, r4, #2
 8010d4a:	2500      	movs	r5, #0
 8010d4c:	42a5      	cmp	r5, r4
 8010d4e:	d109      	bne.n	8010d64 <__libc_init_array+0x24>
 8010d50:	4e0b      	ldr	r6, [pc, #44]	; (8010d80 <__libc_init_array+0x40>)
 8010d52:	4c0c      	ldr	r4, [pc, #48]	; (8010d84 <__libc_init_array+0x44>)
 8010d54:	f001 f97c 	bl	8012050 <_init>
 8010d58:	1ba4      	subs	r4, r4, r6
 8010d5a:	10a4      	asrs	r4, r4, #2
 8010d5c:	2500      	movs	r5, #0
 8010d5e:	42a5      	cmp	r5, r4
 8010d60:	d105      	bne.n	8010d6e <__libc_init_array+0x2e>
 8010d62:	bd70      	pop	{r4, r5, r6, pc}
 8010d64:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010d68:	4798      	blx	r3
 8010d6a:	3501      	adds	r5, #1
 8010d6c:	e7ee      	b.n	8010d4c <__libc_init_array+0xc>
 8010d6e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8010d72:	4798      	blx	r3
 8010d74:	3501      	adds	r5, #1
 8010d76:	e7f2      	b.n	8010d5e <__libc_init_array+0x1e>
 8010d78:	08012918 	.word	0x08012918
 8010d7c:	08012918 	.word	0x08012918
 8010d80:	08012918 	.word	0x08012918
 8010d84:	0801291c 	.word	0x0801291c

08010d88 <memcpy>:
 8010d88:	b510      	push	{r4, lr}
 8010d8a:	1e43      	subs	r3, r0, #1
 8010d8c:	440a      	add	r2, r1
 8010d8e:	4291      	cmp	r1, r2
 8010d90:	d100      	bne.n	8010d94 <memcpy+0xc>
 8010d92:	bd10      	pop	{r4, pc}
 8010d94:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010d98:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010d9c:	e7f7      	b.n	8010d8e <memcpy+0x6>

08010d9e <memset>:
 8010d9e:	4402      	add	r2, r0
 8010da0:	4603      	mov	r3, r0
 8010da2:	4293      	cmp	r3, r2
 8010da4:	d100      	bne.n	8010da8 <memset+0xa>
 8010da6:	4770      	bx	lr
 8010da8:	f803 1b01 	strb.w	r1, [r3], #1
 8010dac:	e7f9      	b.n	8010da2 <memset+0x4>
	...

08010db0 <iprintf>:
 8010db0:	b40f      	push	{r0, r1, r2, r3}
 8010db2:	4b0a      	ldr	r3, [pc, #40]	; (8010ddc <iprintf+0x2c>)
 8010db4:	b513      	push	{r0, r1, r4, lr}
 8010db6:	681c      	ldr	r4, [r3, #0]
 8010db8:	b124      	cbz	r4, 8010dc4 <iprintf+0x14>
 8010dba:	69a3      	ldr	r3, [r4, #24]
 8010dbc:	b913      	cbnz	r3, 8010dc4 <iprintf+0x14>
 8010dbe:	4620      	mov	r0, r4
 8010dc0:	f000 fa90 	bl	80112e4 <__sinit>
 8010dc4:	ab05      	add	r3, sp, #20
 8010dc6:	9a04      	ldr	r2, [sp, #16]
 8010dc8:	68a1      	ldr	r1, [r4, #8]
 8010dca:	9301      	str	r3, [sp, #4]
 8010dcc:	4620      	mov	r0, r4
 8010dce:	f000 fd9b 	bl	8011908 <_vfiprintf_r>
 8010dd2:	b002      	add	sp, #8
 8010dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010dd8:	b004      	add	sp, #16
 8010dda:	4770      	bx	lr
 8010ddc:	20000024 	.word	0x20000024

08010de0 <_puts_r>:
 8010de0:	b570      	push	{r4, r5, r6, lr}
 8010de2:	460e      	mov	r6, r1
 8010de4:	4605      	mov	r5, r0
 8010de6:	b118      	cbz	r0, 8010df0 <_puts_r+0x10>
 8010de8:	6983      	ldr	r3, [r0, #24]
 8010dea:	b90b      	cbnz	r3, 8010df0 <_puts_r+0x10>
 8010dec:	f000 fa7a 	bl	80112e4 <__sinit>
 8010df0:	69ab      	ldr	r3, [r5, #24]
 8010df2:	68ac      	ldr	r4, [r5, #8]
 8010df4:	b913      	cbnz	r3, 8010dfc <_puts_r+0x1c>
 8010df6:	4628      	mov	r0, r5
 8010df8:	f000 fa74 	bl	80112e4 <__sinit>
 8010dfc:	4b23      	ldr	r3, [pc, #140]	; (8010e8c <_puts_r+0xac>)
 8010dfe:	429c      	cmp	r4, r3
 8010e00:	d117      	bne.n	8010e32 <_puts_r+0x52>
 8010e02:	686c      	ldr	r4, [r5, #4]
 8010e04:	89a3      	ldrh	r3, [r4, #12]
 8010e06:	071b      	lsls	r3, r3, #28
 8010e08:	d51d      	bpl.n	8010e46 <_puts_r+0x66>
 8010e0a:	6923      	ldr	r3, [r4, #16]
 8010e0c:	b1db      	cbz	r3, 8010e46 <_puts_r+0x66>
 8010e0e:	3e01      	subs	r6, #1
 8010e10:	68a3      	ldr	r3, [r4, #8]
 8010e12:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8010e16:	3b01      	subs	r3, #1
 8010e18:	60a3      	str	r3, [r4, #8]
 8010e1a:	b9e9      	cbnz	r1, 8010e58 <_puts_r+0x78>
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	da2e      	bge.n	8010e7e <_puts_r+0x9e>
 8010e20:	4622      	mov	r2, r4
 8010e22:	210a      	movs	r1, #10
 8010e24:	4628      	mov	r0, r5
 8010e26:	f000 f8ad 	bl	8010f84 <__swbuf_r>
 8010e2a:	3001      	adds	r0, #1
 8010e2c:	d011      	beq.n	8010e52 <_puts_r+0x72>
 8010e2e:	200a      	movs	r0, #10
 8010e30:	e011      	b.n	8010e56 <_puts_r+0x76>
 8010e32:	4b17      	ldr	r3, [pc, #92]	; (8010e90 <_puts_r+0xb0>)
 8010e34:	429c      	cmp	r4, r3
 8010e36:	d101      	bne.n	8010e3c <_puts_r+0x5c>
 8010e38:	68ac      	ldr	r4, [r5, #8]
 8010e3a:	e7e3      	b.n	8010e04 <_puts_r+0x24>
 8010e3c:	4b15      	ldr	r3, [pc, #84]	; (8010e94 <_puts_r+0xb4>)
 8010e3e:	429c      	cmp	r4, r3
 8010e40:	bf08      	it	eq
 8010e42:	68ec      	ldreq	r4, [r5, #12]
 8010e44:	e7de      	b.n	8010e04 <_puts_r+0x24>
 8010e46:	4621      	mov	r1, r4
 8010e48:	4628      	mov	r0, r5
 8010e4a:	f000 f8ed 	bl	8011028 <__swsetup_r>
 8010e4e:	2800      	cmp	r0, #0
 8010e50:	d0dd      	beq.n	8010e0e <_puts_r+0x2e>
 8010e52:	f04f 30ff 	mov.w	r0, #4294967295
 8010e56:	bd70      	pop	{r4, r5, r6, pc}
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	da04      	bge.n	8010e66 <_puts_r+0x86>
 8010e5c:	69a2      	ldr	r2, [r4, #24]
 8010e5e:	429a      	cmp	r2, r3
 8010e60:	dc06      	bgt.n	8010e70 <_puts_r+0x90>
 8010e62:	290a      	cmp	r1, #10
 8010e64:	d004      	beq.n	8010e70 <_puts_r+0x90>
 8010e66:	6823      	ldr	r3, [r4, #0]
 8010e68:	1c5a      	adds	r2, r3, #1
 8010e6a:	6022      	str	r2, [r4, #0]
 8010e6c:	7019      	strb	r1, [r3, #0]
 8010e6e:	e7cf      	b.n	8010e10 <_puts_r+0x30>
 8010e70:	4622      	mov	r2, r4
 8010e72:	4628      	mov	r0, r5
 8010e74:	f000 f886 	bl	8010f84 <__swbuf_r>
 8010e78:	3001      	adds	r0, #1
 8010e7a:	d1c9      	bne.n	8010e10 <_puts_r+0x30>
 8010e7c:	e7e9      	b.n	8010e52 <_puts_r+0x72>
 8010e7e:	6823      	ldr	r3, [r4, #0]
 8010e80:	200a      	movs	r0, #10
 8010e82:	1c5a      	adds	r2, r3, #1
 8010e84:	6022      	str	r2, [r4, #0]
 8010e86:	7018      	strb	r0, [r3, #0]
 8010e88:	e7e5      	b.n	8010e56 <_puts_r+0x76>
 8010e8a:	bf00      	nop
 8010e8c:	0801289c 	.word	0x0801289c
 8010e90:	080128bc 	.word	0x080128bc
 8010e94:	0801287c 	.word	0x0801287c

08010e98 <puts>:
 8010e98:	4b02      	ldr	r3, [pc, #8]	; (8010ea4 <puts+0xc>)
 8010e9a:	4601      	mov	r1, r0
 8010e9c:	6818      	ldr	r0, [r3, #0]
 8010e9e:	f7ff bf9f 	b.w	8010de0 <_puts_r>
 8010ea2:	bf00      	nop
 8010ea4:	20000024 	.word	0x20000024

08010ea8 <sniprintf>:
 8010ea8:	b40c      	push	{r2, r3}
 8010eaa:	b530      	push	{r4, r5, lr}
 8010eac:	4b17      	ldr	r3, [pc, #92]	; (8010f0c <sniprintf+0x64>)
 8010eae:	1e0c      	subs	r4, r1, #0
 8010eb0:	b09d      	sub	sp, #116	; 0x74
 8010eb2:	681d      	ldr	r5, [r3, #0]
 8010eb4:	da08      	bge.n	8010ec8 <sniprintf+0x20>
 8010eb6:	238b      	movs	r3, #139	; 0x8b
 8010eb8:	602b      	str	r3, [r5, #0]
 8010eba:	f04f 30ff 	mov.w	r0, #4294967295
 8010ebe:	b01d      	add	sp, #116	; 0x74
 8010ec0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010ec4:	b002      	add	sp, #8
 8010ec6:	4770      	bx	lr
 8010ec8:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010ecc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010ed0:	bf14      	ite	ne
 8010ed2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010ed6:	4623      	moveq	r3, r4
 8010ed8:	9304      	str	r3, [sp, #16]
 8010eda:	9307      	str	r3, [sp, #28]
 8010edc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010ee0:	9002      	str	r0, [sp, #8]
 8010ee2:	9006      	str	r0, [sp, #24]
 8010ee4:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010ee8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8010eea:	ab21      	add	r3, sp, #132	; 0x84
 8010eec:	a902      	add	r1, sp, #8
 8010eee:	4628      	mov	r0, r5
 8010ef0:	9301      	str	r3, [sp, #4]
 8010ef2:	f000 fbe7 	bl	80116c4 <_svfiprintf_r>
 8010ef6:	1c43      	adds	r3, r0, #1
 8010ef8:	bfbc      	itt	lt
 8010efa:	238b      	movlt	r3, #139	; 0x8b
 8010efc:	602b      	strlt	r3, [r5, #0]
 8010efe:	2c00      	cmp	r4, #0
 8010f00:	d0dd      	beq.n	8010ebe <sniprintf+0x16>
 8010f02:	9b02      	ldr	r3, [sp, #8]
 8010f04:	2200      	movs	r2, #0
 8010f06:	701a      	strb	r2, [r3, #0]
 8010f08:	e7d9      	b.n	8010ebe <sniprintf+0x16>
 8010f0a:	bf00      	nop
 8010f0c:	20000024 	.word	0x20000024

08010f10 <_vsniprintf_r>:
 8010f10:	b530      	push	{r4, r5, lr}
 8010f12:	1e14      	subs	r4, r2, #0
 8010f14:	4605      	mov	r5, r0
 8010f16:	b09b      	sub	sp, #108	; 0x6c
 8010f18:	4618      	mov	r0, r3
 8010f1a:	da05      	bge.n	8010f28 <_vsniprintf_r+0x18>
 8010f1c:	238b      	movs	r3, #139	; 0x8b
 8010f1e:	602b      	str	r3, [r5, #0]
 8010f20:	f04f 30ff 	mov.w	r0, #4294967295
 8010f24:	b01b      	add	sp, #108	; 0x6c
 8010f26:	bd30      	pop	{r4, r5, pc}
 8010f28:	f44f 7302 	mov.w	r3, #520	; 0x208
 8010f2c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8010f30:	bf14      	ite	ne
 8010f32:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010f36:	4623      	moveq	r3, r4
 8010f38:	9302      	str	r3, [sp, #8]
 8010f3a:	9305      	str	r3, [sp, #20]
 8010f3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010f40:	9100      	str	r1, [sp, #0]
 8010f42:	9104      	str	r1, [sp, #16]
 8010f44:	f8ad 300e 	strh.w	r3, [sp, #14]
 8010f48:	4602      	mov	r2, r0
 8010f4a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8010f4c:	4669      	mov	r1, sp
 8010f4e:	4628      	mov	r0, r5
 8010f50:	f000 fbb8 	bl	80116c4 <_svfiprintf_r>
 8010f54:	1c43      	adds	r3, r0, #1
 8010f56:	bfbc      	itt	lt
 8010f58:	238b      	movlt	r3, #139	; 0x8b
 8010f5a:	602b      	strlt	r3, [r5, #0]
 8010f5c:	2c00      	cmp	r4, #0
 8010f5e:	d0e1      	beq.n	8010f24 <_vsniprintf_r+0x14>
 8010f60:	9b00      	ldr	r3, [sp, #0]
 8010f62:	2200      	movs	r2, #0
 8010f64:	701a      	strb	r2, [r3, #0]
 8010f66:	e7dd      	b.n	8010f24 <_vsniprintf_r+0x14>

08010f68 <vsniprintf>:
 8010f68:	b507      	push	{r0, r1, r2, lr}
 8010f6a:	9300      	str	r3, [sp, #0]
 8010f6c:	4613      	mov	r3, r2
 8010f6e:	460a      	mov	r2, r1
 8010f70:	4601      	mov	r1, r0
 8010f72:	4803      	ldr	r0, [pc, #12]	; (8010f80 <vsniprintf+0x18>)
 8010f74:	6800      	ldr	r0, [r0, #0]
 8010f76:	f7ff ffcb 	bl	8010f10 <_vsniprintf_r>
 8010f7a:	b003      	add	sp, #12
 8010f7c:	f85d fb04 	ldr.w	pc, [sp], #4
 8010f80:	20000024 	.word	0x20000024

08010f84 <__swbuf_r>:
 8010f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010f86:	460e      	mov	r6, r1
 8010f88:	4614      	mov	r4, r2
 8010f8a:	4605      	mov	r5, r0
 8010f8c:	b118      	cbz	r0, 8010f96 <__swbuf_r+0x12>
 8010f8e:	6983      	ldr	r3, [r0, #24]
 8010f90:	b90b      	cbnz	r3, 8010f96 <__swbuf_r+0x12>
 8010f92:	f000 f9a7 	bl	80112e4 <__sinit>
 8010f96:	4b21      	ldr	r3, [pc, #132]	; (801101c <__swbuf_r+0x98>)
 8010f98:	429c      	cmp	r4, r3
 8010f9a:	d12a      	bne.n	8010ff2 <__swbuf_r+0x6e>
 8010f9c:	686c      	ldr	r4, [r5, #4]
 8010f9e:	69a3      	ldr	r3, [r4, #24]
 8010fa0:	60a3      	str	r3, [r4, #8]
 8010fa2:	89a3      	ldrh	r3, [r4, #12]
 8010fa4:	071a      	lsls	r2, r3, #28
 8010fa6:	d52e      	bpl.n	8011006 <__swbuf_r+0x82>
 8010fa8:	6923      	ldr	r3, [r4, #16]
 8010faa:	b363      	cbz	r3, 8011006 <__swbuf_r+0x82>
 8010fac:	6923      	ldr	r3, [r4, #16]
 8010fae:	6820      	ldr	r0, [r4, #0]
 8010fb0:	1ac0      	subs	r0, r0, r3
 8010fb2:	6963      	ldr	r3, [r4, #20]
 8010fb4:	b2f6      	uxtb	r6, r6
 8010fb6:	4283      	cmp	r3, r0
 8010fb8:	4637      	mov	r7, r6
 8010fba:	dc04      	bgt.n	8010fc6 <__swbuf_r+0x42>
 8010fbc:	4621      	mov	r1, r4
 8010fbe:	4628      	mov	r0, r5
 8010fc0:	f000 f926 	bl	8011210 <_fflush_r>
 8010fc4:	bb28      	cbnz	r0, 8011012 <__swbuf_r+0x8e>
 8010fc6:	68a3      	ldr	r3, [r4, #8]
 8010fc8:	3b01      	subs	r3, #1
 8010fca:	60a3      	str	r3, [r4, #8]
 8010fcc:	6823      	ldr	r3, [r4, #0]
 8010fce:	1c5a      	adds	r2, r3, #1
 8010fd0:	6022      	str	r2, [r4, #0]
 8010fd2:	701e      	strb	r6, [r3, #0]
 8010fd4:	6963      	ldr	r3, [r4, #20]
 8010fd6:	3001      	adds	r0, #1
 8010fd8:	4283      	cmp	r3, r0
 8010fda:	d004      	beq.n	8010fe6 <__swbuf_r+0x62>
 8010fdc:	89a3      	ldrh	r3, [r4, #12]
 8010fde:	07db      	lsls	r3, r3, #31
 8010fe0:	d519      	bpl.n	8011016 <__swbuf_r+0x92>
 8010fe2:	2e0a      	cmp	r6, #10
 8010fe4:	d117      	bne.n	8011016 <__swbuf_r+0x92>
 8010fe6:	4621      	mov	r1, r4
 8010fe8:	4628      	mov	r0, r5
 8010fea:	f000 f911 	bl	8011210 <_fflush_r>
 8010fee:	b190      	cbz	r0, 8011016 <__swbuf_r+0x92>
 8010ff0:	e00f      	b.n	8011012 <__swbuf_r+0x8e>
 8010ff2:	4b0b      	ldr	r3, [pc, #44]	; (8011020 <__swbuf_r+0x9c>)
 8010ff4:	429c      	cmp	r4, r3
 8010ff6:	d101      	bne.n	8010ffc <__swbuf_r+0x78>
 8010ff8:	68ac      	ldr	r4, [r5, #8]
 8010ffa:	e7d0      	b.n	8010f9e <__swbuf_r+0x1a>
 8010ffc:	4b09      	ldr	r3, [pc, #36]	; (8011024 <__swbuf_r+0xa0>)
 8010ffe:	429c      	cmp	r4, r3
 8011000:	bf08      	it	eq
 8011002:	68ec      	ldreq	r4, [r5, #12]
 8011004:	e7cb      	b.n	8010f9e <__swbuf_r+0x1a>
 8011006:	4621      	mov	r1, r4
 8011008:	4628      	mov	r0, r5
 801100a:	f000 f80d 	bl	8011028 <__swsetup_r>
 801100e:	2800      	cmp	r0, #0
 8011010:	d0cc      	beq.n	8010fac <__swbuf_r+0x28>
 8011012:	f04f 37ff 	mov.w	r7, #4294967295
 8011016:	4638      	mov	r0, r7
 8011018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801101a:	bf00      	nop
 801101c:	0801289c 	.word	0x0801289c
 8011020:	080128bc 	.word	0x080128bc
 8011024:	0801287c 	.word	0x0801287c

08011028 <__swsetup_r>:
 8011028:	4b32      	ldr	r3, [pc, #200]	; (80110f4 <__swsetup_r+0xcc>)
 801102a:	b570      	push	{r4, r5, r6, lr}
 801102c:	681d      	ldr	r5, [r3, #0]
 801102e:	4606      	mov	r6, r0
 8011030:	460c      	mov	r4, r1
 8011032:	b125      	cbz	r5, 801103e <__swsetup_r+0x16>
 8011034:	69ab      	ldr	r3, [r5, #24]
 8011036:	b913      	cbnz	r3, 801103e <__swsetup_r+0x16>
 8011038:	4628      	mov	r0, r5
 801103a:	f000 f953 	bl	80112e4 <__sinit>
 801103e:	4b2e      	ldr	r3, [pc, #184]	; (80110f8 <__swsetup_r+0xd0>)
 8011040:	429c      	cmp	r4, r3
 8011042:	d10f      	bne.n	8011064 <__swsetup_r+0x3c>
 8011044:	686c      	ldr	r4, [r5, #4]
 8011046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801104a:	b29a      	uxth	r2, r3
 801104c:	0715      	lsls	r5, r2, #28
 801104e:	d42c      	bmi.n	80110aa <__swsetup_r+0x82>
 8011050:	06d0      	lsls	r0, r2, #27
 8011052:	d411      	bmi.n	8011078 <__swsetup_r+0x50>
 8011054:	2209      	movs	r2, #9
 8011056:	6032      	str	r2, [r6, #0]
 8011058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801105c:	81a3      	strh	r3, [r4, #12]
 801105e:	f04f 30ff 	mov.w	r0, #4294967295
 8011062:	e03e      	b.n	80110e2 <__swsetup_r+0xba>
 8011064:	4b25      	ldr	r3, [pc, #148]	; (80110fc <__swsetup_r+0xd4>)
 8011066:	429c      	cmp	r4, r3
 8011068:	d101      	bne.n	801106e <__swsetup_r+0x46>
 801106a:	68ac      	ldr	r4, [r5, #8]
 801106c:	e7eb      	b.n	8011046 <__swsetup_r+0x1e>
 801106e:	4b24      	ldr	r3, [pc, #144]	; (8011100 <__swsetup_r+0xd8>)
 8011070:	429c      	cmp	r4, r3
 8011072:	bf08      	it	eq
 8011074:	68ec      	ldreq	r4, [r5, #12]
 8011076:	e7e6      	b.n	8011046 <__swsetup_r+0x1e>
 8011078:	0751      	lsls	r1, r2, #29
 801107a:	d512      	bpl.n	80110a2 <__swsetup_r+0x7a>
 801107c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801107e:	b141      	cbz	r1, 8011092 <__swsetup_r+0x6a>
 8011080:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011084:	4299      	cmp	r1, r3
 8011086:	d002      	beq.n	801108e <__swsetup_r+0x66>
 8011088:	4630      	mov	r0, r6
 801108a:	f000 fa19 	bl	80114c0 <_free_r>
 801108e:	2300      	movs	r3, #0
 8011090:	6363      	str	r3, [r4, #52]	; 0x34
 8011092:	89a3      	ldrh	r3, [r4, #12]
 8011094:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011098:	81a3      	strh	r3, [r4, #12]
 801109a:	2300      	movs	r3, #0
 801109c:	6063      	str	r3, [r4, #4]
 801109e:	6923      	ldr	r3, [r4, #16]
 80110a0:	6023      	str	r3, [r4, #0]
 80110a2:	89a3      	ldrh	r3, [r4, #12]
 80110a4:	f043 0308 	orr.w	r3, r3, #8
 80110a8:	81a3      	strh	r3, [r4, #12]
 80110aa:	6923      	ldr	r3, [r4, #16]
 80110ac:	b94b      	cbnz	r3, 80110c2 <__swsetup_r+0x9a>
 80110ae:	89a3      	ldrh	r3, [r4, #12]
 80110b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80110b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80110b8:	d003      	beq.n	80110c2 <__swsetup_r+0x9a>
 80110ba:	4621      	mov	r1, r4
 80110bc:	4630      	mov	r0, r6
 80110be:	f000 f9bf 	bl	8011440 <__smakebuf_r>
 80110c2:	89a2      	ldrh	r2, [r4, #12]
 80110c4:	f012 0301 	ands.w	r3, r2, #1
 80110c8:	d00c      	beq.n	80110e4 <__swsetup_r+0xbc>
 80110ca:	2300      	movs	r3, #0
 80110cc:	60a3      	str	r3, [r4, #8]
 80110ce:	6963      	ldr	r3, [r4, #20]
 80110d0:	425b      	negs	r3, r3
 80110d2:	61a3      	str	r3, [r4, #24]
 80110d4:	6923      	ldr	r3, [r4, #16]
 80110d6:	b953      	cbnz	r3, 80110ee <__swsetup_r+0xc6>
 80110d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80110dc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80110e0:	d1ba      	bne.n	8011058 <__swsetup_r+0x30>
 80110e2:	bd70      	pop	{r4, r5, r6, pc}
 80110e4:	0792      	lsls	r2, r2, #30
 80110e6:	bf58      	it	pl
 80110e8:	6963      	ldrpl	r3, [r4, #20]
 80110ea:	60a3      	str	r3, [r4, #8]
 80110ec:	e7f2      	b.n	80110d4 <__swsetup_r+0xac>
 80110ee:	2000      	movs	r0, #0
 80110f0:	e7f7      	b.n	80110e2 <__swsetup_r+0xba>
 80110f2:	bf00      	nop
 80110f4:	20000024 	.word	0x20000024
 80110f8:	0801289c 	.word	0x0801289c
 80110fc:	080128bc 	.word	0x080128bc
 8011100:	0801287c 	.word	0x0801287c

08011104 <__sflush_r>:
 8011104:	898a      	ldrh	r2, [r1, #12]
 8011106:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801110a:	4605      	mov	r5, r0
 801110c:	0710      	lsls	r0, r2, #28
 801110e:	460c      	mov	r4, r1
 8011110:	d458      	bmi.n	80111c4 <__sflush_r+0xc0>
 8011112:	684b      	ldr	r3, [r1, #4]
 8011114:	2b00      	cmp	r3, #0
 8011116:	dc05      	bgt.n	8011124 <__sflush_r+0x20>
 8011118:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801111a:	2b00      	cmp	r3, #0
 801111c:	dc02      	bgt.n	8011124 <__sflush_r+0x20>
 801111e:	2000      	movs	r0, #0
 8011120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011124:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011126:	2e00      	cmp	r6, #0
 8011128:	d0f9      	beq.n	801111e <__sflush_r+0x1a>
 801112a:	2300      	movs	r3, #0
 801112c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011130:	682f      	ldr	r7, [r5, #0]
 8011132:	6a21      	ldr	r1, [r4, #32]
 8011134:	602b      	str	r3, [r5, #0]
 8011136:	d032      	beq.n	801119e <__sflush_r+0x9a>
 8011138:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801113a:	89a3      	ldrh	r3, [r4, #12]
 801113c:	075a      	lsls	r2, r3, #29
 801113e:	d505      	bpl.n	801114c <__sflush_r+0x48>
 8011140:	6863      	ldr	r3, [r4, #4]
 8011142:	1ac0      	subs	r0, r0, r3
 8011144:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011146:	b10b      	cbz	r3, 801114c <__sflush_r+0x48>
 8011148:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801114a:	1ac0      	subs	r0, r0, r3
 801114c:	2300      	movs	r3, #0
 801114e:	4602      	mov	r2, r0
 8011150:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011152:	6a21      	ldr	r1, [r4, #32]
 8011154:	4628      	mov	r0, r5
 8011156:	47b0      	blx	r6
 8011158:	1c43      	adds	r3, r0, #1
 801115a:	89a3      	ldrh	r3, [r4, #12]
 801115c:	d106      	bne.n	801116c <__sflush_r+0x68>
 801115e:	6829      	ldr	r1, [r5, #0]
 8011160:	291d      	cmp	r1, #29
 8011162:	d848      	bhi.n	80111f6 <__sflush_r+0xf2>
 8011164:	4a29      	ldr	r2, [pc, #164]	; (801120c <__sflush_r+0x108>)
 8011166:	40ca      	lsrs	r2, r1
 8011168:	07d6      	lsls	r6, r2, #31
 801116a:	d544      	bpl.n	80111f6 <__sflush_r+0xf2>
 801116c:	2200      	movs	r2, #0
 801116e:	6062      	str	r2, [r4, #4]
 8011170:	04d9      	lsls	r1, r3, #19
 8011172:	6922      	ldr	r2, [r4, #16]
 8011174:	6022      	str	r2, [r4, #0]
 8011176:	d504      	bpl.n	8011182 <__sflush_r+0x7e>
 8011178:	1c42      	adds	r2, r0, #1
 801117a:	d101      	bne.n	8011180 <__sflush_r+0x7c>
 801117c:	682b      	ldr	r3, [r5, #0]
 801117e:	b903      	cbnz	r3, 8011182 <__sflush_r+0x7e>
 8011180:	6560      	str	r0, [r4, #84]	; 0x54
 8011182:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011184:	602f      	str	r7, [r5, #0]
 8011186:	2900      	cmp	r1, #0
 8011188:	d0c9      	beq.n	801111e <__sflush_r+0x1a>
 801118a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801118e:	4299      	cmp	r1, r3
 8011190:	d002      	beq.n	8011198 <__sflush_r+0x94>
 8011192:	4628      	mov	r0, r5
 8011194:	f000 f994 	bl	80114c0 <_free_r>
 8011198:	2000      	movs	r0, #0
 801119a:	6360      	str	r0, [r4, #52]	; 0x34
 801119c:	e7c0      	b.n	8011120 <__sflush_r+0x1c>
 801119e:	2301      	movs	r3, #1
 80111a0:	4628      	mov	r0, r5
 80111a2:	47b0      	blx	r6
 80111a4:	1c41      	adds	r1, r0, #1
 80111a6:	d1c8      	bne.n	801113a <__sflush_r+0x36>
 80111a8:	682b      	ldr	r3, [r5, #0]
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d0c5      	beq.n	801113a <__sflush_r+0x36>
 80111ae:	2b1d      	cmp	r3, #29
 80111b0:	d001      	beq.n	80111b6 <__sflush_r+0xb2>
 80111b2:	2b16      	cmp	r3, #22
 80111b4:	d101      	bne.n	80111ba <__sflush_r+0xb6>
 80111b6:	602f      	str	r7, [r5, #0]
 80111b8:	e7b1      	b.n	801111e <__sflush_r+0x1a>
 80111ba:	89a3      	ldrh	r3, [r4, #12]
 80111bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111c0:	81a3      	strh	r3, [r4, #12]
 80111c2:	e7ad      	b.n	8011120 <__sflush_r+0x1c>
 80111c4:	690f      	ldr	r7, [r1, #16]
 80111c6:	2f00      	cmp	r7, #0
 80111c8:	d0a9      	beq.n	801111e <__sflush_r+0x1a>
 80111ca:	0793      	lsls	r3, r2, #30
 80111cc:	680e      	ldr	r6, [r1, #0]
 80111ce:	bf08      	it	eq
 80111d0:	694b      	ldreq	r3, [r1, #20]
 80111d2:	600f      	str	r7, [r1, #0]
 80111d4:	bf18      	it	ne
 80111d6:	2300      	movne	r3, #0
 80111d8:	eba6 0807 	sub.w	r8, r6, r7
 80111dc:	608b      	str	r3, [r1, #8]
 80111de:	f1b8 0f00 	cmp.w	r8, #0
 80111e2:	dd9c      	ble.n	801111e <__sflush_r+0x1a>
 80111e4:	4643      	mov	r3, r8
 80111e6:	463a      	mov	r2, r7
 80111e8:	6a21      	ldr	r1, [r4, #32]
 80111ea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80111ec:	4628      	mov	r0, r5
 80111ee:	47b0      	blx	r6
 80111f0:	2800      	cmp	r0, #0
 80111f2:	dc06      	bgt.n	8011202 <__sflush_r+0xfe>
 80111f4:	89a3      	ldrh	r3, [r4, #12]
 80111f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80111fa:	81a3      	strh	r3, [r4, #12]
 80111fc:	f04f 30ff 	mov.w	r0, #4294967295
 8011200:	e78e      	b.n	8011120 <__sflush_r+0x1c>
 8011202:	4407      	add	r7, r0
 8011204:	eba8 0800 	sub.w	r8, r8, r0
 8011208:	e7e9      	b.n	80111de <__sflush_r+0xda>
 801120a:	bf00      	nop
 801120c:	20400001 	.word	0x20400001

08011210 <_fflush_r>:
 8011210:	b538      	push	{r3, r4, r5, lr}
 8011212:	690b      	ldr	r3, [r1, #16]
 8011214:	4605      	mov	r5, r0
 8011216:	460c      	mov	r4, r1
 8011218:	b1db      	cbz	r3, 8011252 <_fflush_r+0x42>
 801121a:	b118      	cbz	r0, 8011224 <_fflush_r+0x14>
 801121c:	6983      	ldr	r3, [r0, #24]
 801121e:	b90b      	cbnz	r3, 8011224 <_fflush_r+0x14>
 8011220:	f000 f860 	bl	80112e4 <__sinit>
 8011224:	4b0c      	ldr	r3, [pc, #48]	; (8011258 <_fflush_r+0x48>)
 8011226:	429c      	cmp	r4, r3
 8011228:	d109      	bne.n	801123e <_fflush_r+0x2e>
 801122a:	686c      	ldr	r4, [r5, #4]
 801122c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011230:	b17b      	cbz	r3, 8011252 <_fflush_r+0x42>
 8011232:	4621      	mov	r1, r4
 8011234:	4628      	mov	r0, r5
 8011236:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801123a:	f7ff bf63 	b.w	8011104 <__sflush_r>
 801123e:	4b07      	ldr	r3, [pc, #28]	; (801125c <_fflush_r+0x4c>)
 8011240:	429c      	cmp	r4, r3
 8011242:	d101      	bne.n	8011248 <_fflush_r+0x38>
 8011244:	68ac      	ldr	r4, [r5, #8]
 8011246:	e7f1      	b.n	801122c <_fflush_r+0x1c>
 8011248:	4b05      	ldr	r3, [pc, #20]	; (8011260 <_fflush_r+0x50>)
 801124a:	429c      	cmp	r4, r3
 801124c:	bf08      	it	eq
 801124e:	68ec      	ldreq	r4, [r5, #12]
 8011250:	e7ec      	b.n	801122c <_fflush_r+0x1c>
 8011252:	2000      	movs	r0, #0
 8011254:	bd38      	pop	{r3, r4, r5, pc}
 8011256:	bf00      	nop
 8011258:	0801289c 	.word	0x0801289c
 801125c:	080128bc 	.word	0x080128bc
 8011260:	0801287c 	.word	0x0801287c

08011264 <std>:
 8011264:	2300      	movs	r3, #0
 8011266:	b510      	push	{r4, lr}
 8011268:	4604      	mov	r4, r0
 801126a:	e9c0 3300 	strd	r3, r3, [r0]
 801126e:	6083      	str	r3, [r0, #8]
 8011270:	8181      	strh	r1, [r0, #12]
 8011272:	6643      	str	r3, [r0, #100]	; 0x64
 8011274:	81c2      	strh	r2, [r0, #14]
 8011276:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801127a:	6183      	str	r3, [r0, #24]
 801127c:	4619      	mov	r1, r3
 801127e:	2208      	movs	r2, #8
 8011280:	305c      	adds	r0, #92	; 0x5c
 8011282:	f7ff fd8c 	bl	8010d9e <memset>
 8011286:	4b05      	ldr	r3, [pc, #20]	; (801129c <std+0x38>)
 8011288:	6263      	str	r3, [r4, #36]	; 0x24
 801128a:	4b05      	ldr	r3, [pc, #20]	; (80112a0 <std+0x3c>)
 801128c:	62a3      	str	r3, [r4, #40]	; 0x28
 801128e:	4b05      	ldr	r3, [pc, #20]	; (80112a4 <std+0x40>)
 8011290:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011292:	4b05      	ldr	r3, [pc, #20]	; (80112a8 <std+0x44>)
 8011294:	6224      	str	r4, [r4, #32]
 8011296:	6323      	str	r3, [r4, #48]	; 0x30
 8011298:	bd10      	pop	{r4, pc}
 801129a:	bf00      	nop
 801129c:	08011e65 	.word	0x08011e65
 80112a0:	08011e87 	.word	0x08011e87
 80112a4:	08011ebf 	.word	0x08011ebf
 80112a8:	08011ee3 	.word	0x08011ee3

080112ac <_cleanup_r>:
 80112ac:	4901      	ldr	r1, [pc, #4]	; (80112b4 <_cleanup_r+0x8>)
 80112ae:	f000 b885 	b.w	80113bc <_fwalk_reent>
 80112b2:	bf00      	nop
 80112b4:	08011211 	.word	0x08011211

080112b8 <__sfmoreglue>:
 80112b8:	b570      	push	{r4, r5, r6, lr}
 80112ba:	1e4a      	subs	r2, r1, #1
 80112bc:	2568      	movs	r5, #104	; 0x68
 80112be:	4355      	muls	r5, r2
 80112c0:	460e      	mov	r6, r1
 80112c2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80112c6:	f000 f949 	bl	801155c <_malloc_r>
 80112ca:	4604      	mov	r4, r0
 80112cc:	b140      	cbz	r0, 80112e0 <__sfmoreglue+0x28>
 80112ce:	2100      	movs	r1, #0
 80112d0:	e9c0 1600 	strd	r1, r6, [r0]
 80112d4:	300c      	adds	r0, #12
 80112d6:	60a0      	str	r0, [r4, #8]
 80112d8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80112dc:	f7ff fd5f 	bl	8010d9e <memset>
 80112e0:	4620      	mov	r0, r4
 80112e2:	bd70      	pop	{r4, r5, r6, pc}

080112e4 <__sinit>:
 80112e4:	6983      	ldr	r3, [r0, #24]
 80112e6:	b510      	push	{r4, lr}
 80112e8:	4604      	mov	r4, r0
 80112ea:	bb33      	cbnz	r3, 801133a <__sinit+0x56>
 80112ec:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80112f0:	6503      	str	r3, [r0, #80]	; 0x50
 80112f2:	4b12      	ldr	r3, [pc, #72]	; (801133c <__sinit+0x58>)
 80112f4:	4a12      	ldr	r2, [pc, #72]	; (8011340 <__sinit+0x5c>)
 80112f6:	681b      	ldr	r3, [r3, #0]
 80112f8:	6282      	str	r2, [r0, #40]	; 0x28
 80112fa:	4298      	cmp	r0, r3
 80112fc:	bf04      	itt	eq
 80112fe:	2301      	moveq	r3, #1
 8011300:	6183      	streq	r3, [r0, #24]
 8011302:	f000 f81f 	bl	8011344 <__sfp>
 8011306:	6060      	str	r0, [r4, #4]
 8011308:	4620      	mov	r0, r4
 801130a:	f000 f81b 	bl	8011344 <__sfp>
 801130e:	60a0      	str	r0, [r4, #8]
 8011310:	4620      	mov	r0, r4
 8011312:	f000 f817 	bl	8011344 <__sfp>
 8011316:	2200      	movs	r2, #0
 8011318:	60e0      	str	r0, [r4, #12]
 801131a:	2104      	movs	r1, #4
 801131c:	6860      	ldr	r0, [r4, #4]
 801131e:	f7ff ffa1 	bl	8011264 <std>
 8011322:	2201      	movs	r2, #1
 8011324:	2109      	movs	r1, #9
 8011326:	68a0      	ldr	r0, [r4, #8]
 8011328:	f7ff ff9c 	bl	8011264 <std>
 801132c:	2202      	movs	r2, #2
 801132e:	2112      	movs	r1, #18
 8011330:	68e0      	ldr	r0, [r4, #12]
 8011332:	f7ff ff97 	bl	8011264 <std>
 8011336:	2301      	movs	r3, #1
 8011338:	61a3      	str	r3, [r4, #24]
 801133a:	bd10      	pop	{r4, pc}
 801133c:	08012878 	.word	0x08012878
 8011340:	080112ad 	.word	0x080112ad

08011344 <__sfp>:
 8011344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011346:	4b1b      	ldr	r3, [pc, #108]	; (80113b4 <__sfp+0x70>)
 8011348:	681e      	ldr	r6, [r3, #0]
 801134a:	69b3      	ldr	r3, [r6, #24]
 801134c:	4607      	mov	r7, r0
 801134e:	b913      	cbnz	r3, 8011356 <__sfp+0x12>
 8011350:	4630      	mov	r0, r6
 8011352:	f7ff ffc7 	bl	80112e4 <__sinit>
 8011356:	3648      	adds	r6, #72	; 0x48
 8011358:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801135c:	3b01      	subs	r3, #1
 801135e:	d503      	bpl.n	8011368 <__sfp+0x24>
 8011360:	6833      	ldr	r3, [r6, #0]
 8011362:	b133      	cbz	r3, 8011372 <__sfp+0x2e>
 8011364:	6836      	ldr	r6, [r6, #0]
 8011366:	e7f7      	b.n	8011358 <__sfp+0x14>
 8011368:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801136c:	b16d      	cbz	r5, 801138a <__sfp+0x46>
 801136e:	3468      	adds	r4, #104	; 0x68
 8011370:	e7f4      	b.n	801135c <__sfp+0x18>
 8011372:	2104      	movs	r1, #4
 8011374:	4638      	mov	r0, r7
 8011376:	f7ff ff9f 	bl	80112b8 <__sfmoreglue>
 801137a:	6030      	str	r0, [r6, #0]
 801137c:	2800      	cmp	r0, #0
 801137e:	d1f1      	bne.n	8011364 <__sfp+0x20>
 8011380:	230c      	movs	r3, #12
 8011382:	603b      	str	r3, [r7, #0]
 8011384:	4604      	mov	r4, r0
 8011386:	4620      	mov	r0, r4
 8011388:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801138a:	4b0b      	ldr	r3, [pc, #44]	; (80113b8 <__sfp+0x74>)
 801138c:	6665      	str	r5, [r4, #100]	; 0x64
 801138e:	e9c4 5500 	strd	r5, r5, [r4]
 8011392:	60a5      	str	r5, [r4, #8]
 8011394:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8011398:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801139c:	2208      	movs	r2, #8
 801139e:	4629      	mov	r1, r5
 80113a0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80113a4:	f7ff fcfb 	bl	8010d9e <memset>
 80113a8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80113ac:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80113b0:	e7e9      	b.n	8011386 <__sfp+0x42>
 80113b2:	bf00      	nop
 80113b4:	08012878 	.word	0x08012878
 80113b8:	ffff0001 	.word	0xffff0001

080113bc <_fwalk_reent>:
 80113bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80113c0:	4680      	mov	r8, r0
 80113c2:	4689      	mov	r9, r1
 80113c4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80113c8:	2600      	movs	r6, #0
 80113ca:	b914      	cbnz	r4, 80113d2 <_fwalk_reent+0x16>
 80113cc:	4630      	mov	r0, r6
 80113ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80113d2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80113d6:	3f01      	subs	r7, #1
 80113d8:	d501      	bpl.n	80113de <_fwalk_reent+0x22>
 80113da:	6824      	ldr	r4, [r4, #0]
 80113dc:	e7f5      	b.n	80113ca <_fwalk_reent+0xe>
 80113de:	89ab      	ldrh	r3, [r5, #12]
 80113e0:	2b01      	cmp	r3, #1
 80113e2:	d907      	bls.n	80113f4 <_fwalk_reent+0x38>
 80113e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80113e8:	3301      	adds	r3, #1
 80113ea:	d003      	beq.n	80113f4 <_fwalk_reent+0x38>
 80113ec:	4629      	mov	r1, r5
 80113ee:	4640      	mov	r0, r8
 80113f0:	47c8      	blx	r9
 80113f2:	4306      	orrs	r6, r0
 80113f4:	3568      	adds	r5, #104	; 0x68
 80113f6:	e7ee      	b.n	80113d6 <_fwalk_reent+0x1a>

080113f8 <__swhatbuf_r>:
 80113f8:	b570      	push	{r4, r5, r6, lr}
 80113fa:	460e      	mov	r6, r1
 80113fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011400:	2900      	cmp	r1, #0
 8011402:	b096      	sub	sp, #88	; 0x58
 8011404:	4614      	mov	r4, r2
 8011406:	461d      	mov	r5, r3
 8011408:	da07      	bge.n	801141a <__swhatbuf_r+0x22>
 801140a:	2300      	movs	r3, #0
 801140c:	602b      	str	r3, [r5, #0]
 801140e:	89b3      	ldrh	r3, [r6, #12]
 8011410:	061a      	lsls	r2, r3, #24
 8011412:	d410      	bmi.n	8011436 <__swhatbuf_r+0x3e>
 8011414:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011418:	e00e      	b.n	8011438 <__swhatbuf_r+0x40>
 801141a:	466a      	mov	r2, sp
 801141c:	f000 fd88 	bl	8011f30 <_fstat_r>
 8011420:	2800      	cmp	r0, #0
 8011422:	dbf2      	blt.n	801140a <__swhatbuf_r+0x12>
 8011424:	9a01      	ldr	r2, [sp, #4]
 8011426:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801142a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801142e:	425a      	negs	r2, r3
 8011430:	415a      	adcs	r2, r3
 8011432:	602a      	str	r2, [r5, #0]
 8011434:	e7ee      	b.n	8011414 <__swhatbuf_r+0x1c>
 8011436:	2340      	movs	r3, #64	; 0x40
 8011438:	2000      	movs	r0, #0
 801143a:	6023      	str	r3, [r4, #0]
 801143c:	b016      	add	sp, #88	; 0x58
 801143e:	bd70      	pop	{r4, r5, r6, pc}

08011440 <__smakebuf_r>:
 8011440:	898b      	ldrh	r3, [r1, #12]
 8011442:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011444:	079d      	lsls	r5, r3, #30
 8011446:	4606      	mov	r6, r0
 8011448:	460c      	mov	r4, r1
 801144a:	d507      	bpl.n	801145c <__smakebuf_r+0x1c>
 801144c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011450:	6023      	str	r3, [r4, #0]
 8011452:	6123      	str	r3, [r4, #16]
 8011454:	2301      	movs	r3, #1
 8011456:	6163      	str	r3, [r4, #20]
 8011458:	b002      	add	sp, #8
 801145a:	bd70      	pop	{r4, r5, r6, pc}
 801145c:	ab01      	add	r3, sp, #4
 801145e:	466a      	mov	r2, sp
 8011460:	f7ff ffca 	bl	80113f8 <__swhatbuf_r>
 8011464:	9900      	ldr	r1, [sp, #0]
 8011466:	4605      	mov	r5, r0
 8011468:	4630      	mov	r0, r6
 801146a:	f000 f877 	bl	801155c <_malloc_r>
 801146e:	b948      	cbnz	r0, 8011484 <__smakebuf_r+0x44>
 8011470:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011474:	059a      	lsls	r2, r3, #22
 8011476:	d4ef      	bmi.n	8011458 <__smakebuf_r+0x18>
 8011478:	f023 0303 	bic.w	r3, r3, #3
 801147c:	f043 0302 	orr.w	r3, r3, #2
 8011480:	81a3      	strh	r3, [r4, #12]
 8011482:	e7e3      	b.n	801144c <__smakebuf_r+0xc>
 8011484:	4b0d      	ldr	r3, [pc, #52]	; (80114bc <__smakebuf_r+0x7c>)
 8011486:	62b3      	str	r3, [r6, #40]	; 0x28
 8011488:	89a3      	ldrh	r3, [r4, #12]
 801148a:	6020      	str	r0, [r4, #0]
 801148c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011490:	81a3      	strh	r3, [r4, #12]
 8011492:	9b00      	ldr	r3, [sp, #0]
 8011494:	6163      	str	r3, [r4, #20]
 8011496:	9b01      	ldr	r3, [sp, #4]
 8011498:	6120      	str	r0, [r4, #16]
 801149a:	b15b      	cbz	r3, 80114b4 <__smakebuf_r+0x74>
 801149c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80114a0:	4630      	mov	r0, r6
 80114a2:	f000 fd57 	bl	8011f54 <_isatty_r>
 80114a6:	b128      	cbz	r0, 80114b4 <__smakebuf_r+0x74>
 80114a8:	89a3      	ldrh	r3, [r4, #12]
 80114aa:	f023 0303 	bic.w	r3, r3, #3
 80114ae:	f043 0301 	orr.w	r3, r3, #1
 80114b2:	81a3      	strh	r3, [r4, #12]
 80114b4:	89a3      	ldrh	r3, [r4, #12]
 80114b6:	431d      	orrs	r5, r3
 80114b8:	81a5      	strh	r5, [r4, #12]
 80114ba:	e7cd      	b.n	8011458 <__smakebuf_r+0x18>
 80114bc:	080112ad 	.word	0x080112ad

080114c0 <_free_r>:
 80114c0:	b538      	push	{r3, r4, r5, lr}
 80114c2:	4605      	mov	r5, r0
 80114c4:	2900      	cmp	r1, #0
 80114c6:	d045      	beq.n	8011554 <_free_r+0x94>
 80114c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80114cc:	1f0c      	subs	r4, r1, #4
 80114ce:	2b00      	cmp	r3, #0
 80114d0:	bfb8      	it	lt
 80114d2:	18e4      	addlt	r4, r4, r3
 80114d4:	f000 fd79 	bl	8011fca <__malloc_lock>
 80114d8:	4a1f      	ldr	r2, [pc, #124]	; (8011558 <_free_r+0x98>)
 80114da:	6813      	ldr	r3, [r2, #0]
 80114dc:	4610      	mov	r0, r2
 80114de:	b933      	cbnz	r3, 80114ee <_free_r+0x2e>
 80114e0:	6063      	str	r3, [r4, #4]
 80114e2:	6014      	str	r4, [r2, #0]
 80114e4:	4628      	mov	r0, r5
 80114e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80114ea:	f000 bd6f 	b.w	8011fcc <__malloc_unlock>
 80114ee:	42a3      	cmp	r3, r4
 80114f0:	d90c      	bls.n	801150c <_free_r+0x4c>
 80114f2:	6821      	ldr	r1, [r4, #0]
 80114f4:	1862      	adds	r2, r4, r1
 80114f6:	4293      	cmp	r3, r2
 80114f8:	bf04      	itt	eq
 80114fa:	681a      	ldreq	r2, [r3, #0]
 80114fc:	685b      	ldreq	r3, [r3, #4]
 80114fe:	6063      	str	r3, [r4, #4]
 8011500:	bf04      	itt	eq
 8011502:	1852      	addeq	r2, r2, r1
 8011504:	6022      	streq	r2, [r4, #0]
 8011506:	6004      	str	r4, [r0, #0]
 8011508:	e7ec      	b.n	80114e4 <_free_r+0x24>
 801150a:	4613      	mov	r3, r2
 801150c:	685a      	ldr	r2, [r3, #4]
 801150e:	b10a      	cbz	r2, 8011514 <_free_r+0x54>
 8011510:	42a2      	cmp	r2, r4
 8011512:	d9fa      	bls.n	801150a <_free_r+0x4a>
 8011514:	6819      	ldr	r1, [r3, #0]
 8011516:	1858      	adds	r0, r3, r1
 8011518:	42a0      	cmp	r0, r4
 801151a:	d10b      	bne.n	8011534 <_free_r+0x74>
 801151c:	6820      	ldr	r0, [r4, #0]
 801151e:	4401      	add	r1, r0
 8011520:	1858      	adds	r0, r3, r1
 8011522:	4282      	cmp	r2, r0
 8011524:	6019      	str	r1, [r3, #0]
 8011526:	d1dd      	bne.n	80114e4 <_free_r+0x24>
 8011528:	6810      	ldr	r0, [r2, #0]
 801152a:	6852      	ldr	r2, [r2, #4]
 801152c:	605a      	str	r2, [r3, #4]
 801152e:	4401      	add	r1, r0
 8011530:	6019      	str	r1, [r3, #0]
 8011532:	e7d7      	b.n	80114e4 <_free_r+0x24>
 8011534:	d902      	bls.n	801153c <_free_r+0x7c>
 8011536:	230c      	movs	r3, #12
 8011538:	602b      	str	r3, [r5, #0]
 801153a:	e7d3      	b.n	80114e4 <_free_r+0x24>
 801153c:	6820      	ldr	r0, [r4, #0]
 801153e:	1821      	adds	r1, r4, r0
 8011540:	428a      	cmp	r2, r1
 8011542:	bf04      	itt	eq
 8011544:	6811      	ldreq	r1, [r2, #0]
 8011546:	6852      	ldreq	r2, [r2, #4]
 8011548:	6062      	str	r2, [r4, #4]
 801154a:	bf04      	itt	eq
 801154c:	1809      	addeq	r1, r1, r0
 801154e:	6021      	streq	r1, [r4, #0]
 8011550:	605c      	str	r4, [r3, #4]
 8011552:	e7c7      	b.n	80114e4 <_free_r+0x24>
 8011554:	bd38      	pop	{r3, r4, r5, pc}
 8011556:	bf00      	nop
 8011558:	20005c4c 	.word	0x20005c4c

0801155c <_malloc_r>:
 801155c:	b570      	push	{r4, r5, r6, lr}
 801155e:	1ccd      	adds	r5, r1, #3
 8011560:	f025 0503 	bic.w	r5, r5, #3
 8011564:	3508      	adds	r5, #8
 8011566:	2d0c      	cmp	r5, #12
 8011568:	bf38      	it	cc
 801156a:	250c      	movcc	r5, #12
 801156c:	2d00      	cmp	r5, #0
 801156e:	4606      	mov	r6, r0
 8011570:	db01      	blt.n	8011576 <_malloc_r+0x1a>
 8011572:	42a9      	cmp	r1, r5
 8011574:	d903      	bls.n	801157e <_malloc_r+0x22>
 8011576:	230c      	movs	r3, #12
 8011578:	6033      	str	r3, [r6, #0]
 801157a:	2000      	movs	r0, #0
 801157c:	bd70      	pop	{r4, r5, r6, pc}
 801157e:	f000 fd24 	bl	8011fca <__malloc_lock>
 8011582:	4a21      	ldr	r2, [pc, #132]	; (8011608 <_malloc_r+0xac>)
 8011584:	6814      	ldr	r4, [r2, #0]
 8011586:	4621      	mov	r1, r4
 8011588:	b991      	cbnz	r1, 80115b0 <_malloc_r+0x54>
 801158a:	4c20      	ldr	r4, [pc, #128]	; (801160c <_malloc_r+0xb0>)
 801158c:	6823      	ldr	r3, [r4, #0]
 801158e:	b91b      	cbnz	r3, 8011598 <_malloc_r+0x3c>
 8011590:	4630      	mov	r0, r6
 8011592:	f000 fc57 	bl	8011e44 <_sbrk_r>
 8011596:	6020      	str	r0, [r4, #0]
 8011598:	4629      	mov	r1, r5
 801159a:	4630      	mov	r0, r6
 801159c:	f000 fc52 	bl	8011e44 <_sbrk_r>
 80115a0:	1c43      	adds	r3, r0, #1
 80115a2:	d124      	bne.n	80115ee <_malloc_r+0x92>
 80115a4:	230c      	movs	r3, #12
 80115a6:	6033      	str	r3, [r6, #0]
 80115a8:	4630      	mov	r0, r6
 80115aa:	f000 fd0f 	bl	8011fcc <__malloc_unlock>
 80115ae:	e7e4      	b.n	801157a <_malloc_r+0x1e>
 80115b0:	680b      	ldr	r3, [r1, #0]
 80115b2:	1b5b      	subs	r3, r3, r5
 80115b4:	d418      	bmi.n	80115e8 <_malloc_r+0x8c>
 80115b6:	2b0b      	cmp	r3, #11
 80115b8:	d90f      	bls.n	80115da <_malloc_r+0x7e>
 80115ba:	600b      	str	r3, [r1, #0]
 80115bc:	50cd      	str	r5, [r1, r3]
 80115be:	18cc      	adds	r4, r1, r3
 80115c0:	4630      	mov	r0, r6
 80115c2:	f000 fd03 	bl	8011fcc <__malloc_unlock>
 80115c6:	f104 000b 	add.w	r0, r4, #11
 80115ca:	1d23      	adds	r3, r4, #4
 80115cc:	f020 0007 	bic.w	r0, r0, #7
 80115d0:	1ac3      	subs	r3, r0, r3
 80115d2:	d0d3      	beq.n	801157c <_malloc_r+0x20>
 80115d4:	425a      	negs	r2, r3
 80115d6:	50e2      	str	r2, [r4, r3]
 80115d8:	e7d0      	b.n	801157c <_malloc_r+0x20>
 80115da:	428c      	cmp	r4, r1
 80115dc:	684b      	ldr	r3, [r1, #4]
 80115de:	bf16      	itet	ne
 80115e0:	6063      	strne	r3, [r4, #4]
 80115e2:	6013      	streq	r3, [r2, #0]
 80115e4:	460c      	movne	r4, r1
 80115e6:	e7eb      	b.n	80115c0 <_malloc_r+0x64>
 80115e8:	460c      	mov	r4, r1
 80115ea:	6849      	ldr	r1, [r1, #4]
 80115ec:	e7cc      	b.n	8011588 <_malloc_r+0x2c>
 80115ee:	1cc4      	adds	r4, r0, #3
 80115f0:	f024 0403 	bic.w	r4, r4, #3
 80115f4:	42a0      	cmp	r0, r4
 80115f6:	d005      	beq.n	8011604 <_malloc_r+0xa8>
 80115f8:	1a21      	subs	r1, r4, r0
 80115fa:	4630      	mov	r0, r6
 80115fc:	f000 fc22 	bl	8011e44 <_sbrk_r>
 8011600:	3001      	adds	r0, #1
 8011602:	d0cf      	beq.n	80115a4 <_malloc_r+0x48>
 8011604:	6025      	str	r5, [r4, #0]
 8011606:	e7db      	b.n	80115c0 <_malloc_r+0x64>
 8011608:	20005c4c 	.word	0x20005c4c
 801160c:	20005c50 	.word	0x20005c50

08011610 <__ssputs_r>:
 8011610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011614:	688e      	ldr	r6, [r1, #8]
 8011616:	429e      	cmp	r6, r3
 8011618:	4682      	mov	sl, r0
 801161a:	460c      	mov	r4, r1
 801161c:	4690      	mov	r8, r2
 801161e:	4699      	mov	r9, r3
 8011620:	d837      	bhi.n	8011692 <__ssputs_r+0x82>
 8011622:	898a      	ldrh	r2, [r1, #12]
 8011624:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011628:	d031      	beq.n	801168e <__ssputs_r+0x7e>
 801162a:	6825      	ldr	r5, [r4, #0]
 801162c:	6909      	ldr	r1, [r1, #16]
 801162e:	1a6f      	subs	r7, r5, r1
 8011630:	6965      	ldr	r5, [r4, #20]
 8011632:	2302      	movs	r3, #2
 8011634:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011638:	fb95 f5f3 	sdiv	r5, r5, r3
 801163c:	f109 0301 	add.w	r3, r9, #1
 8011640:	443b      	add	r3, r7
 8011642:	429d      	cmp	r5, r3
 8011644:	bf38      	it	cc
 8011646:	461d      	movcc	r5, r3
 8011648:	0553      	lsls	r3, r2, #21
 801164a:	d530      	bpl.n	80116ae <__ssputs_r+0x9e>
 801164c:	4629      	mov	r1, r5
 801164e:	f7ff ff85 	bl	801155c <_malloc_r>
 8011652:	4606      	mov	r6, r0
 8011654:	b950      	cbnz	r0, 801166c <__ssputs_r+0x5c>
 8011656:	230c      	movs	r3, #12
 8011658:	f8ca 3000 	str.w	r3, [sl]
 801165c:	89a3      	ldrh	r3, [r4, #12]
 801165e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011662:	81a3      	strh	r3, [r4, #12]
 8011664:	f04f 30ff 	mov.w	r0, #4294967295
 8011668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801166c:	463a      	mov	r2, r7
 801166e:	6921      	ldr	r1, [r4, #16]
 8011670:	f7ff fb8a 	bl	8010d88 <memcpy>
 8011674:	89a3      	ldrh	r3, [r4, #12]
 8011676:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801167a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801167e:	81a3      	strh	r3, [r4, #12]
 8011680:	6126      	str	r6, [r4, #16]
 8011682:	6165      	str	r5, [r4, #20]
 8011684:	443e      	add	r6, r7
 8011686:	1bed      	subs	r5, r5, r7
 8011688:	6026      	str	r6, [r4, #0]
 801168a:	60a5      	str	r5, [r4, #8]
 801168c:	464e      	mov	r6, r9
 801168e:	454e      	cmp	r6, r9
 8011690:	d900      	bls.n	8011694 <__ssputs_r+0x84>
 8011692:	464e      	mov	r6, r9
 8011694:	4632      	mov	r2, r6
 8011696:	4641      	mov	r1, r8
 8011698:	6820      	ldr	r0, [r4, #0]
 801169a:	f000 fc7d 	bl	8011f98 <memmove>
 801169e:	68a3      	ldr	r3, [r4, #8]
 80116a0:	1b9b      	subs	r3, r3, r6
 80116a2:	60a3      	str	r3, [r4, #8]
 80116a4:	6823      	ldr	r3, [r4, #0]
 80116a6:	441e      	add	r6, r3
 80116a8:	6026      	str	r6, [r4, #0]
 80116aa:	2000      	movs	r0, #0
 80116ac:	e7dc      	b.n	8011668 <__ssputs_r+0x58>
 80116ae:	462a      	mov	r2, r5
 80116b0:	f000 fc8d 	bl	8011fce <_realloc_r>
 80116b4:	4606      	mov	r6, r0
 80116b6:	2800      	cmp	r0, #0
 80116b8:	d1e2      	bne.n	8011680 <__ssputs_r+0x70>
 80116ba:	6921      	ldr	r1, [r4, #16]
 80116bc:	4650      	mov	r0, sl
 80116be:	f7ff feff 	bl	80114c0 <_free_r>
 80116c2:	e7c8      	b.n	8011656 <__ssputs_r+0x46>

080116c4 <_svfiprintf_r>:
 80116c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116c8:	461d      	mov	r5, r3
 80116ca:	898b      	ldrh	r3, [r1, #12]
 80116cc:	061f      	lsls	r7, r3, #24
 80116ce:	b09d      	sub	sp, #116	; 0x74
 80116d0:	4680      	mov	r8, r0
 80116d2:	460c      	mov	r4, r1
 80116d4:	4616      	mov	r6, r2
 80116d6:	d50f      	bpl.n	80116f8 <_svfiprintf_r+0x34>
 80116d8:	690b      	ldr	r3, [r1, #16]
 80116da:	b96b      	cbnz	r3, 80116f8 <_svfiprintf_r+0x34>
 80116dc:	2140      	movs	r1, #64	; 0x40
 80116de:	f7ff ff3d 	bl	801155c <_malloc_r>
 80116e2:	6020      	str	r0, [r4, #0]
 80116e4:	6120      	str	r0, [r4, #16]
 80116e6:	b928      	cbnz	r0, 80116f4 <_svfiprintf_r+0x30>
 80116e8:	230c      	movs	r3, #12
 80116ea:	f8c8 3000 	str.w	r3, [r8]
 80116ee:	f04f 30ff 	mov.w	r0, #4294967295
 80116f2:	e0c8      	b.n	8011886 <_svfiprintf_r+0x1c2>
 80116f4:	2340      	movs	r3, #64	; 0x40
 80116f6:	6163      	str	r3, [r4, #20]
 80116f8:	2300      	movs	r3, #0
 80116fa:	9309      	str	r3, [sp, #36]	; 0x24
 80116fc:	2320      	movs	r3, #32
 80116fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011702:	2330      	movs	r3, #48	; 0x30
 8011704:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011708:	9503      	str	r5, [sp, #12]
 801170a:	f04f 0b01 	mov.w	fp, #1
 801170e:	4637      	mov	r7, r6
 8011710:	463d      	mov	r5, r7
 8011712:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011716:	b10b      	cbz	r3, 801171c <_svfiprintf_r+0x58>
 8011718:	2b25      	cmp	r3, #37	; 0x25
 801171a:	d13e      	bne.n	801179a <_svfiprintf_r+0xd6>
 801171c:	ebb7 0a06 	subs.w	sl, r7, r6
 8011720:	d00b      	beq.n	801173a <_svfiprintf_r+0x76>
 8011722:	4653      	mov	r3, sl
 8011724:	4632      	mov	r2, r6
 8011726:	4621      	mov	r1, r4
 8011728:	4640      	mov	r0, r8
 801172a:	f7ff ff71 	bl	8011610 <__ssputs_r>
 801172e:	3001      	adds	r0, #1
 8011730:	f000 80a4 	beq.w	801187c <_svfiprintf_r+0x1b8>
 8011734:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011736:	4453      	add	r3, sl
 8011738:	9309      	str	r3, [sp, #36]	; 0x24
 801173a:	783b      	ldrb	r3, [r7, #0]
 801173c:	2b00      	cmp	r3, #0
 801173e:	f000 809d 	beq.w	801187c <_svfiprintf_r+0x1b8>
 8011742:	2300      	movs	r3, #0
 8011744:	f04f 32ff 	mov.w	r2, #4294967295
 8011748:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801174c:	9304      	str	r3, [sp, #16]
 801174e:	9307      	str	r3, [sp, #28]
 8011750:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011754:	931a      	str	r3, [sp, #104]	; 0x68
 8011756:	462f      	mov	r7, r5
 8011758:	2205      	movs	r2, #5
 801175a:	f817 1b01 	ldrb.w	r1, [r7], #1
 801175e:	4850      	ldr	r0, [pc, #320]	; (80118a0 <_svfiprintf_r+0x1dc>)
 8011760:	f7ee fd26 	bl	80001b0 <memchr>
 8011764:	9b04      	ldr	r3, [sp, #16]
 8011766:	b9d0      	cbnz	r0, 801179e <_svfiprintf_r+0xda>
 8011768:	06d9      	lsls	r1, r3, #27
 801176a:	bf44      	itt	mi
 801176c:	2220      	movmi	r2, #32
 801176e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011772:	071a      	lsls	r2, r3, #28
 8011774:	bf44      	itt	mi
 8011776:	222b      	movmi	r2, #43	; 0x2b
 8011778:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801177c:	782a      	ldrb	r2, [r5, #0]
 801177e:	2a2a      	cmp	r2, #42	; 0x2a
 8011780:	d015      	beq.n	80117ae <_svfiprintf_r+0xea>
 8011782:	9a07      	ldr	r2, [sp, #28]
 8011784:	462f      	mov	r7, r5
 8011786:	2000      	movs	r0, #0
 8011788:	250a      	movs	r5, #10
 801178a:	4639      	mov	r1, r7
 801178c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011790:	3b30      	subs	r3, #48	; 0x30
 8011792:	2b09      	cmp	r3, #9
 8011794:	d94d      	bls.n	8011832 <_svfiprintf_r+0x16e>
 8011796:	b1b8      	cbz	r0, 80117c8 <_svfiprintf_r+0x104>
 8011798:	e00f      	b.n	80117ba <_svfiprintf_r+0xf6>
 801179a:	462f      	mov	r7, r5
 801179c:	e7b8      	b.n	8011710 <_svfiprintf_r+0x4c>
 801179e:	4a40      	ldr	r2, [pc, #256]	; (80118a0 <_svfiprintf_r+0x1dc>)
 80117a0:	1a80      	subs	r0, r0, r2
 80117a2:	fa0b f000 	lsl.w	r0, fp, r0
 80117a6:	4318      	orrs	r0, r3
 80117a8:	9004      	str	r0, [sp, #16]
 80117aa:	463d      	mov	r5, r7
 80117ac:	e7d3      	b.n	8011756 <_svfiprintf_r+0x92>
 80117ae:	9a03      	ldr	r2, [sp, #12]
 80117b0:	1d11      	adds	r1, r2, #4
 80117b2:	6812      	ldr	r2, [r2, #0]
 80117b4:	9103      	str	r1, [sp, #12]
 80117b6:	2a00      	cmp	r2, #0
 80117b8:	db01      	blt.n	80117be <_svfiprintf_r+0xfa>
 80117ba:	9207      	str	r2, [sp, #28]
 80117bc:	e004      	b.n	80117c8 <_svfiprintf_r+0x104>
 80117be:	4252      	negs	r2, r2
 80117c0:	f043 0302 	orr.w	r3, r3, #2
 80117c4:	9207      	str	r2, [sp, #28]
 80117c6:	9304      	str	r3, [sp, #16]
 80117c8:	783b      	ldrb	r3, [r7, #0]
 80117ca:	2b2e      	cmp	r3, #46	; 0x2e
 80117cc:	d10c      	bne.n	80117e8 <_svfiprintf_r+0x124>
 80117ce:	787b      	ldrb	r3, [r7, #1]
 80117d0:	2b2a      	cmp	r3, #42	; 0x2a
 80117d2:	d133      	bne.n	801183c <_svfiprintf_r+0x178>
 80117d4:	9b03      	ldr	r3, [sp, #12]
 80117d6:	1d1a      	adds	r2, r3, #4
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	9203      	str	r2, [sp, #12]
 80117dc:	2b00      	cmp	r3, #0
 80117de:	bfb8      	it	lt
 80117e0:	f04f 33ff 	movlt.w	r3, #4294967295
 80117e4:	3702      	adds	r7, #2
 80117e6:	9305      	str	r3, [sp, #20]
 80117e8:	4d2e      	ldr	r5, [pc, #184]	; (80118a4 <_svfiprintf_r+0x1e0>)
 80117ea:	7839      	ldrb	r1, [r7, #0]
 80117ec:	2203      	movs	r2, #3
 80117ee:	4628      	mov	r0, r5
 80117f0:	f7ee fcde 	bl	80001b0 <memchr>
 80117f4:	b138      	cbz	r0, 8011806 <_svfiprintf_r+0x142>
 80117f6:	2340      	movs	r3, #64	; 0x40
 80117f8:	1b40      	subs	r0, r0, r5
 80117fa:	fa03 f000 	lsl.w	r0, r3, r0
 80117fe:	9b04      	ldr	r3, [sp, #16]
 8011800:	4303      	orrs	r3, r0
 8011802:	3701      	adds	r7, #1
 8011804:	9304      	str	r3, [sp, #16]
 8011806:	7839      	ldrb	r1, [r7, #0]
 8011808:	4827      	ldr	r0, [pc, #156]	; (80118a8 <_svfiprintf_r+0x1e4>)
 801180a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801180e:	2206      	movs	r2, #6
 8011810:	1c7e      	adds	r6, r7, #1
 8011812:	f7ee fccd 	bl	80001b0 <memchr>
 8011816:	2800      	cmp	r0, #0
 8011818:	d038      	beq.n	801188c <_svfiprintf_r+0x1c8>
 801181a:	4b24      	ldr	r3, [pc, #144]	; (80118ac <_svfiprintf_r+0x1e8>)
 801181c:	bb13      	cbnz	r3, 8011864 <_svfiprintf_r+0x1a0>
 801181e:	9b03      	ldr	r3, [sp, #12]
 8011820:	3307      	adds	r3, #7
 8011822:	f023 0307 	bic.w	r3, r3, #7
 8011826:	3308      	adds	r3, #8
 8011828:	9303      	str	r3, [sp, #12]
 801182a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801182c:	444b      	add	r3, r9
 801182e:	9309      	str	r3, [sp, #36]	; 0x24
 8011830:	e76d      	b.n	801170e <_svfiprintf_r+0x4a>
 8011832:	fb05 3202 	mla	r2, r5, r2, r3
 8011836:	2001      	movs	r0, #1
 8011838:	460f      	mov	r7, r1
 801183a:	e7a6      	b.n	801178a <_svfiprintf_r+0xc6>
 801183c:	2300      	movs	r3, #0
 801183e:	3701      	adds	r7, #1
 8011840:	9305      	str	r3, [sp, #20]
 8011842:	4619      	mov	r1, r3
 8011844:	250a      	movs	r5, #10
 8011846:	4638      	mov	r0, r7
 8011848:	f810 2b01 	ldrb.w	r2, [r0], #1
 801184c:	3a30      	subs	r2, #48	; 0x30
 801184e:	2a09      	cmp	r2, #9
 8011850:	d903      	bls.n	801185a <_svfiprintf_r+0x196>
 8011852:	2b00      	cmp	r3, #0
 8011854:	d0c8      	beq.n	80117e8 <_svfiprintf_r+0x124>
 8011856:	9105      	str	r1, [sp, #20]
 8011858:	e7c6      	b.n	80117e8 <_svfiprintf_r+0x124>
 801185a:	fb05 2101 	mla	r1, r5, r1, r2
 801185e:	2301      	movs	r3, #1
 8011860:	4607      	mov	r7, r0
 8011862:	e7f0      	b.n	8011846 <_svfiprintf_r+0x182>
 8011864:	ab03      	add	r3, sp, #12
 8011866:	9300      	str	r3, [sp, #0]
 8011868:	4622      	mov	r2, r4
 801186a:	4b11      	ldr	r3, [pc, #68]	; (80118b0 <_svfiprintf_r+0x1ec>)
 801186c:	a904      	add	r1, sp, #16
 801186e:	4640      	mov	r0, r8
 8011870:	f3af 8000 	nop.w
 8011874:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011878:	4681      	mov	r9, r0
 801187a:	d1d6      	bne.n	801182a <_svfiprintf_r+0x166>
 801187c:	89a3      	ldrh	r3, [r4, #12]
 801187e:	065b      	lsls	r3, r3, #25
 8011880:	f53f af35 	bmi.w	80116ee <_svfiprintf_r+0x2a>
 8011884:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011886:	b01d      	add	sp, #116	; 0x74
 8011888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801188c:	ab03      	add	r3, sp, #12
 801188e:	9300      	str	r3, [sp, #0]
 8011890:	4622      	mov	r2, r4
 8011892:	4b07      	ldr	r3, [pc, #28]	; (80118b0 <_svfiprintf_r+0x1ec>)
 8011894:	a904      	add	r1, sp, #16
 8011896:	4640      	mov	r0, r8
 8011898:	f000 f9c2 	bl	8011c20 <_printf_i>
 801189c:	e7ea      	b.n	8011874 <_svfiprintf_r+0x1b0>
 801189e:	bf00      	nop
 80118a0:	080128dc 	.word	0x080128dc
 80118a4:	080128e2 	.word	0x080128e2
 80118a8:	080128e6 	.word	0x080128e6
 80118ac:	00000000 	.word	0x00000000
 80118b0:	08011611 	.word	0x08011611

080118b4 <__sfputc_r>:
 80118b4:	6893      	ldr	r3, [r2, #8]
 80118b6:	3b01      	subs	r3, #1
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	b410      	push	{r4}
 80118bc:	6093      	str	r3, [r2, #8]
 80118be:	da08      	bge.n	80118d2 <__sfputc_r+0x1e>
 80118c0:	6994      	ldr	r4, [r2, #24]
 80118c2:	42a3      	cmp	r3, r4
 80118c4:	db01      	blt.n	80118ca <__sfputc_r+0x16>
 80118c6:	290a      	cmp	r1, #10
 80118c8:	d103      	bne.n	80118d2 <__sfputc_r+0x1e>
 80118ca:	f85d 4b04 	ldr.w	r4, [sp], #4
 80118ce:	f7ff bb59 	b.w	8010f84 <__swbuf_r>
 80118d2:	6813      	ldr	r3, [r2, #0]
 80118d4:	1c58      	adds	r0, r3, #1
 80118d6:	6010      	str	r0, [r2, #0]
 80118d8:	7019      	strb	r1, [r3, #0]
 80118da:	4608      	mov	r0, r1
 80118dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80118e0:	4770      	bx	lr

080118e2 <__sfputs_r>:
 80118e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80118e4:	4606      	mov	r6, r0
 80118e6:	460f      	mov	r7, r1
 80118e8:	4614      	mov	r4, r2
 80118ea:	18d5      	adds	r5, r2, r3
 80118ec:	42ac      	cmp	r4, r5
 80118ee:	d101      	bne.n	80118f4 <__sfputs_r+0x12>
 80118f0:	2000      	movs	r0, #0
 80118f2:	e007      	b.n	8011904 <__sfputs_r+0x22>
 80118f4:	463a      	mov	r2, r7
 80118f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80118fa:	4630      	mov	r0, r6
 80118fc:	f7ff ffda 	bl	80118b4 <__sfputc_r>
 8011900:	1c43      	adds	r3, r0, #1
 8011902:	d1f3      	bne.n	80118ec <__sfputs_r+0xa>
 8011904:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011908 <_vfiprintf_r>:
 8011908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801190c:	460c      	mov	r4, r1
 801190e:	b09d      	sub	sp, #116	; 0x74
 8011910:	4617      	mov	r7, r2
 8011912:	461d      	mov	r5, r3
 8011914:	4606      	mov	r6, r0
 8011916:	b118      	cbz	r0, 8011920 <_vfiprintf_r+0x18>
 8011918:	6983      	ldr	r3, [r0, #24]
 801191a:	b90b      	cbnz	r3, 8011920 <_vfiprintf_r+0x18>
 801191c:	f7ff fce2 	bl	80112e4 <__sinit>
 8011920:	4b7c      	ldr	r3, [pc, #496]	; (8011b14 <_vfiprintf_r+0x20c>)
 8011922:	429c      	cmp	r4, r3
 8011924:	d158      	bne.n	80119d8 <_vfiprintf_r+0xd0>
 8011926:	6874      	ldr	r4, [r6, #4]
 8011928:	89a3      	ldrh	r3, [r4, #12]
 801192a:	0718      	lsls	r0, r3, #28
 801192c:	d55e      	bpl.n	80119ec <_vfiprintf_r+0xe4>
 801192e:	6923      	ldr	r3, [r4, #16]
 8011930:	2b00      	cmp	r3, #0
 8011932:	d05b      	beq.n	80119ec <_vfiprintf_r+0xe4>
 8011934:	2300      	movs	r3, #0
 8011936:	9309      	str	r3, [sp, #36]	; 0x24
 8011938:	2320      	movs	r3, #32
 801193a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801193e:	2330      	movs	r3, #48	; 0x30
 8011940:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011944:	9503      	str	r5, [sp, #12]
 8011946:	f04f 0b01 	mov.w	fp, #1
 801194a:	46b8      	mov	r8, r7
 801194c:	4645      	mov	r5, r8
 801194e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011952:	b10b      	cbz	r3, 8011958 <_vfiprintf_r+0x50>
 8011954:	2b25      	cmp	r3, #37	; 0x25
 8011956:	d154      	bne.n	8011a02 <_vfiprintf_r+0xfa>
 8011958:	ebb8 0a07 	subs.w	sl, r8, r7
 801195c:	d00b      	beq.n	8011976 <_vfiprintf_r+0x6e>
 801195e:	4653      	mov	r3, sl
 8011960:	463a      	mov	r2, r7
 8011962:	4621      	mov	r1, r4
 8011964:	4630      	mov	r0, r6
 8011966:	f7ff ffbc 	bl	80118e2 <__sfputs_r>
 801196a:	3001      	adds	r0, #1
 801196c:	f000 80c2 	beq.w	8011af4 <_vfiprintf_r+0x1ec>
 8011970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011972:	4453      	add	r3, sl
 8011974:	9309      	str	r3, [sp, #36]	; 0x24
 8011976:	f898 3000 	ldrb.w	r3, [r8]
 801197a:	2b00      	cmp	r3, #0
 801197c:	f000 80ba 	beq.w	8011af4 <_vfiprintf_r+0x1ec>
 8011980:	2300      	movs	r3, #0
 8011982:	f04f 32ff 	mov.w	r2, #4294967295
 8011986:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801198a:	9304      	str	r3, [sp, #16]
 801198c:	9307      	str	r3, [sp, #28]
 801198e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011992:	931a      	str	r3, [sp, #104]	; 0x68
 8011994:	46a8      	mov	r8, r5
 8011996:	2205      	movs	r2, #5
 8011998:	f818 1b01 	ldrb.w	r1, [r8], #1
 801199c:	485e      	ldr	r0, [pc, #376]	; (8011b18 <_vfiprintf_r+0x210>)
 801199e:	f7ee fc07 	bl	80001b0 <memchr>
 80119a2:	9b04      	ldr	r3, [sp, #16]
 80119a4:	bb78      	cbnz	r0, 8011a06 <_vfiprintf_r+0xfe>
 80119a6:	06d9      	lsls	r1, r3, #27
 80119a8:	bf44      	itt	mi
 80119aa:	2220      	movmi	r2, #32
 80119ac:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80119b0:	071a      	lsls	r2, r3, #28
 80119b2:	bf44      	itt	mi
 80119b4:	222b      	movmi	r2, #43	; 0x2b
 80119b6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80119ba:	782a      	ldrb	r2, [r5, #0]
 80119bc:	2a2a      	cmp	r2, #42	; 0x2a
 80119be:	d02a      	beq.n	8011a16 <_vfiprintf_r+0x10e>
 80119c0:	9a07      	ldr	r2, [sp, #28]
 80119c2:	46a8      	mov	r8, r5
 80119c4:	2000      	movs	r0, #0
 80119c6:	250a      	movs	r5, #10
 80119c8:	4641      	mov	r1, r8
 80119ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80119ce:	3b30      	subs	r3, #48	; 0x30
 80119d0:	2b09      	cmp	r3, #9
 80119d2:	d969      	bls.n	8011aa8 <_vfiprintf_r+0x1a0>
 80119d4:	b360      	cbz	r0, 8011a30 <_vfiprintf_r+0x128>
 80119d6:	e024      	b.n	8011a22 <_vfiprintf_r+0x11a>
 80119d8:	4b50      	ldr	r3, [pc, #320]	; (8011b1c <_vfiprintf_r+0x214>)
 80119da:	429c      	cmp	r4, r3
 80119dc:	d101      	bne.n	80119e2 <_vfiprintf_r+0xda>
 80119de:	68b4      	ldr	r4, [r6, #8]
 80119e0:	e7a2      	b.n	8011928 <_vfiprintf_r+0x20>
 80119e2:	4b4f      	ldr	r3, [pc, #316]	; (8011b20 <_vfiprintf_r+0x218>)
 80119e4:	429c      	cmp	r4, r3
 80119e6:	bf08      	it	eq
 80119e8:	68f4      	ldreq	r4, [r6, #12]
 80119ea:	e79d      	b.n	8011928 <_vfiprintf_r+0x20>
 80119ec:	4621      	mov	r1, r4
 80119ee:	4630      	mov	r0, r6
 80119f0:	f7ff fb1a 	bl	8011028 <__swsetup_r>
 80119f4:	2800      	cmp	r0, #0
 80119f6:	d09d      	beq.n	8011934 <_vfiprintf_r+0x2c>
 80119f8:	f04f 30ff 	mov.w	r0, #4294967295
 80119fc:	b01d      	add	sp, #116	; 0x74
 80119fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a02:	46a8      	mov	r8, r5
 8011a04:	e7a2      	b.n	801194c <_vfiprintf_r+0x44>
 8011a06:	4a44      	ldr	r2, [pc, #272]	; (8011b18 <_vfiprintf_r+0x210>)
 8011a08:	1a80      	subs	r0, r0, r2
 8011a0a:	fa0b f000 	lsl.w	r0, fp, r0
 8011a0e:	4318      	orrs	r0, r3
 8011a10:	9004      	str	r0, [sp, #16]
 8011a12:	4645      	mov	r5, r8
 8011a14:	e7be      	b.n	8011994 <_vfiprintf_r+0x8c>
 8011a16:	9a03      	ldr	r2, [sp, #12]
 8011a18:	1d11      	adds	r1, r2, #4
 8011a1a:	6812      	ldr	r2, [r2, #0]
 8011a1c:	9103      	str	r1, [sp, #12]
 8011a1e:	2a00      	cmp	r2, #0
 8011a20:	db01      	blt.n	8011a26 <_vfiprintf_r+0x11e>
 8011a22:	9207      	str	r2, [sp, #28]
 8011a24:	e004      	b.n	8011a30 <_vfiprintf_r+0x128>
 8011a26:	4252      	negs	r2, r2
 8011a28:	f043 0302 	orr.w	r3, r3, #2
 8011a2c:	9207      	str	r2, [sp, #28]
 8011a2e:	9304      	str	r3, [sp, #16]
 8011a30:	f898 3000 	ldrb.w	r3, [r8]
 8011a34:	2b2e      	cmp	r3, #46	; 0x2e
 8011a36:	d10e      	bne.n	8011a56 <_vfiprintf_r+0x14e>
 8011a38:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011a3c:	2b2a      	cmp	r3, #42	; 0x2a
 8011a3e:	d138      	bne.n	8011ab2 <_vfiprintf_r+0x1aa>
 8011a40:	9b03      	ldr	r3, [sp, #12]
 8011a42:	1d1a      	adds	r2, r3, #4
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	9203      	str	r2, [sp, #12]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	bfb8      	it	lt
 8011a4c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011a50:	f108 0802 	add.w	r8, r8, #2
 8011a54:	9305      	str	r3, [sp, #20]
 8011a56:	4d33      	ldr	r5, [pc, #204]	; (8011b24 <_vfiprintf_r+0x21c>)
 8011a58:	f898 1000 	ldrb.w	r1, [r8]
 8011a5c:	2203      	movs	r2, #3
 8011a5e:	4628      	mov	r0, r5
 8011a60:	f7ee fba6 	bl	80001b0 <memchr>
 8011a64:	b140      	cbz	r0, 8011a78 <_vfiprintf_r+0x170>
 8011a66:	2340      	movs	r3, #64	; 0x40
 8011a68:	1b40      	subs	r0, r0, r5
 8011a6a:	fa03 f000 	lsl.w	r0, r3, r0
 8011a6e:	9b04      	ldr	r3, [sp, #16]
 8011a70:	4303      	orrs	r3, r0
 8011a72:	f108 0801 	add.w	r8, r8, #1
 8011a76:	9304      	str	r3, [sp, #16]
 8011a78:	f898 1000 	ldrb.w	r1, [r8]
 8011a7c:	482a      	ldr	r0, [pc, #168]	; (8011b28 <_vfiprintf_r+0x220>)
 8011a7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011a82:	2206      	movs	r2, #6
 8011a84:	f108 0701 	add.w	r7, r8, #1
 8011a88:	f7ee fb92 	bl	80001b0 <memchr>
 8011a8c:	2800      	cmp	r0, #0
 8011a8e:	d037      	beq.n	8011b00 <_vfiprintf_r+0x1f8>
 8011a90:	4b26      	ldr	r3, [pc, #152]	; (8011b2c <_vfiprintf_r+0x224>)
 8011a92:	bb1b      	cbnz	r3, 8011adc <_vfiprintf_r+0x1d4>
 8011a94:	9b03      	ldr	r3, [sp, #12]
 8011a96:	3307      	adds	r3, #7
 8011a98:	f023 0307 	bic.w	r3, r3, #7
 8011a9c:	3308      	adds	r3, #8
 8011a9e:	9303      	str	r3, [sp, #12]
 8011aa0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011aa2:	444b      	add	r3, r9
 8011aa4:	9309      	str	r3, [sp, #36]	; 0x24
 8011aa6:	e750      	b.n	801194a <_vfiprintf_r+0x42>
 8011aa8:	fb05 3202 	mla	r2, r5, r2, r3
 8011aac:	2001      	movs	r0, #1
 8011aae:	4688      	mov	r8, r1
 8011ab0:	e78a      	b.n	80119c8 <_vfiprintf_r+0xc0>
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	f108 0801 	add.w	r8, r8, #1
 8011ab8:	9305      	str	r3, [sp, #20]
 8011aba:	4619      	mov	r1, r3
 8011abc:	250a      	movs	r5, #10
 8011abe:	4640      	mov	r0, r8
 8011ac0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ac4:	3a30      	subs	r2, #48	; 0x30
 8011ac6:	2a09      	cmp	r2, #9
 8011ac8:	d903      	bls.n	8011ad2 <_vfiprintf_r+0x1ca>
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	d0c3      	beq.n	8011a56 <_vfiprintf_r+0x14e>
 8011ace:	9105      	str	r1, [sp, #20]
 8011ad0:	e7c1      	b.n	8011a56 <_vfiprintf_r+0x14e>
 8011ad2:	fb05 2101 	mla	r1, r5, r1, r2
 8011ad6:	2301      	movs	r3, #1
 8011ad8:	4680      	mov	r8, r0
 8011ada:	e7f0      	b.n	8011abe <_vfiprintf_r+0x1b6>
 8011adc:	ab03      	add	r3, sp, #12
 8011ade:	9300      	str	r3, [sp, #0]
 8011ae0:	4622      	mov	r2, r4
 8011ae2:	4b13      	ldr	r3, [pc, #76]	; (8011b30 <_vfiprintf_r+0x228>)
 8011ae4:	a904      	add	r1, sp, #16
 8011ae6:	4630      	mov	r0, r6
 8011ae8:	f3af 8000 	nop.w
 8011aec:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011af0:	4681      	mov	r9, r0
 8011af2:	d1d5      	bne.n	8011aa0 <_vfiprintf_r+0x198>
 8011af4:	89a3      	ldrh	r3, [r4, #12]
 8011af6:	065b      	lsls	r3, r3, #25
 8011af8:	f53f af7e 	bmi.w	80119f8 <_vfiprintf_r+0xf0>
 8011afc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011afe:	e77d      	b.n	80119fc <_vfiprintf_r+0xf4>
 8011b00:	ab03      	add	r3, sp, #12
 8011b02:	9300      	str	r3, [sp, #0]
 8011b04:	4622      	mov	r2, r4
 8011b06:	4b0a      	ldr	r3, [pc, #40]	; (8011b30 <_vfiprintf_r+0x228>)
 8011b08:	a904      	add	r1, sp, #16
 8011b0a:	4630      	mov	r0, r6
 8011b0c:	f000 f888 	bl	8011c20 <_printf_i>
 8011b10:	e7ec      	b.n	8011aec <_vfiprintf_r+0x1e4>
 8011b12:	bf00      	nop
 8011b14:	0801289c 	.word	0x0801289c
 8011b18:	080128dc 	.word	0x080128dc
 8011b1c:	080128bc 	.word	0x080128bc
 8011b20:	0801287c 	.word	0x0801287c
 8011b24:	080128e2 	.word	0x080128e2
 8011b28:	080128e6 	.word	0x080128e6
 8011b2c:	00000000 	.word	0x00000000
 8011b30:	080118e3 	.word	0x080118e3

08011b34 <_printf_common>:
 8011b34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011b38:	4691      	mov	r9, r2
 8011b3a:	461f      	mov	r7, r3
 8011b3c:	688a      	ldr	r2, [r1, #8]
 8011b3e:	690b      	ldr	r3, [r1, #16]
 8011b40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011b44:	4293      	cmp	r3, r2
 8011b46:	bfb8      	it	lt
 8011b48:	4613      	movlt	r3, r2
 8011b4a:	f8c9 3000 	str.w	r3, [r9]
 8011b4e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011b52:	4606      	mov	r6, r0
 8011b54:	460c      	mov	r4, r1
 8011b56:	b112      	cbz	r2, 8011b5e <_printf_common+0x2a>
 8011b58:	3301      	adds	r3, #1
 8011b5a:	f8c9 3000 	str.w	r3, [r9]
 8011b5e:	6823      	ldr	r3, [r4, #0]
 8011b60:	0699      	lsls	r1, r3, #26
 8011b62:	bf42      	ittt	mi
 8011b64:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011b68:	3302      	addmi	r3, #2
 8011b6a:	f8c9 3000 	strmi.w	r3, [r9]
 8011b6e:	6825      	ldr	r5, [r4, #0]
 8011b70:	f015 0506 	ands.w	r5, r5, #6
 8011b74:	d107      	bne.n	8011b86 <_printf_common+0x52>
 8011b76:	f104 0a19 	add.w	sl, r4, #25
 8011b7a:	68e3      	ldr	r3, [r4, #12]
 8011b7c:	f8d9 2000 	ldr.w	r2, [r9]
 8011b80:	1a9b      	subs	r3, r3, r2
 8011b82:	42ab      	cmp	r3, r5
 8011b84:	dc28      	bgt.n	8011bd8 <_printf_common+0xa4>
 8011b86:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011b8a:	6822      	ldr	r2, [r4, #0]
 8011b8c:	3300      	adds	r3, #0
 8011b8e:	bf18      	it	ne
 8011b90:	2301      	movne	r3, #1
 8011b92:	0692      	lsls	r2, r2, #26
 8011b94:	d42d      	bmi.n	8011bf2 <_printf_common+0xbe>
 8011b96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011b9a:	4639      	mov	r1, r7
 8011b9c:	4630      	mov	r0, r6
 8011b9e:	47c0      	blx	r8
 8011ba0:	3001      	adds	r0, #1
 8011ba2:	d020      	beq.n	8011be6 <_printf_common+0xb2>
 8011ba4:	6823      	ldr	r3, [r4, #0]
 8011ba6:	68e5      	ldr	r5, [r4, #12]
 8011ba8:	f8d9 2000 	ldr.w	r2, [r9]
 8011bac:	f003 0306 	and.w	r3, r3, #6
 8011bb0:	2b04      	cmp	r3, #4
 8011bb2:	bf08      	it	eq
 8011bb4:	1aad      	subeq	r5, r5, r2
 8011bb6:	68a3      	ldr	r3, [r4, #8]
 8011bb8:	6922      	ldr	r2, [r4, #16]
 8011bba:	bf0c      	ite	eq
 8011bbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011bc0:	2500      	movne	r5, #0
 8011bc2:	4293      	cmp	r3, r2
 8011bc4:	bfc4      	itt	gt
 8011bc6:	1a9b      	subgt	r3, r3, r2
 8011bc8:	18ed      	addgt	r5, r5, r3
 8011bca:	f04f 0900 	mov.w	r9, #0
 8011bce:	341a      	adds	r4, #26
 8011bd0:	454d      	cmp	r5, r9
 8011bd2:	d11a      	bne.n	8011c0a <_printf_common+0xd6>
 8011bd4:	2000      	movs	r0, #0
 8011bd6:	e008      	b.n	8011bea <_printf_common+0xb6>
 8011bd8:	2301      	movs	r3, #1
 8011bda:	4652      	mov	r2, sl
 8011bdc:	4639      	mov	r1, r7
 8011bde:	4630      	mov	r0, r6
 8011be0:	47c0      	blx	r8
 8011be2:	3001      	adds	r0, #1
 8011be4:	d103      	bne.n	8011bee <_printf_common+0xba>
 8011be6:	f04f 30ff 	mov.w	r0, #4294967295
 8011bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011bee:	3501      	adds	r5, #1
 8011bf0:	e7c3      	b.n	8011b7a <_printf_common+0x46>
 8011bf2:	18e1      	adds	r1, r4, r3
 8011bf4:	1c5a      	adds	r2, r3, #1
 8011bf6:	2030      	movs	r0, #48	; 0x30
 8011bf8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011bfc:	4422      	add	r2, r4
 8011bfe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011c02:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011c06:	3302      	adds	r3, #2
 8011c08:	e7c5      	b.n	8011b96 <_printf_common+0x62>
 8011c0a:	2301      	movs	r3, #1
 8011c0c:	4622      	mov	r2, r4
 8011c0e:	4639      	mov	r1, r7
 8011c10:	4630      	mov	r0, r6
 8011c12:	47c0      	blx	r8
 8011c14:	3001      	adds	r0, #1
 8011c16:	d0e6      	beq.n	8011be6 <_printf_common+0xb2>
 8011c18:	f109 0901 	add.w	r9, r9, #1
 8011c1c:	e7d8      	b.n	8011bd0 <_printf_common+0x9c>
	...

08011c20 <_printf_i>:
 8011c20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011c24:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011c28:	460c      	mov	r4, r1
 8011c2a:	7e09      	ldrb	r1, [r1, #24]
 8011c2c:	b085      	sub	sp, #20
 8011c2e:	296e      	cmp	r1, #110	; 0x6e
 8011c30:	4617      	mov	r7, r2
 8011c32:	4606      	mov	r6, r0
 8011c34:	4698      	mov	r8, r3
 8011c36:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011c38:	f000 80b3 	beq.w	8011da2 <_printf_i+0x182>
 8011c3c:	d822      	bhi.n	8011c84 <_printf_i+0x64>
 8011c3e:	2963      	cmp	r1, #99	; 0x63
 8011c40:	d036      	beq.n	8011cb0 <_printf_i+0x90>
 8011c42:	d80a      	bhi.n	8011c5a <_printf_i+0x3a>
 8011c44:	2900      	cmp	r1, #0
 8011c46:	f000 80b9 	beq.w	8011dbc <_printf_i+0x19c>
 8011c4a:	2958      	cmp	r1, #88	; 0x58
 8011c4c:	f000 8083 	beq.w	8011d56 <_printf_i+0x136>
 8011c50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011c54:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011c58:	e032      	b.n	8011cc0 <_printf_i+0xa0>
 8011c5a:	2964      	cmp	r1, #100	; 0x64
 8011c5c:	d001      	beq.n	8011c62 <_printf_i+0x42>
 8011c5e:	2969      	cmp	r1, #105	; 0x69
 8011c60:	d1f6      	bne.n	8011c50 <_printf_i+0x30>
 8011c62:	6820      	ldr	r0, [r4, #0]
 8011c64:	6813      	ldr	r3, [r2, #0]
 8011c66:	0605      	lsls	r5, r0, #24
 8011c68:	f103 0104 	add.w	r1, r3, #4
 8011c6c:	d52a      	bpl.n	8011cc4 <_printf_i+0xa4>
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	6011      	str	r1, [r2, #0]
 8011c72:	2b00      	cmp	r3, #0
 8011c74:	da03      	bge.n	8011c7e <_printf_i+0x5e>
 8011c76:	222d      	movs	r2, #45	; 0x2d
 8011c78:	425b      	negs	r3, r3
 8011c7a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011c7e:	486f      	ldr	r0, [pc, #444]	; (8011e3c <_printf_i+0x21c>)
 8011c80:	220a      	movs	r2, #10
 8011c82:	e039      	b.n	8011cf8 <_printf_i+0xd8>
 8011c84:	2973      	cmp	r1, #115	; 0x73
 8011c86:	f000 809d 	beq.w	8011dc4 <_printf_i+0x1a4>
 8011c8a:	d808      	bhi.n	8011c9e <_printf_i+0x7e>
 8011c8c:	296f      	cmp	r1, #111	; 0x6f
 8011c8e:	d020      	beq.n	8011cd2 <_printf_i+0xb2>
 8011c90:	2970      	cmp	r1, #112	; 0x70
 8011c92:	d1dd      	bne.n	8011c50 <_printf_i+0x30>
 8011c94:	6823      	ldr	r3, [r4, #0]
 8011c96:	f043 0320 	orr.w	r3, r3, #32
 8011c9a:	6023      	str	r3, [r4, #0]
 8011c9c:	e003      	b.n	8011ca6 <_printf_i+0x86>
 8011c9e:	2975      	cmp	r1, #117	; 0x75
 8011ca0:	d017      	beq.n	8011cd2 <_printf_i+0xb2>
 8011ca2:	2978      	cmp	r1, #120	; 0x78
 8011ca4:	d1d4      	bne.n	8011c50 <_printf_i+0x30>
 8011ca6:	2378      	movs	r3, #120	; 0x78
 8011ca8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011cac:	4864      	ldr	r0, [pc, #400]	; (8011e40 <_printf_i+0x220>)
 8011cae:	e055      	b.n	8011d5c <_printf_i+0x13c>
 8011cb0:	6813      	ldr	r3, [r2, #0]
 8011cb2:	1d19      	adds	r1, r3, #4
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	6011      	str	r1, [r2, #0]
 8011cb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011cbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011cc0:	2301      	movs	r3, #1
 8011cc2:	e08c      	b.n	8011dde <_printf_i+0x1be>
 8011cc4:	681b      	ldr	r3, [r3, #0]
 8011cc6:	6011      	str	r1, [r2, #0]
 8011cc8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011ccc:	bf18      	it	ne
 8011cce:	b21b      	sxthne	r3, r3
 8011cd0:	e7cf      	b.n	8011c72 <_printf_i+0x52>
 8011cd2:	6813      	ldr	r3, [r2, #0]
 8011cd4:	6825      	ldr	r5, [r4, #0]
 8011cd6:	1d18      	adds	r0, r3, #4
 8011cd8:	6010      	str	r0, [r2, #0]
 8011cda:	0628      	lsls	r0, r5, #24
 8011cdc:	d501      	bpl.n	8011ce2 <_printf_i+0xc2>
 8011cde:	681b      	ldr	r3, [r3, #0]
 8011ce0:	e002      	b.n	8011ce8 <_printf_i+0xc8>
 8011ce2:	0668      	lsls	r0, r5, #25
 8011ce4:	d5fb      	bpl.n	8011cde <_printf_i+0xbe>
 8011ce6:	881b      	ldrh	r3, [r3, #0]
 8011ce8:	4854      	ldr	r0, [pc, #336]	; (8011e3c <_printf_i+0x21c>)
 8011cea:	296f      	cmp	r1, #111	; 0x6f
 8011cec:	bf14      	ite	ne
 8011cee:	220a      	movne	r2, #10
 8011cf0:	2208      	moveq	r2, #8
 8011cf2:	2100      	movs	r1, #0
 8011cf4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011cf8:	6865      	ldr	r5, [r4, #4]
 8011cfa:	60a5      	str	r5, [r4, #8]
 8011cfc:	2d00      	cmp	r5, #0
 8011cfe:	f2c0 8095 	blt.w	8011e2c <_printf_i+0x20c>
 8011d02:	6821      	ldr	r1, [r4, #0]
 8011d04:	f021 0104 	bic.w	r1, r1, #4
 8011d08:	6021      	str	r1, [r4, #0]
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d13d      	bne.n	8011d8a <_printf_i+0x16a>
 8011d0e:	2d00      	cmp	r5, #0
 8011d10:	f040 808e 	bne.w	8011e30 <_printf_i+0x210>
 8011d14:	4665      	mov	r5, ip
 8011d16:	2a08      	cmp	r2, #8
 8011d18:	d10b      	bne.n	8011d32 <_printf_i+0x112>
 8011d1a:	6823      	ldr	r3, [r4, #0]
 8011d1c:	07db      	lsls	r3, r3, #31
 8011d1e:	d508      	bpl.n	8011d32 <_printf_i+0x112>
 8011d20:	6923      	ldr	r3, [r4, #16]
 8011d22:	6862      	ldr	r2, [r4, #4]
 8011d24:	429a      	cmp	r2, r3
 8011d26:	bfde      	ittt	le
 8011d28:	2330      	movle	r3, #48	; 0x30
 8011d2a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011d2e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011d32:	ebac 0305 	sub.w	r3, ip, r5
 8011d36:	6123      	str	r3, [r4, #16]
 8011d38:	f8cd 8000 	str.w	r8, [sp]
 8011d3c:	463b      	mov	r3, r7
 8011d3e:	aa03      	add	r2, sp, #12
 8011d40:	4621      	mov	r1, r4
 8011d42:	4630      	mov	r0, r6
 8011d44:	f7ff fef6 	bl	8011b34 <_printf_common>
 8011d48:	3001      	adds	r0, #1
 8011d4a:	d14d      	bne.n	8011de8 <_printf_i+0x1c8>
 8011d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8011d50:	b005      	add	sp, #20
 8011d52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d56:	4839      	ldr	r0, [pc, #228]	; (8011e3c <_printf_i+0x21c>)
 8011d58:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011d5c:	6813      	ldr	r3, [r2, #0]
 8011d5e:	6821      	ldr	r1, [r4, #0]
 8011d60:	1d1d      	adds	r5, r3, #4
 8011d62:	681b      	ldr	r3, [r3, #0]
 8011d64:	6015      	str	r5, [r2, #0]
 8011d66:	060a      	lsls	r2, r1, #24
 8011d68:	d50b      	bpl.n	8011d82 <_printf_i+0x162>
 8011d6a:	07ca      	lsls	r2, r1, #31
 8011d6c:	bf44      	itt	mi
 8011d6e:	f041 0120 	orrmi.w	r1, r1, #32
 8011d72:	6021      	strmi	r1, [r4, #0]
 8011d74:	b91b      	cbnz	r3, 8011d7e <_printf_i+0x15e>
 8011d76:	6822      	ldr	r2, [r4, #0]
 8011d78:	f022 0220 	bic.w	r2, r2, #32
 8011d7c:	6022      	str	r2, [r4, #0]
 8011d7e:	2210      	movs	r2, #16
 8011d80:	e7b7      	b.n	8011cf2 <_printf_i+0xd2>
 8011d82:	064d      	lsls	r5, r1, #25
 8011d84:	bf48      	it	mi
 8011d86:	b29b      	uxthmi	r3, r3
 8011d88:	e7ef      	b.n	8011d6a <_printf_i+0x14a>
 8011d8a:	4665      	mov	r5, ip
 8011d8c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011d90:	fb02 3311 	mls	r3, r2, r1, r3
 8011d94:	5cc3      	ldrb	r3, [r0, r3]
 8011d96:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011d9a:	460b      	mov	r3, r1
 8011d9c:	2900      	cmp	r1, #0
 8011d9e:	d1f5      	bne.n	8011d8c <_printf_i+0x16c>
 8011da0:	e7b9      	b.n	8011d16 <_printf_i+0xf6>
 8011da2:	6813      	ldr	r3, [r2, #0]
 8011da4:	6825      	ldr	r5, [r4, #0]
 8011da6:	6961      	ldr	r1, [r4, #20]
 8011da8:	1d18      	adds	r0, r3, #4
 8011daa:	6010      	str	r0, [r2, #0]
 8011dac:	0628      	lsls	r0, r5, #24
 8011dae:	681b      	ldr	r3, [r3, #0]
 8011db0:	d501      	bpl.n	8011db6 <_printf_i+0x196>
 8011db2:	6019      	str	r1, [r3, #0]
 8011db4:	e002      	b.n	8011dbc <_printf_i+0x19c>
 8011db6:	066a      	lsls	r2, r5, #25
 8011db8:	d5fb      	bpl.n	8011db2 <_printf_i+0x192>
 8011dba:	8019      	strh	r1, [r3, #0]
 8011dbc:	2300      	movs	r3, #0
 8011dbe:	6123      	str	r3, [r4, #16]
 8011dc0:	4665      	mov	r5, ip
 8011dc2:	e7b9      	b.n	8011d38 <_printf_i+0x118>
 8011dc4:	6813      	ldr	r3, [r2, #0]
 8011dc6:	1d19      	adds	r1, r3, #4
 8011dc8:	6011      	str	r1, [r2, #0]
 8011dca:	681d      	ldr	r5, [r3, #0]
 8011dcc:	6862      	ldr	r2, [r4, #4]
 8011dce:	2100      	movs	r1, #0
 8011dd0:	4628      	mov	r0, r5
 8011dd2:	f7ee f9ed 	bl	80001b0 <memchr>
 8011dd6:	b108      	cbz	r0, 8011ddc <_printf_i+0x1bc>
 8011dd8:	1b40      	subs	r0, r0, r5
 8011dda:	6060      	str	r0, [r4, #4]
 8011ddc:	6863      	ldr	r3, [r4, #4]
 8011dde:	6123      	str	r3, [r4, #16]
 8011de0:	2300      	movs	r3, #0
 8011de2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011de6:	e7a7      	b.n	8011d38 <_printf_i+0x118>
 8011de8:	6923      	ldr	r3, [r4, #16]
 8011dea:	462a      	mov	r2, r5
 8011dec:	4639      	mov	r1, r7
 8011dee:	4630      	mov	r0, r6
 8011df0:	47c0      	blx	r8
 8011df2:	3001      	adds	r0, #1
 8011df4:	d0aa      	beq.n	8011d4c <_printf_i+0x12c>
 8011df6:	6823      	ldr	r3, [r4, #0]
 8011df8:	079b      	lsls	r3, r3, #30
 8011dfa:	d413      	bmi.n	8011e24 <_printf_i+0x204>
 8011dfc:	68e0      	ldr	r0, [r4, #12]
 8011dfe:	9b03      	ldr	r3, [sp, #12]
 8011e00:	4298      	cmp	r0, r3
 8011e02:	bfb8      	it	lt
 8011e04:	4618      	movlt	r0, r3
 8011e06:	e7a3      	b.n	8011d50 <_printf_i+0x130>
 8011e08:	2301      	movs	r3, #1
 8011e0a:	464a      	mov	r2, r9
 8011e0c:	4639      	mov	r1, r7
 8011e0e:	4630      	mov	r0, r6
 8011e10:	47c0      	blx	r8
 8011e12:	3001      	adds	r0, #1
 8011e14:	d09a      	beq.n	8011d4c <_printf_i+0x12c>
 8011e16:	3501      	adds	r5, #1
 8011e18:	68e3      	ldr	r3, [r4, #12]
 8011e1a:	9a03      	ldr	r2, [sp, #12]
 8011e1c:	1a9b      	subs	r3, r3, r2
 8011e1e:	42ab      	cmp	r3, r5
 8011e20:	dcf2      	bgt.n	8011e08 <_printf_i+0x1e8>
 8011e22:	e7eb      	b.n	8011dfc <_printf_i+0x1dc>
 8011e24:	2500      	movs	r5, #0
 8011e26:	f104 0919 	add.w	r9, r4, #25
 8011e2a:	e7f5      	b.n	8011e18 <_printf_i+0x1f8>
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d1ac      	bne.n	8011d8a <_printf_i+0x16a>
 8011e30:	7803      	ldrb	r3, [r0, #0]
 8011e32:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011e36:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e3a:	e76c      	b.n	8011d16 <_printf_i+0xf6>
 8011e3c:	080128ed 	.word	0x080128ed
 8011e40:	080128fe 	.word	0x080128fe

08011e44 <_sbrk_r>:
 8011e44:	b538      	push	{r3, r4, r5, lr}
 8011e46:	4c06      	ldr	r4, [pc, #24]	; (8011e60 <_sbrk_r+0x1c>)
 8011e48:	2300      	movs	r3, #0
 8011e4a:	4605      	mov	r5, r0
 8011e4c:	4608      	mov	r0, r1
 8011e4e:	6023      	str	r3, [r4, #0]
 8011e50:	f7f0 fd80 	bl	8002954 <_sbrk>
 8011e54:	1c43      	adds	r3, r0, #1
 8011e56:	d102      	bne.n	8011e5e <_sbrk_r+0x1a>
 8011e58:	6823      	ldr	r3, [r4, #0]
 8011e5a:	b103      	cbz	r3, 8011e5e <_sbrk_r+0x1a>
 8011e5c:	602b      	str	r3, [r5, #0]
 8011e5e:	bd38      	pop	{r3, r4, r5, pc}
 8011e60:	20005f6c 	.word	0x20005f6c

08011e64 <__sread>:
 8011e64:	b510      	push	{r4, lr}
 8011e66:	460c      	mov	r4, r1
 8011e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e6c:	f000 f8d6 	bl	801201c <_read_r>
 8011e70:	2800      	cmp	r0, #0
 8011e72:	bfab      	itete	ge
 8011e74:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011e76:	89a3      	ldrhlt	r3, [r4, #12]
 8011e78:	181b      	addge	r3, r3, r0
 8011e7a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011e7e:	bfac      	ite	ge
 8011e80:	6563      	strge	r3, [r4, #84]	; 0x54
 8011e82:	81a3      	strhlt	r3, [r4, #12]
 8011e84:	bd10      	pop	{r4, pc}

08011e86 <__swrite>:
 8011e86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e8a:	461f      	mov	r7, r3
 8011e8c:	898b      	ldrh	r3, [r1, #12]
 8011e8e:	05db      	lsls	r3, r3, #23
 8011e90:	4605      	mov	r5, r0
 8011e92:	460c      	mov	r4, r1
 8011e94:	4616      	mov	r6, r2
 8011e96:	d505      	bpl.n	8011ea4 <__swrite+0x1e>
 8011e98:	2302      	movs	r3, #2
 8011e9a:	2200      	movs	r2, #0
 8011e9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ea0:	f000 f868 	bl	8011f74 <_lseek_r>
 8011ea4:	89a3      	ldrh	r3, [r4, #12]
 8011ea6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011eaa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011eae:	81a3      	strh	r3, [r4, #12]
 8011eb0:	4632      	mov	r2, r6
 8011eb2:	463b      	mov	r3, r7
 8011eb4:	4628      	mov	r0, r5
 8011eb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011eba:	f000 b817 	b.w	8011eec <_write_r>

08011ebe <__sseek>:
 8011ebe:	b510      	push	{r4, lr}
 8011ec0:	460c      	mov	r4, r1
 8011ec2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ec6:	f000 f855 	bl	8011f74 <_lseek_r>
 8011eca:	1c43      	adds	r3, r0, #1
 8011ecc:	89a3      	ldrh	r3, [r4, #12]
 8011ece:	bf15      	itete	ne
 8011ed0:	6560      	strne	r0, [r4, #84]	; 0x54
 8011ed2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011ed6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011eda:	81a3      	strheq	r3, [r4, #12]
 8011edc:	bf18      	it	ne
 8011ede:	81a3      	strhne	r3, [r4, #12]
 8011ee0:	bd10      	pop	{r4, pc}

08011ee2 <__sclose>:
 8011ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ee6:	f000 b813 	b.w	8011f10 <_close_r>
	...

08011eec <_write_r>:
 8011eec:	b538      	push	{r3, r4, r5, lr}
 8011eee:	4c07      	ldr	r4, [pc, #28]	; (8011f0c <_write_r+0x20>)
 8011ef0:	4605      	mov	r5, r0
 8011ef2:	4608      	mov	r0, r1
 8011ef4:	4611      	mov	r1, r2
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	6022      	str	r2, [r4, #0]
 8011efa:	461a      	mov	r2, r3
 8011efc:	f7f8 fbc6 	bl	800a68c <_write>
 8011f00:	1c43      	adds	r3, r0, #1
 8011f02:	d102      	bne.n	8011f0a <_write_r+0x1e>
 8011f04:	6823      	ldr	r3, [r4, #0]
 8011f06:	b103      	cbz	r3, 8011f0a <_write_r+0x1e>
 8011f08:	602b      	str	r3, [r5, #0]
 8011f0a:	bd38      	pop	{r3, r4, r5, pc}
 8011f0c:	20005f6c 	.word	0x20005f6c

08011f10 <_close_r>:
 8011f10:	b538      	push	{r3, r4, r5, lr}
 8011f12:	4c06      	ldr	r4, [pc, #24]	; (8011f2c <_close_r+0x1c>)
 8011f14:	2300      	movs	r3, #0
 8011f16:	4605      	mov	r5, r0
 8011f18:	4608      	mov	r0, r1
 8011f1a:	6023      	str	r3, [r4, #0]
 8011f1c:	f7f0 fce5 	bl	80028ea <_close>
 8011f20:	1c43      	adds	r3, r0, #1
 8011f22:	d102      	bne.n	8011f2a <_close_r+0x1a>
 8011f24:	6823      	ldr	r3, [r4, #0]
 8011f26:	b103      	cbz	r3, 8011f2a <_close_r+0x1a>
 8011f28:	602b      	str	r3, [r5, #0]
 8011f2a:	bd38      	pop	{r3, r4, r5, pc}
 8011f2c:	20005f6c 	.word	0x20005f6c

08011f30 <_fstat_r>:
 8011f30:	b538      	push	{r3, r4, r5, lr}
 8011f32:	4c07      	ldr	r4, [pc, #28]	; (8011f50 <_fstat_r+0x20>)
 8011f34:	2300      	movs	r3, #0
 8011f36:	4605      	mov	r5, r0
 8011f38:	4608      	mov	r0, r1
 8011f3a:	4611      	mov	r1, r2
 8011f3c:	6023      	str	r3, [r4, #0]
 8011f3e:	f7f0 fce0 	bl	8002902 <_fstat>
 8011f42:	1c43      	adds	r3, r0, #1
 8011f44:	d102      	bne.n	8011f4c <_fstat_r+0x1c>
 8011f46:	6823      	ldr	r3, [r4, #0]
 8011f48:	b103      	cbz	r3, 8011f4c <_fstat_r+0x1c>
 8011f4a:	602b      	str	r3, [r5, #0]
 8011f4c:	bd38      	pop	{r3, r4, r5, pc}
 8011f4e:	bf00      	nop
 8011f50:	20005f6c 	.word	0x20005f6c

08011f54 <_isatty_r>:
 8011f54:	b538      	push	{r3, r4, r5, lr}
 8011f56:	4c06      	ldr	r4, [pc, #24]	; (8011f70 <_isatty_r+0x1c>)
 8011f58:	2300      	movs	r3, #0
 8011f5a:	4605      	mov	r5, r0
 8011f5c:	4608      	mov	r0, r1
 8011f5e:	6023      	str	r3, [r4, #0]
 8011f60:	f7f0 fcdf 	bl	8002922 <_isatty>
 8011f64:	1c43      	adds	r3, r0, #1
 8011f66:	d102      	bne.n	8011f6e <_isatty_r+0x1a>
 8011f68:	6823      	ldr	r3, [r4, #0]
 8011f6a:	b103      	cbz	r3, 8011f6e <_isatty_r+0x1a>
 8011f6c:	602b      	str	r3, [r5, #0]
 8011f6e:	bd38      	pop	{r3, r4, r5, pc}
 8011f70:	20005f6c 	.word	0x20005f6c

08011f74 <_lseek_r>:
 8011f74:	b538      	push	{r3, r4, r5, lr}
 8011f76:	4c07      	ldr	r4, [pc, #28]	; (8011f94 <_lseek_r+0x20>)
 8011f78:	4605      	mov	r5, r0
 8011f7a:	4608      	mov	r0, r1
 8011f7c:	4611      	mov	r1, r2
 8011f7e:	2200      	movs	r2, #0
 8011f80:	6022      	str	r2, [r4, #0]
 8011f82:	461a      	mov	r2, r3
 8011f84:	f7f0 fcd8 	bl	8002938 <_lseek>
 8011f88:	1c43      	adds	r3, r0, #1
 8011f8a:	d102      	bne.n	8011f92 <_lseek_r+0x1e>
 8011f8c:	6823      	ldr	r3, [r4, #0]
 8011f8e:	b103      	cbz	r3, 8011f92 <_lseek_r+0x1e>
 8011f90:	602b      	str	r3, [r5, #0]
 8011f92:	bd38      	pop	{r3, r4, r5, pc}
 8011f94:	20005f6c 	.word	0x20005f6c

08011f98 <memmove>:
 8011f98:	4288      	cmp	r0, r1
 8011f9a:	b510      	push	{r4, lr}
 8011f9c:	eb01 0302 	add.w	r3, r1, r2
 8011fa0:	d807      	bhi.n	8011fb2 <memmove+0x1a>
 8011fa2:	1e42      	subs	r2, r0, #1
 8011fa4:	4299      	cmp	r1, r3
 8011fa6:	d00a      	beq.n	8011fbe <memmove+0x26>
 8011fa8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011fac:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011fb0:	e7f8      	b.n	8011fa4 <memmove+0xc>
 8011fb2:	4283      	cmp	r3, r0
 8011fb4:	d9f5      	bls.n	8011fa2 <memmove+0xa>
 8011fb6:	1881      	adds	r1, r0, r2
 8011fb8:	1ad2      	subs	r2, r2, r3
 8011fba:	42d3      	cmn	r3, r2
 8011fbc:	d100      	bne.n	8011fc0 <memmove+0x28>
 8011fbe:	bd10      	pop	{r4, pc}
 8011fc0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011fc4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011fc8:	e7f7      	b.n	8011fba <memmove+0x22>

08011fca <__malloc_lock>:
 8011fca:	4770      	bx	lr

08011fcc <__malloc_unlock>:
 8011fcc:	4770      	bx	lr

08011fce <_realloc_r>:
 8011fce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fd0:	4607      	mov	r7, r0
 8011fd2:	4614      	mov	r4, r2
 8011fd4:	460e      	mov	r6, r1
 8011fd6:	b921      	cbnz	r1, 8011fe2 <_realloc_r+0x14>
 8011fd8:	4611      	mov	r1, r2
 8011fda:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011fde:	f7ff babd 	b.w	801155c <_malloc_r>
 8011fe2:	b922      	cbnz	r2, 8011fee <_realloc_r+0x20>
 8011fe4:	f7ff fa6c 	bl	80114c0 <_free_r>
 8011fe8:	4625      	mov	r5, r4
 8011fea:	4628      	mov	r0, r5
 8011fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011fee:	f000 f827 	bl	8012040 <_malloc_usable_size_r>
 8011ff2:	42a0      	cmp	r0, r4
 8011ff4:	d20f      	bcs.n	8012016 <_realloc_r+0x48>
 8011ff6:	4621      	mov	r1, r4
 8011ff8:	4638      	mov	r0, r7
 8011ffa:	f7ff faaf 	bl	801155c <_malloc_r>
 8011ffe:	4605      	mov	r5, r0
 8012000:	2800      	cmp	r0, #0
 8012002:	d0f2      	beq.n	8011fea <_realloc_r+0x1c>
 8012004:	4631      	mov	r1, r6
 8012006:	4622      	mov	r2, r4
 8012008:	f7fe febe 	bl	8010d88 <memcpy>
 801200c:	4631      	mov	r1, r6
 801200e:	4638      	mov	r0, r7
 8012010:	f7ff fa56 	bl	80114c0 <_free_r>
 8012014:	e7e9      	b.n	8011fea <_realloc_r+0x1c>
 8012016:	4635      	mov	r5, r6
 8012018:	e7e7      	b.n	8011fea <_realloc_r+0x1c>
	...

0801201c <_read_r>:
 801201c:	b538      	push	{r3, r4, r5, lr}
 801201e:	4c07      	ldr	r4, [pc, #28]	; (801203c <_read_r+0x20>)
 8012020:	4605      	mov	r5, r0
 8012022:	4608      	mov	r0, r1
 8012024:	4611      	mov	r1, r2
 8012026:	2200      	movs	r2, #0
 8012028:	6022      	str	r2, [r4, #0]
 801202a:	461a      	mov	r2, r3
 801202c:	f7f0 fc40 	bl	80028b0 <_read>
 8012030:	1c43      	adds	r3, r0, #1
 8012032:	d102      	bne.n	801203a <_read_r+0x1e>
 8012034:	6823      	ldr	r3, [r4, #0]
 8012036:	b103      	cbz	r3, 801203a <_read_r+0x1e>
 8012038:	602b      	str	r3, [r5, #0]
 801203a:	bd38      	pop	{r3, r4, r5, pc}
 801203c:	20005f6c 	.word	0x20005f6c

08012040 <_malloc_usable_size_r>:
 8012040:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012044:	1f18      	subs	r0, r3, #4
 8012046:	2b00      	cmp	r3, #0
 8012048:	bfbc      	itt	lt
 801204a:	580b      	ldrlt	r3, [r1, r0]
 801204c:	18c0      	addlt	r0, r0, r3
 801204e:	4770      	bx	lr

08012050 <_init>:
 8012050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012052:	bf00      	nop
 8012054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012056:	bc08      	pop	{r3}
 8012058:	469e      	mov	lr, r3
 801205a:	4770      	bx	lr

0801205c <_fini>:
 801205c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801205e:	bf00      	nop
 8012060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012062:	bc08      	pop	{r3}
 8012064:	469e      	mov	lr, r3
 8012066:	4770      	bx	lr
