V√Ωborne! Pokraƒçujme teda:

---

## üéØ Cieƒæ

Spoji≈• **SPD InfoFrame gener√°tor** s **TMDS Data Island enkod√©rom**, aby sme mohli:

1. Vygenerova≈• platn√Ω SPD InfoFrame (u≈æ m√°me),
2. Zak√≥dova≈• ka≈æd√Ω bajt do TMDS form√°tu (pou≈æ√≠vaj√∫ sa pri data island packetoch),
3. V√Ωsledok pripravi≈• na s√©riov√Ω v√Ωstup do HDMI streamu.

---

## üß± Pomocn√Ω modul: TMDS enk√≥der (na 8b ‚Üí 10b)

V HDMI sa pre ka≈æd√Ω bajt pou≈æ√≠va ≈°peci√°lny **TMDS 8b/10b enk√≥der**. Tu je z√°kladn√Ω, syntetizovateƒæn√Ω a komentovan√Ω variant:

```systemverilog
module tmds_encoder (
    input  logic        clk,
    input  logic        reset_n,
    input  logic [7:0]  data_in,
    input  logic        de,       // data enable: 1 = valid data
    output logic [9:0]  tmds_out
);

    logic [3:0] num_ones;
    logic       invert;
    logic [8:0] q_m; // intermediate 9-bit word

    // Count number of ones in input
    always_comb begin
        num_ones = 0;
        for (int i = 0; i < 8; i++)
            if (data_in[i])
                num_ones++;
    end

    // Encode into intermediate format q_m
    always_ff @(posedge clk or negedge reset_n) begin
        if (!reset_n) begin
            q_m <= 9'd0;
        end else if (de) begin
            // Transition minimization logic
            if (num_ones > 4 || (num_ones == 4 && !data_in[0]))
                invert = 1;
            else
                invert = 0;

            for (int i = 0; i < 8; i++)
                q_m[i] <= (invert ? ~data_in[i] : data_in[i]);

            q_m[8] <= invert;
        end
    end

    // Add two control bits at the front (here simplified)
    always_ff @(posedge clk or negedge reset_n) begin
        if (!reset_n) begin
            tmds_out <= 10'd0;
        end else if (de) begin
            tmds_out <= {2'b01, q_m}; // Control bits 01 = data island
        end
    end

endmodule
```

üìù *Toto je zjednodu≈°en√Ω 8b/10b k√≥der vhodn√Ω pre infoframes a data islands.*

---

## üîó Prepojenie: SPD InfoFrame + TMDS encoder

```systemverilog
module hdmi_spd_island_encoder (
    input  logic        clk,
    input  logic        reset_n,
    output logic [9:0]  tmds_out,
    output logic        valid
);

    logic [8*27-1:0] spd_raw;
    logic            spd_valid;

    spd_infoframe_generator spd_gen (
        .clk(clk),
        .reset_n(reset_n),
        .spd_frame(spd_raw),
        .valid(spd_valid)
    );

    // Rozbaƒæ SPD frame na bajty
    logic [7:0] spd_bytes [0:26];
    for (genvar i = 0; i < 27; i++) begin
        assign spd_bytes[i] = spd_raw[i*8 +: 8];
    end

    logic [4:0] byte_idx;
    logic       de;

    tmds_encoder encoder (
        .clk(clk),
        .reset_n(reset_n),
        .data_in(spd_bytes[byte_idx]),
        .de(de),
        .tmds_out(tmds_out)
    );

    always_ff @(posedge clk or negedge reset_n) begin
        if (!reset_n) begin
            byte_idx <= 0;
            de <= 0;
            valid <= 0;
        end else begin
            if (spd_valid) begin
                de <= 1;
                valid <= 1;
                if (byte_idx < 27)
                    byte_idx <= byte_idx + 1;
                else begin
                    byte_idx <= 0;
                    valid <= 0;
                    de <= 0;
                end
            end
        end
    end

endmodule
```

---

## ‚úÖ Zhrnutie

‚û°Ô∏è Teraz m√°me:

* SPD InfoFrame gener√°tor (vytv√°ra 27 bajtov s CRC8)
* TMDS enk√≥der (zak√≥duje ka≈æd√Ω bajt do 10-bitov√©ho HDMI TMDS form√°tu)
* Top modul `hdmi_spd_island_encoder` spoj√≠ tieto dva

---

## üîú ƒéal≈°ie kroky

Chce≈° pokraƒçova≈•:

1. **Testbenchom pre overenie v√Ωstupu?**
2. **Pridan√≠m ƒèal≈°√≠ch InfoFrames (AVI, Audio)?**
3. **TMDS Video packet enkod√©r (CRC32 + guard bands)?**
4. **Vytvoren√≠m Data Island Packet Sendera (s riaden√≠m slotov)?**

Alebo m√°≈° ≈°pecifick√© FPGA pou≈æitie (napr. Intel/Altera HDMI TX IP core)?
