/// Auto-generated bit field definitions for Ethernet_MAC
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::ethernet_mac {

using namespace alloy::hal::bitfields;

// ============================================================================
// Ethernet_MAC Bit Field Definitions
// ============================================================================

/// MACCR - Ethernet MAC configuration
          register
namespace maccr {
    /// RE
    /// Position: 2, Width: 1
    using RE = BitField<2, 1>;
    constexpr uint32_t RE_Pos = 2;
    constexpr uint32_t RE_Msk = RE::mask;

    /// TE
    /// Position: 3, Width: 1
    using TE = BitField<3, 1>;
    constexpr uint32_t TE_Pos = 3;
    constexpr uint32_t TE_Msk = TE::mask;

    /// DC
    /// Position: 4, Width: 1
    using DC = BitField<4, 1>;
    constexpr uint32_t DC_Pos = 4;
    constexpr uint32_t DC_Msk = DC::mask;

    /// BL
    /// Position: 5, Width: 2
    using BL = BitField<5, 2>;
    constexpr uint32_t BL_Pos = 5;
    constexpr uint32_t BL_Msk = BL::mask;

    /// APCS
    /// Position: 7, Width: 1
    using APCS = BitField<7, 1>;
    constexpr uint32_t APCS_Pos = 7;
    constexpr uint32_t APCS_Msk = APCS::mask;

    /// RD
    /// Position: 9, Width: 1
    using RD = BitField<9, 1>;
    constexpr uint32_t RD_Pos = 9;
    constexpr uint32_t RD_Msk = RD::mask;

    /// IPCO
    /// Position: 10, Width: 1
    using IPCO = BitField<10, 1>;
    constexpr uint32_t IPCO_Pos = 10;
    constexpr uint32_t IPCO_Msk = IPCO::mask;

    /// DM
    /// Position: 11, Width: 1
    using DM = BitField<11, 1>;
    constexpr uint32_t DM_Pos = 11;
    constexpr uint32_t DM_Msk = DM::mask;

    /// LM
    /// Position: 12, Width: 1
    using LM = BitField<12, 1>;
    constexpr uint32_t LM_Pos = 12;
    constexpr uint32_t LM_Msk = LM::mask;

    /// ROD
    /// Position: 13, Width: 1
    using ROD = BitField<13, 1>;
    constexpr uint32_t ROD_Pos = 13;
    constexpr uint32_t ROD_Msk = ROD::mask;

    /// FES
    /// Position: 14, Width: 1
    using FES = BitField<14, 1>;
    constexpr uint32_t FES_Pos = 14;
    constexpr uint32_t FES_Msk = FES::mask;

    /// CSD
    /// Position: 16, Width: 1
    using CSD = BitField<16, 1>;
    constexpr uint32_t CSD_Pos = 16;
    constexpr uint32_t CSD_Msk = CSD::mask;

    /// IFG
    /// Position: 17, Width: 3
    using IFG = BitField<17, 3>;
    constexpr uint32_t IFG_Pos = 17;
    constexpr uint32_t IFG_Msk = IFG::mask;

    /// JD
    /// Position: 22, Width: 1
    using JD = BitField<22, 1>;
    constexpr uint32_t JD_Pos = 22;
    constexpr uint32_t JD_Msk = JD::mask;

    /// WD
    /// Position: 23, Width: 1
    using WD = BitField<23, 1>;
    constexpr uint32_t WD_Pos = 23;
    constexpr uint32_t WD_Msk = WD::mask;

    /// CSTF
    /// Position: 25, Width: 1
    using CSTF = BitField<25, 1>;
    constexpr uint32_t CSTF_Pos = 25;
    constexpr uint32_t CSTF_Msk = CSTF::mask;

}  // namespace maccr

/// MACFFR - Ethernet MAC frame filter
          register
namespace macffr {
    /// PM
    /// Position: 0, Width: 1
    using PM = BitField<0, 1>;
    constexpr uint32_t PM_Pos = 0;
    constexpr uint32_t PM_Msk = PM::mask;

    /// HU
    /// Position: 1, Width: 1
    using HU = BitField<1, 1>;
    constexpr uint32_t HU_Pos = 1;
    constexpr uint32_t HU_Msk = HU::mask;

    /// HM
    /// Position: 2, Width: 1
    using HM = BitField<2, 1>;
    constexpr uint32_t HM_Pos = 2;
    constexpr uint32_t HM_Msk = HM::mask;

    /// DAIF
    /// Position: 3, Width: 1
    using DAIF = BitField<3, 1>;
    constexpr uint32_t DAIF_Pos = 3;
    constexpr uint32_t DAIF_Msk = DAIF::mask;

    /// RAM
    /// Position: 4, Width: 1
    using RAM = BitField<4, 1>;
    constexpr uint32_t RAM_Pos = 4;
    constexpr uint32_t RAM_Msk = RAM::mask;

    /// BFD
    /// Position: 5, Width: 1
    using BFD = BitField<5, 1>;
    constexpr uint32_t BFD_Pos = 5;
    constexpr uint32_t BFD_Msk = BFD::mask;

    /// PCF
    /// Position: 6, Width: 1
    using PCF = BitField<6, 1>;
    constexpr uint32_t PCF_Pos = 6;
    constexpr uint32_t PCF_Msk = PCF::mask;

    /// SAIF
    /// Position: 7, Width: 1
    using SAIF = BitField<7, 1>;
    constexpr uint32_t SAIF_Pos = 7;
    constexpr uint32_t SAIF_Msk = SAIF::mask;

    /// SAF
    /// Position: 8, Width: 1
    using SAF = BitField<8, 1>;
    constexpr uint32_t SAF_Pos = 8;
    constexpr uint32_t SAF_Msk = SAF::mask;

    /// HPF
    /// Position: 9, Width: 1
    using HPF = BitField<9, 1>;
    constexpr uint32_t HPF_Pos = 9;
    constexpr uint32_t HPF_Msk = HPF::mask;

    /// RA
    /// Position: 31, Width: 1
    using RA = BitField<31, 1>;
    constexpr uint32_t RA_Pos = 31;
    constexpr uint32_t RA_Msk = RA::mask;

}  // namespace macffr

/// MACHTHR - Ethernet MAC hash table high
          register
namespace machthr {
    /// HTH
    /// Position: 0, Width: 32
    using HTH = BitField<0, 32>;
    constexpr uint32_t HTH_Pos = 0;
    constexpr uint32_t HTH_Msk = HTH::mask;

}  // namespace machthr

/// MACHTLR - Ethernet MAC hash table low
          register
namespace machtlr {
    /// HTL
    /// Position: 0, Width: 32
    using HTL = BitField<0, 32>;
    constexpr uint32_t HTL_Pos = 0;
    constexpr uint32_t HTL_Msk = HTL::mask;

}  // namespace machtlr

/// MACMIIAR - Ethernet MAC MII address
          register
namespace macmiiar {
    /// MB
    /// Position: 0, Width: 1
    using MB = BitField<0, 1>;
    constexpr uint32_t MB_Pos = 0;
    constexpr uint32_t MB_Msk = MB::mask;

    /// MW
    /// Position: 1, Width: 1
    using MW = BitField<1, 1>;
    constexpr uint32_t MW_Pos = 1;
    constexpr uint32_t MW_Msk = MW::mask;

    /// CR
    /// Position: 2, Width: 3
    using CR = BitField<2, 3>;
    constexpr uint32_t CR_Pos = 2;
    constexpr uint32_t CR_Msk = CR::mask;

    /// MR
    /// Position: 6, Width: 5
    using MR = BitField<6, 5>;
    constexpr uint32_t MR_Pos = 6;
    constexpr uint32_t MR_Msk = MR::mask;

    /// PA
    /// Position: 11, Width: 5
    using PA = BitField<11, 5>;
    constexpr uint32_t PA_Pos = 11;
    constexpr uint32_t PA_Msk = PA::mask;

}  // namespace macmiiar

/// MACMIIDR - Ethernet MAC MII data register
namespace macmiidr {
    /// TD
    /// Position: 0, Width: 16
    using TD = BitField<0, 16>;
    constexpr uint32_t TD_Pos = 0;
    constexpr uint32_t TD_Msk = TD::mask;

}  // namespace macmiidr

/// MACFCR - Ethernet MAC flow control
          register
namespace macfcr {
    /// FCB
    /// Position: 0, Width: 1
    using FCB = BitField<0, 1>;
    constexpr uint32_t FCB_Pos = 0;
    constexpr uint32_t FCB_Msk = FCB::mask;

    /// TFCE
    /// Position: 1, Width: 1
    using TFCE = BitField<1, 1>;
    constexpr uint32_t TFCE_Pos = 1;
    constexpr uint32_t TFCE_Msk = TFCE::mask;

    /// RFCE
    /// Position: 2, Width: 1
    using RFCE = BitField<2, 1>;
    constexpr uint32_t RFCE_Pos = 2;
    constexpr uint32_t RFCE_Msk = RFCE::mask;

    /// UPFD
    /// Position: 3, Width: 1
    using UPFD = BitField<3, 1>;
    constexpr uint32_t UPFD_Pos = 3;
    constexpr uint32_t UPFD_Msk = UPFD::mask;

    /// PLT
    /// Position: 4, Width: 2
    using PLT = BitField<4, 2>;
    constexpr uint32_t PLT_Pos = 4;
    constexpr uint32_t PLT_Msk = PLT::mask;

    /// ZQPD
    /// Position: 7, Width: 1
    using ZQPD = BitField<7, 1>;
    constexpr uint32_t ZQPD_Pos = 7;
    constexpr uint32_t ZQPD_Msk = ZQPD::mask;

    /// PT
    /// Position: 16, Width: 16
    using PT = BitField<16, 16>;
    constexpr uint32_t PT_Pos = 16;
    constexpr uint32_t PT_Msk = PT::mask;

}  // namespace macfcr

/// MACVLANTR - Ethernet MAC VLAN tag register
namespace macvlantr {
    /// VLANTI
    /// Position: 0, Width: 16
    using VLANTI = BitField<0, 16>;
    constexpr uint32_t VLANTI_Pos = 0;
    constexpr uint32_t VLANTI_Msk = VLANTI::mask;

    /// VLANTC
    /// Position: 16, Width: 1
    using VLANTC = BitField<16, 1>;
    constexpr uint32_t VLANTC_Pos = 16;
    constexpr uint32_t VLANTC_Msk = VLANTC::mask;

}  // namespace macvlantr

/// MACPMTCSR - Ethernet MAC PMT control and status
          register
namespace macpmtcsr {
    /// PD
    /// Position: 0, Width: 1
    using PD = BitField<0, 1>;
    constexpr uint32_t PD_Pos = 0;
    constexpr uint32_t PD_Msk = PD::mask;

    /// MPE
    /// Position: 1, Width: 1
    using MPE = BitField<1, 1>;
    constexpr uint32_t MPE_Pos = 1;
    constexpr uint32_t MPE_Msk = MPE::mask;

    /// WFE
    /// Position: 2, Width: 1
    using WFE = BitField<2, 1>;
    constexpr uint32_t WFE_Pos = 2;
    constexpr uint32_t WFE_Msk = WFE::mask;

    /// MPR
    /// Position: 5, Width: 1
    using MPR = BitField<5, 1>;
    constexpr uint32_t MPR_Pos = 5;
    constexpr uint32_t MPR_Msk = MPR::mask;

    /// WFR
    /// Position: 6, Width: 1
    using WFR = BitField<6, 1>;
    constexpr uint32_t WFR_Pos = 6;
    constexpr uint32_t WFR_Msk = WFR::mask;

    /// GU
    /// Position: 9, Width: 1
    using GU = BitField<9, 1>;
    constexpr uint32_t GU_Pos = 9;
    constexpr uint32_t GU_Msk = GU::mask;

    /// WFFRPR
    /// Position: 31, Width: 1
    using WFFRPR = BitField<31, 1>;
    constexpr uint32_t WFFRPR_Pos = 31;
    constexpr uint32_t WFFRPR_Msk = WFFRPR::mask;

}  // namespace macpmtcsr

/// MACDBGR - Ethernet MAC debug register
namespace macdbgr {
    /// CR
    /// Position: 0, Width: 1
    using CR = BitField<0, 1>;
    constexpr uint32_t CR_Pos = 0;
    constexpr uint32_t CR_Msk = CR::mask;

    /// CSR
    /// Position: 1, Width: 1
    using CSR = BitField<1, 1>;
    constexpr uint32_t CSR_Pos = 1;
    constexpr uint32_t CSR_Msk = CSR::mask;

    /// ROR
    /// Position: 2, Width: 1
    using ROR = BitField<2, 1>;
    constexpr uint32_t ROR_Pos = 2;
    constexpr uint32_t ROR_Msk = ROR::mask;

    /// MCF
    /// Position: 3, Width: 1
    using MCF = BitField<3, 1>;
    constexpr uint32_t MCF_Pos = 3;
    constexpr uint32_t MCF_Msk = MCF::mask;

    /// MCP
    /// Position: 4, Width: 1
    using MCP = BitField<4, 1>;
    constexpr uint32_t MCP_Pos = 4;
    constexpr uint32_t MCP_Msk = MCP::mask;

    /// MCFHP
    /// Position: 5, Width: 1
    using MCFHP = BitField<5, 1>;
    constexpr uint32_t MCFHP_Pos = 5;
    constexpr uint32_t MCFHP_Msk = MCFHP::mask;

}  // namespace macdbgr

/// MACSR - Ethernet MAC interrupt status
          register
namespace macsr {
    /// PMTS
    /// Position: 3, Width: 1
    /// Access: read-only
    using PMTS = BitField<3, 1>;
    constexpr uint32_t PMTS_Pos = 3;
    constexpr uint32_t PMTS_Msk = PMTS::mask;

    /// MMCS
    /// Position: 4, Width: 1
    /// Access: read-only
    using MMCS = BitField<4, 1>;
    constexpr uint32_t MMCS_Pos = 4;
    constexpr uint32_t MMCS_Msk = MMCS::mask;

    /// MMCRS
    /// Position: 5, Width: 1
    /// Access: read-only
    using MMCRS = BitField<5, 1>;
    constexpr uint32_t MMCRS_Pos = 5;
    constexpr uint32_t MMCRS_Msk = MMCRS::mask;

    /// MMCTS
    /// Position: 6, Width: 1
    /// Access: read-only
    using MMCTS = BitField<6, 1>;
    constexpr uint32_t MMCTS_Pos = 6;
    constexpr uint32_t MMCTS_Msk = MMCTS::mask;

    /// TSTS
    /// Position: 9, Width: 1
    /// Access: read-write
    using TSTS = BitField<9, 1>;
    constexpr uint32_t TSTS_Pos = 9;
    constexpr uint32_t TSTS_Msk = TSTS::mask;

}  // namespace macsr

/// MACIMR - Ethernet MAC interrupt mask
          register
namespace macimr {
    /// PMTIM
    /// Position: 3, Width: 1
    using PMTIM = BitField<3, 1>;
    constexpr uint32_t PMTIM_Pos = 3;
    constexpr uint32_t PMTIM_Msk = PMTIM::mask;

    /// TSTIM
    /// Position: 9, Width: 1
    using TSTIM = BitField<9, 1>;
    constexpr uint32_t TSTIM_Pos = 9;
    constexpr uint32_t TSTIM_Msk = TSTIM::mask;

}  // namespace macimr

/// MACA0HR - Ethernet MAC address 0 high
          register
namespace maca0hr {
    /// MAC address0 high
    /// Position: 0, Width: 16
    /// Access: read-write
    using MACA0H = BitField<0, 16>;
    constexpr uint32_t MACA0H_Pos = 0;
    constexpr uint32_t MACA0H_Msk = MACA0H::mask;

    /// Always 1
    /// Position: 31, Width: 1
    /// Access: read-only
    using MO = BitField<31, 1>;
    constexpr uint32_t MO_Pos = 31;
    constexpr uint32_t MO_Msk = MO::mask;

}  // namespace maca0hr

/// MACA0LR - Ethernet MAC address 0 low
          register
namespace maca0lr {
    /// 0
    /// Position: 0, Width: 32
    using MACA0L = BitField<0, 32>;
    constexpr uint32_t MACA0L_Pos = 0;
    constexpr uint32_t MACA0L_Msk = MACA0L::mask;

}  // namespace maca0lr

/// MACA1HR - Ethernet MAC address 1 high
          register
namespace maca1hr {
    /// MACA1H
    /// Position: 0, Width: 16
    using MACA1H = BitField<0, 16>;
    constexpr uint32_t MACA1H_Pos = 0;
    constexpr uint32_t MACA1H_Msk = MACA1H::mask;

    /// MBC
    /// Position: 24, Width: 6
    using MBC = BitField<24, 6>;
    constexpr uint32_t MBC_Pos = 24;
    constexpr uint32_t MBC_Msk = MBC::mask;

    /// SA
    /// Position: 30, Width: 1
    using SA = BitField<30, 1>;
    constexpr uint32_t SA_Pos = 30;
    constexpr uint32_t SA_Msk = SA::mask;

    /// AE
    /// Position: 31, Width: 1
    using AE = BitField<31, 1>;
    constexpr uint32_t AE_Pos = 31;
    constexpr uint32_t AE_Msk = AE::mask;

}  // namespace maca1hr

/// MACA1LR - Ethernet MAC address1 low
          register
namespace maca1lr {
    /// MACA1LR
    /// Position: 0, Width: 32
    using MACA1LR = BitField<0, 32>;
    constexpr uint32_t MACA1LR_Pos = 0;
    constexpr uint32_t MACA1LR_Msk = MACA1LR::mask;

}  // namespace maca1lr

/// MACA2HR - Ethernet MAC address 2 high
          register
namespace maca2hr {
    /// MAC2AH
    /// Position: 0, Width: 16
    using MAC2AH = BitField<0, 16>;
    constexpr uint32_t MAC2AH_Pos = 0;
    constexpr uint32_t MAC2AH_Msk = MAC2AH::mask;

    /// MBC
    /// Position: 24, Width: 6
    using MBC = BitField<24, 6>;
    constexpr uint32_t MBC_Pos = 24;
    constexpr uint32_t MBC_Msk = MBC::mask;

    /// SA
    /// Position: 30, Width: 1
    using SA = BitField<30, 1>;
    constexpr uint32_t SA_Pos = 30;
    constexpr uint32_t SA_Msk = SA::mask;

    /// AE
    /// Position: 31, Width: 1
    using AE = BitField<31, 1>;
    constexpr uint32_t AE_Pos = 31;
    constexpr uint32_t AE_Msk = AE::mask;

}  // namespace maca2hr

/// MACA2LR - Ethernet MAC address 2 low
          register
namespace maca2lr {
    /// MACA2L
    /// Position: 0, Width: 31
    using MACA2L = BitField<0, 31>;
    constexpr uint32_t MACA2L_Pos = 0;
    constexpr uint32_t MACA2L_Msk = MACA2L::mask;

}  // namespace maca2lr

/// MACA3HR - Ethernet MAC address 3 high
          register
namespace maca3hr {
    /// MACA3H
    /// Position: 0, Width: 16
    using MACA3H = BitField<0, 16>;
    constexpr uint32_t MACA3H_Pos = 0;
    constexpr uint32_t MACA3H_Msk = MACA3H::mask;

    /// MBC
    /// Position: 24, Width: 6
    using MBC = BitField<24, 6>;
    constexpr uint32_t MBC_Pos = 24;
    constexpr uint32_t MBC_Msk = MBC::mask;

    /// SA
    /// Position: 30, Width: 1
    using SA = BitField<30, 1>;
    constexpr uint32_t SA_Pos = 30;
    constexpr uint32_t SA_Msk = SA::mask;

    /// AE
    /// Position: 31, Width: 1
    using AE = BitField<31, 1>;
    constexpr uint32_t AE_Pos = 31;
    constexpr uint32_t AE_Msk = AE::mask;

}  // namespace maca3hr

/// MACA3LR - Ethernet MAC address 3 low
          register
namespace maca3lr {
    /// MBCA3L
    /// Position: 0, Width: 32
    using MBCA3L = BitField<0, 32>;
    constexpr uint32_t MBCA3L_Pos = 0;
    constexpr uint32_t MBCA3L_Msk = MBCA3L::mask;

}  // namespace maca3lr

}  // namespace alloy::hal::st::stm32f4::stm32f407::ethernet_mac
