Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Jan 23 14:24:25 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     210         
DPIR-1     Warning           Asynchronous driver check       32          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               28          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (275)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (429)
5. checking no_input_delay (11)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (275)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_keuze_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (429)
--------------------------------------------------
 There are 429 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.131        0.000                      0                  335        0.133        0.000                      0                  335        2.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_100_design_1_clk_wiz_0_0   {0.000 5.000}        10.000          100.000         
  clk_VGA_design_1_clk_wiz_0_0   {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_100_design_1_clk_wiz_0_0         5.131        0.000                      0                  334        0.133        0.000                      0                  334        4.500        0.000                       0                   181  
  clk_VGA_design_1_clk_wiz_0_0        18.822        0.000                      0                    1        0.264        0.000                      0                    1        9.500        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_100_design_1_clk_wiz_0_0                                  
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_100_design_1_clk_wiz_0_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  clk_100_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.131ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.047ns (24.633%)  route 3.203ns (75.367%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.862    -0.854    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.376 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.927     0.551    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.295     0.846 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.312     1.158    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y63        LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.942     2.224    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.150     2.374 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          1.022     3.396    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.608     8.439    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y57        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X105Y57        FDRE (Setup_fdre_C_CE)      -0.407     8.527    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[5]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.047ns (24.633%)  route 3.203ns (75.367%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.862    -0.854    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.376 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.927     0.551    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.295     0.846 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.312     1.158    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y63        LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.942     2.224    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.150     2.374 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          1.022     3.396    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.608     8.439    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y57        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X105Y57        FDRE (Setup_fdre_C_CE)      -0.407     8.527    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.131ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 1.047ns (24.633%)  route 3.203ns (75.367%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 8.439 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.862    -0.854    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.376 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.927     0.551    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.295     0.846 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.312     1.158    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y63        LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.942     2.224    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.150     2.374 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          1.022     3.396    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X105Y57        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.608     8.439    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y57        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.567     9.006    
                         clock uncertainty           -0.072     8.934    
    SLICE_X105Y57        FDRE (Setup_fdre_C_CE)      -0.407     8.527    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                  5.131    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.047ns (25.019%)  route 3.138ns (74.981%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.862    -0.854    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.376 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.927     0.551    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.295     0.846 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.312     1.158    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y63        LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.942     2.224    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.150     2.374 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.956     3.330    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609     8.440    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/C
                         clock pessimism              0.567     9.007    
                         clock uncertainty           -0.072     8.935    
    SLICE_X104Y55        FDRE (Setup_fdre_C_CE)      -0.371     8.564    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.047ns (25.019%)  route 3.138ns (74.981%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.862    -0.854    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.376 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.927     0.551    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.295     0.846 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.312     1.158    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y63        LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.942     2.224    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.150     2.374 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.956     3.330    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609     8.440    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[1]/C
                         clock pessimism              0.567     9.007    
                         clock uncertainty           -0.072     8.935    
    SLICE_X104Y55        FDRE (Setup_fdre_C_CE)      -0.371     8.564    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[1]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.047ns (25.019%)  route 3.138ns (74.981%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.862    -0.854    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.376 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.927     0.551    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.295     0.846 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.312     1.158    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y63        LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.942     2.224    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.150     2.374 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.956     3.330    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609     8.440    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/C
                         clock pessimism              0.567     9.007    
                         clock uncertainty           -0.072     8.935    
    SLICE_X104Y55        FDRE (Setup_fdre_C_CE)      -0.371     8.564    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.047ns (25.019%)  route 3.138ns (74.981%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.862    -0.854    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.376 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.927     0.551    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.295     0.846 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.312     1.158    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y63        LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.942     2.224    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.150     2.374 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.956     3.330    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609     8.440    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]/C
                         clock pessimism              0.567     9.007    
                         clock uncertainty           -0.072     8.935    
    SLICE_X104Y55        FDRE (Setup_fdre_C_CE)      -0.371     8.564    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[3]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.047ns (25.019%)  route 3.138ns (74.981%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 8.440 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.862    -0.854    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.376 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.927     0.551    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X112Y62        LUT6 (Prop_lut6_I0_O)        0.295     0.846 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.312     1.158    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X112Y63        LUT5 (Prop_lut5_I4_O)        0.124     1.282 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           0.942     2.224    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X110Y61        LUT3 (Prop_lut3_I0_O)        0.150     2.374 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1/O
                         net (fo=10, routed)          0.956     3.330    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_1_n_0
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.609     8.440    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/C
                         clock pessimism              0.567     9.007    
                         clock uncertainty           -0.072     8.935    
    SLICE_X104Y55        FDRE (Setup_fdre_C_CE)      -0.371     8.564    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]
  -------------------------------------------------------------------
                         required time                          8.564    
                         arrival time                          -3.330    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.828ns (19.703%)  route 3.374ns (80.297%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X103Y71        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[11]/Q
                         net (fo=2, routed)           0.826     0.336    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[11]
    SLICE_X102Y73        LUT4 (Prop_lut4_I0_O)        0.124     0.460 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.833     1.293    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X102Y75        LUT6 (Prop_lut6_I5_O)        0.124     1.417 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.994     2.411    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X104Y73        LUT3 (Prop_lut3_I1_O)        0.124     2.535 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.722     3.257    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y76        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.594     8.425    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X103Y76        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.567     8.992    
                         clock uncertainty           -0.072     8.920    
    SLICE_X103Y76        FDRE (Setup_fdre_C_R)       -0.429     8.491    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  5.234    

Slack (MET) :             5.234ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_design_1_clk_wiz_0_0 rise@10.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.202ns  (logic 0.828ns (19.703%)  route 3.374ns (80.297%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 8.425 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.945ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X103Y71        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y71        FDRE (Prop_fdre_C_Q)         0.456    -0.489 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[11]/Q
                         net (fo=2, routed)           0.826     0.336    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[11]
    SLICE_X102Y73        LUT4 (Prop_lut4_I0_O)        0.124     0.460 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5/O
                         net (fo=1, routed)           0.833     1.293    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_5_n_0
    SLICE_X102Y75        LUT6 (Prop_lut6_I5_O)        0.124     1.417 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.994     2.411    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X104Y73        LUT3 (Prop_lut3_I1_O)        0.124     2.535 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.722     3.257    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X103Y76        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.594     8.425    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X103Y76        FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.567     8.992    
                         clock uncertainty           -0.072     8.920    
    SLICE_X103Y76        FDRE (Setup_fdre_C_R)       -0.429     8.491    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  5.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/clk_divider_0/U0/count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_divider_0/U0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.231ns (45.092%)  route 0.281ns (54.908%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.914ns
    Source Clock Delay      (SCD):    -0.670ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.562    -0.670    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y49         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.529 f  design_1_i/clk_divider_0/U0/count_reg[30]/Q
                         net (fo=2, routed)           0.123    -0.405    design_1_i/clk_divider_0/U0/count_reg[30]
    SLICE_X48Y48         LUT6 (Prop_lut6_I4_O)        0.045    -0.360 f  design_1_i/clk_divider_0/U0/clk_out_i_2/O
                         net (fo=2, routed)           0.158    -0.202    design_1_i/clk_divider_0/U0/clk_out_i_2_n_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I2_O)        0.045    -0.157 r  design_1_i/clk_divider_0/U0/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.157    design_1_i/clk_divider_0/U0/clk_out_i_1_n_0
    SLICE_X50Y48         FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.826    -0.914    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X50Y48         FDRE                                         r  design_1_i/clk_divider_0/U0/clk_out_reg/C
                         clock pessimism              0.504    -0.410    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.120    -0.290    design_1_i/clk_divider_0/U0/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.489%)  route 0.113ns (44.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.608    -0.623    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/Q
                         net (fo=4, routed)           0.113    -0.369    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]
    SLICE_X104Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.861    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[7]/C
                         clock pessimism              0.250    -0.610    
    SLICE_X104Y56        FDRE (Hold_fdre_C_D)         0.085    -0.525    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[7]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.636    -0.595    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y56        FDRE (Prop_fdre_C_Q)         0.148    -0.447 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.059    -0.388    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X112Y56        LUT2 (Prop_lut2_I1_O)        0.098    -0.290 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X112Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.908    -0.832    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.236    -0.595    
    SLICE_X112Y56        FDRE (Hold_fdre_C_D)         0.120    -0.475    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.608    -0.623    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y55        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/Q
                         net (fo=4, routed)           0.132    -0.350    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.861    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]/C
                         clock pessimism              0.250    -0.610    
    SLICE_X104Y55        FDRE (Hold_fdre_C_D)         0.064    -0.546    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[4]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.902%)  route 0.166ns (54.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.608    -0.623    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/Q
                         net (fo=5, routed)           0.166    -0.316    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]
    SLICE_X104Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.861    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/C
                         clock pessimism              0.250    -0.610    
    SLICE_X104Y56        FDRE (Hold_fdre_C_D)         0.085    -0.525    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.608    -0.623    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/Q
                         net (fo=3, routed)           0.083    -0.412    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
    SLICE_X105Y56        LUT6 (Prop_lut6_I5_O)        0.099    -0.313 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.313    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[9]
    SLICE_X105Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.861    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                         clock pessimism              0.237    -0.623    
    SLICE_X105Y56        FDRE (Hold_fdre_C_D)         0.092    -0.531    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/reset_rising_edge_count_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/reset_rising_edge_count_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.634    -0.597    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/reset_rising_edge_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y61        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/reset_rising_edge_count_reg/Q
                         net (fo=2, routed)           0.167    -0.289    design_1_i/ontvangen_controllers/controller_inductief_0/U0/reset_rising_edge_count
    SLICE_X111Y61        LUT4 (Prop_lut4_I3_O)        0.042    -0.247 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/reset_rising_edge_count_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/ontvangen_controllers/controller_inductief_0/U0/reset_rising_edge_count_i_1_n_0
    SLICE_X111Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/reset_rising_edge_count_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.906    -0.834    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X111Y61        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/reset_rising_edge_count_reg/C
                         clock pessimism              0.236    -0.597    
    SLICE_X111Y61        FDRE (Hold_fdre_C_D)         0.105    -0.492    design_1_i/ontvangen_controllers/controller_inductief_0/U0/reset_rising_edge_count_reg
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.020%)  route 0.195ns (57.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.608    -0.623    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y56        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y56        FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.195    -0.288    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
    SLICE_X105Y57        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.878    -0.862    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y57        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X105Y57        FDRE (Hold_fdre_C_D)         0.070    -0.538    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.633    -0.598    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y62        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]/Q
                         net (fo=6, routed)           0.175    -0.259    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[2]
    SLICE_X112Y62        LUT4 (Prop_lut4_I3_O)        0.043    -0.216 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[3]
    SLICE_X112Y62        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.904    -0.836    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X112Y62        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]/C
                         clock pessimism              0.237    -0.598    
    SLICE_X112Y62        FDRE (Hold_fdre_C_D)         0.131    -0.467    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_design_1_clk_wiz_0_0 rise@0.000ns - clk_100_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.212ns (56.290%)  route 0.165ns (43.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.608    -0.623    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y53        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y53        FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/Q
                         net (fo=8, routed)           0.165    -0.295    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]
    SLICE_X105Y55        LUT5 (Prop_lut5_I1_O)        0.048    -0.247 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[4]
    SLICE_X105Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.879    -0.861    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X105Y55        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]/C
                         clock pessimism              0.253    -0.607    
    SLICE_X105Y55        FDRE (Hold_fdre_C_D)         0.105    -0.502    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y48     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_VGA_design_1_clk_wiz_0_0
  To Clock:  clk_VGA_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.822ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@20.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.642ns (54.624%)  route 0.533ns (45.376%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.533    -0.009    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.115 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.115    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                 18.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_VGA_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_VGA_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns - clk_VGA_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=2, routed)           0.175    -0.334    design_1_i/beeld_generator_0/U0/pxlCLK
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045    -0.289 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000    -0.289    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_VGA_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_VGA_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_VGA_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           408 Endpoints
Min Delay           408 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.305ns  (logic 22.987ns (42.330%)  route 31.318ns (57.670%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X104Y60        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           1.173     1.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X104Y56        LUT1 (Prop_lut1_I0_O)        0.124     2.093 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     2.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.030 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.544     3.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      4.023     7.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[2]
                         net (fo=17, routed)          2.753    10.350    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_103
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.152    10.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121/O
                         net (fo=1, routed)           1.072    11.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[2]
                         net (fo=3, routed)           1.947    14.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_5
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.302    15.226 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26/O
                         net (fo=2, routed)           0.504    15.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11/O
                         net (fo=2, routed)           0.548    16.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I0_O)        0.326    16.753 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.285 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           0.982    18.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X108Y68        LUT3 (Prop_lut3_I2_O)        0.329    18.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           0.793    19.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.355    20.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    20.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.914 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.098    22.012    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.306    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.719 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.947    23.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.124    23.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.177    25.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.124    25.204 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.809    26.014    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X107Y72        LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[5]_INST_0/O
                         net (fo=1, routed)           0.871    27.009    design_1_i/object_positie_1/U0/value_2[5]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[5]_P[17])
                                                      3.656    30.665 r  design_1_i/object_positie_1/U0/position_y_20/P[17]
                         net (fo=6, routed)           1.492    32.157    design_1_i/object_positie_1/U0/position_y_20_n_88
    SLICE_X94Y72         LUT2 (Prop_lut2_I0_O)        0.124    32.281 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    32.281    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.814 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.254 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.969    35.223    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2_n_6
    SLICE_X93Y66         LUT2 (Prop_lut2_I1_O)        0.306    35.529 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    35.529    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.930 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    35.930    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.044 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.044    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.266 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36/O[0]
                         net (fo=2, routed)           0.946    37.212    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36_n_7
    SLICE_X92Y70         LUT3 (Prop_lut3_I2_O)        0.321    37.533 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.915    38.447    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28_n_0
    SLICE_X92Y70         LUT4 (Prop_lut4_I3_O)        0.328    38.775 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    38.775    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.308 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.308    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.631 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.802    40.433    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2_n_6
    SLICE_X90Y71         LUT4 (Prop_lut4_I2_O)        0.306    40.739 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.739    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    41.313 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.103    42.416    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1_n_1
    SLICE_X96Y73         LUT3 (Prop_lut3_I0_O)        0.336    42.752 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.693    44.445    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1_n_0
    SLICE_X91Y73         LUT6 (Prop_lut6_I0_O)        0.328    44.773 f  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0/O
                         net (fo=21, routed)          1.879    46.652    design_1_i/aanraking_herkennen_0/U0/positie_peddel_rechts[4]
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    46.776 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    46.776    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.326 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.660 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.828    48.488    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts4[8]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.303    48.791 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3/O
                         net (fo=1, routed)           0.000    48.791    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    49.249 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0/CO[1]
                         net (fo=2, routed)           1.420    50.669    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts30_in
    SLICE_X96Y79         LUT6 (Prop_lut6_I5_O)        0.332    51.001 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.014    52.015    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0_i_2_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I4_O)        0.124    52.139 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0/O
                         net (fo=2, routed)           1.437    53.576    design_1_i/positie_balletje_0/U0/angle_index[0]
    SLICE_X107Y77        LUT6 (Prop_lut6_I3_O)        0.124    53.700 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.604    54.305    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X107Y76        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.305ns  (logic 22.987ns (42.330%)  route 31.318ns (57.670%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X104Y60        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           1.173     1.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X104Y56        LUT1 (Prop_lut1_I0_O)        0.124     2.093 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     2.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.030 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.544     3.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      4.023     7.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[2]
                         net (fo=17, routed)          2.753    10.350    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_103
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.152    10.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121/O
                         net (fo=1, routed)           1.072    11.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[2]
                         net (fo=3, routed)           1.947    14.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_5
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.302    15.226 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26/O
                         net (fo=2, routed)           0.504    15.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11/O
                         net (fo=2, routed)           0.548    16.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I0_O)        0.326    16.753 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.285 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           0.982    18.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X108Y68        LUT3 (Prop_lut3_I2_O)        0.329    18.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           0.793    19.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.355    20.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    20.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.914 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.098    22.012    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.306    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.719 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.947    23.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.124    23.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.177    25.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.124    25.204 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.809    26.014    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X107Y72        LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[5]_INST_0/O
                         net (fo=1, routed)           0.871    27.009    design_1_i/object_positie_1/U0/value_2[5]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[5]_P[17])
                                                      3.656    30.665 r  design_1_i/object_positie_1/U0/position_y_20/P[17]
                         net (fo=6, routed)           1.492    32.157    design_1_i/object_positie_1/U0/position_y_20_n_88
    SLICE_X94Y72         LUT2 (Prop_lut2_I0_O)        0.124    32.281 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    32.281    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.814 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.254 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.969    35.223    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2_n_6
    SLICE_X93Y66         LUT2 (Prop_lut2_I1_O)        0.306    35.529 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    35.529    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.930 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    35.930    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.044 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.044    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.266 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36/O[0]
                         net (fo=2, routed)           0.946    37.212    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36_n_7
    SLICE_X92Y70         LUT3 (Prop_lut3_I2_O)        0.321    37.533 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.915    38.447    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28_n_0
    SLICE_X92Y70         LUT4 (Prop_lut4_I3_O)        0.328    38.775 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    38.775    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.308 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.308    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.631 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.802    40.433    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2_n_6
    SLICE_X90Y71         LUT4 (Prop_lut4_I2_O)        0.306    40.739 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.739    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    41.313 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.103    42.416    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1_n_1
    SLICE_X96Y73         LUT3 (Prop_lut3_I0_O)        0.336    42.752 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.693    44.445    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1_n_0
    SLICE_X91Y73         LUT6 (Prop_lut6_I0_O)        0.328    44.773 f  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0/O
                         net (fo=21, routed)          1.879    46.652    design_1_i/aanraking_herkennen_0/U0/positie_peddel_rechts[4]
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    46.776 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    46.776    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.326 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.660 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.828    48.488    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts4[8]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.303    48.791 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3/O
                         net (fo=1, routed)           0.000    48.791    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    49.249 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0/CO[1]
                         net (fo=2, routed)           1.420    50.669    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts30_in
    SLICE_X96Y79         LUT6 (Prop_lut6_I5_O)        0.332    51.001 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.014    52.015    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0_i_2_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I4_O)        0.124    52.139 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0/O
                         net (fo=2, routed)           1.437    53.576    design_1_i/positie_balletje_0/U0/angle_index[0]
    SLICE_X107Y77        LUT6 (Prop_lut6_I3_O)        0.124    53.700 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.604    54.305    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X107Y76        FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.305ns  (logic 22.987ns (42.330%)  route 31.318ns (57.670%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X104Y60        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           1.173     1.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X104Y56        LUT1 (Prop_lut1_I0_O)        0.124     2.093 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     2.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.030 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.544     3.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      4.023     7.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[2]
                         net (fo=17, routed)          2.753    10.350    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_103
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.152    10.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121/O
                         net (fo=1, routed)           1.072    11.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[2]
                         net (fo=3, routed)           1.947    14.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_5
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.302    15.226 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26/O
                         net (fo=2, routed)           0.504    15.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11/O
                         net (fo=2, routed)           0.548    16.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I0_O)        0.326    16.753 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.285 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           0.982    18.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X108Y68        LUT3 (Prop_lut3_I2_O)        0.329    18.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           0.793    19.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.355    20.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    20.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.914 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.098    22.012    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.306    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.719 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.947    23.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.124    23.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.177    25.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.124    25.204 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.809    26.014    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X107Y72        LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[5]_INST_0/O
                         net (fo=1, routed)           0.871    27.009    design_1_i/object_positie_1/U0/value_2[5]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[5]_P[17])
                                                      3.656    30.665 r  design_1_i/object_positie_1/U0/position_y_20/P[17]
                         net (fo=6, routed)           1.492    32.157    design_1_i/object_positie_1/U0/position_y_20_n_88
    SLICE_X94Y72         LUT2 (Prop_lut2_I0_O)        0.124    32.281 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    32.281    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.814 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.254 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.969    35.223    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2_n_6
    SLICE_X93Y66         LUT2 (Prop_lut2_I1_O)        0.306    35.529 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    35.529    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.930 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    35.930    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.044 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.044    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.266 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36/O[0]
                         net (fo=2, routed)           0.946    37.212    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36_n_7
    SLICE_X92Y70         LUT3 (Prop_lut3_I2_O)        0.321    37.533 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.915    38.447    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28_n_0
    SLICE_X92Y70         LUT4 (Prop_lut4_I3_O)        0.328    38.775 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    38.775    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.308 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.308    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.631 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.802    40.433    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2_n_6
    SLICE_X90Y71         LUT4 (Prop_lut4_I2_O)        0.306    40.739 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.739    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    41.313 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.103    42.416    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1_n_1
    SLICE_X96Y73         LUT3 (Prop_lut3_I0_O)        0.336    42.752 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.693    44.445    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1_n_0
    SLICE_X91Y73         LUT6 (Prop_lut6_I0_O)        0.328    44.773 f  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0/O
                         net (fo=21, routed)          1.879    46.652    design_1_i/aanraking_herkennen_0/U0/positie_peddel_rechts[4]
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    46.776 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    46.776    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.326 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.660 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.828    48.488    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts4[8]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.303    48.791 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3/O
                         net (fo=1, routed)           0.000    48.791    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    49.249 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0/CO[1]
                         net (fo=2, routed)           1.420    50.669    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts30_in
    SLICE_X96Y79         LUT6 (Prop_lut6_I5_O)        0.332    51.001 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.014    52.015    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0_i_2_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I4_O)        0.124    52.139 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0/O
                         net (fo=2, routed)           1.437    53.576    design_1_i/positie_balletje_0/U0/angle_index[0]
    SLICE_X107Y77        LUT6 (Prop_lut6_I3_O)        0.124    53.700 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.604    54.305    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X107Y76        FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.289ns  (logic 23.017ns (42.397%)  route 31.272ns (57.603%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X104Y60        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           1.173     1.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X104Y56        LUT1 (Prop_lut1_I0_O)        0.124     2.093 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     2.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.030 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.544     3.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      4.023     7.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[2]
                         net (fo=17, routed)          2.753    10.350    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_103
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.152    10.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121/O
                         net (fo=1, routed)           1.072    11.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[2]
                         net (fo=3, routed)           1.947    14.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_5
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.302    15.226 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26/O
                         net (fo=2, routed)           0.504    15.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11/O
                         net (fo=2, routed)           0.548    16.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I0_O)        0.326    16.753 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.285 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           0.982    18.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X108Y68        LUT3 (Prop_lut3_I2_O)        0.329    18.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           0.793    19.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.355    20.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    20.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.914 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.098    22.012    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.306    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.719 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.947    23.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.124    23.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.177    25.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.124    25.204 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.809    26.014    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X107Y72        LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[5]_INST_0/O
                         net (fo=1, routed)           0.871    27.009    design_1_i/object_positie_1/U0/value_2[5]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[5]_P[17])
                                                      3.656    30.665 r  design_1_i/object_positie_1/U0/position_y_20/P[17]
                         net (fo=6, routed)           1.492    32.157    design_1_i/object_positie_1/U0/position_y_20_n_88
    SLICE_X94Y72         LUT2 (Prop_lut2_I0_O)        0.124    32.281 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    32.281    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.814 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.254 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.969    35.223    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2_n_6
    SLICE_X93Y66         LUT2 (Prop_lut2_I1_O)        0.306    35.529 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    35.529    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.930 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    35.930    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.044 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.044    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.266 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36/O[0]
                         net (fo=2, routed)           0.946    37.212    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36_n_7
    SLICE_X92Y70         LUT3 (Prop_lut3_I2_O)        0.321    37.533 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.915    38.447    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28_n_0
    SLICE_X92Y70         LUT4 (Prop_lut4_I3_O)        0.328    38.775 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    38.775    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.308 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.308    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.631 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.802    40.433    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2_n_6
    SLICE_X90Y71         LUT4 (Prop_lut4_I2_O)        0.306    40.739 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.739    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    41.313 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.103    42.416    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1_n_1
    SLICE_X96Y73         LUT3 (Prop_lut3_I0_O)        0.336    42.752 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.693    44.445    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1_n_0
    SLICE_X91Y73         LUT6 (Prop_lut6_I0_O)        0.328    44.773 f  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0/O
                         net (fo=21, routed)          1.879    46.652    design_1_i/aanraking_herkennen_0/U0/positie_peddel_rechts[4]
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    46.776 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    46.776    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.326 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.660 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.828    48.488    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts4[8]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.303    48.791 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3/O
                         net (fo=1, routed)           0.000    48.791    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    49.249 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0/CO[1]
                         net (fo=2, routed)           1.278    50.527    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts30_in
    SLICE_X96Y79         LUT6 (Prop_lut6_I5_O)        0.332    50.859 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.866    51.725    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I3_O)        0.124    51.849 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.807    53.656    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X107Y76        LUT5 (Prop_lut5_I3_O)        0.154    53.810 r  design_1_i/positie_balletje_0/U0/angle[2]_i_1/O
                         net (fo=1, routed)           0.479    54.289    design_1_i/positie_balletje_0/U0/angle[2]_i_1_n_0
    SLICE_X108Y76        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.173ns  (logic 22.987ns (42.433%)  route 31.186ns (57.567%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X104Y60        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           1.173     1.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X104Y56        LUT1 (Prop_lut1_I0_O)        0.124     2.093 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     2.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.030 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.544     3.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      4.023     7.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[2]
                         net (fo=17, routed)          2.753    10.350    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_103
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.152    10.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121/O
                         net (fo=1, routed)           1.072    11.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[2]
                         net (fo=3, routed)           1.947    14.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_5
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.302    15.226 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26/O
                         net (fo=2, routed)           0.504    15.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11/O
                         net (fo=2, routed)           0.548    16.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I0_O)        0.326    16.753 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.285 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           0.982    18.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X108Y68        LUT3 (Prop_lut3_I2_O)        0.329    18.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           0.793    19.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.355    20.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    20.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.914 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.098    22.012    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.306    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.719 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.947    23.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.124    23.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.177    25.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.124    25.204 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.809    26.014    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X107Y72        LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[5]_INST_0/O
                         net (fo=1, routed)           0.871    27.009    design_1_i/object_positie_1/U0/value_2[5]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[5]_P[17])
                                                      3.656    30.665 r  design_1_i/object_positie_1/U0/position_y_20/P[17]
                         net (fo=6, routed)           1.492    32.157    design_1_i/object_positie_1/U0/position_y_20_n_88
    SLICE_X94Y72         LUT2 (Prop_lut2_I0_O)        0.124    32.281 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    32.281    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.814 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.254 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.969    35.223    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2_n_6
    SLICE_X93Y66         LUT2 (Prop_lut2_I1_O)        0.306    35.529 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    35.529    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.930 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    35.930    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.044 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.044    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.266 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36/O[0]
                         net (fo=2, routed)           0.946    37.212    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36_n_7
    SLICE_X92Y70         LUT3 (Prop_lut3_I2_O)        0.321    37.533 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.915    38.447    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28_n_0
    SLICE_X92Y70         LUT4 (Prop_lut4_I3_O)        0.328    38.775 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    38.775    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.308 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.308    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.631 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.802    40.433    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2_n_6
    SLICE_X90Y71         LUT4 (Prop_lut4_I2_O)        0.306    40.739 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.739    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    41.313 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.103    42.416    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1_n_1
    SLICE_X96Y73         LUT3 (Prop_lut3_I0_O)        0.336    42.752 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.693    44.445    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1_n_0
    SLICE_X91Y73         LUT6 (Prop_lut6_I0_O)        0.328    44.773 f  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0/O
                         net (fo=21, routed)          1.879    46.652    design_1_i/aanraking_herkennen_0/U0/positie_peddel_rechts[4]
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    46.776 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    46.776    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.326 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.660 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.828    48.488    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts4[8]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.303    48.791 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3/O
                         net (fo=1, routed)           0.000    48.791    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    49.249 f  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0/CO[1]
                         net (fo=2, routed)           1.420    50.669    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts30_in
    SLICE_X96Y79         LUT6 (Prop_lut6_I5_O)        0.332    51.001 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.014    52.015    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0_i_2_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I4_O)        0.124    52.139 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0/O
                         net (fo=2, routed)           1.437    53.576    design_1_i/positie_balletje_0/U0/angle_index[0]
    SLICE_X107Y77        LUT6 (Prop_lut6_I3_O)        0.124    53.700 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.473    54.173    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X108Y76        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.817ns  (logic 23.015ns (42.765%)  route 30.802ns (57.235%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X104Y60        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           1.173     1.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X104Y56        LUT1 (Prop_lut1_I0_O)        0.124     2.093 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     2.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.030 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.544     3.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      4.023     7.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[2]
                         net (fo=17, routed)          2.753    10.350    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_103
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.152    10.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121/O
                         net (fo=1, routed)           1.072    11.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[2]
                         net (fo=3, routed)           1.947    14.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_5
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.302    15.226 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26/O
                         net (fo=2, routed)           0.504    15.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11/O
                         net (fo=2, routed)           0.548    16.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I0_O)        0.326    16.753 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.285 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           0.982    18.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X108Y68        LUT3 (Prop_lut3_I2_O)        0.329    18.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           0.793    19.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.355    20.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    20.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.914 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.098    22.012    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.306    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.719 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.947    23.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.124    23.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.177    25.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.124    25.204 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.809    26.014    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X107Y72        LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[5]_INST_0/O
                         net (fo=1, routed)           0.871    27.009    design_1_i/object_positie_1/U0/value_2[5]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[5]_P[17])
                                                      3.656    30.665 r  design_1_i/object_positie_1/U0/position_y_20/P[17]
                         net (fo=6, routed)           1.492    32.157    design_1_i/object_positie_1/U0/position_y_20_n_88
    SLICE_X94Y72         LUT2 (Prop_lut2_I0_O)        0.124    32.281 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    32.281    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.814 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.254 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.969    35.223    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2_n_6
    SLICE_X93Y66         LUT2 (Prop_lut2_I1_O)        0.306    35.529 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    35.529    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.930 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    35.930    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.044 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.044    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.266 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36/O[0]
                         net (fo=2, routed)           0.946    37.212    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36_n_7
    SLICE_X92Y70         LUT3 (Prop_lut3_I2_O)        0.321    37.533 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.915    38.447    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28_n_0
    SLICE_X92Y70         LUT4 (Prop_lut4_I3_O)        0.328    38.775 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    38.775    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.308 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.308    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.631 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.802    40.433    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2_n_6
    SLICE_X90Y71         LUT4 (Prop_lut4_I2_O)        0.306    40.739 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.739    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    41.313 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.103    42.416    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1_n_1
    SLICE_X96Y73         LUT3 (Prop_lut3_I0_O)        0.336    42.752 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.693    44.445    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1_n_0
    SLICE_X91Y73         LUT6 (Prop_lut6_I0_O)        0.328    44.773 f  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0/O
                         net (fo=21, routed)          1.879    46.652    design_1_i/aanraking_herkennen_0/U0/positie_peddel_rechts[4]
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    46.776 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    46.776    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.326 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.660 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.828    48.488    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts4[8]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.303    48.791 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3/O
                         net (fo=1, routed)           0.000    48.791    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    49.249 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0/CO[1]
                         net (fo=2, routed)           1.278    50.527    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts30_in
    SLICE_X96Y79         LUT6 (Prop_lut6_I5_O)        0.332    50.859 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.866    51.725    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I3_O)        0.124    51.849 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.816    53.665    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X107Y76        LUT5 (Prop_lut5_I2_O)        0.152    53.817 r  design_1_i/positie_balletje_0/U0/angle[3]_i_2/O
                         net (fo=1, routed)           0.000    53.817    design_1_i/positie_balletje_0/U0/angle[3]_i_2_n_0
    SLICE_X107Y76        FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.811ns  (logic 23.111ns (42.948%)  route 30.700ns (57.052%))
  Logic Levels:           55  (CARRY4=28 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X104Y60        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           1.173     1.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X104Y56        LUT1 (Prop_lut1_I0_O)        0.124     2.093 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     2.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.030 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.544     3.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      4.023     7.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[2]
                         net (fo=17, routed)          2.753    10.350    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_103
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.152    10.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121/O
                         net (fo=1, routed)           1.072    11.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[2]
                         net (fo=3, routed)           1.947    14.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_5
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.302    15.226 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26/O
                         net (fo=2, routed)           0.504    15.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11/O
                         net (fo=2, routed)           0.548    16.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I0_O)        0.326    16.753 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.285 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           0.982    18.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X108Y68        LUT3 (Prop_lut3_I2_O)        0.329    18.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           0.793    19.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.355    20.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    20.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.914 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.098    22.012    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.306    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.719 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.947    23.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.124    23.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.177    25.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.124    25.204 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.809    26.014    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X107Y72        LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[5]_INST_0/O
                         net (fo=1, routed)           0.871    27.009    design_1_i/object_positie_1/U0/value_2[5]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[5]_P[17])
                                                      3.656    30.665 r  design_1_i/object_positie_1/U0/position_y_20/P[17]
                         net (fo=6, routed)           1.492    32.157    design_1_i/object_positie_1/U0/position_y_20_n_88
    SLICE_X94Y72         LUT2 (Prop_lut2_I0_O)        0.124    32.281 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    32.281    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.814 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.254 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.969    35.223    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2_n_6
    SLICE_X93Y66         LUT2 (Prop_lut2_I1_O)        0.306    35.529 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    35.529    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.930 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    35.930    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.044 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.044    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.266 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36/O[0]
                         net (fo=2, routed)           0.946    37.212    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36_n_7
    SLICE_X92Y70         LUT3 (Prop_lut3_I2_O)        0.321    37.533 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.915    38.447    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28_n_0
    SLICE_X92Y70         LUT4 (Prop_lut4_I3_O)        0.328    38.775 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    38.775    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.308 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.308    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.631 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.802    40.433    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2_n_6
    SLICE_X90Y71         LUT4 (Prop_lut4_I2_O)        0.306    40.739 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.739    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    41.313 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.103    42.416    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1_n_1
    SLICE_X96Y73         LUT3 (Prop_lut3_I0_O)        0.336    42.752 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.693    44.445    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1_n_0
    SLICE_X91Y73         LUT6 (Prop_lut6_I0_O)        0.328    44.773 f  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0/O
                         net (fo=21, routed)          1.879    46.652    design_1_i/aanraking_herkennen_0/U0/positie_peddel_rechts[4]
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    46.776 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    46.776    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.326 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.660 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.828    48.488    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts4[8]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.303    48.791 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3/O
                         net (fo=1, routed)           0.000    48.791    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    49.249 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0/CO[1]
                         net (fo=2, routed)           1.420    50.669    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts30_in
    SLICE_X96Y79         LUT6 (Prop_lut6_I5_O)        0.332    51.001 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0_i_2/O
                         net (fo=1, routed)           1.014    52.015    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0_i_2_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I4_O)        0.124    52.139 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[0]_INST_0/O
                         net (fo=2, routed)           1.270    53.409    design_1_i/positie_balletje_0/U0/angle_index[0]
    SLICE_X107Y77        LUT6 (Prop_lut6_I2_O)        0.124    53.533 r  design_1_i/positie_balletje_0/U0/y_dir_i_2/O
                         net (fo=1, routed)           0.154    53.687    design_1_i/positie_balletje_0/U0/y_dir_i_2_n_0
    SLICE_X107Y77        LUT6 (Prop_lut6_I0_O)        0.124    53.811 r  design_1_i/positie_balletje_0/U0/y_dir_i_1/O
                         net (fo=1, routed)           0.000    53.811    design_1_i/positie_balletje_0/U0/y_dir_i_1_n_0
    SLICE_X107Y77        FDPE                                         r  design_1_i/positie_balletje_0/U0/y_dir_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.789ns  (logic 22.987ns (42.735%)  route 30.802ns (57.265%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=2 LDCE=1 LUT1=2 LUT2=3 LUT3=5 LUT4=5 LUT5=3 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X104Y60        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           1.173     1.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X104Y56        LUT1 (Prop_lut1_I0_O)        0.124     2.093 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     2.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.030 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.544     3.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      4.023     7.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[2]
                         net (fo=17, routed)          2.753    10.350    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_103
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.152    10.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121/O
                         net (fo=1, routed)           1.072    11.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[2]
                         net (fo=3, routed)           1.947    14.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_5
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.302    15.226 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26/O
                         net (fo=2, routed)           0.504    15.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11/O
                         net (fo=2, routed)           0.548    16.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I0_O)        0.326    16.753 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.285 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           0.982    18.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X108Y68        LUT3 (Prop_lut3_I2_O)        0.329    18.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           0.793    19.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.355    20.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    20.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.914 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.098    22.012    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.306    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.719 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.947    23.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.124    23.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.177    25.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.124    25.204 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.809    26.014    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X107Y72        LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[5]_INST_0/O
                         net (fo=1, routed)           0.871    27.009    design_1_i/object_positie_1/U0/value_2[5]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[5]_P[17])
                                                      3.656    30.665 r  design_1_i/object_positie_1/U0/position_y_20/P[17]
                         net (fo=6, routed)           1.492    32.157    design_1_i/object_positie_1/U0/position_y_20_n_88
    SLICE_X94Y72         LUT2 (Prop_lut2_I0_O)        0.124    32.281 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    32.281    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.814 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.254 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.969    35.223    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2_n_6
    SLICE_X93Y66         LUT2 (Prop_lut2_I1_O)        0.306    35.529 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    35.529    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.930 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    35.930    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.044 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.044    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.266 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36/O[0]
                         net (fo=2, routed)           0.946    37.212    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36_n_7
    SLICE_X92Y70         LUT3 (Prop_lut3_I2_O)        0.321    37.533 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.915    38.447    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28_n_0
    SLICE_X92Y70         LUT4 (Prop_lut4_I3_O)        0.328    38.775 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    38.775    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.308 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.308    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.631 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.802    40.433    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2_n_6
    SLICE_X90Y71         LUT4 (Prop_lut4_I2_O)        0.306    40.739 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.739    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    41.313 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.103    42.416    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1_n_1
    SLICE_X96Y73         LUT3 (Prop_lut3_I0_O)        0.336    42.752 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.693    44.445    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1_n_0
    SLICE_X91Y73         LUT6 (Prop_lut6_I0_O)        0.328    44.773 f  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0/O
                         net (fo=21, routed)          1.879    46.652    design_1_i/aanraking_herkennen_0/U0/positie_peddel_rechts[4]
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    46.776 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    46.776    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.326 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.660 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.828    48.488    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts4[8]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.303    48.791 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3/O
                         net (fo=1, routed)           0.000    48.791    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    49.249 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0/CO[1]
                         net (fo=2, routed)           1.278    50.527    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts30_in
    SLICE_X96Y79         LUT6 (Prop_lut6_I5_O)        0.332    50.859 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.866    51.725    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I3_O)        0.124    51.849 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.816    53.665    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X107Y76        LUT5 (Prop_lut5_I3_O)        0.124    53.789 r  design_1_i/positie_balletje_0/U0/angle[1]_i_1/O
                         net (fo=1, routed)           0.000    53.789    design_1_i/positie_balletje_0/U0/angle[1]_i_1_n_0
    SLICE_X107Y76        FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.354ns  (logic 22.987ns (43.084%)  route 30.367ns (56.916%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=2 LDCE=1 LUT1=2 LUT2=4 LUT3=5 LUT4=5 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X104Y60        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           1.173     1.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X104Y56        LUT1 (Prop_lut1_I0_O)        0.124     2.093 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     2.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.030 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.544     3.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      4.023     7.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[2]
                         net (fo=17, routed)          2.753    10.350    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_103
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.152    10.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121/O
                         net (fo=1, routed)           1.072    11.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[2]
                         net (fo=3, routed)           1.947    14.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_5
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.302    15.226 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26/O
                         net (fo=2, routed)           0.504    15.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11/O
                         net (fo=2, routed)           0.548    16.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I0_O)        0.326    16.753 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.285 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           0.982    18.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X108Y68        LUT3 (Prop_lut3_I2_O)        0.329    18.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           0.793    19.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.355    20.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    20.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.914 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.098    22.012    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.306    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.719 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.947    23.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.124    23.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.177    25.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.124    25.204 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.809    26.014    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X107Y72        LUT6 (Prop_lut6_I1_O)        0.124    26.138 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_2[5]_INST_0/O
                         net (fo=1, routed)           0.871    27.009    design_1_i/object_positie_1/U0/value_2[5]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[5]_P[17])
                                                      3.656    30.665 r  design_1_i/object_positie_1/U0/position_y_20/P[17]
                         net (fo=6, routed)           1.492    32.157    design_1_i/object_positie_1/U0/position_y_20_n_88
    SLICE_X94Y72         LUT2 (Prop_lut2_I0_O)        0.124    32.281 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    32.281    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_4_n_0
    SLICE_X94Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.814 r  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.814    design_1_i/object_positie_1/U0/position_y_2[4]_INST_0_i_1_n_0
    SLICE_X94Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.931 r  design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    32.931    design_1_i/object_positie_1/U0/position_y_2[5]_INST_0_i_2_n_0
    SLICE_X94Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.254 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2/O[1]
                         net (fo=12, routed)          1.969    35.223    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_2_n_6
    SLICE_X93Y66         LUT2 (Prop_lut2_I1_O)        0.306    35.529 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117/O
                         net (fo=1, routed)           0.000    35.529    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_117_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.930 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    35.930    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_88_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.044 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    36.044    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_58_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    36.266 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36/O[0]
                         net (fo=2, routed)           0.946    37.212    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_36_n_7
    SLICE_X92Y70         LUT3 (Prop_lut3_I2_O)        0.321    37.533 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.915    38.447    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_28_n_0
    SLICE_X92Y70         LUT4 (Prop_lut4_I3_O)        0.328    38.775 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    38.775    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_32_n_0
    SLICE_X92Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.308 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.308    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_10_n_0
    SLICE_X92Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    39.631 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           0.802    40.433    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_2_n_6
    SLICE_X90Y71         LUT4 (Prop_lut4_I2_O)        0.306    40.739 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.739    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_8_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    41.313 r  design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           1.103    42.416    design_1_i/object_positie_1/U0/position_y_2[7]_INST_0_i_1_n_1
    SLICE_X96Y73         LUT3 (Prop_lut3_I0_O)        0.336    42.752 r  design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1/O
                         net (fo=4, routed)           1.693    44.445    design_1_i/object_positie_1/U0/position_y_2[9]_INST_0_i_1_n_0
    SLICE_X91Y73         LUT6 (Prop_lut6_I0_O)        0.328    44.773 f  design_1_i/object_positie_1/U0/position_y_2[4]_INST_0/O
                         net (fo=21, routed)          1.879    46.652    design_1_i/aanraking_herkennen_0/U0/positie_peddel_rechts[4]
    SLICE_X84Y78         LUT1 (Prop_lut1_I0_O)        0.124    46.776 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11/O
                         net (fo=1, routed)           0.000    46.776    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_11_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.326 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000    47.326    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry_i_9_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    47.660 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__21_carry__0_i_1/O[1]
                         net (fo=4, routed)           0.828    48.488    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts4[8]
    SLICE_X86Y79         LUT4 (Prop_lut4_I0_O)        0.303    48.791 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3/O
                         net (fo=1, routed)           0.000    48.791    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0_i_3_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    49.249 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts3__5_carry__0/CO[1]
                         net (fo=2, routed)           1.278    50.527    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_zone_rechts30_in
    SLICE_X96Y79         LUT6 (Prop_lut6_I5_O)        0.332    50.859 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.866    51.725    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0_i_4_n_0
    SLICE_X95Y83         LUT6 (Prop_lut6_I3_O)        0.124    51.849 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_zone[1]_INST_0/O
                         net (fo=6, routed)           1.381    53.230    design_1_i/positie_balletje_0/U0/angle_index[1]
    SLICE_X107Y76        LUT2 (Prop_lut2_I0_O)        0.124    53.354 r  design_1_i/positie_balletje_0/U0/angle[0]_i_1/O
                         net (fo=1, routed)           0.000    53.354    design_1_i/positie_balletje_0/U0/angle[0]_i_1_n_0
    SLICE_X107Y76        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/x_dir_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.768ns  (logic 22.190ns (43.708%)  route 28.578ns (56.292%))
  Logic Levels:           52  (CARRY4=28 DSP48E1=2 LDCE=1 LUT1=1 LUT2=4 LUT3=5 LUT4=4 LUT5=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y60        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/G
    SLICE_X104Y60        LDCE (EnToQ_ldce_G_Q)        0.796     0.796 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/Q
                         net (fo=5, routed)           1.173     1.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[3]
    SLICE_X104Y56        LUT1 (Prop_lut1_I0_O)        0.124     2.093 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15/O
                         net (fo=1, routed)           0.000     2.093    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_15_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.473 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_4_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.590 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.590    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_3_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_2_n_0
    SLICE_X104Y59        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.030 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_i_1/O[1]
                         net (fo=1, routed)           0.544     3.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y23          DSP48E1 (Prop_dsp48e1_A[14]_P[2])
                                                      4.023     7.597 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2/P[2]
                         net (fo=17, routed)          2.753    10.350    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value2_n_103
    SLICE_X107Y64        LUT2 (Prop_lut2_I0_O)        0.152    10.502 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121/O
                         net (fo=1, routed)           1.072    11.573    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_121_n_0
    SLICE_X109Y55        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    12.282 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.282    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_101_n_0
    SLICE_X109Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.000    12.396    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_72_n_0
    SLICE_X109Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    12.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_37_n_0
    SLICE_X109Y58        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.624 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21/CO[3]
                         net (fo=1, routed)           0.000    12.624    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[0]_INST_0_i_21_n_0
    SLICE_X109Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.738 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.738    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.977 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[2]
                         net (fo=3, routed)           1.947    14.924    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_5
    SLICE_X106Y68        LUT3 (Prop_lut3_I2_O)        0.302    15.226 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26/O
                         net (fo=2, routed)           0.504    15.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_26_n_0
    SLICE_X107Y68        LUT5 (Prop_lut5_I4_O)        0.150    15.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11/O
                         net (fo=2, routed)           0.548    16.427    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_11_n_0
    SLICE_X109Y69        LUT6 (Prop_lut6_I0_O)        0.326    16.753 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    16.753    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_15_n_0
    SLICE_X109Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.285 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_0
    SLICE_X109Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.619 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125/O[1]
                         net (fo=6, routed)           0.982    18.601    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_125_n_6
    SLICE_X108Y68        LUT3 (Prop_lut3_I2_O)        0.329    18.930 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           0.793    19.723    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.355    20.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    20.078    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.591 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.591    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.914 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[1]
                         net (fo=3, routed)           1.098    22.012    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_6
    SLICE_X111Y67        LUT4 (Prop_lut4_I2_O)        0.306    22.318 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85/O
                         net (fo=1, routed)           0.000    22.318    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_85_n_0
    SLICE_X111Y67        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.719 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.719    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_31_n_0
    SLICE_X111Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.833 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.947    23.780    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X111Y69        LUT3 (Prop_lut3_I0_O)        0.124    23.904 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.177    25.080    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X109Y72        LUT5 (Prop_lut5_I2_O)        0.124    25.204 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[5]_INST_0/O
                         net (fo=2, routed)           0.807    26.012    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[5]
    SLICE_X107Y72        LUT6 (Prop_lut6_I4_O)        0.124    26.136 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[5]_INST_0/O
                         net (fo=1, routed)           1.063    27.199    design_1_i/object_positie_1/U0/value_1[5]
    DSP48_X3Y26          DSP48E1 (Prop_dsp48e1_B[5]_P[13])
                                                      3.656    30.855 r  design_1_i/object_positie_1/U0/position_y_10/P[13]
                         net (fo=6, routed)           1.479    32.334    design_1_i/object_positie_1/U0/position_y_10_n_92
    SLICE_X89Y67         LUT2 (Prop_lut2_I0_O)        0.124    32.458 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    32.458    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_9_n_0
    SLICE_X89Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.008 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.008    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_2_n_0
    SLICE_X89Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.247 r  design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1/O[2]
                         net (fo=23, routed)          1.658    34.905    design_1_i/object_positie_1/U0/position_y_1[4]_INST_0_i_1_n_5
    SLICE_X86Y61         LUT2 (Prop_lut2_I0_O)        0.302    35.207 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_121/O
                         net (fo=1, routed)           0.000    35.207    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_121_n_0
    SLICE_X86Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    35.583 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_108/CO[3]
                         net (fo=1, routed)           0.000    35.583    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_108_n_0
    SLICE_X86Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.700 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88/CO[3]
                         net (fo=1, routed)           0.000    35.700    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_88_n_0
    SLICE_X86Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.817 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58/CO[3]
                         net (fo=1, routed)           0.000    35.817    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_58_n_0
    SLICE_X86Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.036 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36/O[0]
                         net (fo=2, routed)           0.951    36.987    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_36_n_7
    SLICE_X88Y62         LUT3 (Prop_lut3_I2_O)        0.323    37.310 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_28/O
                         net (fo=2, routed)           0.863    38.173    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_28_n_0
    SLICE_X88Y62         LUT4 (Prop_lut4_I3_O)        0.326    38.499 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_32/O
                         net (fo=1, routed)           0.000    38.499    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_32_n_0
    SLICE_X88Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.049 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    39.049    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_10_n_0
    SLICE_X88Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.383 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2/O[1]
                         net (fo=3, routed)           1.036    40.419    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_2_n_6
    SLICE_X88Y68         LUT4 (Prop_lut4_I2_O)        0.303    40.722 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8/O
                         net (fo=1, routed)           0.000    40.722    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_8_n_0
    SLICE_X88Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    41.292 r  design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1/CO[2]
                         net (fo=7, routed)           0.846    42.138    design_1_i/object_positie_1/U0/position_y_1[7]_INST_0_i_1_n_1
    SLICE_X88Y72         LUT3 (Prop_lut3_I0_O)        0.313    42.451 r  design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1/O
                         net (fo=4, routed)           0.835    43.286    design_1_i/object_positie_1/U0/position_y_1[9]_INST_0_i_1_n_0
    SLICE_X88Y70         LUT5 (Prop_lut5_I0_O)        0.124    43.410 r  design_1_i/object_positie_1/U0/position_y_1[8]_INST_0/O
                         net (fo=18, routed)          2.402    45.812    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[8]
    SLICE_X91Y82         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    46.197 r  design_1_i/aanraking_herkennen_0/U0/__19_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.197    design_1_i/aanraking_herkennen_0/U0/__19_carry__0_i_5_n_0
    SLICE_X91Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    46.419 r  design_1_i/aanraking_herkennen_0/U0/__19_carry__1_i_3/O[0]
                         net (fo=1, routed)           0.712    47.131    design_1_i/aanraking_herkennen_0/U0/__19_carry__1_i_3_n_7
    SLICE_X90Y83         LUT2 (Prop_lut2_I1_O)        0.299    47.430 r  design_1_i/aanraking_herkennen_0/U0/__19_carry__1_i_1/O
                         net (fo=1, routed)           0.000    47.430    design_1_i/aanraking_herkennen_0/U0/__19_carry__1_i_1_n_0
    SLICE_X90Y83         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    47.922 f  design_1_i/aanraking_herkennen_0/U0/__19_carry__1/CO[1]
                         net (fo=1, routed)           1.171    49.093    design_1_i/aanraking_herkennen_0/U0/__19_carry__1_n_2
    SLICE_X99Y78         LUT6 (Prop_lut6_I0_O)        0.332    49.425 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_peddel_INST_0/O
                         net (fo=3, routed)           1.220    50.644    design_1_i/positie_balletje_0/U0/peddel_touch
    SLICE_X109Y78        LUT6 (Prop_lut6_I1_O)        0.124    50.768 r  design_1_i/positie_balletje_0/U0/x_dir_i_1/O
                         net (fo=1, routed)           0.000    50.768    design_1_i/positie_balletje_0/U0/x_dir_i_1_n_0
    SLICE_X109Y78        FDPE                                         r  design_1_i/positie_balletje_0/U0/x_dir_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/vs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y91        FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/vs_reg/C
    SLICE_X101Y91        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/beeld_generator_0/U0/vs_reg/Q
                         net (fo=1, routed)           0.112     0.253    design_1_i/beeld_generator_0/U0/vs
    SLICE_X100Y92        FDCE                                         r  design_1_i/beeld_generator_0/U0/VSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_object_0/U0/pixel_value_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/pixel_value_o_reg_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.050%)  route 0.120ns (45.950%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE                         0.000     0.000 r  design_1_i/tekenen_object_0/U0/pixel_value_o_reg/C
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_object_0/U0/pixel_value_o_reg/Q
                         net (fo=3, routed)           0.120     0.261    design_1_i/lijn_tekenen_0/U0/pixel_value_i
    SLICE_X106Y80        FDSE                                         r  design_1_i/lijn_tekenen_0/U0/pixel_value_o_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_object_1/U0/hpxl_o_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_object_0/U0/hpxl_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.379%)  route 0.128ns (47.621%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE                         0.000     0.000 r  design_1_i/tekenen_object_1/U0/hpxl_o_reg[4]/C
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_object_1/U0/hpxl_o_reg[4]/Q
                         net (fo=5, routed)           0.128     0.269    design_1_i/tekenen_object_0/U0/hpxl_i[4]
    SLICE_X110Y77        FDRE                                         r  design_1_i/tekenen_object_0/U0/hpxl_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_object_1/U0/hpxl_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_object_0/U0/hpxl_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.560%)  route 0.138ns (49.440%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE                         0.000     0.000 r  design_1_i/tekenen_object_1/U0/hpxl_o_reg[2]/C
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_object_1/U0/hpxl_o_reg[2]/Q
                         net (fo=5, routed)           0.138     0.279    design_1_i/tekenen_object_0/U0/hpxl_i[2]
    SLICE_X110Y77        FDRE                                         r  design_1_i/tekenen_object_0/U0/hpxl_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/vpxl_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_object_1/U0/vpxl_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[1]/C
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[1]/Q
                         net (fo=5, routed)           0.138     0.279    design_1_i/tekenen_object_1/U0/vpxl_i[1]
    SLICE_X97Y80         FDRE                                         r  design_1_i/tekenen_object_1/U0/vpxl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/vpxl_o_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_object_1/U0/vpxl_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.456%)  route 0.138ns (49.544%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y82         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[3]/C
    SLICE_X97Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[3]/Q
                         net (fo=5, routed)           0.138     0.279    design_1_i/tekenen_object_1/U0/vpxl_i[3]
    SLICE_X97Y80         FDRE                                         r  design_1_i/tekenen_object_1/U0/vpxl_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_object_0/U0/HSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/HSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        FDRE                         0.000     0.000 r  design_1_i/tekenen_object_0/U0/HSYNC_o_reg/C
    SLICE_X112Y93        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/tekenen_object_0/U0/HSYNC_o_reg/Q
                         net (fo=1, routed)           0.116     0.280    design_1_i/lijn_tekenen_0/U0/HSYNC_i
    SLICE_X112Y93        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/HSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_object_0/U0/VSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/VSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y93        FDRE                         0.000     0.000 r  design_1_i/tekenen_object_0/U0/VSYNC_o_reg/C
    SLICE_X100Y93        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/tekenen_object_0/U0/VSYNC_o_reg/Q
                         net (fo=1, routed)           0.116     0.280    design_1_i/lijn_tekenen_0/U0/VSYNC_i
    SLICE_X100Y93        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/VSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_object_0/U0/pixel_value_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/pixel_value_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.433%)  route 0.144ns (50.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE                         0.000     0.000 r  design_1_i/tekenen_object_0/U0/pixel_value_o_reg/C
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_object_0/U0/pixel_value_o_reg/Q
                         net (fo=3, routed)           0.144     0.285    design_1_i/lijn_tekenen_0/U0/pixel_value_i
    SLICE_X106Y80        FDSE                                         r  design_1_i/lijn_tekenen_0/U0/pixel_value_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/vpxl_o_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/tekenen_object_1/U0/vpxl_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.092%)  route 0.128ns (43.908%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y83         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[0]/C
    SLICE_X98Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[0]/Q
                         net (fo=5, routed)           0.128     0.292    design_1_i/tekenen_object_1/U0/vpxl_i[0]
    SLICE_X98Y81         FDRE                                         r  design_1_i/tekenen_object_1/U0/vpxl_o_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_100_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.999ns  (logic 14.393ns (41.124%)  route 20.606ns (58.876%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.913     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.287 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     5.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[5]
                         net (fo=30, routed)          1.880     7.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_100
    SLICE_X93Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.812 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236/O
                         net (fo=1, routed)           1.105     8.916    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.301 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.391    11.026    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X97Y61         LUT3 (Prop_lut3_I0_O)        0.333    11.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           1.280    12.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I3_O)        0.327    12.966 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    12.966    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.378    15.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X95Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           1.089    16.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X95Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.036 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[0]
                         net (fo=20, routed)          2.754    20.789    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_7
    SLICE_X100Y71        LUT3 (Prop_lut3_I1_O)        0.328    21.117 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160/O
                         net (fo=4, routed)           1.568    22.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.331    23.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289/O
                         net (fo=1, routed)           0.000    23.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    23.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    23.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.627 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.881 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31/CO[0]
                         net (fo=15, routed)          1.476    25.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31_n_3
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.367    25.724 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           1.245    26.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.146    27.115 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.754    27.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X101Y70        LUT6 (Prop_lut6_I0_O)        0.328    28.197 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    28.197    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[0]
                         net (fo=3, routed)           1.348    30.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_7
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.299    30.598 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.270 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.825    33.095    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y61        LUT6 (Prop_lut6_I4_O)        0.373    33.468 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.598    34.066    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X105Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.653ns  (logic 14.393ns (41.535%)  route 20.260ns (58.465%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.913     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.287 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     5.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[5]
                         net (fo=30, routed)          1.880     7.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_100
    SLICE_X93Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.812 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236/O
                         net (fo=1, routed)           1.105     8.916    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.301 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.391    11.026    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X97Y61         LUT3 (Prop_lut3_I0_O)        0.333    11.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           1.280    12.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I3_O)        0.327    12.966 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    12.966    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.378    15.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X95Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           1.089    16.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X95Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.036 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[0]
                         net (fo=20, routed)          2.754    20.789    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_7
    SLICE_X100Y71        LUT3 (Prop_lut3_I1_O)        0.328    21.117 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160/O
                         net (fo=4, routed)           1.568    22.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.331    23.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289/O
                         net (fo=1, routed)           0.000    23.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    23.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    23.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.627 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.881 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31/CO[0]
                         net (fo=15, routed)          1.476    25.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31_n_3
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.367    25.724 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           1.245    26.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.146    27.115 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.754    27.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X101Y70        LUT6 (Prop_lut6_I0_O)        0.328    28.197 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    28.197    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[0]
                         net (fo=3, routed)           1.348    30.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_7
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.299    30.598 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.270 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.424    32.694    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y61        LUT6 (Prop_lut6_I3_O)        0.373    33.067 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.653    33.720    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X104Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.551ns  (logic 14.393ns (41.658%)  route 20.158ns (58.342%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.913     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.287 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     5.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[5]
                         net (fo=30, routed)          1.880     7.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_100
    SLICE_X93Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.812 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236/O
                         net (fo=1, routed)           1.105     8.916    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.301 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.391    11.026    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X97Y61         LUT3 (Prop_lut3_I0_O)        0.333    11.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           1.280    12.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I3_O)        0.327    12.966 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    12.966    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.378    15.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X95Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           1.089    16.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X95Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.036 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[0]
                         net (fo=20, routed)          2.754    20.789    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_7
    SLICE_X100Y71        LUT3 (Prop_lut3_I1_O)        0.328    21.117 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160/O
                         net (fo=4, routed)           1.568    22.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.331    23.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289/O
                         net (fo=1, routed)           0.000    23.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    23.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    23.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.627 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.881 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31/CO[0]
                         net (fo=15, routed)          1.476    25.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31_n_3
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.367    25.724 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           1.245    26.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.146    27.115 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.754    27.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X101Y70        LUT6 (Prop_lut6_I0_O)        0.328    28.197 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    28.197    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[0]
                         net (fo=3, routed)           1.348    30.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_7
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.299    30.598 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.270 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.317    32.587    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I4_O)        0.373    32.960 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.658    33.618    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X104Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.516ns  (logic 14.393ns (41.699%)  route 20.123ns (58.301%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.913     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.287 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     5.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[5]
                         net (fo=30, routed)          1.880     7.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_100
    SLICE_X93Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.812 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236/O
                         net (fo=1, routed)           1.105     8.916    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.301 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.391    11.026    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X97Y61         LUT3 (Prop_lut3_I0_O)        0.333    11.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           1.280    12.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I3_O)        0.327    12.966 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    12.966    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.378    15.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X95Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           1.089    16.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X95Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.036 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[0]
                         net (fo=20, routed)          2.754    20.789    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_7
    SLICE_X100Y71        LUT3 (Prop_lut3_I1_O)        0.328    21.117 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160/O
                         net (fo=4, routed)           1.568    22.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.331    23.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289/O
                         net (fo=1, routed)           0.000    23.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    23.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    23.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.627 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.881 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31/CO[0]
                         net (fo=15, routed)          1.476    25.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31_n_3
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.367    25.724 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           1.245    26.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.146    27.115 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.754    27.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X101Y70        LUT6 (Prop_lut6_I0_O)        0.328    28.197 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    28.197    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[0]
                         net (fo=3, routed)           1.348    30.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_7
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.299    30.598 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.270 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.420    32.690    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y61        LUT6 (Prop_lut6_I3_O)        0.373    33.063 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.520    33.584    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X104Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.502ns  (logic 14.393ns (41.716%)  route 20.109ns (58.284%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.913     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.287 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     5.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[5]
                         net (fo=30, routed)          1.880     7.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_100
    SLICE_X93Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.812 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236/O
                         net (fo=1, routed)           1.105     8.916    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.301 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.391    11.026    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X97Y61         LUT3 (Prop_lut3_I0_O)        0.333    11.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           1.280    12.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I3_O)        0.327    12.966 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    12.966    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.378    15.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X95Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           1.089    16.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X95Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.036 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[0]
                         net (fo=20, routed)          2.754    20.789    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_7
    SLICE_X100Y71        LUT3 (Prop_lut3_I1_O)        0.328    21.117 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160/O
                         net (fo=4, routed)           1.568    22.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.331    23.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289/O
                         net (fo=1, routed)           0.000    23.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    23.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    23.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.627 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.881 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31/CO[0]
                         net (fo=15, routed)          1.476    25.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31_n_3
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.367    25.724 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           1.245    26.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.146    27.115 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.754    27.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X101Y70        LUT6 (Prop_lut6_I0_O)        0.328    28.197 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    28.197    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[0]
                         net (fo=3, routed)           1.348    30.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_7
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.299    30.598 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.270 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.432    32.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I4_O)        0.373    33.075 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.495    33.570    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X105Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.381ns  (logic 14.393ns (41.863%)  route 19.988ns (58.137%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.913     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.287 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     5.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[5]
                         net (fo=30, routed)          1.880     7.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_100
    SLICE_X93Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.812 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236/O
                         net (fo=1, routed)           1.105     8.916    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.301 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.391    11.026    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X97Y61         LUT3 (Prop_lut3_I0_O)        0.333    11.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           1.280    12.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I3_O)        0.327    12.966 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    12.966    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.378    15.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X95Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           1.089    16.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X95Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.036 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[0]
                         net (fo=20, routed)          2.754    20.789    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_7
    SLICE_X100Y71        LUT3 (Prop_lut3_I1_O)        0.328    21.117 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160/O
                         net (fo=4, routed)           1.568    22.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.331    23.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289/O
                         net (fo=1, routed)           0.000    23.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    23.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    23.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.627 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.881 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31/CO[0]
                         net (fo=15, routed)          1.476    25.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31_n_3
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.367    25.724 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           1.245    26.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.146    27.115 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.754    27.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X101Y70        LUT6 (Prop_lut6_I0_O)        0.328    28.197 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    28.197    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[0]
                         net (fo=3, routed)           1.348    30.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_7
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.299    30.598 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.270 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.805    33.075    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X104Y60        LUT6 (Prop_lut6_I3_O)        0.373    33.448 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    33.448    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X104Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.276ns  (logic 14.393ns (41.991%)  route 19.883ns (58.009%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.913     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.287 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     5.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[5]
                         net (fo=30, routed)          1.880     7.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_100
    SLICE_X93Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.812 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236/O
                         net (fo=1, routed)           1.105     8.916    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.301 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.391    11.026    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X97Y61         LUT3 (Prop_lut3_I0_O)        0.333    11.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           1.280    12.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I3_O)        0.327    12.966 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    12.966    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.378    15.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X95Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           1.089    16.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X95Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.036 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[0]
                         net (fo=20, routed)          2.754    20.789    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_7
    SLICE_X100Y71        LUT3 (Prop_lut3_I1_O)        0.328    21.117 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160/O
                         net (fo=4, routed)           1.568    22.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.331    23.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289/O
                         net (fo=1, routed)           0.000    23.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    23.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    23.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.627 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.881 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31/CO[0]
                         net (fo=15, routed)          1.476    25.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31_n_3
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.367    25.724 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           1.245    26.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.146    27.115 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.754    27.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X101Y70        LUT6 (Prop_lut6_I0_O)        0.328    28.197 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    28.197    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[0]
                         net (fo=3, routed)           1.348    30.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_7
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.299    30.598 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.270 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.093    32.363    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y63        LUT6 (Prop_lut6_I4_O)        0.373    32.736 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           0.608    33.344    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X104Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.217ns  (logic 14.393ns (42.064%)  route 19.824ns (57.936%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.913     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.287 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     5.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[5]
                         net (fo=30, routed)          1.880     7.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_100
    SLICE_X93Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.812 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236/O
                         net (fo=1, routed)           1.105     8.916    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.301 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.391    11.026    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X97Y61         LUT3 (Prop_lut3_I0_O)        0.333    11.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           1.280    12.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I3_O)        0.327    12.966 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    12.966    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.378    15.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X95Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           1.089    16.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X95Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.036 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[0]
                         net (fo=20, routed)          2.754    20.789    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_7
    SLICE_X100Y71        LUT3 (Prop_lut3_I1_O)        0.328    21.117 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160/O
                         net (fo=4, routed)           1.568    22.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.331    23.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289/O
                         net (fo=1, routed)           0.000    23.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    23.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    23.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.627 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.881 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31/CO[0]
                         net (fo=15, routed)          1.476    25.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31_n_3
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.367    25.724 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           1.245    26.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.146    27.115 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.754    27.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X101Y70        LUT6 (Prop_lut6_I0_O)        0.328    28.197 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    28.197    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[0]
                         net (fo=3, routed)           1.348    30.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_7
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.299    30.598 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.270 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.096    32.366    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y63        LUT6 (Prop_lut6_I3_O)        0.373    32.739 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           0.545    33.285    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X105Y62        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.169ns  (logic 14.393ns (42.123%)  route 19.776ns (57.877%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.913     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.287 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     5.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[5]
                         net (fo=30, routed)          1.880     7.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_100
    SLICE_X93Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.812 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236/O
                         net (fo=1, routed)           1.105     8.916    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.301 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.391    11.026    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X97Y61         LUT3 (Prop_lut3_I0_O)        0.333    11.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           1.280    12.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I3_O)        0.327    12.966 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    12.966    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.378    15.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X95Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           1.089    16.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X95Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.036 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[0]
                         net (fo=20, routed)          2.754    20.789    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_7
    SLICE_X100Y71        LUT3 (Prop_lut3_I1_O)        0.328    21.117 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160/O
                         net (fo=4, routed)           1.568    22.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.331    23.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289/O
                         net (fo=1, routed)           0.000    23.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    23.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    23.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.627 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.881 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31/CO[0]
                         net (fo=15, routed)          1.476    25.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31_n_3
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.367    25.724 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           1.245    26.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.146    27.115 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.754    27.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X101Y70        LUT6 (Prop_lut6_I0_O)        0.328    28.197 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    28.197    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[0]
                         net (fo=3, routed)           1.348    30.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_7
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.299    30.598 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.270 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.262    32.532    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I4_O)        0.373    32.905 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           0.331    33.236    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X105Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.066ns  (logic 14.393ns (42.251%)  route 19.673ns (57.749%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=2 LUT3=5 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.784    -0.932    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y57        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.456    -0.476 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           0.913     0.436    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X4Y24          DSP48E1 (Prop_dsp48e1_B[15]_PCOUT[47])
                                                      3.851     4.287 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/PCOUT[47]
                         net (fo=1, routed)           0.002     4.289    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_106
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518     5.807 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0/P[5]
                         net (fo=30, routed)          1.880     7.688    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1__0_n_100
    SLICE_X93Y64         LUT3 (Prop_lut3_I2_O)        0.124     7.812 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236/O
                         net (fo=1, routed)           1.105     8.916    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_236_n_0
    SLICE_X97Y45         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.301 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176/CO[3]
                         net (fo=1, routed)           0.000     9.301    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_176_n_0
    SLICE_X97Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.635 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125/O[1]
                         net (fo=2, routed)           1.391    11.026    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_125_n_6
    SLICE_X97Y61         LUT3 (Prop_lut3_I0_O)        0.333    11.359 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107/O
                         net (fo=2, routed)           1.280    12.639    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_107_n_0
    SLICE_X97Y61         LUT4 (Prop_lut4_I3_O)        0.327    12.966 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111/O
                         net (fo=1, routed)           0.000    12.966    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_111_n_0
    SLICE_X97Y61         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.367 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    13.367    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X97Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.481 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.481    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X97Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.595 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.595    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.022 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12/O[3]
                         net (fo=2, routed)           1.378    15.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_12_n_4
    SLICE_X95Y55         LUT3 (Prop_lut3_I0_O)        0.334    15.734 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5/O
                         net (fo=2, routed)           1.089    16.823    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_5_n_0
    SLICE_X95Y55         LUT4 (Prop_lut4_I3_O)        0.326    17.149 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9/O
                         net (fo=1, routed)           0.000    17.149    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_9_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.699 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.699    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X95Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    17.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_0
    SLICE_X95Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.036 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5/O[0]
                         net (fo=20, routed)          2.754    20.789    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_5_n_7
    SLICE_X100Y71        LUT3 (Prop_lut3_I1_O)        0.328    21.117 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160/O
                         net (fo=4, routed)           1.568    22.686    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_160_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.331    23.017 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289/O
                         net (fo=1, routed)           0.000    23.017    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_289_n_0
    SLICE_X100Y62        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    23.393 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    23.393    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X100Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.510 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/CO[3]
                         net (fo=1, routed)           0.000    23.510    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_0
    SLICE_X100Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.627 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    23.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_60_n_0
    SLICE_X100Y65        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    23.881 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31/CO[0]
                         net (fo=15, routed)          1.476    25.357    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_31_n_3
    SLICE_X101Y72        LUT3 (Prop_lut3_I1_O)        0.367    25.724 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62/O
                         net (fo=2, routed)           1.245    26.969    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_62_n_0
    SLICE_X102Y69        LUT5 (Prop_lut5_I4_O)        0.146    27.115 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25/O
                         net (fo=2, routed)           0.754    27.869    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_25_n_0
    SLICE_X101Y70        LUT6 (Prop_lut6_I0_O)        0.328    28.197 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29/O
                         net (fo=1, routed)           0.000    28.197    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_29_n_0
    SLICE_X101Y70        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.729 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_0
    SLICE_X101Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.951 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3/O[0]
                         net (fo=3, routed)           1.348    30.299    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_3_n_7
    SLICE_X99Y64         LUT4 (Prop_lut4_I2_O)        0.299    30.598 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40/O
                         net (fo=1, routed)           0.000    30.598    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_40_n_0
    SLICE_X99Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    30.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    30.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X99Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.270 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.150    32.420    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y62        LUT6 (Prop_lut6_I4_O)        0.373    32.793 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1/O
                         net (fo=1, routed)           0.340    33.133    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]_i_1_n_0
    SLICE_X105Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.873ns  (logic 0.385ns (44.080%)  route 0.488ns (55.920%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.385    -1.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.488    -0.701    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X102Y71        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.879ns  (logic 0.418ns (47.539%)  route 0.461ns (52.461%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.418    -1.156 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.461    -0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X102Y73        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.228ns  (logic 0.518ns (42.173%)  route 0.710ns (57.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.418    -1.156 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.710    -0.446    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y64        LUT6 (Prop_lut6_I5_O)        0.100    -0.346 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.346    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X105Y64        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.534ns  (logic 0.518ns (33.772%)  route 1.016ns (66.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.418    -1.156 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.016    -0.140    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y65        LUT6 (Prop_lut6_I5_O)        0.100    -0.040 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_1_n_0
    SLICE_X105Y65        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.571ns  (logic 0.518ns (32.965%)  route 1.053ns (67.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.418    -1.156 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.053    -0.103    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X104Y60        LUT6 (Prop_lut6_I5_O)        0.100    -0.003 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X104Y60        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.662ns  (logic 0.518ns (31.174%)  route 1.144ns (68.826%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.418    -1.156 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.864    -0.292    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y63        LUT6 (Prop_lut6_I5_O)        0.100    -0.192 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.279     0.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X105Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.209ns (26.514%)  route 0.579ns (73.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.598    -0.633    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.164    -0.469 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.379    -0.090    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X103Y63        LUT1 (Prop_lut1_I0_O)        0.045    -0.045 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.200     0.155    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X104Y63        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.799ns  (logic 0.209ns (26.141%)  route 0.590ns (73.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.598    -0.633    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.164    -0.469 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.415    -0.055    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X105Y62        LUT6 (Prop_lut6_I0_O)        0.045    -0.010 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.176     0.166    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X105Y61        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.806ns  (logic 0.209ns (25.937%)  route 0.597ns (74.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.598    -0.633    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.164    -0.469 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.404    -0.066    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X104Y65        LUT6 (Prop_lut6_I5_O)        0.045    -0.021 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.193     0.172    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X104Y64        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.209ns (25.142%)  route 0.622ns (74.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.598    -0.633    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y72        FDCE (Prop_fdce_C_Q)         0.164    -0.469 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.405    -0.065    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X104Y65        LUT6 (Prop_lut6_I5_O)        0.045    -0.020 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.217     0.198    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X104Y64        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100_design_1_clk_wiz_0_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.749ns  (logic 1.632ns (15.178%)  route 9.118ns (84.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.136     9.643    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.767 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982    10.749    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.749ns  (logic 1.632ns (15.178%)  route 9.118ns (84.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.136     9.643    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.767 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982    10.749    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.749ns  (logic 1.632ns (15.178%)  route 9.118ns (84.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.136     9.643    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.767 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982    10.749    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.749ns  (logic 1.632ns (15.178%)  route 9.118ns (84.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.136     9.643    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.767 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.982    10.749    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y45         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.609ns  (logic 1.632ns (15.380%)  route 8.977ns (84.620%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.136     9.643    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.767 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.841    10.609    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.609ns  (logic 1.632ns (15.380%)  route 8.977ns (84.620%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.136     9.643    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.767 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.841    10.609    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.609ns  (logic 1.632ns (15.380%)  route 8.977ns (84.620%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.136     9.643    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.767 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.841    10.609    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.609ns  (logic 1.632ns (15.380%)  route 8.977ns (84.620%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.675ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.136     9.643    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.767 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.841    10.609    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.493    -1.675    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y46         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.500ns  (logic 1.632ns (15.539%)  route 8.868ns (84.461%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.136     9.643    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.767 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.732    10.500    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.492    -1.676    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/clk_divider_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.500ns  (logic 1.632ns (15.539%)  route 8.868ns (84.461%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.676ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.676ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_IBUF_inst/O
                         net (fo=127, routed)         8.136     9.643    design_1_i/clk_divider_0/U0/reset
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124     9.767 r  design_1_i/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          0.732    10.500    design_1_i/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.492    -1.676    design_1_i/clk_divider_0/U0/clk_in
    SLICE_X49Y42         FDRE                                         r  design_1_i/clk_divider_0/U0/count_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.287ns (56.700%)  route 0.219ns (43.300%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X102Y71        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.219     0.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X102Y72        LUT5 (Prop_lut5_I0_O)        0.043     0.506 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.506    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.508ns  (logic 0.289ns (56.870%)  route 0.219ns (43.130%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y71        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X102Y71        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.219     0.463    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X102Y72        LUT5 (Prop_lut5_I0_O)        0.045     0.508 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.508    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.865    -0.875    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X102Y72        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.279ns (51.905%)  route 0.259ns (48.095%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X102Y73        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.259     0.493    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X101Y74        LUT3 (Prop_lut3_I0_O)        0.045     0.538 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value12_out
    SLICE_X101Y74        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.862    -0.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y74        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.276ns (39.189%)  route 0.428ns (60.811%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X102Y73        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.428     0.662    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X101Y75        LUT4 (Prop_lut4_I2_O)        0.042     0.704 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[13]_i_1/O
                         net (fo=1, routed)           0.000     0.704    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[13]_i_1_n_0
    SLICE_X101Y75        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.862    -0.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y75        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.279ns (39.498%)  route 0.427ns (60.502%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X102Y73        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.427     0.661    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X100Y76        LUT4 (Prop_lut4_I2_O)        0.045     0.706 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[15]_i_1/O
                         net (fo=1, routed)           0.000     0.706    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[15]_i_1_n_0
    SLICE_X100Y76        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.863    -0.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y76        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.279ns (39.447%)  route 0.428ns (60.553%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X102Y73        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.428     0.662    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X101Y75        LUT4 (Prop_lut4_I2_O)        0.045     0.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[10]_i_1/O
                         net (fo=1, routed)           0.000     0.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[10]_i_1_n_0
    SLICE_X101Y75        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.862    -0.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y75        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.277ns (39.164%)  route 0.430ns (60.836%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X102Y73        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.430     0.664    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X101Y75        LUT4 (Prop_lut4_I2_O)        0.043     0.707 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[12]_i_1/O
                         net (fo=1, routed)           0.000     0.707    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[12]_i_1_n_0
    SLICE_X101Y75        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.862    -0.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y75        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.279ns (39.335%)  route 0.430ns (60.665%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X102Y73        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.430     0.664    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X101Y75        LUT4 (Prop_lut4_I2_O)        0.045     0.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[11]_i_1/O
                         net (fo=1, routed)           0.000     0.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[11]_i_1_n_0
    SLICE_X101Y75        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.862    -0.878    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X101Y75        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.709ns  (logic 0.282ns (39.754%)  route 0.427ns (60.246%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X102Y73        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.427     0.661    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X100Y76        LUT4 (Prop_lut4_I2_O)        0.048     0.709 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[16]_i_1/O
                         net (fo=1, routed)           0.000     0.709    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[16]_i_1_n_0
    SLICE_X100Y76        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.863    -0.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y76        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.277ns (35.679%)  route 0.499ns (64.321%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X102Y73        LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.499     0.733    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X100Y76        LUT4 (Prop_lut4_I2_O)        0.043     0.776 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[17]_i_1/O
                         net (fo=1, routed)           0.000     0.776    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[17]_i_1_n_0
    SLICE_X100Y76        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_100_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.863    -0.877    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X100Y76        FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[17]/C





