
*** Running vivado
    with args -log SM_ctrl.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SM_ctrl.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source SM_ctrl.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/mw/rtt/vvd/zed/p0/repo/sm_ctrl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/mw/rtt/vvd/s/s_1/repo/sm_ctrl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/MW/RTT/VVD/S/S_3/repo'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/MW/RTT/VVD/S/S_3/repo' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Eda_Tools/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SM_ctrl:1.0'. The one found in IP location 'd:/mw/rtt/vvd/zed/p0/repo/sm_ctrl' will take precedence over the same IP in locations: 
   d:/mw/rtt/vvd/s/s_1/repo/sm_ctrl
   d:/MW/RTT/VVD/S/S_3/repo/SM_ctrl
Command: synth_design -top SM_ctrl -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 67836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 854.285 ; gain = 178.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SM_ctrl' [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd:99]
	Parameter PRESENT bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd:64]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd:65]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd:66]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd:67]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd:68]
INFO: [Synth 8-5534] Detected attribute (* iob = "TRUE" *) [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd:69]
INFO: [Synth 8-3491] module 'SM_ctrl_real' declared at 'D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl_real.vhd:33' bound to instance 'SM_ctrl' of component 'SM_ctrl_real' [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd:218]
INFO: [Synth 8-638] synthesizing module 'SM_ctrl_real' [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl_real.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element resetn_reg was removed.  [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl_real.vhd:253]
WARNING: [Synth 8-6014] Unused sequential element resetn_200_reg was removed.  [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl_real.vhd:262]
WARNING: [Synth 8-6014] Unused sequential element acc_steps_reg was removed.  [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl_real.vhd:624]
WARNING: [Synth 8-6014] Unused sequential element steps_vld_reg was removed.  [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl_real.vhd:633]
INFO: [Synth 8-256] done synthesizing module 'SM_ctrl_real' (1#1) [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl_real.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'SM_ctrl' (2#1) [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 918.156 ; gain = 242.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 918.156 ; gain = 242.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 918.156 ; gain = 242.727
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc]
Finished Parsing XDC File [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1046.355 ; gain = 3.426
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1046.355 ; gain = 370.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1046.355 ; gain = 370.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1046.355 ; gain = 370.926
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'ACC_sign_flg_reg' into 'EC_tgt_acc_trig_reg' [D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.srcs/sources_1/new/SM_ctrl_real.vhd:451]
INFO: [Synth 8-802] inferred FSM for state register 'sm_state_reg' in module 'SM_ctrl_real'
INFO: [Synth 8-5546] ROM "sm_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sm_run_stp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "steady_spd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sm_req" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   still | 0000000000000000000000000000000000001 |                           000000
                s_stp_in | 0000000000000000000000000000000000010 |                           001111
              s_stp_in_w | 0000000000000000000000000000000000100 |                           010000
               s_stp_out | 0000000000000000000000000000000001000 |                           010001
             s_stp_out_w | 0000000000000000000000000000000010000 |                           010010
                f_stp_in | 0000000000000000000000000000000100000 |                           000001
              f_stp_in_w | 0000000000000000000000000000001000000 |                           000010
                 f_accel | 0000000000000000000000000000010000000 |                           000011
               f_accel_w | 0000000000000000000000000000100000000 |                           000100
              f_steady_o | 0000000000000000000000000001000000000 |                           000111
            f_steady_o_w | 0000000000000000000000000010000000000 |                           001000
                f_steady | 0000000000000000000000000100000000000 |                           000101
              f_steady_w | 0000000000000000000000001000000000000 |                           000110
                  f_last | 0000000000000000000000010000000000000 |                           001001
                f_last_w | 0000000000000000000000100000000000000 |                           001010
                 f_decel | 0000000000000000000001000000000000000 |                           001011
               f_decel_w | 0000000000000000000010000000000000000 |                           001100
               f_stp_out | 0000000000000000000100000000000000000 |                           001101
             f_stp_out_w | 0000000000000000001000000000000000000 |                           001110
                v_stp_in | 0000000000000000010000000000000000000 |                           010011
              v_stp_in_w | 0000000000000000100000000000000000000 |                           010100
                 v_accel | 0000000000000001000000000000000000000 |                           010101
               v_accel_w | 0000000000000010000000000000000000000 |                           010110
               v_accel_l | 0000000000000100000000000000000000000 |                           010111
             v_accel_l_w | 0000000000001000000000000000000000000 |                           011000
                v_steady | 0000000000010000000000000000000000000 |                           011001
              v_steady_w | 0000000000100000000000000000000000000 |                           011010
                  v_stop | 0000000001000000000000000000000000000 |                           100001
                v_stop_w | 0000000010000000000000000000000000000 |                           100010
               v_stp_out | 0000000100000000000000000000000000000 |                           100011
             v_stp_out_w | 0000001000000000000000000000000000000 |                           100100
              v_steady_l | 0000010000000000000000000000000000000 |                           011011
            v_steady_l_w | 0000100000000000000000000000000000000 |                           011100
                 v_decel | 0001000000000000000000000000000000000 |                           011101
               v_decel_w | 0010000000000000000000000000000000000 |                           011110
               v_decel_l | 0100000000000000000000000000000000000 |                           011111
             v_decel_l_w | 1000000000000000000000000000000000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_state_reg' using encoding 'one-hot' in module 'SM_ctrl_real'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1046.355 ; gain = 370.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 73    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 33    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 14    
	   3 Input     22 Bit        Muxes := 1     
	  37 Input     22 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	  37 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  37 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SM_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 12    
Module SM_ctrl_real 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 9     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 61    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 33    
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 14    
	   3 Input     22 Bit        Muxes := 1     
	  37 Input     22 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	  37 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	  37 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'R.SM_ctrl/vld_in_reg' (FDR) to 'R.SM_ctrl/running_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1046.355 ; gain = 370.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1046.355 ; gain = 370.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1046.355 ; gain = 370.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1046.355 ; gain = 370.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.918 ; gain = 372.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.918 ; gain = 372.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.918 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.918 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.918 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.918 ; gain = 372.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    73|
|3     |LUT1   |    86|
|4     |LUT2   |   103|
|5     |LUT3   |    31|
|6     |LUT4   |   114|
|7     |LUT5   |    18|
|8     |LUT6   |    89|
|9     |FDRE   |   558|
|10    |FDSE   |    51|
|11    |IBUF   |   153|
|12    |OBUF   |   109|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |  1387|
|2     |  \R.SM_ctrl  |SM_ctrl_real |  1111|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.918 ; gain = 372.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1047.918 ; gain = 244.289
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1047.918 ; gain = 372.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'SM_ctrl' is not ideal for floorplanning, since the cellview 'SM_ctrl_real' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1061.164 ; gain = 661.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1061.164 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/MW/RTT/VVD/S/S_3/repo/SM_ctrl/SM_ctrl.runs/synth_1/SM_ctrl.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SM_ctrl_utilization_synth.rpt -pb SM_ctrl_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 17:00:14 2020...
