# AArch64 EL3 システムレジスタ

- [ACTLR_EL3: Auxiliary Control Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ACTLR-EL3--Auxiliary-Control-Register--EL3-)
- [AFSR0_EL3: Auxiliary Fault Status Register 0 (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR0-EL3--Auxiliary-Fault-Status-Register-0--EL3-)
- [AFSR1_EL3: Auxiliary Fault Status Register 1 (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AFSR1-EL3--Auxiliary-Fault-Status-Register-1--EL3-)
- [AMAIR_EL3: Auxiliary Memory Attribute Indirection Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/AMAIR-EL3--Auxiliary-Memory-Attribute-Indirection-Register--EL3-)
- [CPTR_EL3: Architectural Feature Trap Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/CPTR-EL3--Architectural-Feature-Trap-Register--EL3-)
- [ELR_EL3: Exception Link Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ELR-EL3--Exception-Link-Register--EL3-)
- [ESR_EL3: Exception Syndrome Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ESR-EL3--Exception-Syndrome-Register--EL3-)
- [FAR_EL3: Fault Address Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/FAR-EL3--Fault-Address-Register--EL3-)
- [ICC_CTLR_EL3: Interrupt Controller Control Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-CTLR-EL3--Interrupt-Controller-Control-Register--EL3-)
- [ICC_IGRPEN1_EL3: Interrupt Controller Interrupt Group 1 Enable register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-IGRPEN1-EL3--Interrupt-Controller-Interrupt-Group-1-Enable-register--EL3-)
- [ICC_SRE_EL3: Interrupt Controller System Register Enable register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ICC-SRE-EL3--Interrupt-Controller-System-Register-Enable-register--EL3-)
- [MAIR_EL3: Memory Attribute Indirection Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MAIR-EL3--Memory-Attribute-Indirection-Register--EL3-)
- [MDCR_EL3: Monitor Debug Configuration Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MDCR-EL3--Monitor-Debug-Configuration-Register--EL3-)
- [MPAM3_EL3: MPAM3 Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/MPAM3-EL3--MPAM3-Register--EL3-)
- [RMR_EL3: Reset Management Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RMR-EL3--Reset-Management-Register--EL3-)
- [RVBAR_EL3: Reset Vector Base Address Register (if EL3 implemented)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/RVBAR-EL3--Reset-Vector-Base-Address-Register--if-EL3-implemented-)
- [SCR_EL3: Secure Configuration Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCR-EL3--Secure-Configuration-Register)
- [SCTLR_EL3: System Control Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCTLR-EL3--System-Control-Register--EL3-)
- [SCXTNUM_EL3: EL3 Read/Write Software Context Number](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SCXTNUM-EL3--EL3-Read-Write-Software-Context-Number)
- [SDER32_EL3: AArch32 Secure Debug Enable Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SDER32-EL3--AArch32-Secure-Debug-Enable-Register)
- [SPSR_EL3: Saved Program Status Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SPSR-EL3--Saved-Program-Status-Register--EL3-)
- [SP_EL3: Stack Pointer (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/SP-EL3--Stack-Pointer--EL3-)
- [TCR_EL3: Translation Control Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TCR-EL3--Translation-Control-Register--EL3-)
- [TFSR_EL3: Tag Fault Status Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TFSR-EL3--Tag-Fault-Status-Register--EL3-)
- [TPIDR_EL3: EL3 Software Thread ID Register](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TPIDR-EL3--EL3-Software-Thread-ID-Register)
- [TTBR0_EL3: Translation Table Base Register 0 (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/TTBR0-EL3--Translation-Table-Base-Register-0--EL3-)
- [VBAR_EL3: Vector Base Address Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/VBAR-EL3--Vector-Base-Address-Register--EL3-)
- [ZCR_EL3: SVE Control Register (EL3)](https://developer.arm.com/documentation/ddi0595/2021-03/AArch64-Registers/ZCR-EL3--SVE-Control-Register--EL3-)
