Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug  4 07:06:35 2021
| Host         : DESKTOP-0A5EB6A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_sram_lite_top_timing_summary_routed.rpt -pb soc_sram_lite_top_timing_summary_routed.pb -rpx soc_sram_lite_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_sram_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.497        0.000                      0                13451        0.043        0.000                      0                13451        3.000        0.000                       0                  4915  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                ------------       ----------      --------------
clk                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll   {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll    {0.000 10.000}     20.000          50.000          
  timer_clk_clk_pll  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                     8.408        0.000                       0                     3  
  cpu_clk_clk_pll          3.497        0.000                      0                13385        0.043        0.000                      0                13385        8.870        0.000                       0                  4810  
  timer_clk_clk_pll        6.345        0.000                      0                   66        0.118        0.000                      0                   66        4.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 cpu/u1_id_stage/ds_inst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot1_reg[25]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.004ns  (logic 3.399ns (21.239%)  route 12.605ns (78.761%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.622ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.566    -1.622    cpu/u1_id_stage/cpu_clk
    SLICE_X105Y98        FDRE                                         r  cpu/u1_id_stage/ds_inst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.348    -1.274 f  cpu/u1_id_stage/ds_inst_r_reg[6]/Q
                         net (fo=11, routed)          1.002    -0.271    cpu/u1_id_stage/ds_inst_r_reg_n_0_[6]
    SLICE_X105Y92        LUT5 (Prop_lut5_I2_O)        0.239    -0.032 r  cpu/u1_id_stage/issue_r[109]_i_7/O
                         net (fo=22, routed)          0.836     0.804    cpu/u1_id_stage/sa_d[0]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.105     0.909 f  cpu/u1_id_stage/issue_r[110]_i_9/O
                         net (fo=5, routed)           0.379     1.288    cpu/u1_id_stage/issue_r[110]_i_9_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I5_O)        0.105     1.393 r  cpu/u1_id_stage/bd_i_4/O
                         net (fo=2, routed)           0.467     1.860    cpu/u1_id_stage/bd_i_4_n_0
    SLICE_X107Y89        LUT2 (Prop_lut2_I0_O)        0.105     1.965 f  cpu/u1_id_stage/bd_i_2/O
                         net (fo=37, routed)          0.547     2.512    cpu/u1_id_stage/bd_i_2_n_0
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     2.636 f  cpu/u1_id_stage/issue_r[31]_i_5/O
                         net (fo=41, routed)          0.984     3.619    cpu/u1_id_stage/ds_inst_r_reg[29]_0
    SLICE_X105Y95        LUT2 (Prop_lut2_I1_O)        0.277     3.896 r  cpu/u1_id_stage/FSM_onehot_f_state[5]_i_12/O
                         net (fo=24, routed)          0.938     4.834    cpu/u1_id_stage/rf_rvalid1
    SLICE_X103Y96        LUT4 (Prop_lut4_I0_O)        0.267     5.101 r  cpu/u1_id_stage/issue_r[42]_i_24/O
                         net (fo=120, routed)         1.938     7.039    cpu/u1_id_stage/u0_rf_heap/issue_r[33]_i_5_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I3_O)        0.105     7.144 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21/O
                         net (fo=1, routed)           0.762     7.906    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8/O
                         net (fo=2, routed)           0.679     8.691    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I5_O)        0.105     8.796 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3/O
                         net (fo=1, routed)           1.116     9.912    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I1_O)        0.105    10.017 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_1/O
                         net (fo=6, routed)           0.776    10.793    cpu/u2_ex_stage/es_valid_r_reg_3[3]
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    10.898 r  cpu/u2_ex_stage/slot1[31]_i_47/O
                         net (fo=1, routed)           0.000    10.898    cpu/u2_ex_stage/slot1[31]_i_47_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.338 r  cpu/u2_ex_stage/slot1_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.338    cpu/u2_ex_stage/slot1_reg[31]_i_39_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.436 r  cpu/u2_ex_stage/slot1_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.436    cpu/u2_ex_stage/slot1_reg[31]_i_35_n_0
    SLICE_X107Y102       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.626 r  cpu/u2_ex_stage/slot1_reg[31]_i_34/CO[2]
                         net (fo=1, routed)           0.623    12.249    cpu/u1_id_stage/CO[0]
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.261    12.510 r  cpu/u1_id_stage/slot1[31]_i_22/O
                         net (fo=1, routed)           0.116    12.626    cpu/u1_id_stage/slot1[31]_i_22_n_0
    SLICE_X107Y92        LUT4 (Prop_lut4_I1_O)        0.105    12.731 r  cpu/u1_id_stage/slot1[31]_i_11/O
                         net (fo=1, routed)           0.204    12.935    cpu/u1_id_stage/slot1[31]_i_11_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.105    13.040 f  cpu/u1_id_stage/slot1[31]_i_3/O
                         net (fo=1, routed)           0.358    13.397    cpu/u1_id_stage/slot1[31]_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  cpu/u1_id_stage/slot1[31]_i_1/O
                         net (fo=32, routed)          0.880    14.382    cpu/u0_if_stage/E[0]
    SLICE_X117Y102       FDSE                                         r  cpu/u0_if_stage/slot1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.316    18.649    cpu/u0_if_stage/cpu_clk
    SLICE_X117Y102       FDSE                                         r  cpu/u0_if_stage/slot1_reg[25]/C
                         clock pessimism             -0.515    18.134    
                         clock uncertainty           -0.087    18.047    
    SLICE_X117Y102       FDSE (Setup_fdse_C_CE)      -0.168    17.879    cpu/u0_if_stage/slot1_reg[25]
  -------------------------------------------------------------------
                         required time                         17.879    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.497ns  (required time - arrival time)
  Source:                 cpu/u1_id_stage/ds_inst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot1_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        16.004ns  (logic 3.399ns (21.239%)  route 12.605ns (78.761%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 18.649 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.622ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.566    -1.622    cpu/u1_id_stage/cpu_clk
    SLICE_X105Y98        FDRE                                         r  cpu/u1_id_stage/ds_inst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.348    -1.274 f  cpu/u1_id_stage/ds_inst_r_reg[6]/Q
                         net (fo=11, routed)          1.002    -0.271    cpu/u1_id_stage/ds_inst_r_reg_n_0_[6]
    SLICE_X105Y92        LUT5 (Prop_lut5_I2_O)        0.239    -0.032 r  cpu/u1_id_stage/issue_r[109]_i_7/O
                         net (fo=22, routed)          0.836     0.804    cpu/u1_id_stage/sa_d[0]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.105     0.909 f  cpu/u1_id_stage/issue_r[110]_i_9/O
                         net (fo=5, routed)           0.379     1.288    cpu/u1_id_stage/issue_r[110]_i_9_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I5_O)        0.105     1.393 r  cpu/u1_id_stage/bd_i_4/O
                         net (fo=2, routed)           0.467     1.860    cpu/u1_id_stage/bd_i_4_n_0
    SLICE_X107Y89        LUT2 (Prop_lut2_I0_O)        0.105     1.965 f  cpu/u1_id_stage/bd_i_2/O
                         net (fo=37, routed)          0.547     2.512    cpu/u1_id_stage/bd_i_2_n_0
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     2.636 f  cpu/u1_id_stage/issue_r[31]_i_5/O
                         net (fo=41, routed)          0.984     3.619    cpu/u1_id_stage/ds_inst_r_reg[29]_0
    SLICE_X105Y95        LUT2 (Prop_lut2_I1_O)        0.277     3.896 r  cpu/u1_id_stage/FSM_onehot_f_state[5]_i_12/O
                         net (fo=24, routed)          0.938     4.834    cpu/u1_id_stage/rf_rvalid1
    SLICE_X103Y96        LUT4 (Prop_lut4_I0_O)        0.267     5.101 r  cpu/u1_id_stage/issue_r[42]_i_24/O
                         net (fo=120, routed)         1.938     7.039    cpu/u1_id_stage/u0_rf_heap/issue_r[33]_i_5_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I3_O)        0.105     7.144 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21/O
                         net (fo=1, routed)           0.762     7.906    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8/O
                         net (fo=2, routed)           0.679     8.691    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I5_O)        0.105     8.796 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3/O
                         net (fo=1, routed)           1.116     9.912    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I1_O)        0.105    10.017 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_1/O
                         net (fo=6, routed)           0.776    10.793    cpu/u2_ex_stage/es_valid_r_reg_3[3]
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    10.898 r  cpu/u2_ex_stage/slot1[31]_i_47/O
                         net (fo=1, routed)           0.000    10.898    cpu/u2_ex_stage/slot1[31]_i_47_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.338 r  cpu/u2_ex_stage/slot1_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.338    cpu/u2_ex_stage/slot1_reg[31]_i_39_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.436 r  cpu/u2_ex_stage/slot1_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.436    cpu/u2_ex_stage/slot1_reg[31]_i_35_n_0
    SLICE_X107Y102       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.626 r  cpu/u2_ex_stage/slot1_reg[31]_i_34/CO[2]
                         net (fo=1, routed)           0.623    12.249    cpu/u1_id_stage/CO[0]
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.261    12.510 r  cpu/u1_id_stage/slot1[31]_i_22/O
                         net (fo=1, routed)           0.116    12.626    cpu/u1_id_stage/slot1[31]_i_22_n_0
    SLICE_X107Y92        LUT4 (Prop_lut4_I1_O)        0.105    12.731 r  cpu/u1_id_stage/slot1[31]_i_11/O
                         net (fo=1, routed)           0.204    12.935    cpu/u1_id_stage/slot1[31]_i_11_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.105    13.040 f  cpu/u1_id_stage/slot1[31]_i_3/O
                         net (fo=1, routed)           0.358    13.397    cpu/u1_id_stage/slot1[31]_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  cpu/u1_id_stage/slot1[31]_i_1/O
                         net (fo=32, routed)          0.880    14.382    cpu/u0_if_stage/E[0]
    SLICE_X117Y102       FDSE                                         r  cpu/u0_if_stage/slot1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.316    18.649    cpu/u0_if_stage/cpu_clk
    SLICE_X117Y102       FDSE                                         r  cpu/u0_if_stage/slot1_reg[27]/C
                         clock pessimism             -0.515    18.134    
                         clock uncertainty           -0.087    18.047    
    SLICE_X117Y102       FDSE (Setup_fdse_C_CE)      -0.168    17.879    cpu/u0_if_stage/slot1_reg[27]
  -------------------------------------------------------------------
                         required time                         17.879    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                  3.497    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 cpu/u1_id_stage/ds_inst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot1_reg[26]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.925ns  (logic 3.399ns (21.344%)  route 12.526ns (78.656%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.622ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.566    -1.622    cpu/u1_id_stage/cpu_clk
    SLICE_X105Y98        FDRE                                         r  cpu/u1_id_stage/ds_inst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.348    -1.274 f  cpu/u1_id_stage/ds_inst_r_reg[6]/Q
                         net (fo=11, routed)          1.002    -0.271    cpu/u1_id_stage/ds_inst_r_reg_n_0_[6]
    SLICE_X105Y92        LUT5 (Prop_lut5_I2_O)        0.239    -0.032 r  cpu/u1_id_stage/issue_r[109]_i_7/O
                         net (fo=22, routed)          0.836     0.804    cpu/u1_id_stage/sa_d[0]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.105     0.909 f  cpu/u1_id_stage/issue_r[110]_i_9/O
                         net (fo=5, routed)           0.379     1.288    cpu/u1_id_stage/issue_r[110]_i_9_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I5_O)        0.105     1.393 r  cpu/u1_id_stage/bd_i_4/O
                         net (fo=2, routed)           0.467     1.860    cpu/u1_id_stage/bd_i_4_n_0
    SLICE_X107Y89        LUT2 (Prop_lut2_I0_O)        0.105     1.965 f  cpu/u1_id_stage/bd_i_2/O
                         net (fo=37, routed)          0.547     2.512    cpu/u1_id_stage/bd_i_2_n_0
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     2.636 f  cpu/u1_id_stage/issue_r[31]_i_5/O
                         net (fo=41, routed)          0.984     3.619    cpu/u1_id_stage/ds_inst_r_reg[29]_0
    SLICE_X105Y95        LUT2 (Prop_lut2_I1_O)        0.277     3.896 r  cpu/u1_id_stage/FSM_onehot_f_state[5]_i_12/O
                         net (fo=24, routed)          0.938     4.834    cpu/u1_id_stage/rf_rvalid1
    SLICE_X103Y96        LUT4 (Prop_lut4_I0_O)        0.267     5.101 r  cpu/u1_id_stage/issue_r[42]_i_24/O
                         net (fo=120, routed)         1.938     7.039    cpu/u1_id_stage/u0_rf_heap/issue_r[33]_i_5_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I3_O)        0.105     7.144 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21/O
                         net (fo=1, routed)           0.762     7.906    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8/O
                         net (fo=2, routed)           0.679     8.691    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I5_O)        0.105     8.796 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3/O
                         net (fo=1, routed)           1.116     9.912    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I1_O)        0.105    10.017 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_1/O
                         net (fo=6, routed)           0.776    10.793    cpu/u2_ex_stage/es_valid_r_reg_3[3]
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    10.898 r  cpu/u2_ex_stage/slot1[31]_i_47/O
                         net (fo=1, routed)           0.000    10.898    cpu/u2_ex_stage/slot1[31]_i_47_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.338 r  cpu/u2_ex_stage/slot1_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.338    cpu/u2_ex_stage/slot1_reg[31]_i_39_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.436 r  cpu/u2_ex_stage/slot1_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.436    cpu/u2_ex_stage/slot1_reg[31]_i_35_n_0
    SLICE_X107Y102       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.626 r  cpu/u2_ex_stage/slot1_reg[31]_i_34/CO[2]
                         net (fo=1, routed)           0.623    12.249    cpu/u1_id_stage/CO[0]
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.261    12.510 r  cpu/u1_id_stage/slot1[31]_i_22/O
                         net (fo=1, routed)           0.116    12.626    cpu/u1_id_stage/slot1[31]_i_22_n_0
    SLICE_X107Y92        LUT4 (Prop_lut4_I1_O)        0.105    12.731 r  cpu/u1_id_stage/slot1[31]_i_11/O
                         net (fo=1, routed)           0.204    12.935    cpu/u1_id_stage/slot1[31]_i_11_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.105    13.040 f  cpu/u1_id_stage/slot1[31]_i_3/O
                         net (fo=1, routed)           0.358    13.397    cpu/u1_id_stage/slot1[31]_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  cpu/u1_id_stage/slot1[31]_i_1/O
                         net (fo=32, routed)          0.801    14.304    cpu/u0_if_stage/E[0]
    SLICE_X115Y101       FDSE                                         r  cpu/u0_if_stage/slot1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.315    18.648    cpu/u0_if_stage/cpu_clk
    SLICE_X115Y101       FDSE                                         r  cpu/u0_if_stage/slot1_reg[26]/C
                         clock pessimism             -0.515    18.133    
                         clock uncertainty           -0.087    18.046    
    SLICE_X115Y101       FDSE (Setup_fdse_C_CE)      -0.168    17.878    cpu/u0_if_stage/slot1_reg[26]
  -------------------------------------------------------------------
                         required time                         17.878    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 cpu/u1_id_stage/ds_inst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot1_reg[28]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.909ns  (logic 3.399ns (21.365%)  route 12.510ns (78.635%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.622ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.566    -1.622    cpu/u1_id_stage/cpu_clk
    SLICE_X105Y98        FDRE                                         r  cpu/u1_id_stage/ds_inst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.348    -1.274 f  cpu/u1_id_stage/ds_inst_r_reg[6]/Q
                         net (fo=11, routed)          1.002    -0.271    cpu/u1_id_stage/ds_inst_r_reg_n_0_[6]
    SLICE_X105Y92        LUT5 (Prop_lut5_I2_O)        0.239    -0.032 r  cpu/u1_id_stage/issue_r[109]_i_7/O
                         net (fo=22, routed)          0.836     0.804    cpu/u1_id_stage/sa_d[0]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.105     0.909 f  cpu/u1_id_stage/issue_r[110]_i_9/O
                         net (fo=5, routed)           0.379     1.288    cpu/u1_id_stage/issue_r[110]_i_9_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I5_O)        0.105     1.393 r  cpu/u1_id_stage/bd_i_4/O
                         net (fo=2, routed)           0.467     1.860    cpu/u1_id_stage/bd_i_4_n_0
    SLICE_X107Y89        LUT2 (Prop_lut2_I0_O)        0.105     1.965 f  cpu/u1_id_stage/bd_i_2/O
                         net (fo=37, routed)          0.547     2.512    cpu/u1_id_stage/bd_i_2_n_0
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     2.636 f  cpu/u1_id_stage/issue_r[31]_i_5/O
                         net (fo=41, routed)          0.984     3.619    cpu/u1_id_stage/ds_inst_r_reg[29]_0
    SLICE_X105Y95        LUT2 (Prop_lut2_I1_O)        0.277     3.896 r  cpu/u1_id_stage/FSM_onehot_f_state[5]_i_12/O
                         net (fo=24, routed)          0.938     4.834    cpu/u1_id_stage/rf_rvalid1
    SLICE_X103Y96        LUT4 (Prop_lut4_I0_O)        0.267     5.101 r  cpu/u1_id_stage/issue_r[42]_i_24/O
                         net (fo=120, routed)         1.938     7.039    cpu/u1_id_stage/u0_rf_heap/issue_r[33]_i_5_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I3_O)        0.105     7.144 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21/O
                         net (fo=1, routed)           0.762     7.906    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8/O
                         net (fo=2, routed)           0.679     8.691    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I5_O)        0.105     8.796 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3/O
                         net (fo=1, routed)           1.116     9.912    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I1_O)        0.105    10.017 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_1/O
                         net (fo=6, routed)           0.776    10.793    cpu/u2_ex_stage/es_valid_r_reg_3[3]
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    10.898 r  cpu/u2_ex_stage/slot1[31]_i_47/O
                         net (fo=1, routed)           0.000    10.898    cpu/u2_ex_stage/slot1[31]_i_47_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.338 r  cpu/u2_ex_stage/slot1_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.338    cpu/u2_ex_stage/slot1_reg[31]_i_39_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.436 r  cpu/u2_ex_stage/slot1_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.436    cpu/u2_ex_stage/slot1_reg[31]_i_35_n_0
    SLICE_X107Y102       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.626 r  cpu/u2_ex_stage/slot1_reg[31]_i_34/CO[2]
                         net (fo=1, routed)           0.623    12.249    cpu/u1_id_stage/CO[0]
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.261    12.510 r  cpu/u1_id_stage/slot1[31]_i_22/O
                         net (fo=1, routed)           0.116    12.626    cpu/u1_id_stage/slot1[31]_i_22_n_0
    SLICE_X107Y92        LUT4 (Prop_lut4_I1_O)        0.105    12.731 r  cpu/u1_id_stage/slot1[31]_i_11/O
                         net (fo=1, routed)           0.204    12.935    cpu/u1_id_stage/slot1[31]_i_11_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.105    13.040 f  cpu/u1_id_stage/slot1[31]_i_3/O
                         net (fo=1, routed)           0.358    13.397    cpu/u1_id_stage/slot1[31]_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  cpu/u1_id_stage/slot1[31]_i_1/O
                         net (fo=32, routed)          0.785    14.287    cpu/u0_if_stage/E[0]
    SLICE_X115Y100       FDSE                                         r  cpu/u0_if_stage/slot1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.315    18.648    cpu/u0_if_stage/cpu_clk
    SLICE_X115Y100       FDSE                                         r  cpu/u0_if_stage/slot1_reg[28]/C
                         clock pessimism             -0.515    18.133    
                         clock uncertainty           -0.087    18.046    
    SLICE_X115Y100       FDSE (Setup_fdse_C_CE)      -0.168    17.878    cpu/u0_if_stage/slot1_reg[28]
  -------------------------------------------------------------------
                         required time                         17.878    
                         arrival time                         -14.287    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.591ns  (required time - arrival time)
  Source:                 cpu/u1_id_stage/ds_inst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot1_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.909ns  (logic 3.399ns (21.365%)  route 12.510ns (78.635%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.622ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.566    -1.622    cpu/u1_id_stage/cpu_clk
    SLICE_X105Y98        FDRE                                         r  cpu/u1_id_stage/ds_inst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.348    -1.274 f  cpu/u1_id_stage/ds_inst_r_reg[6]/Q
                         net (fo=11, routed)          1.002    -0.271    cpu/u1_id_stage/ds_inst_r_reg_n_0_[6]
    SLICE_X105Y92        LUT5 (Prop_lut5_I2_O)        0.239    -0.032 r  cpu/u1_id_stage/issue_r[109]_i_7/O
                         net (fo=22, routed)          0.836     0.804    cpu/u1_id_stage/sa_d[0]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.105     0.909 f  cpu/u1_id_stage/issue_r[110]_i_9/O
                         net (fo=5, routed)           0.379     1.288    cpu/u1_id_stage/issue_r[110]_i_9_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I5_O)        0.105     1.393 r  cpu/u1_id_stage/bd_i_4/O
                         net (fo=2, routed)           0.467     1.860    cpu/u1_id_stage/bd_i_4_n_0
    SLICE_X107Y89        LUT2 (Prop_lut2_I0_O)        0.105     1.965 f  cpu/u1_id_stage/bd_i_2/O
                         net (fo=37, routed)          0.547     2.512    cpu/u1_id_stage/bd_i_2_n_0
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     2.636 f  cpu/u1_id_stage/issue_r[31]_i_5/O
                         net (fo=41, routed)          0.984     3.619    cpu/u1_id_stage/ds_inst_r_reg[29]_0
    SLICE_X105Y95        LUT2 (Prop_lut2_I1_O)        0.277     3.896 r  cpu/u1_id_stage/FSM_onehot_f_state[5]_i_12/O
                         net (fo=24, routed)          0.938     4.834    cpu/u1_id_stage/rf_rvalid1
    SLICE_X103Y96        LUT4 (Prop_lut4_I0_O)        0.267     5.101 r  cpu/u1_id_stage/issue_r[42]_i_24/O
                         net (fo=120, routed)         1.938     7.039    cpu/u1_id_stage/u0_rf_heap/issue_r[33]_i_5_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I3_O)        0.105     7.144 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21/O
                         net (fo=1, routed)           0.762     7.906    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8/O
                         net (fo=2, routed)           0.679     8.691    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I5_O)        0.105     8.796 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3/O
                         net (fo=1, routed)           1.116     9.912    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I1_O)        0.105    10.017 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_1/O
                         net (fo=6, routed)           0.776    10.793    cpu/u2_ex_stage/es_valid_r_reg_3[3]
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    10.898 r  cpu/u2_ex_stage/slot1[31]_i_47/O
                         net (fo=1, routed)           0.000    10.898    cpu/u2_ex_stage/slot1[31]_i_47_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.338 r  cpu/u2_ex_stage/slot1_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.338    cpu/u2_ex_stage/slot1_reg[31]_i_39_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.436 r  cpu/u2_ex_stage/slot1_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.436    cpu/u2_ex_stage/slot1_reg[31]_i_35_n_0
    SLICE_X107Y102       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.626 r  cpu/u2_ex_stage/slot1_reg[31]_i_34/CO[2]
                         net (fo=1, routed)           0.623    12.249    cpu/u1_id_stage/CO[0]
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.261    12.510 r  cpu/u1_id_stage/slot1[31]_i_22/O
                         net (fo=1, routed)           0.116    12.626    cpu/u1_id_stage/slot1[31]_i_22_n_0
    SLICE_X107Y92        LUT4 (Prop_lut4_I1_O)        0.105    12.731 r  cpu/u1_id_stage/slot1[31]_i_11/O
                         net (fo=1, routed)           0.204    12.935    cpu/u1_id_stage/slot1[31]_i_11_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.105    13.040 f  cpu/u1_id_stage/slot1[31]_i_3/O
                         net (fo=1, routed)           0.358    13.397    cpu/u1_id_stage/slot1[31]_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  cpu/u1_id_stage/slot1[31]_i_1/O
                         net (fo=32, routed)          0.785    14.287    cpu/u0_if_stage/E[0]
    SLICE_X115Y100       FDSE                                         r  cpu/u0_if_stage/slot1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.315    18.648    cpu/u0_if_stage/cpu_clk
    SLICE_X115Y100       FDSE                                         r  cpu/u0_if_stage/slot1_reg[31]/C
                         clock pessimism             -0.515    18.133    
                         clock uncertainty           -0.087    18.046    
    SLICE_X115Y100       FDSE (Setup_fdse_C_CE)      -0.168    17.878    cpu/u0_if_stage/slot1_reg[31]
  -------------------------------------------------------------------
                         required time                         17.878    
                         arrival time                         -14.287    
  -------------------------------------------------------------------
                         slack                                  3.591    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 cpu/u1_id_stage/ds_inst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.856ns  (logic 3.399ns (21.436%)  route 12.457ns (78.564%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns = ( 18.648 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.622ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.566    -1.622    cpu/u1_id_stage/cpu_clk
    SLICE_X105Y98        FDRE                                         r  cpu/u1_id_stage/ds_inst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.348    -1.274 f  cpu/u1_id_stage/ds_inst_r_reg[6]/Q
                         net (fo=11, routed)          1.002    -0.271    cpu/u1_id_stage/ds_inst_r_reg_n_0_[6]
    SLICE_X105Y92        LUT5 (Prop_lut5_I2_O)        0.239    -0.032 r  cpu/u1_id_stage/issue_r[109]_i_7/O
                         net (fo=22, routed)          0.836     0.804    cpu/u1_id_stage/sa_d[0]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.105     0.909 f  cpu/u1_id_stage/issue_r[110]_i_9/O
                         net (fo=5, routed)           0.379     1.288    cpu/u1_id_stage/issue_r[110]_i_9_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I5_O)        0.105     1.393 r  cpu/u1_id_stage/bd_i_4/O
                         net (fo=2, routed)           0.467     1.860    cpu/u1_id_stage/bd_i_4_n_0
    SLICE_X107Y89        LUT2 (Prop_lut2_I0_O)        0.105     1.965 f  cpu/u1_id_stage/bd_i_2/O
                         net (fo=37, routed)          0.547     2.512    cpu/u1_id_stage/bd_i_2_n_0
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     2.636 f  cpu/u1_id_stage/issue_r[31]_i_5/O
                         net (fo=41, routed)          0.984     3.619    cpu/u1_id_stage/ds_inst_r_reg[29]_0
    SLICE_X105Y95        LUT2 (Prop_lut2_I1_O)        0.277     3.896 r  cpu/u1_id_stage/FSM_onehot_f_state[5]_i_12/O
                         net (fo=24, routed)          0.938     4.834    cpu/u1_id_stage/rf_rvalid1
    SLICE_X103Y96        LUT4 (Prop_lut4_I0_O)        0.267     5.101 r  cpu/u1_id_stage/issue_r[42]_i_24/O
                         net (fo=120, routed)         1.938     7.039    cpu/u1_id_stage/u0_rf_heap/issue_r[33]_i_5_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I3_O)        0.105     7.144 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21/O
                         net (fo=1, routed)           0.762     7.906    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8/O
                         net (fo=2, routed)           0.679     8.691    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I5_O)        0.105     8.796 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3/O
                         net (fo=1, routed)           1.116     9.912    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I1_O)        0.105    10.017 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_1/O
                         net (fo=6, routed)           0.776    10.793    cpu/u2_ex_stage/es_valid_r_reg_3[3]
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    10.898 r  cpu/u2_ex_stage/slot1[31]_i_47/O
                         net (fo=1, routed)           0.000    10.898    cpu/u2_ex_stage/slot1[31]_i_47_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.338 r  cpu/u2_ex_stage/slot1_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.338    cpu/u2_ex_stage/slot1_reg[31]_i_39_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.436 r  cpu/u2_ex_stage/slot1_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.436    cpu/u2_ex_stage/slot1_reg[31]_i_35_n_0
    SLICE_X107Y102       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.626 r  cpu/u2_ex_stage/slot1_reg[31]_i_34/CO[2]
                         net (fo=1, routed)           0.623    12.249    cpu/u1_id_stage/CO[0]
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.261    12.510 r  cpu/u1_id_stage/slot1[31]_i_22/O
                         net (fo=1, routed)           0.116    12.626    cpu/u1_id_stage/slot1[31]_i_22_n_0
    SLICE_X107Y92        LUT4 (Prop_lut4_I1_O)        0.105    12.731 r  cpu/u1_id_stage/slot1[31]_i_11/O
                         net (fo=1, routed)           0.204    12.935    cpu/u1_id_stage/slot1[31]_i_11_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.105    13.040 f  cpu/u1_id_stage/slot1[31]_i_3/O
                         net (fo=1, routed)           0.358    13.397    cpu/u1_id_stage/slot1[31]_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  cpu/u1_id_stage/slot1[31]_i_1/O
                         net (fo=32, routed)          0.733    14.235    cpu/u0_if_stage/E[0]
    SLICE_X114Y101       FDRE                                         r  cpu/u0_if_stage/slot1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.315    18.648    cpu/u0_if_stage/cpu_clk
    SLICE_X114Y101       FDRE                                         r  cpu/u0_if_stage/slot1_reg[30]/C
                         clock pessimism             -0.515    18.133    
                         clock uncertainty           -0.087    18.046    
    SLICE_X114Y101       FDRE (Setup_fdre_C_CE)      -0.168    17.878    cpu/u0_if_stage/slot1_reg[30]
  -------------------------------------------------------------------
                         required time                         17.878    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 cpu/u1_id_stage/ds_inst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot1_reg[29]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.744ns  (logic 3.399ns (21.590%)  route 12.345ns (78.411%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.354ns = ( 18.646 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.622ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.566    -1.622    cpu/u1_id_stage/cpu_clk
    SLICE_X105Y98        FDRE                                         r  cpu/u1_id_stage/ds_inst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.348    -1.274 f  cpu/u1_id_stage/ds_inst_r_reg[6]/Q
                         net (fo=11, routed)          1.002    -0.271    cpu/u1_id_stage/ds_inst_r_reg_n_0_[6]
    SLICE_X105Y92        LUT5 (Prop_lut5_I2_O)        0.239    -0.032 r  cpu/u1_id_stage/issue_r[109]_i_7/O
                         net (fo=22, routed)          0.836     0.804    cpu/u1_id_stage/sa_d[0]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.105     0.909 f  cpu/u1_id_stage/issue_r[110]_i_9/O
                         net (fo=5, routed)           0.379     1.288    cpu/u1_id_stage/issue_r[110]_i_9_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I5_O)        0.105     1.393 r  cpu/u1_id_stage/bd_i_4/O
                         net (fo=2, routed)           0.467     1.860    cpu/u1_id_stage/bd_i_4_n_0
    SLICE_X107Y89        LUT2 (Prop_lut2_I0_O)        0.105     1.965 f  cpu/u1_id_stage/bd_i_2/O
                         net (fo=37, routed)          0.547     2.512    cpu/u1_id_stage/bd_i_2_n_0
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     2.636 f  cpu/u1_id_stage/issue_r[31]_i_5/O
                         net (fo=41, routed)          0.984     3.619    cpu/u1_id_stage/ds_inst_r_reg[29]_0
    SLICE_X105Y95        LUT2 (Prop_lut2_I1_O)        0.277     3.896 r  cpu/u1_id_stage/FSM_onehot_f_state[5]_i_12/O
                         net (fo=24, routed)          0.938     4.834    cpu/u1_id_stage/rf_rvalid1
    SLICE_X103Y96        LUT4 (Prop_lut4_I0_O)        0.267     5.101 r  cpu/u1_id_stage/issue_r[42]_i_24/O
                         net (fo=120, routed)         1.938     7.039    cpu/u1_id_stage/u0_rf_heap/issue_r[33]_i_5_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I3_O)        0.105     7.144 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21/O
                         net (fo=1, routed)           0.762     7.906    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8/O
                         net (fo=2, routed)           0.679     8.691    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I5_O)        0.105     8.796 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3/O
                         net (fo=1, routed)           1.116     9.912    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I1_O)        0.105    10.017 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_1/O
                         net (fo=6, routed)           0.776    10.793    cpu/u2_ex_stage/es_valid_r_reg_3[3]
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    10.898 r  cpu/u2_ex_stage/slot1[31]_i_47/O
                         net (fo=1, routed)           0.000    10.898    cpu/u2_ex_stage/slot1[31]_i_47_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.338 r  cpu/u2_ex_stage/slot1_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.338    cpu/u2_ex_stage/slot1_reg[31]_i_39_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.436 r  cpu/u2_ex_stage/slot1_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.436    cpu/u2_ex_stage/slot1_reg[31]_i_35_n_0
    SLICE_X107Y102       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.626 r  cpu/u2_ex_stage/slot1_reg[31]_i_34/CO[2]
                         net (fo=1, routed)           0.623    12.249    cpu/u1_id_stage/CO[0]
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.261    12.510 r  cpu/u1_id_stage/slot1[31]_i_22/O
                         net (fo=1, routed)           0.116    12.626    cpu/u1_id_stage/slot1[31]_i_22_n_0
    SLICE_X107Y92        LUT4 (Prop_lut4_I1_O)        0.105    12.731 r  cpu/u1_id_stage/slot1[31]_i_11/O
                         net (fo=1, routed)           0.204    12.935    cpu/u1_id_stage/slot1[31]_i_11_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.105    13.040 f  cpu/u1_id_stage/slot1[31]_i_3/O
                         net (fo=1, routed)           0.358    13.397    cpu/u1_id_stage/slot1[31]_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  cpu/u1_id_stage/slot1[31]_i_1/O
                         net (fo=32, routed)          0.620    14.122    cpu/u0_if_stage/E[0]
    SLICE_X111Y100       FDSE                                         r  cpu/u0_if_stage/slot1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.313    18.646    cpu/u0_if_stage/cpu_clk
    SLICE_X111Y100       FDSE                                         r  cpu/u0_if_stage/slot1_reg[29]/C
                         clock pessimism             -0.515    18.131    
                         clock uncertainty           -0.087    18.044    
    SLICE_X111Y100       FDSE (Setup_fdse_C_CE)      -0.168    17.876    cpu/u0_if_stage/slot1_reg[29]
  -------------------------------------------------------------------
                         required time                         17.876    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 cpu/u1_id_stage/ds_inst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot1_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.805ns  (logic 3.399ns (21.506%)  route 12.406ns (78.494%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.622ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.566    -1.622    cpu/u1_id_stage/cpu_clk
    SLICE_X105Y98        FDRE                                         r  cpu/u1_id_stage/ds_inst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.348    -1.274 f  cpu/u1_id_stage/ds_inst_r_reg[6]/Q
                         net (fo=11, routed)          1.002    -0.271    cpu/u1_id_stage/ds_inst_r_reg_n_0_[6]
    SLICE_X105Y92        LUT5 (Prop_lut5_I2_O)        0.239    -0.032 r  cpu/u1_id_stage/issue_r[109]_i_7/O
                         net (fo=22, routed)          0.836     0.804    cpu/u1_id_stage/sa_d[0]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.105     0.909 f  cpu/u1_id_stage/issue_r[110]_i_9/O
                         net (fo=5, routed)           0.379     1.288    cpu/u1_id_stage/issue_r[110]_i_9_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I5_O)        0.105     1.393 r  cpu/u1_id_stage/bd_i_4/O
                         net (fo=2, routed)           0.467     1.860    cpu/u1_id_stage/bd_i_4_n_0
    SLICE_X107Y89        LUT2 (Prop_lut2_I0_O)        0.105     1.965 f  cpu/u1_id_stage/bd_i_2/O
                         net (fo=37, routed)          0.547     2.512    cpu/u1_id_stage/bd_i_2_n_0
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     2.636 f  cpu/u1_id_stage/issue_r[31]_i_5/O
                         net (fo=41, routed)          0.984     3.619    cpu/u1_id_stage/ds_inst_r_reg[29]_0
    SLICE_X105Y95        LUT2 (Prop_lut2_I1_O)        0.277     3.896 r  cpu/u1_id_stage/FSM_onehot_f_state[5]_i_12/O
                         net (fo=24, routed)          0.938     4.834    cpu/u1_id_stage/rf_rvalid1
    SLICE_X103Y96        LUT4 (Prop_lut4_I0_O)        0.267     5.101 r  cpu/u1_id_stage/issue_r[42]_i_24/O
                         net (fo=120, routed)         1.938     7.039    cpu/u1_id_stage/u0_rf_heap/issue_r[33]_i_5_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I3_O)        0.105     7.144 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21/O
                         net (fo=1, routed)           0.762     7.906    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8/O
                         net (fo=2, routed)           0.679     8.691    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I5_O)        0.105     8.796 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3/O
                         net (fo=1, routed)           1.116     9.912    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I1_O)        0.105    10.017 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_1/O
                         net (fo=6, routed)           0.776    10.793    cpu/u2_ex_stage/es_valid_r_reg_3[3]
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    10.898 r  cpu/u2_ex_stage/slot1[31]_i_47/O
                         net (fo=1, routed)           0.000    10.898    cpu/u2_ex_stage/slot1[31]_i_47_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.338 r  cpu/u2_ex_stage/slot1_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.338    cpu/u2_ex_stage/slot1_reg[31]_i_39_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.436 r  cpu/u2_ex_stage/slot1_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.436    cpu/u2_ex_stage/slot1_reg[31]_i_35_n_0
    SLICE_X107Y102       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.626 r  cpu/u2_ex_stage/slot1_reg[31]_i_34/CO[2]
                         net (fo=1, routed)           0.623    12.249    cpu/u1_id_stage/CO[0]
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.261    12.510 r  cpu/u1_id_stage/slot1[31]_i_22/O
                         net (fo=1, routed)           0.116    12.626    cpu/u1_id_stage/slot1[31]_i_22_n_0
    SLICE_X107Y92        LUT4 (Prop_lut4_I1_O)        0.105    12.731 r  cpu/u1_id_stage/slot1[31]_i_11/O
                         net (fo=1, routed)           0.204    12.935    cpu/u1_id_stage/slot1[31]_i_11_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.105    13.040 f  cpu/u1_id_stage/slot1[31]_i_3/O
                         net (fo=1, routed)           0.358    13.397    cpu/u1_id_stage/slot1[31]_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  cpu/u1_id_stage/slot1[31]_i_1/O
                         net (fo=32, routed)          0.681    14.183    cpu/u0_if_stage/E[0]
    SLICE_X115Y99        FDSE                                         r  cpu/u0_if_stage/slot1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.452    18.785    cpu/u0_if_stage/cpu_clk
    SLICE_X115Y99        FDSE                                         r  cpu/u0_if_stage/slot1_reg[22]/C
                         clock pessimism             -0.448    18.337    
                         clock uncertainty           -0.087    18.250    
    SLICE_X115Y99        FDSE (Setup_fdse_C_CE)      -0.168    18.082    cpu/u0_if_stage/slot1_reg[22]
  -------------------------------------------------------------------
                         required time                         18.082    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 cpu/u1_id_stage/ds_inst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot1_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.805ns  (logic 3.399ns (21.506%)  route 12.406ns (78.494%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.622ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.566    -1.622    cpu/u1_id_stage/cpu_clk
    SLICE_X105Y98        FDRE                                         r  cpu/u1_id_stage/ds_inst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.348    -1.274 f  cpu/u1_id_stage/ds_inst_r_reg[6]/Q
                         net (fo=11, routed)          1.002    -0.271    cpu/u1_id_stage/ds_inst_r_reg_n_0_[6]
    SLICE_X105Y92        LUT5 (Prop_lut5_I2_O)        0.239    -0.032 r  cpu/u1_id_stage/issue_r[109]_i_7/O
                         net (fo=22, routed)          0.836     0.804    cpu/u1_id_stage/sa_d[0]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.105     0.909 f  cpu/u1_id_stage/issue_r[110]_i_9/O
                         net (fo=5, routed)           0.379     1.288    cpu/u1_id_stage/issue_r[110]_i_9_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I5_O)        0.105     1.393 r  cpu/u1_id_stage/bd_i_4/O
                         net (fo=2, routed)           0.467     1.860    cpu/u1_id_stage/bd_i_4_n_0
    SLICE_X107Y89        LUT2 (Prop_lut2_I0_O)        0.105     1.965 f  cpu/u1_id_stage/bd_i_2/O
                         net (fo=37, routed)          0.547     2.512    cpu/u1_id_stage/bd_i_2_n_0
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     2.636 f  cpu/u1_id_stage/issue_r[31]_i_5/O
                         net (fo=41, routed)          0.984     3.619    cpu/u1_id_stage/ds_inst_r_reg[29]_0
    SLICE_X105Y95        LUT2 (Prop_lut2_I1_O)        0.277     3.896 r  cpu/u1_id_stage/FSM_onehot_f_state[5]_i_12/O
                         net (fo=24, routed)          0.938     4.834    cpu/u1_id_stage/rf_rvalid1
    SLICE_X103Y96        LUT4 (Prop_lut4_I0_O)        0.267     5.101 r  cpu/u1_id_stage/issue_r[42]_i_24/O
                         net (fo=120, routed)         1.938     7.039    cpu/u1_id_stage/u0_rf_heap/issue_r[33]_i_5_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I3_O)        0.105     7.144 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21/O
                         net (fo=1, routed)           0.762     7.906    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8/O
                         net (fo=2, routed)           0.679     8.691    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I5_O)        0.105     8.796 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3/O
                         net (fo=1, routed)           1.116     9.912    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I1_O)        0.105    10.017 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_1/O
                         net (fo=6, routed)           0.776    10.793    cpu/u2_ex_stage/es_valid_r_reg_3[3]
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    10.898 r  cpu/u2_ex_stage/slot1[31]_i_47/O
                         net (fo=1, routed)           0.000    10.898    cpu/u2_ex_stage/slot1[31]_i_47_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.338 r  cpu/u2_ex_stage/slot1_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.338    cpu/u2_ex_stage/slot1_reg[31]_i_39_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.436 r  cpu/u2_ex_stage/slot1_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.436    cpu/u2_ex_stage/slot1_reg[31]_i_35_n_0
    SLICE_X107Y102       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.626 r  cpu/u2_ex_stage/slot1_reg[31]_i_34/CO[2]
                         net (fo=1, routed)           0.623    12.249    cpu/u1_id_stage/CO[0]
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.261    12.510 r  cpu/u1_id_stage/slot1[31]_i_22/O
                         net (fo=1, routed)           0.116    12.626    cpu/u1_id_stage/slot1[31]_i_22_n_0
    SLICE_X107Y92        LUT4 (Prop_lut4_I1_O)        0.105    12.731 r  cpu/u1_id_stage/slot1[31]_i_11/O
                         net (fo=1, routed)           0.204    12.935    cpu/u1_id_stage/slot1[31]_i_11_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.105    13.040 f  cpu/u1_id_stage/slot1[31]_i_3/O
                         net (fo=1, routed)           0.358    13.397    cpu/u1_id_stage/slot1[31]_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  cpu/u1_id_stage/slot1[31]_i_1/O
                         net (fo=32, routed)          0.681    14.183    cpu/u0_if_stage/E[0]
    SLICE_X115Y99        FDSE                                         r  cpu/u0_if_stage/slot1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.452    18.785    cpu/u0_if_stage/cpu_clk
    SLICE_X115Y99        FDSE                                         r  cpu/u0_if_stage/slot1_reg[24]/C
                         clock pessimism             -0.448    18.337    
                         clock uncertainty           -0.087    18.250    
    SLICE_X115Y99        FDSE (Setup_fdse_C_CE)      -0.168    18.082    cpu/u0_if_stage/slot1_reg[24]
  -------------------------------------------------------------------
                         required time                         18.082    
                         arrival time                         -14.183    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 cpu/u1_id_stage/ds_inst_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        15.792ns  (logic 3.399ns (21.524%)  route 12.393ns (78.476%))
  Logic Levels:           19  (CARRY4=3 LUT2=3 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.215ns = ( 18.785 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.622ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.566    -1.622    cpu/u1_id_stage/cpu_clk
    SLICE_X105Y98        FDRE                                         r  cpu/u1_id_stage/ds_inst_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y98        FDRE (Prop_fdre_C_Q)         0.348    -1.274 f  cpu/u1_id_stage/ds_inst_r_reg[6]/Q
                         net (fo=11, routed)          1.002    -0.271    cpu/u1_id_stage/ds_inst_r_reg_n_0_[6]
    SLICE_X105Y92        LUT5 (Prop_lut5_I2_O)        0.239    -0.032 r  cpu/u1_id_stage/issue_r[109]_i_7/O
                         net (fo=22, routed)          0.836     0.804    cpu/u1_id_stage/sa_d[0]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.105     0.909 f  cpu/u1_id_stage/issue_r[110]_i_9/O
                         net (fo=5, routed)           0.379     1.288    cpu/u1_id_stage/issue_r[110]_i_9_n_0
    SLICE_X107Y88        LUT6 (Prop_lut6_I5_O)        0.105     1.393 r  cpu/u1_id_stage/bd_i_4/O
                         net (fo=2, routed)           0.467     1.860    cpu/u1_id_stage/bd_i_4_n_0
    SLICE_X107Y89        LUT2 (Prop_lut2_I0_O)        0.105     1.965 f  cpu/u1_id_stage/bd_i_2/O
                         net (fo=37, routed)          0.547     2.512    cpu/u1_id_stage/bd_i_2_n_0
    SLICE_X107Y90        LUT2 (Prop_lut2_I0_O)        0.124     2.636 f  cpu/u1_id_stage/issue_r[31]_i_5/O
                         net (fo=41, routed)          0.984     3.619    cpu/u1_id_stage/ds_inst_r_reg[29]_0
    SLICE_X105Y95        LUT2 (Prop_lut2_I1_O)        0.277     3.896 r  cpu/u1_id_stage/FSM_onehot_f_state[5]_i_12/O
                         net (fo=24, routed)          0.938     4.834    cpu/u1_id_stage/rf_rvalid1
    SLICE_X103Y96        LUT4 (Prop_lut4_I0_O)        0.267     5.101 r  cpu/u1_id_stage/issue_r[42]_i_24/O
                         net (fo=120, routed)         1.938     7.039    cpu/u1_id_stage/u0_rf_heap/issue_r[33]_i_5_0
    SLICE_X75Y99         LUT6 (Prop_lut6_I3_O)        0.105     7.144 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21/O
                         net (fo=1, routed)           0.762     7.906    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_21_n_0
    SLICE_X76Y99         LUT6 (Prop_lut6_I0_O)        0.105     8.011 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8/O
                         net (fo=2, routed)           0.679     8.691    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_8_n_0
    SLICE_X82Y98         LUT6 (Prop_lut6_I5_O)        0.105     8.796 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3/O
                         net (fo=1, routed)           1.116     9.912    cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_3_n_0
    SLICE_X109Y97        LUT6 (Prop_lut6_I1_O)        0.105    10.017 r  cpu/u1_id_stage/u0_rf_heap/issue_r[35]_i_1/O
                         net (fo=6, routed)           0.776    10.793    cpu/u2_ex_stage/es_valid_r_reg_3[3]
    SLICE_X107Y100       LUT6 (Prop_lut6_I1_O)        0.105    10.898 r  cpu/u2_ex_stage/slot1[31]_i_47/O
                         net (fo=1, routed)           0.000    10.898    cpu/u2_ex_stage/slot1[31]_i_47_n_0
    SLICE_X107Y100       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.338 r  cpu/u2_ex_stage/slot1_reg[31]_i_39/CO[3]
                         net (fo=1, routed)           0.000    11.338    cpu/u2_ex_stage/slot1_reg[31]_i_39_n_0
    SLICE_X107Y101       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.436 r  cpu/u2_ex_stage/slot1_reg[31]_i_35/CO[3]
                         net (fo=1, routed)           0.000    11.436    cpu/u2_ex_stage/slot1_reg[31]_i_35_n_0
    SLICE_X107Y102       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    11.626 r  cpu/u2_ex_stage/slot1_reg[31]_i_34/CO[2]
                         net (fo=1, routed)           0.623    12.249    cpu/u1_id_stage/CO[0]
    SLICE_X107Y92        LUT6 (Prop_lut6_I5_O)        0.261    12.510 r  cpu/u1_id_stage/slot1[31]_i_22/O
                         net (fo=1, routed)           0.116    12.626    cpu/u1_id_stage/slot1[31]_i_22_n_0
    SLICE_X107Y92        LUT4 (Prop_lut4_I1_O)        0.105    12.731 r  cpu/u1_id_stage/slot1[31]_i_11/O
                         net (fo=1, routed)           0.204    12.935    cpu/u1_id_stage/slot1[31]_i_11_n_0
    SLICE_X107Y92        LUT6 (Prop_lut6_I1_O)        0.105    13.040 f  cpu/u1_id_stage/slot1[31]_i_3/O
                         net (fo=1, routed)           0.358    13.397    cpu/u1_id_stage/slot1[31]_i_3_n_0
    SLICE_X113Y92        LUT6 (Prop_lut6_I4_O)        0.105    13.502 r  cpu/u1_id_stage/slot1[31]_i_1/O
                         net (fo=32, routed)          0.668    14.170    cpu/u0_if_stage/E[0]
    SLICE_X115Y97        FDRE                                         r  cpu/u0_if_stage/slot1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        1.452    18.785    cpu/u0_if_stage/cpu_clk
    SLICE_X115Y97        FDRE                                         r  cpu/u0_if_stage/slot1_reg[14]/C
                         clock pessimism             -0.448    18.337    
                         clock uncertainty           -0.087    18.250    
    SLICE_X115Y97        FDRE (Setup_fdre_C_CE)      -0.168    18.082    cpu/u0_if_stage/slot1_reg[14]
  -------------------------------------------------------------------
                         required time                         18.082    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  3.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.222%)  route 0.101ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.661    -0.458    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X138Y96        FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.317 r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.101    -0.216    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X136Y96        SRLC32E                                      r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.936    -0.215    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X136Y96        SRLC32E                                      r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                         clock pessimism             -0.227    -0.442    
    SLICE_X136Y96        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.259    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.590    -0.530    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/aclk
    SLICE_X129Y114       FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.334    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/first_q[0]
    SLICE_X128Y114       SRLC32E                                      r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.860    -0.291    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/aclk
    SLICE_X128Y114       SRLC32E                                      r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
                         clock pessimism             -0.226    -0.517    
    SLICE_X128Y114       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117    -0.400    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_rolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.273ns (67.298%)  route 0.133ns (32.702%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.687    -0.432    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/aclk
    SLICE_X144Y99        FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y99        FDRE (Prop_fdre_C_Q)         0.164    -0.268 r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.133    -0.136    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q[10]
    SLICE_X146Y100       LUT6 (Prop_lut6_I3_O)        0.045    -0.091 r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q[2]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.091    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q[2]_i_3__1_n_0
    SLICE_X146Y100       MUXF7 (Prop_muxf7_I1_O)      0.064    -0.027 r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.027    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].mux_div_clock.mux_sig.mux_adsu/D[2]
    SLICE_X146Y100       FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.893    -0.258    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].mux_div_clock.mux_sig.mux_adsu/aclk
    SLICE_X146Y100       FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.026    -0.232    
    SLICE_X146Y100       FDRE (Hold_fdre_C_D)         0.134    -0.098    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].mux_div_clock.mux_sig.mux_adsu/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 cpu/u4_wb_stage/next_pc_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot2_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.382%)  route 0.176ns (48.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.660    -0.459    cpu/u4_wb_stage/cpu_clk
    SLICE_X118Y99        FDSE                                         r  cpu/u4_wb_stage/next_pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y99        FDSE (Prop_fdse_C_Q)         0.141    -0.318 r  cpu/u4_wb_stage/next_pc_reg[25]/Q
                         net (fo=3, routed)           0.176    -0.142    cpu/u0_if_stage/flushbus[25]
    SLICE_X118Y101       LUT4 (Prop_lut4_I1_O)        0.045    -0.097 r  cpu/u0_if_stage/slot2[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.097    cpu/u0_if_stage/slot2[25]
    SLICE_X118Y101       FDSE                                         r  cpu/u0_if_stage/slot2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.865    -0.286    cpu/u0_if_stage/cpu_clk
    SLICE_X118Y101       FDSE                                         r  cpu/u0_if_stage/slot2_reg[25]/C
                         clock pessimism              0.026    -0.260    
    SLICE_X118Y101       FDSE (Hold_fdse_C_D)         0.091    -0.169    cpu/u0_if_stage/slot2_reg[25]
  -------------------------------------------------------------------
                         required time                          0.169    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cpu/u4_wb_stage/next_pc_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/slot2_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.938%)  route 0.210ns (53.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.660    -0.459    cpu/u4_wb_stage/cpu_clk
    SLICE_X122Y99        FDSE                                         r  cpu/u4_wb_stage/next_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y99        FDSE (Prop_fdse_C_Q)         0.141    -0.318 r  cpu/u4_wb_stage/next_pc_reg[26]/Q
                         net (fo=3, routed)           0.210    -0.108    cpu/u0_if_stage/flushbus[26]
    SLICE_X116Y101       LUT4 (Prop_lut4_I1_O)        0.045    -0.063 r  cpu/u0_if_stage/slot2[26]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    cpu/u0_if_stage/slot2[26]
    SLICE_X116Y101       FDSE                                         r  cpu/u0_if_stage/slot2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.865    -0.286    cpu/u0_if_stage/cpu_clk
    SLICE_X116Y101       FDSE                                         r  cpu/u0_if_stage/slot2_reg[26]/C
                         clock pessimism              0.026    -0.260    
    SLICE_X116Y101       FDSE (Hold_fdse_C_D)         0.120    -0.140    cpu/u0_if_stage/slot2_reg[26]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/u4_wb_stage/next_pc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u0_if_stage/addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.226ns (56.958%)  route 0.171ns (43.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.660    -0.459    cpu/u4_wb_stage/cpu_clk
    SLICE_X122Y99        FDSE                                         r  cpu/u4_wb_stage/next_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y99        FDSE (Prop_fdse_C_Q)         0.128    -0.331 r  cpu/u4_wb_stage/next_pc_reg[28]/Q
                         net (fo=3, routed)           0.171    -0.161    cpu/u4_wb_stage/flushbus[28]
    SLICE_X119Y100       LUT4 (Prop_lut4_I0_O)        0.098    -0.063 r  cpu/u4_wb_stage/addr[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    cpu/u0_if_stage/addr_reg[31]_2[28]
    SLICE_X119Y100       FDRE                                         r  cpu/u0_if_stage/addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.865    -0.286    cpu/u0_if_stage/cpu_clk
    SLICE_X119Y100       FDRE                                         r  cpu/u0_if_stage/addr_reg[28]/C
                         clock pessimism              0.026    -0.260    
    SLICE_X119Y100       FDRE (Hold_fdre_C_D)         0.092    -0.168    cpu/u0_if_stage/addr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.513%)  route 0.053ns (27.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.591    -0.529    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLICE_X133Y114       FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y114       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=1, routed)           0.053    -0.334    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[31]_0[20]
    SLICE_X132Y114       FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.861    -0.290    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLICE_X132Y114       FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism             -0.226    -0.516    
    SLICE_X132Y114       FDRE (Hold_fdre_C_D)         0.076    -0.440    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 cpu/u2_ex_stage/issue_r_reg[184]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u3_mem_stage/rsbus_r_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.186ns (32.560%)  route 0.385ns (67.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.594    -0.526    cpu/u2_ex_stage/cpu_clk
    SLICE_X121Y100       FDRE                                         r  cpu/u2_ex_stage/issue_r_reg[184]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  cpu/u2_ex_stage/issue_r_reg[184]/Q
                         net (fo=1, routed)           0.385     0.000    cpu/u2_ex_stage/issue_r_reg_n_0_[184]
    SLICE_X124Y99        LUT5 (Prop_lut5_I4_O)        0.045     0.045 r  cpu/u2_ex_stage/rsbus_r[128]_i_1/O
                         net (fo=1, routed)           0.000     0.045    cpu/u3_mem_stage/rsbus[79]
    SLICE_X124Y99        FDRE                                         r  cpu/u3_mem_stage/rsbus_r_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.936    -0.215    cpu/u3_mem_stage/cpu_clk
    SLICE_X124Y99        FDRE                                         r  cpu/u3_mem_stage/rsbus_r_reg[128]/C
                         clock pessimism              0.026    -0.189    
    SLICE_X124Y99        FDRE (Hold_fdre_C_D)         0.120    -0.069    cpu/u3_mem_stage/rsbus_r_reg[128]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 cpu/u2_ex_stage/issue_r_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u3_mem_stage/rsbus_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.520%)  route 0.235ns (62.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.659    -0.460    cpu/u2_ex_stage/cpu_clk
    SLICE_X113Y99        FDRE                                         r  cpu/u2_ex_stage/issue_r_reg[145]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.319 r  cpu/u2_ex_stage/issue_r_reg[145]/Q
                         net (fo=3, routed)           0.235    -0.085    cpu/u3_mem_stage/rsbus[31]
    SLICE_X120Y101       FDRE                                         r  cpu/u3_mem_stage/rsbus_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.865    -0.286    cpu/u3_mem_stage/cpu_clk
    SLICE_X120Y101       FDRE                                         r  cpu/u3_mem_stage/rsbus_r_reg[31]/C
                         clock pessimism              0.026    -0.260    
    SLICE_X120Y101       FDRE (Hold_fdre_C_D)         0.060    -0.200    cpu/u3_mem_stage/rsbus_r_reg[31]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.258ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.621    -0.499    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X145Y100       FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y100       FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=1, routed)           0.055    -0.303    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[23]_0[19]
    SLICE_X145Y100       FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=4816, routed)        0.893    -0.258    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X145Y100       FDRE                                         r  cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.241    -0.499    
    SLICE_X145Y100       FDRE (Hold_fdre_C_D)         0.078    -0.421    cpu/u2_ex_stage/u0_div_signed/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y20    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X8Y20    data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y29    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y29    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[106].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y32    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y32    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[140].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y23    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X6Y23    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[175].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y25    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X0Y25    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[209].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X124Y86   u_data_sram_wrap/buf_rdata_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X124Y86   u_data_sram_wrap/buf_rdata_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X124Y86   u_data_sram_wrap/buf_rdata_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X124Y86   u_data_sram_wrap/buf_rdata_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X124Y86   u_data_sram_wrap/buf_rdata_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X124Y86   u_data_sram_wrap/buf_rdata_reg_0_3_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X124Y86   u_data_sram_wrap/buf_rdata_reg_0_3_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X124Y86   u_data_sram_wrap/buf_rdata_reg_0_3_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X132Y87   u_data_sram_wrap/buf_rdata_reg_0_3_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X132Y87   u_data_sram_wrap/buf_rdata_reg_0_3_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X100Y97   u_inst_sram_wrap/buf_rdata_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X100Y97   u_inst_sram_wrap/buf_rdata_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X100Y97   u_inst_sram_wrap/buf_rdata_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X100Y97   u_inst_sram_wrap/buf_rdata_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X100Y97   u_inst_sram_wrap/buf_rdata_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X100Y97   u_inst_sram_wrap/buf_rdata_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X100Y97   u_inst_sram_wrap/buf_rdata_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X100Y97   u_inst_sram_wrap/buf_rdata_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y98   u_inst_sram_wrap/buf_rdata_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X102Y98   u_inst_sram_wrap/buf_rdata_reg_0_3_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  timer_clk_clk_pll
  To Clock:  timer_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 1.773ns (49.319%)  route 1.822ns (50.681%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.212ns = ( 8.788 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -1.618    u_confreg/timer_clk
    SLICE_X131Y89        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.348    -1.270 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.822     0.552    u_confreg/write_timer_begin_r3
    SLICE_X133Y82        LUT4 (Prop_lut4_I1_O)        0.240     0.792 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.792    u_confreg/timer[0]_i_3_n_0
    SLICE_X133Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.124 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X133Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.222 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.222    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X133Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.320 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X133Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.418 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X133Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.516 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.516    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X133Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.614 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.614    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.712 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.712    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.977 r  u_confreg/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.977    u_confreg/timer_reg[28]_i_1_n_6
    SLICE_X133Y89        FDRE                                         r  u_confreg/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.455     8.788    u_confreg/timer_clk
    SLICE_X133Y89        FDRE                                         r  u_confreg/timer_reg[29]/C
                         clock pessimism             -0.448     8.340    
                         clock uncertainty           -0.077     8.263    
    SLICE_X133Y89        FDRE (Setup_fdre_C_D)        0.059     8.322    u_confreg/timer_reg[29]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -1.977    
  -------------------------------------------------------------------
                         slack                                  6.345    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.590ns  (logic 1.768ns (49.248%)  route 1.822ns (50.752%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.212ns = ( 8.788 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -1.618    u_confreg/timer_clk
    SLICE_X131Y89        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.348    -1.270 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.822     0.552    u_confreg/write_timer_begin_r3
    SLICE_X133Y82        LUT4 (Prop_lut4_I1_O)        0.240     0.792 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.792    u_confreg/timer[0]_i_3_n_0
    SLICE_X133Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.124 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X133Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.222 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.222    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X133Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.320 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X133Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.418 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X133Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.516 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.516    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X133Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.614 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.614    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.712 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.712    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.972 r  u_confreg/timer_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    u_confreg/timer_reg[28]_i_1_n_4
    SLICE_X133Y89        FDRE                                         r  u_confreg/timer_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.455     8.788    u_confreg/timer_clk
    SLICE_X133Y89        FDRE                                         r  u_confreg/timer_reg[31]/C
                         clock pessimism             -0.448     8.340    
                         clock uncertainty           -0.077     8.263    
    SLICE_X133Y89        FDRE (Setup_fdre_C_D)        0.059     8.322    u_confreg/timer_reg[31]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -1.972    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 1.708ns (48.385%)  route 1.822ns (51.615%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.212ns = ( 8.788 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -1.618    u_confreg/timer_clk
    SLICE_X131Y89        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.348    -1.270 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.822     0.552    u_confreg/write_timer_begin_r3
    SLICE_X133Y82        LUT4 (Prop_lut4_I1_O)        0.240     0.792 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.792    u_confreg/timer[0]_i_3_n_0
    SLICE_X133Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.124 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X133Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.222 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.222    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X133Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.320 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X133Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.418 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X133Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.516 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.516    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X133Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.614 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.614    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.712 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.712    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.912 r  u_confreg/timer_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    u_confreg/timer_reg[28]_i_1_n_5
    SLICE_X133Y89        FDRE                                         r  u_confreg/timer_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.455     8.788    u_confreg/timer_clk
    SLICE_X133Y89        FDRE                                         r  u_confreg/timer_reg[30]/C
                         clock pessimism             -0.448     8.340    
                         clock uncertainty           -0.077     8.263    
    SLICE_X133Y89        FDRE (Setup_fdre_C_D)        0.059     8.322    u_confreg/timer_reg[30]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -1.912    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.429ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.689ns (48.106%)  route 1.822ns (51.894%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.212ns = ( 8.788 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -1.618    u_confreg/timer_clk
    SLICE_X131Y89        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.348    -1.270 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.822     0.552    u_confreg/write_timer_begin_r3
    SLICE_X133Y82        LUT4 (Prop_lut4_I1_O)        0.240     0.792 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.792    u_confreg/timer[0]_i_3_n_0
    SLICE_X133Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.124 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X133Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.222 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.222    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X133Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.320 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X133Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.418 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X133Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.516 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.516    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X133Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.614 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.614    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.712 r  u_confreg/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.712    u_confreg/timer_reg[24]_i_1_n_0
    SLICE_X133Y89        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.893 r  u_confreg/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    u_confreg/timer_reg[28]_i_1_n_7
    SLICE_X133Y89        FDRE                                         r  u_confreg/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.455     8.788    u_confreg/timer_clk
    SLICE_X133Y89        FDRE                                         r  u_confreg/timer_reg[28]/C
                         clock pessimism             -0.448     8.340    
                         clock uncertainty           -0.077     8.263    
    SLICE_X133Y89        FDRE (Setup_fdre_C_D)        0.059     8.322    u_confreg/timer_reg[28]
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -1.893    
  -------------------------------------------------------------------
                         slack                                  6.429    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.497ns  (logic 1.675ns (47.898%)  route 1.822ns (52.102%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -1.618    u_confreg/timer_clk
    SLICE_X131Y89        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.348    -1.270 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.822     0.552    u_confreg/write_timer_begin_r3
    SLICE_X133Y82        LUT4 (Prop_lut4_I1_O)        0.240     0.792 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.792    u_confreg/timer[0]_i_3_n_0
    SLICE_X133Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.124 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X133Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.222 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.222    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X133Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.320 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X133Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.418 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X133Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.516 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.516    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X133Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.614 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.614    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.879 r  u_confreg/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.879    u_confreg/timer_reg[24]_i_1_n_6
    SLICE_X133Y88        FDRE                                         r  u_confreg/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.454     8.787    u_confreg/timer_clk
    SLICE_X133Y88        FDRE                                         r  u_confreg/timer_reg[25]/C
                         clock pessimism             -0.448     8.339    
                         clock uncertainty           -0.077     8.262    
    SLICE_X133Y88        FDRE (Setup_fdre_C_D)        0.059     8.321    u_confreg/timer_reg[25]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -1.879    
  -------------------------------------------------------------------
                         slack                                  6.442    

Slack (MET) :             6.447ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.670ns (47.824%)  route 1.822ns (52.176%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -1.618    u_confreg/timer_clk
    SLICE_X131Y89        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.348    -1.270 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.822     0.552    u_confreg/write_timer_begin_r3
    SLICE_X133Y82        LUT4 (Prop_lut4_I1_O)        0.240     0.792 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.792    u_confreg/timer[0]_i_3_n_0
    SLICE_X133Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.124 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X133Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.222 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.222    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X133Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.320 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X133Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.418 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X133Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.516 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.516    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X133Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.614 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.614    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.874 r  u_confreg/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    u_confreg/timer_reg[24]_i_1_n_4
    SLICE_X133Y88        FDRE                                         r  u_confreg/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.454     8.787    u_confreg/timer_clk
    SLICE_X133Y88        FDRE                                         r  u_confreg/timer_reg[27]/C
                         clock pessimism             -0.448     8.339    
                         clock uncertainty           -0.077     8.262    
    SLICE_X133Y88        FDRE (Setup_fdre_C_D)        0.059     8.321    u_confreg/timer_reg[27]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  6.447    

Slack (MET) :             6.507ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 1.610ns (46.912%)  route 1.822ns (53.088%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -1.618    u_confreg/timer_clk
    SLICE_X131Y89        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.348    -1.270 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.822     0.552    u_confreg/write_timer_begin_r3
    SLICE_X133Y82        LUT4 (Prop_lut4_I1_O)        0.240     0.792 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.792    u_confreg/timer[0]_i_3_n_0
    SLICE_X133Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.124 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X133Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.222 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.222    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X133Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.320 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X133Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.418 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X133Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.516 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.516    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X133Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.614 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.614    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     1.814 r  u_confreg/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    u_confreg/timer_reg[24]_i_1_n_5
    SLICE_X133Y88        FDRE                                         r  u_confreg/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.454     8.787    u_confreg/timer_clk
    SLICE_X133Y88        FDRE                                         r  u_confreg/timer_reg[26]/C
                         clock pessimism             -0.448     8.339    
                         clock uncertainty           -0.077     8.262    
    SLICE_X133Y88        FDRE (Setup_fdre_C_D)        0.059     8.321    u_confreg/timer_reg[26]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  6.507    

Slack (MET) :             6.526ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 1.591ns (46.616%)  route 1.822ns (53.384%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -1.618    u_confreg/timer_clk
    SLICE_X131Y89        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.348    -1.270 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.822     0.552    u_confreg/write_timer_begin_r3
    SLICE_X133Y82        LUT4 (Prop_lut4_I1_O)        0.240     0.792 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.792    u_confreg/timer[0]_i_3_n_0
    SLICE_X133Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.124 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X133Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.222 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.222    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X133Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.320 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X133Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.418 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X133Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.516 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.516    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X133Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.614 r  u_confreg/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.614    u_confreg/timer_reg[20]_i_1_n_0
    SLICE_X133Y88        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     1.795 r  u_confreg/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.795    u_confreg/timer_reg[24]_i_1_n_7
    SLICE_X133Y88        FDRE                                         r  u_confreg/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.454     8.787    u_confreg/timer_clk
    SLICE_X133Y88        FDRE                                         r  u_confreg/timer_reg[24]/C
                         clock pessimism             -0.448     8.339    
                         clock uncertainty           -0.077     8.262    
    SLICE_X133Y88        FDRE (Setup_fdre_C_D)        0.059     8.321    u_confreg/timer_reg[24]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -1.795    
  -------------------------------------------------------------------
                         slack                                  6.526    

Slack (MET) :             6.540ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 1.577ns (46.396%)  route 1.822ns (53.604%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -1.618    u_confreg/timer_clk
    SLICE_X131Y89        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.348    -1.270 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.822     0.552    u_confreg/write_timer_begin_r3
    SLICE_X133Y82        LUT4 (Prop_lut4_I1_O)        0.240     0.792 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.792    u_confreg/timer[0]_i_3_n_0
    SLICE_X133Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.124 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X133Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.222 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.222    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X133Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.320 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X133Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.418 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X133Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.516 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.516    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X133Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     1.781 r  u_confreg/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.781    u_confreg/timer_reg[20]_i_1_n_6
    SLICE_X133Y87        FDRE                                         r  u_confreg/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.454     8.787    u_confreg/timer_clk
    SLICE_X133Y87        FDRE                                         r  u_confreg/timer_reg[21]/C
                         clock pessimism             -0.448     8.339    
                         clock uncertainty           -0.077     8.262    
    SLICE_X133Y87        FDRE (Setup_fdre_C_D)        0.059     8.321    u_confreg/timer_reg[21]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -1.781    
  -------------------------------------------------------------------
                         slack                                  6.540    

Slack (MET) :             6.545ns  (required time - arrival time)
  Source:                 u_confreg/write_timer_begin_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/timer_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (timer_clk_clk_pll rise@10.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        3.394ns  (logic 1.572ns (46.317%)  route 1.822ns (53.683%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.213ns = ( 8.787 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.618ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.646    -4.825 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.557    -3.269    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.570    -1.618    u_confreg/timer_clk
    SLICE_X131Y89        FDRE                                         r  u_confreg/write_timer_begin_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y89        FDRE (Prop_fdre_C_Q)         0.348    -1.270 r  u_confreg/write_timer_begin_r3_reg/Q
                         net (fo=33, routed)          1.822     0.552    u_confreg/write_timer_begin_r3
    SLICE_X133Y82        LUT4 (Prop_lut4_I1_O)        0.240     0.792 r  u_confreg/timer[0]_i_3/O
                         net (fo=1, routed)           0.000     0.792    u_confreg/timer[0]_i_3_n_0
    SLICE_X133Y82        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     1.124 r  u_confreg/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.124    u_confreg/timer_reg[0]_i_1_n_0
    SLICE_X133Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.222 r  u_confreg/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.222    u_confreg/timer_reg[4]_i_1_n_0
    SLICE_X133Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.320 r  u_confreg/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.320    u_confreg/timer_reg[8]_i_1_n_0
    SLICE_X133Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.418 r  u_confreg/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.418    u_confreg/timer_reg[12]_i_1_n_0
    SLICE_X133Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.516 r  u_confreg/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.516    u_confreg/timer_reg[16]_i_1_n_0
    SLICE_X133Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.776 r  u_confreg/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.776    u_confreg/timer_reg[20]_i_1_n_4
    SLICE_X133Y87        FDRE                                         r  u_confreg/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                     10.000    10.000 r  
    AC19                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    11.350 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    12.677    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.905     5.771 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.484     7.256    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     7.333 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          1.454     8.787    u_confreg/timer_clk
    SLICE_X133Y87        FDRE                                         r  u_confreg/timer_reg[23]/C
                         clock pessimism             -0.448     8.339    
                         clock uncertainty           -0.077     8.262    
    SLICE_X133Y87        FDRE (Setup_fdre_C_D)        0.059     8.321    u_confreg/timer_reg[23]
  -------------------------------------------------------------------
                         required time                          8.321    
                         arrival time                          -1.776    
  -------------------------------------------------------------------
                         slack                                  6.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.653    -0.466    u_confreg/timer_clk
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  u_confreg/conf_wdata_r1_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.270    u_confreg/conf_wdata_r1[5]
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r2_reg[5]/C
                         clock pessimism             -0.241    -0.466    
    SLICE_X133Y80        FDRE (Hold_fdre_C_D)         0.078    -0.388    u_confreg/conf_wdata_r2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.656    -0.463    u_confreg/timer_clk
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  u_confreg/conf_wdata_r1_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.267    u_confreg/conf_wdata_r1[9]
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    u_confreg/timer_clk
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r2_reg[9]/C
                         clock pessimism             -0.241    -0.463    
    SLICE_X131Y84        FDRE (Hold_fdre_C_D)         0.078    -0.385    u_confreg/conf_wdata_r2_reg[9]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.653    -0.466    u_confreg/timer_clk
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  u_confreg/conf_wdata_r1_reg[4]/Q
                         net (fo=1, routed)           0.055    -0.270    u_confreg/conf_wdata_r1[4]
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r2_reg[4]/C
                         clock pessimism             -0.241    -0.466    
    SLICE_X133Y80        FDRE (Hold_fdre_C_D)         0.076    -0.390    u_confreg/conf_wdata_r2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.656    -0.463    u_confreg/timer_clk
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  u_confreg/conf_wdata_r1_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.267    u_confreg/conf_wdata_r1[8]
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    u_confreg/timer_clk
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r2_reg[8]/C
                         clock pessimism             -0.241    -0.463    
    SLICE_X131Y84        FDRE (Hold_fdre_C_D)         0.076    -0.387    u_confreg/conf_wdata_r2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.653    -0.466    u_confreg/timer_clk
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  u_confreg/conf_wdata_r1_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.270    u_confreg/conf_wdata_r1[0]
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r2_reg[0]/C
                         clock pessimism             -0.241    -0.466    
    SLICE_X133Y80        FDRE (Hold_fdre_C_D)         0.075    -0.391    u_confreg/conf_wdata_r2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.656    -0.463    u_confreg/timer_clk
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  u_confreg/conf_wdata_r1_reg[10]/Q
                         net (fo=1, routed)           0.055    -0.267    u_confreg/conf_wdata_r1[10]
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    u_confreg/timer_clk
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r2_reg[10]/C
                         clock pessimism             -0.241    -0.463    
    SLICE_X131Y84        FDRE (Hold_fdre_C_D)         0.075    -0.388    u_confreg/conf_wdata_r2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.658    -0.461    u_confreg/timer_clk
    SLICE_X134Y87        FDRE                                         r  u_confreg/conf_wdata_r1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  u_confreg/conf_wdata_r1_reg[22]/Q
                         net (fo=1, routed)           0.058    -0.262    u_confreg/conf_wdata_r1[22]
    SLICE_X134Y87        FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.932    -0.219    u_confreg/timer_clk
    SLICE_X134Y87        FDRE                                         r  u_confreg/conf_wdata_r2_reg[22]/C
                         clock pessimism             -0.242    -0.461    
    SLICE_X134Y87        FDRE (Hold_fdre_C_D)         0.076    -0.385    u_confreg/conf_wdata_r2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.141ns (69.956%)  route 0.061ns (30.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.658    -0.461    u_confreg/timer_clk
    SLICE_X134Y87        FDRE                                         r  u_confreg/conf_wdata_r1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.320 r  u_confreg/conf_wdata_r1_reg[23]/Q
                         net (fo=1, routed)           0.061    -0.260    u_confreg/conf_wdata_r1[23]
    SLICE_X134Y87        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.932    -0.219    u_confreg/timer_clk
    SLICE_X134Y87        FDRE                                         r  u_confreg/conf_wdata_r2_reg[23]/C
                         clock pessimism             -0.242    -0.461    
    SLICE_X134Y87        FDRE (Hold_fdre_C_D)         0.078    -0.383    u_confreg/conf_wdata_r2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.656    -0.463    u_confreg/timer_clk
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.322 r  u_confreg/conf_wdata_r1_reg[14]/Q
                         net (fo=1, routed)           0.055    -0.267    u_confreg/conf_wdata_r1[14]
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.929    -0.222    u_confreg/timer_clk
    SLICE_X131Y84        FDRE                                         r  u_confreg/conf_wdata_r2_reg[14]/C
                         clock pessimism             -0.241    -0.463    
    SLICE_X131Y84        FDRE (Hold_fdre_C_D)         0.071    -0.392    u_confreg/conf_wdata_r2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u_confreg/conf_wdata_r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_confreg/conf_wdata_r2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by timer_clk_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             timer_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (timer_clk_clk_pll rise@0.000ns - timer_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.653    -0.466    u_confreg/timer_clk
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.325 r  u_confreg/conf_wdata_r1_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.270    u_confreg/conf_wdata_r1[1]
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock timer_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/timer_clk_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout2_buf/O
                         net (fo=99, routed)          0.926    -0.225    u_confreg/timer_clk
    SLICE_X133Y80        FDRE                                         r  u_confreg/conf_wdata_r2_reg[1]/C
                         clock pessimism             -0.241    -0.466    
    SLICE_X133Y80        FDRE (Hold_fdre_C_D)         0.071    -0.395    u_confreg/conf_wdata_r2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         timer_clk_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X133Y80   u_confreg/conf_wdata_r1_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X131Y84   u_confreg/conf_wdata_r1_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X131Y83   u_confreg/conf_wdata_r1_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X132Y81   u_confreg/conf_wdata_r1_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X131Y83   u_confreg/conf_wdata_r1_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X131Y84   u_confreg/conf_wdata_r1_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X132Y84   u_confreg/conf_wdata_r1_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X132Y81   u_confreg/conf_wdata_r1_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X132Y91   u_confreg/conf_wdata_r1_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X132Y92   u_confreg/conf_wdata_r1_reg[26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X132Y91   u_confreg/conf_wdata_r1_reg[27]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X135Y92   u_confreg/conf_wdata_r1_reg[28]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X133Y92   u_confreg/conf_wdata_r1_reg[29]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X135Y92   u_confreg/conf_wdata_r1_reg[30]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X133Y92   u_confreg/conf_wdata_r1_reg[31]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X132Y91   u_confreg/conf_wdata_r2_reg[25]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X132Y92   u_confreg/conf_wdata_r2_reg[26]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X132Y91   u_confreg/conf_wdata_r2_reg[27]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X133Y80   u_confreg/conf_wdata_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X131Y84   u_confreg/conf_wdata_r1_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X131Y83   u_confreg/conf_wdata_r1_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X132Y81   u_confreg/conf_wdata_r1_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X131Y83   u_confreg/conf_wdata_r1_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X131Y84   u_confreg/conf_wdata_r1_reg[14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X132Y81   u_confreg/conf_wdata_r1_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X134Y87   u_confreg/conf_wdata_r1_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X133Y80   u_confreg/conf_wdata_r1_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X131Y89   u_confreg/conf_wdata_r1_reg[20]/C



