lin petrucci french singaporean workshop formal method applic eptc doi eptc kirankumar aarti bindumadhava work licens creativ common attribut licens formal equival boost design confid achutha kirankumar intel corpor aarti gupta intel corpor bindumadhava intel corpor increas design complex driven featur perform requir time mar ket ttm constraint forc faster design valid closur turn enforc novel way identifi debug behavior inconsist earli design cycl addit incr mental featur time fix alter legaci design behavior inadvert result undesir bug common method verifi correct chang design dynam regress test suit intend chang compar sult method exhaust modern formal verif techniqu involv method prove sequenti hardwar equival enabl set solut problem complet coverag guarante formal equival appli prove func tional integr design chang wide varieti reason rang simpl pipelin optim complex logic redistribut experi success fulli appli rtl rtl formal verif wide spectrum problem graphic design enabl check design saniti short time enabl doc_id http eetim model rtl check equival sequenti krishnaswami venkat hasteer gagan sharma nikhil doi diagram decis binari satisfi boolean check equival combin salem reda sherief doi system circuit integr cad tran ieee equival hardwar sequenti implement theori pixley carl doi ieee islp design power low retim phase fix lalgudi kumar papaefthymiou mario doi acm iccad check equival tional combina improv nikla brayton robert chatterje satrajit mishchenko alan latw doi ieee latw design hardwar rtl level high tween check equival formal chau jiang wang strum marius marquez castro ivan carlo arnumb xpl http equival formal ieee fmcad fpu graphic processor intel generat vehicl valid primari evalu trajectori symbol ghughal rajnish gupta aarti kirankumar achutha doi acm societi comput ieee iccad constraint design presenc verif equival hardwar sequenti posit framework theoret hanna ziyad kaiss daher skaba marcelo khasidashvili zurab doi check lenc equiva combin sat brayton robert prasad mukul goldberg evgueni 