all messages logged in file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_error.log
Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v (VERI-1482)
Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v (VERI-1482)
Analyzing Verilog file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v (VERI-1482)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/standard.vhd(9): analyzing package standard (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(15): analyzing package std_logic_1164 (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_1164.vhd(178): analyzing package body std_logic_1164 (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18): analyzing package qsim_logic (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753): analyzing package body qsim_logic (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54): analyzing package numeric_bit (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834): analyzing package body numeric_bit (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(57): analyzing package numeric_std (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/numeric_std.vhd(874): analyzing package body numeric_std (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd(13): analyzing package textio (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/textio.vhd(114): analyzing package body textio (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26): analyzing package std_logic_textio (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72): analyzing package body std_logic_textio (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd(30): analyzing package std_logic_misc (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_misc.vhd(182): analyzing package body std_logic_misc (VHDL-1013)
INFO: ./.__tmp_vxr_0_(56): analyzing package math_real (VHDL-1014)
INFO: ./.__tmp_vxr_0_(685): analyzing package body math_real (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): analyzing package vl_types (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): analyzing package body vl_types (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd(25): analyzing package std_logic_arith (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_arit.vhd(206): analyzing package body std_logic_arith (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_attr.vhd(39): analyzing package attributes (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd(35): analyzing package std_logic_signed (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_sign.vhd(96): analyzing package body std_logic_signed (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35): analyzing package std_logic_unsigned (VHDL-1014)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94): analyzing package body std_logic_unsigned (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd(28): analyzing package components (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/orca4.vhd(35): analyzing package orcacomp (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.7_x64/ispfpga/vhdl_packages/synattr.vhd(50): analyzing package attributes (VHDL-1014)
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd (VHDL-1481)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(6): analyzing entity reveal_coretop (VHDL-1012)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(22): analyzing architecture one (VHDL-1010)
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd (VHDL-1481)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(19): analyzing entity top (VHDL-1012)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(83): analyzing architecture behavioral (VHDL-1010)
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd (VHDL-1481)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(19): analyzing entity ads8685if (VHDL-1012)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(43): analyzing architecture behavioral (VHDL-1010)
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd (VHDL-1481)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(20): analyzing entity dac7731if (VHDL-1012)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(40): analyzing architecture behavioral (VHDL-1010)
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd (VHDL-1481)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(14): analyzing entity pll_module (VHDL-1012)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(23): analyzing architecture structure (VHDL-1010)
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd (VHDL-1481)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(19): analyzing entity xpos_pid (VHDL-1012)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(40): analyzing architecture behavioral (VHDL-1010)
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd (VHDL-1481)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14): analyzing entity subtractor (VHDL-1012)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(21): analyzing architecture structure (VHDL-1010)
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd (VHDL-1481)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): analyzing entity adders16 (VHDL-1012)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(21): analyzing architecture structure (VHDL-1010)
Analyzing VHDL file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd (VHDL-1481)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14): analyzing entity multipliers16 (VHDL-1012)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(21): analyzing architecture structure (VHDL-1010)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(19): elaborating top(behavioral) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/pll_module.vhd(14): elaborating pll_module_uniq_0(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(325): going to verilog side to elaborate module dec256sinc24b (VHDL-1399)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(1): compiling module dec256sinc24b_uniq_1 (VERI-1018)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(150): elaborating module 'dec256sinc24b_uniq_1' (VERI-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(325): back to vhdl to continue elaboration (VHDL-1400)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(338): going to verilog side to elaborate module dec256sinc24b (VHDL-1399)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(1): compiling module dec256sinc24b_uniq_2 (VERI-1018)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(150): elaborating module 'dec256sinc24b_uniq_2' (VERI-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(338): back to vhdl to continue elaboration (VHDL-1400)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(19): elaborating ADS8685IF_uniq_0(behavioral) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/ads8685if.vhd(19): elaborating ADS8685IF_uniq_1(behavioral) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(20): elaborating DAC7731IF_uniq_0(behavioral) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dac7731if.vhd(20): elaborating DAC7731IF_uniq_1(behavioral) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/XPOS_PID.vhd(19): elaborating XPOS_PID_uniq_0(behavioral) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14): elaborating Subtractor_uniq_0(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14): elaborating Subtractor_uniq_1(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/Subtractor.vhd(14): elaborating Subtractor_uniq_2(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): elaborating AdderS16_uniq_0(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14): elaborating MultiplierS16_uniq_0(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14): elaborating MultiplierS16_uniq_1(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/MultiplierS16.vhd(14): elaborating MultiplierS16_uniq_2(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): elaborating AdderS16_uniq_1(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): elaborating AdderS16_uniq_2(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/AdderS16.vhd(14): elaborating AdderS16_uniq_3(Structure) (VHDL-1067)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(455): going to verilog side to elaborate module uart (VHDL-1399)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v(5): compiling module uart_uniq_1 (VERI-1018)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v(312): elaborating module 'uart_uniq_1' (VERI-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(605): elaborating module 'uart_fifo_uniq_1' (VERI-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/top.vhd(455): back to vhdl to continue elaboration (VHDL-1400)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(150): elaborating module 'dec256sinc24b_uniq_1' (VERI-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/dec256sinc24b.v(150): elaborating module 'dec256sinc24b_uniq_2' (VERI-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart.v(312): elaborating module 'uart_uniq_1' (VERI-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/src/uart_fifo.v(605): elaborating module 'uart_fifo_uniq_1' (VERI-9000)
input pin clk has no actual or default value (VHDL-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(8): clk is declared here (VHDL-1259)
input pin reset_n has no actual or default value (VHDL-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(9): reset_n is declared here (VHDL-1259)
input pin trigger_din has no actual or default value (VHDL-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(10): trigger_din is declared here (VHDL-1259)
input pin trigger_en has no actual or default value (VHDL-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(11): trigger_en is declared here (VHDL-1259)
input pin trace_din has no actual or default value (VHDL-9000)
INFO: D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.vhd(13): trace_din is declared here (VHDL-1259)
Pretty printing all modules in library work to file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_rvl_top.v (VERI-1491)
Pretty printing all units in library work to file D:/Prog_Develop/LatticeFPGA/GalvanoDrv_PADC_DAC_PID/impl1/reveal_workspace/tmpreveal/top_rvl_top.vhd (VHDL-1490)
