$comment
	File created using the following command:
		vcd file P2.msim.vcd -direction
$end
$date
	Wed May 31 17:22:00 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module alu16_vhd_vec_tst $end
$var wire 1 ! a [15] $end
$var wire 1 " a [14] $end
$var wire 1 # a [13] $end
$var wire 1 $ a [12] $end
$var wire 1 % a [11] $end
$var wire 1 & a [10] $end
$var wire 1 ' a [9] $end
$var wire 1 ( a [8] $end
$var wire 1 ) a [7] $end
$var wire 1 * a [6] $end
$var wire 1 + a [5] $end
$var wire 1 , a [4] $end
$var wire 1 - a [3] $end
$var wire 1 . a [2] $end
$var wire 1 / a [1] $end
$var wire 1 0 a [0] $end
$var wire 1 1 b [15] $end
$var wire 1 2 b [14] $end
$var wire 1 3 b [13] $end
$var wire 1 4 b [12] $end
$var wire 1 5 b [11] $end
$var wire 1 6 b [10] $end
$var wire 1 7 b [9] $end
$var wire 1 8 b [8] $end
$var wire 1 9 b [7] $end
$var wire 1 : b [6] $end
$var wire 1 ; b [5] $end
$var wire 1 < b [4] $end
$var wire 1 = b [3] $end
$var wire 1 > b [2] $end
$var wire 1 ? b [1] $end
$var wire 1 @ b [0] $end
$var wire 1 A control [2] $end
$var wire 1 B control [1] $end
$var wire 1 C control [0] $end
$var wire 1 D overflow $end
$var wire 1 E res [15] $end
$var wire 1 F res [14] $end
$var wire 1 G res [13] $end
$var wire 1 H res [12] $end
$var wire 1 I res [11] $end
$var wire 1 J res [10] $end
$var wire 1 K res [9] $end
$var wire 1 L res [8] $end
$var wire 1 M res [7] $end
$var wire 1 N res [6] $end
$var wire 1 O res [5] $end
$var wire 1 P res [4] $end
$var wire 1 Q res [3] $end
$var wire 1 R res [2] $end
$var wire 1 S res [1] $end
$var wire 1 T res [0] $end

$scope module i1 $end
$var wire 1 U gnd $end
$var wire 1 V vcc $end
$var wire 1 W unknown $end
$var wire 1 X devoe $end
$var wire 1 Y devclrn $end
$var wire 1 Z devpor $end
$var wire 1 [ ww_devoe $end
$var wire 1 \ ww_devclrn $end
$var wire 1 ] ww_devpor $end
$var wire 1 ^ ww_a [15] $end
$var wire 1 _ ww_a [14] $end
$var wire 1 ` ww_a [13] $end
$var wire 1 a ww_a [12] $end
$var wire 1 b ww_a [11] $end
$var wire 1 c ww_a [10] $end
$var wire 1 d ww_a [9] $end
$var wire 1 e ww_a [8] $end
$var wire 1 f ww_a [7] $end
$var wire 1 g ww_a [6] $end
$var wire 1 h ww_a [5] $end
$var wire 1 i ww_a [4] $end
$var wire 1 j ww_a [3] $end
$var wire 1 k ww_a [2] $end
$var wire 1 l ww_a [1] $end
$var wire 1 m ww_a [0] $end
$var wire 1 n ww_b [15] $end
$var wire 1 o ww_b [14] $end
$var wire 1 p ww_b [13] $end
$var wire 1 q ww_b [12] $end
$var wire 1 r ww_b [11] $end
$var wire 1 s ww_b [10] $end
$var wire 1 t ww_b [9] $end
$var wire 1 u ww_b [8] $end
$var wire 1 v ww_b [7] $end
$var wire 1 w ww_b [6] $end
$var wire 1 x ww_b [5] $end
$var wire 1 y ww_b [4] $end
$var wire 1 z ww_b [3] $end
$var wire 1 { ww_b [2] $end
$var wire 1 | ww_b [1] $end
$var wire 1 } ww_b [0] $end
$var wire 1 ~ ww_control [2] $end
$var wire 1 !! ww_control [1] $end
$var wire 1 "! ww_control [0] $end
$var wire 1 #! ww_res [15] $end
$var wire 1 $! ww_res [14] $end
$var wire 1 %! ww_res [13] $end
$var wire 1 &! ww_res [12] $end
$var wire 1 '! ww_res [11] $end
$var wire 1 (! ww_res [10] $end
$var wire 1 )! ww_res [9] $end
$var wire 1 *! ww_res [8] $end
$var wire 1 +! ww_res [7] $end
$var wire 1 ,! ww_res [6] $end
$var wire 1 -! ww_res [5] $end
$var wire 1 .! ww_res [4] $end
$var wire 1 /! ww_res [3] $end
$var wire 1 0! ww_res [2] $end
$var wire 1 1! ww_res [1] $end
$var wire 1 2! ww_res [0] $end
$var wire 1 3! ww_overflow $end
$var wire 1 4! \A0|Output_Mux|Mux0~3_combout\ $end
$var wire 1 5! \A0|Output_Mux|Mux0~2_combout\ $end
$var wire 1 6! \A0|Output_Mux|Mux0~4_combout\ $end
$var wire 1 7! \A1|Adder_1bit|sum~0_combout\ $end
$var wire 1 8! \A1|mulB|Xout~0_combout\ $end
$var wire 1 9! \C0|Mux1~0_combout\ $end
$var wire 1 :! \A0|Adder_1bit|cout~0_combout\ $end
$var wire 1 ;! \A0|Adder_1bit|cout~1_combout\ $end
$var wire 1 <! \C0|Mux0~0_combout\ $end
$var wire 1 =! \A1|Output_Mux|Mux0~0_combout\ $end
$var wire 1 >! \A1|Output_Mux|Mux0~1_combout\ $end
$var wire 1 ?! \A2|Adder_1bit|sum~0_combout\ $end
$var wire 1 @! \A2|mulB|Xout~0_combout\ $end
$var wire 1 A! \C0|Mux3~0_combout\ $end
$var wire 1 B! \A1|Adder_1bit|cout~0_combout\ $end
$var wire 1 C! \A2|Output_Mux|Mux0~0_combout\ $end
$var wire 1 D! \A2|Output_Mux|Mux0~1_combout\ $end
$var wire 1 E! \A3|Adder_1bit|sum~0_combout\ $end
$var wire 1 F! \A3|mulB|Xout~0_combout\ $end
$var wire 1 G! \A2|Adder_1bit|cout~0_combout\ $end
$var wire 1 H! \A3|Output_Mux|Mux0~0_combout\ $end
$var wire 1 I! \A3|Output_Mux|Mux0~1_combout\ $end
$var wire 1 J! \A4|mulB|Xout~0_combout\ $end
$var wire 1 K! \A3|Adder_1bit|cout~0_combout\ $end
$var wire 1 L! \A4|Output_Mux|Mux0~0_combout\ $end
$var wire 1 M! \A4|Adder_1bit|sum~0_combout\ $end
$var wire 1 N! \A4|Output_Mux|Mux0~1_combout\ $end
$var wire 1 O! \A5|Adder_1bit|sum~0_combout\ $end
$var wire 1 P! \A5|mulB|Xout~0_combout\ $end
$var wire 1 Q! \A4|Adder_1bit|cout~0_combout\ $end
$var wire 1 R! \A5|Output_Mux|Mux0~0_combout\ $end
$var wire 1 S! \A5|Output_Mux|Mux0~1_combout\ $end
$var wire 1 T! \A5|Adder_1bit|cout~0_combout\ $end
$var wire 1 U! \A6|Output_Mux|Mux0~0_combout\ $end
$var wire 1 V! \A6|Adder_1bit|sum~0_combout\ $end
$var wire 1 W! \A6|mulB|Xout~0_combout\ $end
$var wire 1 X! \A6|Output_Mux|Mux0~1_combout\ $end
$var wire 1 Y! \A7|Adder_1bit|sum~0_combout\ $end
$var wire 1 Z! \A6|Adder_1bit|cout~0_combout\ $end
$var wire 1 [! \A7|Output_Mux|Mux0~0_combout\ $end
$var wire 1 \! \A7|mulB|Xout~0_combout\ $end
$var wire 1 ]! \A7|Output_Mux|Mux0~1_combout\ $end
$var wire 1 ^! \A8|mulB|Xout~0_combout\ $end
$var wire 1 _! \A7|Adder_1bit|cout~0_combout\ $end
$var wire 1 `! \A8|Output_Mux|Mux0~0_combout\ $end
$var wire 1 a! \A8|Adder_1bit|sum~0_combout\ $end
$var wire 1 b! \A8|Output_Mux|Mux0~1_combout\ $end
$var wire 1 c! \A8|Adder_1bit|cout~0_combout\ $end
$var wire 1 d! \A9|Output_Mux|Mux0~0_combout\ $end
$var wire 1 e! \A9|Adder_1bit|sum~0_combout\ $end
$var wire 1 f! \A9|mulB|Xout~0_combout\ $end
$var wire 1 g! \A9|Output_Mux|Mux0~1_combout\ $end
$var wire 1 h! \A10|Adder_1bit|sum~0_combout\ $end
$var wire 1 i! \A9|Adder_1bit|cout~0_combout\ $end
$var wire 1 j! \A10|Output_Mux|Mux0~0_combout\ $end
$var wire 1 k! \A10|mulB|Xout~0_combout\ $end
$var wire 1 l! \A10|Output_Mux|Mux0~1_combout\ $end
$var wire 1 m! \A10|Adder_1bit|cout~0_combout\ $end
$var wire 1 n! \A11|Output_Mux|Mux0~0_combout\ $end
$var wire 1 o! \A11|Adder_1bit|sum~0_combout\ $end
$var wire 1 p! \A11|mulB|Xout~0_combout\ $end
$var wire 1 q! \A11|Output_Mux|Mux0~1_combout\ $end
$var wire 1 r! \A12|Adder_1bit|sum~0_combout\ $end
$var wire 1 s! \A12|mulB|Xout~0_combout\ $end
$var wire 1 t! \A11|Adder_1bit|cout~0_combout\ $end
$var wire 1 u! \A12|Output_Mux|Mux0~0_combout\ $end
$var wire 1 v! \A12|Output_Mux|Mux0~1_combout\ $end
$var wire 1 w! \A13|mulB|Xout~0_combout\ $end
$var wire 1 x! \A13|Adder_1bit|sum~0_combout\ $end
$var wire 1 y! \A12|Adder_1bit|cout~0_combout\ $end
$var wire 1 z! \A13|Output_Mux|Mux0~0_combout\ $end
$var wire 1 {! \A13|Output_Mux|Mux0~1_combout\ $end
$var wire 1 |! \A13|Adder_1bit|cout~0_combout\ $end
$var wire 1 }! \A14|Output_Mux|Mux0~0_combout\ $end
$var wire 1 ~! \A14|Adder_1bit|sum~0_combout\ $end
$var wire 1 !" \A14|mulB|Xout~0_combout\ $end
$var wire 1 "" \A14|Output_Mux|Mux0~1_combout\ $end
$var wire 1 #" \A15|Adder_1bit|sum~0_combout\ $end
$var wire 1 $" \A14|Adder_1bit|cout~0_combout\ $end
$var wire 1 %" \A15|Output_Mux|Mux0~0_combout\ $end
$var wire 1 &" \A15|mulB|Xout~0_combout\ $end
$var wire 1 '" \A15|Output_Mux|Mux0~1_combout\ $end
$var wire 1 (" \A15|Adder_1bit|cout~0_combout\ $end
$var wire 1 )" \Mux0~0_combout\ $end
$var wire 1 *" \a~combout\ [15] $end
$var wire 1 +" \a~combout\ [14] $end
$var wire 1 ," \a~combout\ [13] $end
$var wire 1 -" \a~combout\ [12] $end
$var wire 1 ." \a~combout\ [11] $end
$var wire 1 /" \a~combout\ [10] $end
$var wire 1 0" \a~combout\ [9] $end
$var wire 1 1" \a~combout\ [8] $end
$var wire 1 2" \a~combout\ [7] $end
$var wire 1 3" \a~combout\ [6] $end
$var wire 1 4" \a~combout\ [5] $end
$var wire 1 5" \a~combout\ [4] $end
$var wire 1 6" \a~combout\ [3] $end
$var wire 1 7" \a~combout\ [2] $end
$var wire 1 8" \a~combout\ [1] $end
$var wire 1 9" \a~combout\ [0] $end
$var wire 1 :" \control~combout\ [2] $end
$var wire 1 ;" \control~combout\ [1] $end
$var wire 1 <" \control~combout\ [0] $end
$var wire 1 =" \b~combout\ [15] $end
$var wire 1 >" \b~combout\ [14] $end
$var wire 1 ?" \b~combout\ [13] $end
$var wire 1 @" \b~combout\ [12] $end
$var wire 1 A" \b~combout\ [11] $end
$var wire 1 B" \b~combout\ [10] $end
$var wire 1 C" \b~combout\ [9] $end
$var wire 1 D" \b~combout\ [8] $end
$var wire 1 E" \b~combout\ [7] $end
$var wire 1 F" \b~combout\ [6] $end
$var wire 1 G" \b~combout\ [5] $end
$var wire 1 H" \b~combout\ [4] $end
$var wire 1 I" \b~combout\ [3] $end
$var wire 1 J" \b~combout\ [2] $end
$var wire 1 K" \b~combout\ [1] $end
$var wire 1 L" \b~combout\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1D
0U
1V
xW
1X
1Y
1Z
1[
1\
1]
13!
14!
05!
16!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
1?!
1@!
0A!
0B!
0C!
0D!
1E!
1F!
1G!
1H!
1I!
1J!
1K!
1L!
0M!
0N!
0O!
0P!
1Q!
1R!
1S!
0T!
0U!
1V!
0W!
1X!
1Y!
0Z!
0[!
0\!
1]!
1^!
0_!
0`!
0a!
1b!
0c!
0d!
0e!
1f!
1g!
1h!
0i!
0j!
1k!
0l!
1m!
1n!
1o!
0p!
0q!
0r!
0s!
1t!
1u!
1v!
1w!
1x!
0y!
0z!
0{!
1|!
1}!
0~!
0!"
1""
1#"
0$"
0%"
1&"
0'"
1("
1)"
1!
0"
1#
0$
1%
1&
0'
0(
1)
1*
0+
0,
1-
1.
0/
10
11
02
13
04
05
16
17
18
09
0:
0;
1<
1=
1>
0?
0@
0A
1B
0C
1^
0_
1`
0a
1b
1c
0d
0e
1f
1g
0h
0i
1j
1k
0l
1m
1n
0o
1p
0q
0r
1s
1t
1u
0v
0w
0x
1y
1z
1{
0|
0}
0~
1!!
0"!
0#!
1$!
0%!
1&!
0'!
0(!
1)!
1*!
1+!
1,!
1-!
0.!
1/!
00!
01!
12!
1*"
0+"
1,"
0-"
1."
1/"
00"
01"
12"
13"
04"
05"
16"
17"
08"
19"
0:"
1;"
0<"
1="
0>"
1?"
0@"
0A"
1B"
1C"
1D"
0E"
0F"
0G"
1H"
1I"
1J"
0K"
0L"
0E
1F
0G
1H
0I
0J
1K
1L
1M
1N
1O
0P
1Q
0R
0S
1T
$end
#1000000
