INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SeungBeomKim/Desktop/Vivado_work/2input_xor/2input_xor.srcs/sources_1/new/my_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_gates
INFO: [VRFC 10-311] analyzing module my_xor
INFO: [VRFC 10-2458] undeclared symbol xy_n, assumed default net type wire [C:/Users/SeungBeomKim/Desktop/Vivado_work/2input_xor/2input_xor.srcs/sources_1/new/my_gates.v:55]
INFO: [VRFC 10-311] analyzing module stimulus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SeungBeomKim/Desktop/Vivado_work/2input_xor/2input_xor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
