###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        78255   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        62674   # Number of read row buffer hits
num_read_cmds                  =        78255   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15598   # Number of ACT commands
num_pre_cmds                   =        15583   # Number of PRE commands
num_ondemand_pres              =         3683   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6636282   # Cyles of rank active rank.0
rank_active_cycles.1           =      6059369   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3363718   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3940631   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        70456   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          329   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           81   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           27   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           19   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           11   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           14   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           14   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7286   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        41386   # Read request latency (cycles)
read_latency[40-59]            =        17599   # Read request latency (cycles)
read_latency[60-79]            =         7155   # Read request latency (cycles)
read_latency[80-99]            =         2020   # Read request latency (cycles)
read_latency[100-119]          =         1570   # Read request latency (cycles)
read_latency[120-139]          =         1108   # Read request latency (cycles)
read_latency[140-159]          =          600   # Read request latency (cycles)
read_latency[160-179]          =          559   # Read request latency (cycles)
read_latency[180-199]          =          490   # Read request latency (cycles)
read_latency[200-]             =         5768   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.15524e+08   # Read energy
act_energy                     =  4.26761e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.61458e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.8915e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.14104e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.78105e+09   # Active standby energy rank.1
average_read_latency           =       73.661   # Average read request latency (cycles)
average_interarrival           =      127.765   # Average request interarrival latency (cycles)
total_energy                   =   1.2491e+10   # Total energy (pJ)
average_power                  =       1249.1   # Average power (mW)
average_bandwidth              =     0.667776   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        86736   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        67426   # Number of read row buffer hits
num_read_cmds                  =        86736   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        19334   # Number of ACT commands
num_pre_cmds                   =        19320   # Number of PRE commands
num_ondemand_pres              =         6574   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6318061   # Cyles of rank active rank.0
rank_active_cycles.1           =      6254979   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3681939   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3745021   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        78988   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          330   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           69   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           21   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           19   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           10   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           15   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7250   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        42462   # Read request latency (cycles)
read_latency[40-59]            =        18390   # Read request latency (cycles)
read_latency[60-79]            =        10462   # Read request latency (cycles)
read_latency[80-99]            =         3018   # Read request latency (cycles)
read_latency[100-119]          =         2171   # Read request latency (cycles)
read_latency[120-139]          =         1390   # Read request latency (cycles)
read_latency[140-159]          =          759   # Read request latency (cycles)
read_latency[160-179]          =          580   # Read request latency (cycles)
read_latency[180-199]          =          528   # Read request latency (cycles)
read_latency[200-]             =         6976   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   3.4972e+08   # Read energy
act_energy                     =  5.28978e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.76733e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.79761e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.94247e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.90311e+09   # Active standby energy rank.1
average_read_latency           =      81.8912   # Average read request latency (cycles)
average_interarrival           =      115.272   # Average request interarrival latency (cycles)
total_energy                   =  1.25178e+10   # Total energy (pJ)
average_power                  =      1251.78   # Average power (mW)
average_bandwidth              =     0.740147   # Average bandwidth
