
*** Running vivado
    with args -log func2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source func2_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source func2_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/TARIK/Desktop/HDL/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/TARIK/Desktop/HDL/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/func2_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top func2_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2736
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1129.098 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'func2_0' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/synth/func2_0.vhd:72]
INFO: [Synth 8-3491] module 'func2' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2.vhd:403' bound to instance 'U0' of component 'func2' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/synth/func2_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'func2' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2.vhd:415]
INFO: [Synth 8-638] synthesizing module 'func2_default_clock_driver' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2.vhd:383]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/xlclockdriver_rd.vhd:59]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (1#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (2#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (3#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'func2_default_clock_driver' (4#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2.vhd:383]
INFO: [Synth 8-638] synthesizing module 'func2_struct' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2.vhd:19]
INFO: [Synth 8-638] synthesizing module 'func2_xlmult' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:627]
INFO: [Synth 8-3491] module 'func2_mult_gen_v12_0_i0' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i0/synth/func2_mult_gen_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'func2_mult_gen_v12_0_i0' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:702]
INFO: [Synth 8-638] synthesizing module 'func2_mult_gen_v12_0_i0' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i0/synth/func2_mult_gen_v12_0_i0.vhd:67]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i0/synth/func2_mult_gen_v12_0_i0.vhd:70]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i0/synth/func2_mult_gen_v12_0_i0.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 127 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_17' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i2/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_17' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i0/synth/func2_mult_gen_v12_0_i0.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'func2_mult_gen_v12_0_i0' (10#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i0/synth/func2_mult_gen_v12_0_i0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'func2_xlmult' (11#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:627]
INFO: [Synth 8-638] synthesizing module 'func2_xlmult__parameterized0' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:627]
INFO: [Synth 8-3491] module 'func2_mult_gen_v12_0_i1' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i1/synth/func2_mult_gen_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'func2_mult_gen_v12_0_i1' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:711]
INFO: [Synth 8-638] synthesizing module 'func2_mult_gen_v12_0_i1' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i1/synth/func2_mult_gen_v12_0_i1.vhd:67]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i1/synth/func2_mult_gen_v12_0_i1.vhd:70]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i1/synth/func2_mult_gen_v12_0_i1.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 95 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_17' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i2/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_17' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i1/synth/func2_mult_gen_v12_0_i1.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'func2_mult_gen_v12_0_i1' (12#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i1/synth/func2_mult_gen_v12_0_i1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'func2_xlmult__parameterized0' (12#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:627]
INFO: [Synth 8-638] synthesizing module 'func2_xlmult__parameterized1' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:627]
INFO: [Synth 8-3491] module 'func2_mult_gen_v12_0_i2' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i2/synth/func2_mult_gen_v12_0_i2.vhd:59' bound to instance 'core_instance2' of component 'func2_mult_gen_v12_0_i2' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:720]
INFO: [Synth 8-638] synthesizing module 'func2_mult_gen_v12_0_i2' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i2/synth/func2_mult_gen_v12_0_i2.vhd:67]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i2/synth/func2_mult_gen_v12_0_i2.vhd:70]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i2/synth/func2_mult_gen_v12_0_i2.vhd:70]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 95 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_17' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i2/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_17' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i2/synth/func2_mult_gen_v12_0_i2.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'func2_mult_gen_v12_0_i2' (13#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i2/synth/func2_mult_gen_v12_0_i2.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'func2_xlmult__parameterized1' (13#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:627]
INFO: [Synth 8-638] synthesizing module 'func2_xlmult__parameterized2' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:627]
INFO: [Synth 8-3491] module 'func2_mult_gen_v12_0_i2' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_mult_gen_v12_0_i2/synth/func2_mult_gen_v12_0_i2.vhd:59' bound to instance 'core_instance2' of component 'func2_mult_gen_v12_0_i2' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:720]
INFO: [Synth 8-256] done synthesizing module 'func2_xlmult__parameterized2' (13#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:627]
INFO: [Synth 8-638] synthesizing module 'func2_xladdsub' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:383]
INFO: [Synth 8-3491] module 'func2_c_addsub_v12_0_i0' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_c_addsub_v12_0_i0/synth/func2_c_addsub_v12_0_i0.vhd:59' bound to instance 'core_instance0' of component 'func2_c_addsub_v12_0_i0' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:464]
INFO: [Synth 8-638] synthesizing module 'func2_c_addsub_v12_0_i0' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_c_addsub_v12_0_i0/synth/func2_c_addsub_v12_0_i0.vhd:67]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 65 - type: integer 
	Parameter C_B_WIDTH bound to: 65 - type: integer 
	Parameter C_OUT_WIDTH bound to: 65 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 1 - type: integer 
	Parameter C_B_TYPE bound to: 1 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 00000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_c_addsub_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_c_addsub_v12_0_i0/synth/func2_c_addsub_v12_0_i0.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'func2_c_addsub_v12_0_i0' (19#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_c_addsub_v12_0_i0/synth/func2_c_addsub_v12_0_i0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'func2_xladdsub' (20#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:383]
INFO: [Synth 8-638] synthesizing module 'func2_xladdsub__parameterized0' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:383]
INFO: [Synth 8-3491] module 'func2_c_addsub_v12_0_i1' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_c_addsub_v12_0_i1/synth/func2_c_addsub_v12_0_i1.vhd:59' bound to instance 'core_instance1' of component 'func2_c_addsub_v12_0_i1' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:473]
INFO: [Synth 8-638] synthesizing module 'func2_c_addsub_v12_0_i1' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_c_addsub_v12_0_i1/synth/func2_c_addsub_v12_0_i1.vhd:67]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_IMPLEMENTATION bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 82 - type: integer 
	Parameter C_B_WIDTH bound to: 82 - type: integer 
	Parameter C_OUT_WIDTH bound to: 82 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_c_addsub_v12_0_i1/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_c_addsub_v12_0_i1/synth/func2_c_addsub_v12_0_i1.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'func2_c_addsub_v12_0_i1' (21#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/func2_c_addsub_v12_0_i1/synth/func2_c_addsub_v12_0_i1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'func2_xladdsub__parameterized0' (21#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:383]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_7702fbf76d' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:52]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized0' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (21#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized0' (21#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_7702fbf76d' (22#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:52]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_8c86e8049f' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_8c86e8049f' (23#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:140]
INFO: [Synth 8-638] synthesizing module 'func2_xlregister' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:251]
	Parameter width bound to: 64 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:277]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized2' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
	Parameter width bound to: 64 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at 'c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (23#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized2' (23#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'func2_xlregister' (24#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2_entity_declarations.vhd:251]
INFO: [Synth 8-256] done synthesizing module 'func2_struct' (25#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'func2' (26#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/xil_defaultlib/hdl/func2.vhd:415]
INFO: [Synth 8-256] done synthesizing module 'func2_0' (27#1) [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/synth/func2_0.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1129.098 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1129.098 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1129.098 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.220 . Memory (MB): peak = 1129.098 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 340 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/constrs/func2.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/TARIK/Desktop/HDL/ip_catalog/func2.gen/sources_1/ip/func2_0/constrs/func2.xdc] for cell 'U0'
Parsing XDC File [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/func2_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/func2_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1133.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1137.359 ; gain = 3.629
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1137.359 ; gain = 8.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1137.359 ; gain = 8.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/func2_0_synth_1/dont_touch.xdc, line 24).
Applied set_property KEEP_HIERARCHY = SOFT for U0/func2_struct/multiply3/\comp2.core_instance2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/func2_struct/multiply4/\comp2.core_instance2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/func2_struct/multiply5/\comp2.core_instance2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/func2_struct/multiply2/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/func2_struct/multiply1/\comp0.core_instance0 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/func2_struct/adder2/\comp1.core_instance1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/func2_struct/adder1/\comp0.core_instance0 . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1137.359 ; gain = 8.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1137.359 ; gain = 8.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1137.359 ; gain = 8.262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1142.789 ; gain = 13.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 1145.121 ; gain = 16.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1164.250 ; gain = 35.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 1170.004 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1170.004 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1170.004 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1170.004 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1170.004 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1170.004 ; gain = 40.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    28|
|2     |DSP48E1 |    45|
|5     |LUT2    |   224|
|6     |MUXCY   |   126|
|7     |XORCY   |   128|
|8     |FDRE    |   256|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1170.004 ; gain = 40.906
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:54 . Memory (MB): peak = 1170.004 ; gain = 32.645
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:59 . Memory (MB): peak = 1170.004 ; gain = 40.906
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1170.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1185.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 32 instances

Synth Design complete, checksum: faec37d7
INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:07 . Memory (MB): peak = 1185.730 ; gain = 56.633
INFO: [Common 17-1381] The checkpoint 'C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/func2_0_synth_1/func2_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP func2_0, cache-ID = de0640e4f0018a58
INFO: [Coretcl 2-1174] Renamed 55 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/TARIK/Desktop/HDL/ip_catalog/func2.runs/func2_0_synth_1/func2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file func2_0_utilization_synth.rpt -pb func2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 25 23:18:19 2021...
