
Lab6_I2C_RealTimeClock_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058e8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003004  08005a78  08005a78  00006a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008a7c  08008a7c  0000a064  2**0
                  CONTENTS
  4 .ARM          00000008  08008a7c  08008a7c  00009a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008a84  08008a84  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008a84  08008a84  00009a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a88  08008a88  00009a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08008a8c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a064  2**0
                  CONTENTS
 10 .bss          00000504  20000064  20000064  0000a064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000568  20000568  0000a064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012bd4  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000348f  00000000  00000000  0001cc68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001260  00000000  00000000  000200f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e2e  00000000  00000000  00021358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023c68  00000000  00000000  00022186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000187ad  00000000  00000000  00045dee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d07ef  00000000  00000000  0005e59b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0012ed8a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005064  00000000  00000000  0012edd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00133e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005a60 	.word	0x08005a60

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	08005a60 	.word	0x08005a60

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b084      	sub	sp, #16
 80005b0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2108      	movs	r1, #8
 80005b6:	482f      	ldr	r0, [pc, #188]	@ (8000674 <button_scan+0xc8>)
 80005b8:	f002 fb0c 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80005bc:	2201      	movs	r2, #1
 80005be:	2108      	movs	r1, #8
 80005c0:	482c      	ldr	r0, [pc, #176]	@ (8000674 <button_scan+0xc8>)
 80005c2:	f002 fb07 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 80005c6:	230a      	movs	r3, #10
 80005c8:	2202      	movs	r2, #2
 80005ca:	492b      	ldr	r1, [pc, #172]	@ (8000678 <button_scan+0xcc>)
 80005cc:	482b      	ldr	r0, [pc, #172]	@ (800067c <button_scan+0xd0>)
 80005ce:	f003 fc2e 	bl	8003e2e <HAL_SPI_Receive>

	int button_index = 0;
 80005d2:	2300      	movs	r3, #0
 80005d4:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 80005d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80005da:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 80005dc:	2300      	movs	r3, #0
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	e03f      	b.n	8000662 <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	db06      	blt.n	80005f6 <button_scan+0x4a>
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	2b03      	cmp	r3, #3
 80005ec:	dc03      	bgt.n	80005f6 <button_scan+0x4a>
			button_index = i + 4;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	3304      	adds	r3, #4
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	e018      	b.n	8000628 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	2b03      	cmp	r3, #3
 80005fa:	dd07      	ble.n	800060c <button_scan+0x60>
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	2b07      	cmp	r3, #7
 8000600:	dc04      	bgt.n	800060c <button_scan+0x60>
			button_index = 7 - i;
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	f1c3 0307 	rsb	r3, r3, #7
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	e00d      	b.n	8000628 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2b07      	cmp	r3, #7
 8000610:	dd06      	ble.n	8000620 <button_scan+0x74>
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	2b0b      	cmp	r3, #11
 8000616:	dc03      	bgt.n	8000620 <button_scan+0x74>
			button_index = i + 4;
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	3304      	adds	r3, #4
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	e003      	b.n	8000628 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	f1c3 0317 	rsb	r3, r3, #23
 8000626:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 8000628:	4b13      	ldr	r3, [pc, #76]	@ (8000678 <button_scan+0xcc>)
 800062a:	881a      	ldrh	r2, [r3, #0]
 800062c:	897b      	ldrh	r3, [r7, #10]
 800062e:	4013      	ands	r3, r2
 8000630:	b29b      	uxth	r3, r3
 8000632:	2b00      	cmp	r3, #0
 8000634:	d005      	beq.n	8000642 <button_scan+0x96>
			button_count[button_index] = 0;
 8000636:	4a12      	ldr	r2, [pc, #72]	@ (8000680 <button_scan+0xd4>)
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	2100      	movs	r1, #0
 800063c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000640:	e009      	b.n	8000656 <button_scan+0xaa>
		else
			button_count[button_index]++;
 8000642:	4a0f      	ldr	r2, [pc, #60]	@ (8000680 <button_scan+0xd4>)
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800064a:	3301      	adds	r3, #1
 800064c:	b299      	uxth	r1, r3
 800064e:	4a0c      	ldr	r2, [pc, #48]	@ (8000680 <button_scan+0xd4>)
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8000656:	897b      	ldrh	r3, [r7, #10]
 8000658:	085b      	lsrs	r3, r3, #1
 800065a:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	3301      	adds	r3, #1
 8000660:	607b      	str	r3, [r7, #4]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	2b0f      	cmp	r3, #15
 8000666:	ddbc      	ble.n	80005e2 <button_scan+0x36>
	}
}
 8000668:	bf00      	nop
 800066a:	bf00      	nop
 800066c:	3710      	adds	r7, #16
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40020c00 	.word	0x40020c00
 8000678:	200000a0 	.word	0x200000a0
 800067c:	20000330 	.word	0x20000330
 8000680:	20000080 	.word	0x20000080

08000684 <ds3231_init>:
uint8_t ds3231_date = 0;
uint8_t ds3231_day = 0;
uint8_t ds3231_month = 0;
uint8_t ds3231_year = 0;

void ds3231_init() {
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 8000688:	201e      	movs	r0, #30
 800068a:	f001 ff0f 	bl	80024ac <DEC2BCD>
 800068e:	4603      	mov	r3, r0
 8000690:	461a      	mov	r2, r3
 8000692:	4b1c      	ldr	r3, [pc, #112]	@ (8000704 <ds3231_init+0x80>)
 8000694:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 8000696:	2016      	movs	r0, #22
 8000698:	f001 ff08 	bl	80024ac <DEC2BCD>
 800069c:	4603      	mov	r3, r0
 800069e:	461a      	mov	r2, r3
 80006a0:	4b18      	ldr	r3, [pc, #96]	@ (8000704 <ds3231_init+0x80>)
 80006a2:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 80006a4:	2015      	movs	r0, #21
 80006a6:	f001 ff01 	bl	80024ac <DEC2BCD>
 80006aa:	4603      	mov	r3, r0
 80006ac:	461a      	mov	r2, r3
 80006ae:	4b15      	ldr	r3, [pc, #84]	@ (8000704 <ds3231_init+0x80>)
 80006b0:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 80006b2:	2006      	movs	r0, #6
 80006b4:	f001 fefa 	bl	80024ac <DEC2BCD>
 80006b8:	4603      	mov	r3, r0
 80006ba:	461a      	mov	r2, r3
 80006bc:	4b11      	ldr	r3, [pc, #68]	@ (8000704 <ds3231_init+0x80>)
 80006be:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 80006c0:	200f      	movs	r0, #15
 80006c2:	f001 fef3 	bl	80024ac <DEC2BCD>
 80006c6:	4603      	mov	r3, r0
 80006c8:	461a      	mov	r2, r3
 80006ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <ds3231_init+0x80>)
 80006cc:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 80006ce:	2009      	movs	r0, #9
 80006d0:	f001 feec 	bl	80024ac <DEC2BCD>
 80006d4:	4603      	mov	r3, r0
 80006d6:	461a      	mov	r2, r3
 80006d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000704 <ds3231_init+0x80>)
 80006da:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 80006dc:	2017      	movs	r0, #23
 80006de:	f001 fee5 	bl	80024ac <DEC2BCD>
 80006e2:	4603      	mov	r3, r0
 80006e4:	461a      	mov	r2, r3
 80006e6:	4b07      	ldr	r3, [pc, #28]	@ (8000704 <ds3231_init+0x80>)
 80006e8:	719a      	strb	r2, [r3, #6]

	if (HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK) {
 80006ea:	2332      	movs	r3, #50	@ 0x32
 80006ec:	2203      	movs	r2, #3
 80006ee:	21d0      	movs	r1, #208	@ 0xd0
 80006f0:	4805      	ldr	r0, [pc, #20]	@ (8000708 <ds3231_init+0x84>)
 80006f2:	f002 fbcd 	bl	8002e90 <HAL_I2C_IsDeviceReady>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <ds3231_init+0x7c>
		while (1)
 80006fc:	bf00      	nop
 80006fe:	e7fd      	b.n	80006fc <ds3231_init+0x78>
			;
	};
}
 8000700:	bf00      	nop
 8000702:	bd80      	pop	{r7, pc}
 8000704:	200000a4 	.word	0x200000a4
 8000708:	20000100 	.word	0x20000100

0800070c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b08e      	sub	sp, #56	@ 0x38
 8000710:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000712:	f107 031c 	add.w	r3, r7, #28
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
 8000720:	611a      	str	r2, [r3, #16]
 8000722:	615a      	str	r2, [r3, #20]
 8000724:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000726:	463b      	mov	r3, r7
 8000728:	2200      	movs	r2, #0
 800072a:	601a      	str	r2, [r3, #0]
 800072c:	605a      	str	r2, [r3, #4]
 800072e:	609a      	str	r2, [r3, #8]
 8000730:	60da      	str	r2, [r3, #12]
 8000732:	611a      	str	r2, [r3, #16]
 8000734:	615a      	str	r2, [r3, #20]
 8000736:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000738:	4b2f      	ldr	r3, [pc, #188]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800073a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800073e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000740:	4b2d      	ldr	r3, [pc, #180]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000742:	4a2e      	ldr	r2, [pc, #184]	@ (80007fc <MX_FSMC_Init+0xf0>)
 8000744:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000746:	4b2c      	ldr	r3, [pc, #176]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 800074c:	4b2a      	ldr	r3, [pc, #168]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800074e:	2200      	movs	r2, #0
 8000750:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000752:	4b29      	ldr	r3, [pc, #164]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000754:	2200      	movs	r2, #0
 8000756:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000758:	4b27      	ldr	r3, [pc, #156]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800075a:	2210      	movs	r2, #16
 800075c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800075e:	4b26      	ldr	r3, [pc, #152]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000760:	2200      	movs	r2, #0
 8000762:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000764:	4b24      	ldr	r3, [pc, #144]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000766:	2200      	movs	r2, #0
 8000768:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800076a:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800076c:	2200      	movs	r2, #0
 800076e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000770:	4b21      	ldr	r3, [pc, #132]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000772:	2200      	movs	r2, #0
 8000774:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000776:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000778:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800077c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800077e:	4b1e      	ldr	r3, [pc, #120]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000780:	2200      	movs	r2, #0
 8000782:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000784:	4b1c      	ldr	r3, [pc, #112]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000786:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800078a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800078c:	4b1a      	ldr	r3, [pc, #104]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800078e:	2200      	movs	r2, #0
 8000790:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000792:	4b19      	ldr	r3, [pc, #100]	@ (80007f8 <MX_FSMC_Init+0xec>)
 8000794:	2200      	movs	r2, #0
 8000796:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000798:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <MX_FSMC_Init+0xec>)
 800079a:	2200      	movs	r2, #0
 800079c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 800079e:	230f      	movs	r3, #15
 80007a0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80007a2:	230f      	movs	r3, #15
 80007a4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80007a6:	233c      	movs	r3, #60	@ 0x3c
 80007a8:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 80007aa:	2300      	movs	r3, #0
 80007ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 80007ae:	2310      	movs	r3, #16
 80007b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 80007b2:	2311      	movs	r3, #17
 80007b4:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80007b6:	2300      	movs	r3, #0
 80007b8:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80007ba:	2308      	movs	r3, #8
 80007bc:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80007be:	230f      	movs	r3, #15
 80007c0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80007c2:	2309      	movs	r3, #9
 80007c4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80007ca:	2310      	movs	r3, #16
 80007cc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80007ce:	2311      	movs	r3, #17
 80007d0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80007d6:	463a      	mov	r2, r7
 80007d8:	f107 031c 	add.w	r3, r7, #28
 80007dc:	4619      	mov	r1, r3
 80007de:	4806      	ldr	r0, [pc, #24]	@ (80007f8 <MX_FSMC_Init+0xec>)
 80007e0:	f003 ff08 	bl	80045f4 <HAL_SRAM_Init>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d001      	beq.n	80007ee <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80007ea:	f001 fbd7 	bl	8001f9c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80007ee:	bf00      	nop
 80007f0:	3738      	adds	r7, #56	@ 0x38
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	200000ac 	.word	0x200000ac
 80007fc:	a0000104 	.word	0xa0000104

08000800 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000800:	b580      	push	{r7, lr}
 8000802:	b086      	sub	sp, #24
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	60da      	str	r2, [r3, #12]
 8000812:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000814:	4b1c      	ldr	r3, [pc, #112]	@ (8000888 <HAL_FSMC_MspInit+0x88>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	2b00      	cmp	r3, #0
 800081a:	d131      	bne.n	8000880 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 800081c:	4b1a      	ldr	r3, [pc, #104]	@ (8000888 <HAL_FSMC_MspInit+0x88>)
 800081e:	2201      	movs	r2, #1
 8000820:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	603b      	str	r3, [r7, #0]
 8000826:	4b19      	ldr	r3, [pc, #100]	@ (800088c <HAL_FSMC_MspInit+0x8c>)
 8000828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800082a:	4a18      	ldr	r2, [pc, #96]	@ (800088c <HAL_FSMC_MspInit+0x8c>)
 800082c:	f043 0301 	orr.w	r3, r3, #1
 8000830:	6393      	str	r3, [r2, #56]	@ 0x38
 8000832:	4b16      	ldr	r3, [pc, #88]	@ (800088c <HAL_FSMC_MspInit+0x8c>)
 8000834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000836:	f003 0301 	and.w	r3, r3, #1
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 800083e:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8000842:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000844:	2302      	movs	r3, #2
 8000846:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800084c:	2303      	movs	r3, #3
 800084e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000850:	230c      	movs	r3, #12
 8000852:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000854:	1d3b      	adds	r3, r7, #4
 8000856:	4619      	mov	r1, r3
 8000858:	480d      	ldr	r0, [pc, #52]	@ (8000890 <HAL_FSMC_MspInit+0x90>)
 800085a:	f002 f81f 	bl	800289c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 800085e:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8000862:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000864:	2302      	movs	r3, #2
 8000866:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000868:	2300      	movs	r3, #0
 800086a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800086c:	2303      	movs	r3, #3
 800086e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000870:	230c      	movs	r3, #12
 8000872:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000874:	1d3b      	adds	r3, r7, #4
 8000876:	4619      	mov	r1, r3
 8000878:	4806      	ldr	r0, [pc, #24]	@ (8000894 <HAL_FSMC_MspInit+0x94>)
 800087a:	f002 f80f 	bl	800289c <HAL_GPIO_Init>
 800087e:	e000      	b.n	8000882 <HAL_FSMC_MspInit+0x82>
    return;
 8000880:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000882:	3718      	adds	r7, #24
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	200000fc 	.word	0x200000fc
 800088c:	40023800 	.word	0x40023800
 8000890:	40021000 	.word	0x40021000
 8000894:	40020c00 	.word	0x40020c00

08000898 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80008a0:	f7ff ffae 	bl	8000800 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80008a4:	bf00      	nop
 80008a6:	3708      	adds	r7, #8
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}

080008ac <game_init_state>:


/**
 * @brief Initializes the game state for a new game or level.
 */
void game_init_state(GameState *state) {
 80008ac:	b480      	push	{r7}
 80008ae:	b089      	sub	sp, #36	@ 0x24
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
    // 1. Initialize Paddle
    state->paddle.width = 70;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2246      	movs	r2, #70	@ 0x46
 80008b8:	f8a3 21ba 	strh.w	r2, [r3, #442]	@ 0x1ba
    state->paddle.height = 10;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	220a      	movs	r2, #10
 80008c0:	f8a3 21bc 	strh.w	r2, [r3, #444]	@ 0x1bc
    state->paddle.x = (SCREEN_WIDTH - state->paddle.width) / 2.0f;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	f8b3 31ba 	ldrh.w	r3, [r3, #442]	@ 0x1ba
 80008ca:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 80008ce:	ee07 3a90 	vmov	s15, r3
 80008d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80008d6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80008da:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008e2:	ee17 3a90 	vmov	r3, s15
 80008e6:	b29a      	uxth	r2, r3
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	f8a3 21b4 	strh.w	r2, [r3, #436]	@ 0x1b4
    state->paddle.prev_x = state->paddle.x;
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	f8b3 21b4 	ldrh.w	r2, [r3, #436]	@ 0x1b4
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	f8a3 21b8 	strh.w	r2, [r3, #440]	@ 0x1b8
    state->paddle.y = SCREEN_HEIGHT - state->paddle.height - 5;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	f8b3 31bc 	ldrh.w	r3, [r3, #444]	@ 0x1bc
 8000900:	f5c3 739d 	rsb	r3, r3, #314	@ 0x13a
 8000904:	3301      	adds	r3, #1
 8000906:	b29a      	uxth	r2, r3
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	f8a3 21b6 	strh.w	r2, [r3, #438]	@ 0x1b6
    state->paddle.color = WHITE;
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000914:	f8a3 21be 	strh.w	r2, [r3, #446]	@ 0x1be

    // 2. Initialize Ball
    state->ball.radius = 7;
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	2207      	movs	r2, #7
 800091c:	f883 21b2 	strb.w	r2, [r3, #434]	@ 0x1b2
    state->ball.x = state->paddle.x + state->paddle.width / 2.0f;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	f8b3 31b4 	ldrh.w	r3, [r3, #436]	@ 0x1b4
 8000926:	ee07 3a90 	vmov	s15, r3
 800092a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	f8b3 31ba 	ldrh.w	r3, [r3, #442]	@ 0x1ba
 8000934:	ee07 3a90 	vmov	s15, r3
 8000938:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800093c:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 8000940:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8000944:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000948:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800094c:	ee17 3a90 	vmov	r3, s15
 8000950:	b21a      	sxth	r2, r3
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	f8a3 21a4 	strh.w	r2, [r3, #420]	@ 0x1a4
    state->ball.prev_x = state->ball.x;
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	f9b3 21a4 	ldrsh.w	r2, [r3, #420]	@ 0x1a4
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	f8a3 21a8 	strh.w	r2, [r3, #424]	@ 0x1a8
    state->ball.y = state->paddle.y - state->ball.radius - 1;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	f8b3 31b6 	ldrh.w	r3, [r3, #438]	@ 0x1b6
 800096a:	687a      	ldr	r2, [r7, #4]
 800096c:	f892 21b2 	ldrb.w	r2, [r2, #434]	@ 0x1b2
 8000970:	1a9b      	subs	r3, r3, r2
 8000972:	b29b      	uxth	r3, r3
 8000974:	3b01      	subs	r3, #1
 8000976:	b29b      	uxth	r3, r3
 8000978:	b21a      	sxth	r2, r3
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	f8a3 21a6 	strh.w	r2, [r3, #422]	@ 0x1a6
    state->ball.prev_y = state->ball.y;
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	f9b3 21a6 	ldrsh.w	r2, [r3, #422]	@ 0x1a6
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	f8a3 21aa 	strh.w	r2, [r3, #426]	@ 0x1aa
    state->ball.dx = 2.0f;  // Initial velocity
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	2202      	movs	r2, #2
 8000990:	f8a3 21ac 	strh.w	r2, [r3, #428]	@ 0x1ac
    state->ball.dy = -2.0f;
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800099a:	f8a3 21ae 	strh.w	r2, [r3, #430]	@ 0x1ae
    state->ball.color = WHITE;
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009a4:	f8a3 21b0 	strh.w	r2, [r3, #432]	@ 0x1b0

    // 3. Initialize Score and Lives
    state->score = 0;
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	2200      	movs	r2, #0
 80009ac:	f8c3 21c0 	str.w	r2, [r3, #448]	@ 0x1c0
    state->lives = 3;
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	2203      	movs	r2, #3
 80009b4:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    state->status = GAME_PLAYING;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	2201      	movs	r2, #1
 80009bc:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5

    // 4. Initialize Bricks
    uint16_t brick_colors[BRICK_ROWS] = {BLUE, RED, YELLOW, GREEN, MAGENTA};
 80009c0:	4a34      	ldr	r2, [pc, #208]	@ (8000a94 <game_init_state+0x1e8>)
 80009c2:	f107 0308 	add.w	r3, r7, #8
 80009c6:	ca07      	ldmia	r2, {r0, r1, r2}
 80009c8:	c303      	stmia	r3!, {r0, r1}
 80009ca:	801a      	strh	r2, [r3, #0]
    for (int row = 0; row < BRICK_ROWS; row++) {
 80009cc:	2300      	movs	r3, #0
 80009ce:	61fb      	str	r3, [r7, #28]
 80009d0:	e055      	b.n	8000a7e <game_init_state+0x1d2>
        for (int col = 0; col < BRICK_COLS; col++) {
 80009d2:	2300      	movs	r3, #0
 80009d4:	61bb      	str	r3, [r7, #24]
 80009d6:	e04c      	b.n	8000a72 <game_init_state+0x1c6>
            Brick *brick = &state->bricks[row][col];
 80009d8:	69ba      	ldr	r2, [r7, #24]
 80009da:	4613      	mov	r3, r2
 80009dc:	005b      	lsls	r3, r3, #1
 80009de:	4413      	add	r3, r2
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	69fa      	ldr	r2, [r7, #28]
 80009e4:	2154      	movs	r1, #84	@ 0x54
 80009e6:	fb01 f202 	mul.w	r2, r1, r2
 80009ea:	4413      	add	r3, r2
 80009ec:	687a      	ldr	r2, [r7, #4]
 80009ee:	4413      	add	r3, r2
 80009f0:	617b      	str	r3, [r7, #20]
            brick->width = BRICK_WIDTH;
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	2220      	movs	r2, #32
 80009f6:	809a      	strh	r2, [r3, #4]
            brick->height = BRICK_HEIGHT;
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	2210      	movs	r2, #16
 80009fc:	80da      	strh	r2, [r3, #6]
            brick->x = GRID_PADDING_X + col * (BRICK_WIDTH + BRICK_GAP);
 80009fe:	69bb      	ldr	r3, [r7, #24]
 8000a00:	b29b      	uxth	r3, r3
 8000a02:	461a      	mov	r2, r3
 8000a04:	0112      	lsls	r2, r2, #4
 8000a06:	4413      	add	r3, r2
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	b29b      	uxth	r3, r3
 8000a0c:	3302      	adds	r3, #2
 8000a0e:	b29a      	uxth	r2, r3
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	801a      	strh	r2, [r3, #0]
            brick->y = GRID_START_Y + row * (BRICK_HEIGHT + BRICK_GAP); // Corrected
 8000a14:	69fb      	ldr	r3, [r7, #28]
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	461a      	mov	r2, r3
 8000a1a:	00d2      	lsls	r2, r2, #3
 8000a1c:	4413      	add	r3, r2
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	3332      	adds	r3, #50	@ 0x32
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	805a      	strh	r2, [r3, #2]
            brick->color = brick_colors[row];
 8000a2a:	69fb      	ldr	r3, [r7, #28]
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	3320      	adds	r3, #32
 8000a30:	443b      	add	r3, r7
 8000a32:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	811a      	strh	r2, [r3, #8]
            brick->state = BRICK_STATE_ACTIVE;
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	729a      	strb	r2, [r3, #10]
            brick->special = BRICK_SPECIAL_NONE;
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	2200      	movs	r2, #0
 8000a44:	72da      	strb	r2, [r3, #11]

            // Assign special bricks as per user request
            if (row == 1 && col == 3) { // Example: Brick with extra ball
 8000a46:	69fb      	ldr	r3, [r7, #28]
 8000a48:	2b01      	cmp	r3, #1
 8000a4a:	d106      	bne.n	8000a5a <game_init_state+0x1ae>
 8000a4c:	69bb      	ldr	r3, [r7, #24]
 8000a4e:	2b03      	cmp	r3, #3
 8000a50:	d103      	bne.n	8000a5a <game_init_state+0x1ae>
                brick->special = BRICK_SPECIAL_BALL;
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	2201      	movs	r2, #1
 8000a56:	72da      	strb	r2, [r3, #11]
 8000a58:	e008      	b.n	8000a6c <game_init_state+0x1c0>
            } else if (row == 2 && col == 4) { // Example: Brick with power-up
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	2b02      	cmp	r3, #2
 8000a5e:	d105      	bne.n	8000a6c <game_init_state+0x1c0>
 8000a60:	69bb      	ldr	r3, [r7, #24]
 8000a62:	2b04      	cmp	r3, #4
 8000a64:	d102      	bne.n	8000a6c <game_init_state+0x1c0>
                brick->special = BRICK_SPECIAL_PLUS;
 8000a66:	697b      	ldr	r3, [r7, #20]
 8000a68:	2202      	movs	r2, #2
 8000a6a:	72da      	strb	r2, [r3, #11]
        for (int col = 0; col < BRICK_COLS; col++) {
 8000a6c:	69bb      	ldr	r3, [r7, #24]
 8000a6e:	3301      	adds	r3, #1
 8000a70:	61bb      	str	r3, [r7, #24]
 8000a72:	69bb      	ldr	r3, [r7, #24]
 8000a74:	2b06      	cmp	r3, #6
 8000a76:	ddaf      	ble.n	80009d8 <game_init_state+0x12c>
    for (int row = 0; row < BRICK_ROWS; row++) {
 8000a78:	69fb      	ldr	r3, [r7, #28]
 8000a7a:	3301      	adds	r3, #1
 8000a7c:	61fb      	str	r3, [r7, #28]
 8000a7e:	69fb      	ldr	r3, [r7, #28]
 8000a80:	2b04      	cmp	r3, #4
 8000a82:	dda6      	ble.n	80009d2 <game_init_state+0x126>
            }
        }
    }
}
 8000a84:	bf00      	nop
 8000a86:	bf00      	nop
 8000a88:	3724      	adds	r7, #36	@ 0x24
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	08005a78 	.word	0x08005a78

08000a98 <game_draw_initial_scene>:

/**
 * @brief Draws the entire game screen for the first time.
 * This function clears the screen and draws all static and dynamic elements.
 */
void game_draw_initial_scene(const GameState *state) {
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b082      	sub	sp, #8
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
    lcd_clear(BLACK);
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f000 fbfb 	bl	800129c <lcd_clear>
    draw_ui_bar(state->lives, state->score);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	f893 21c4 	ldrb.w	r2, [r3, #452]	@ 0x1c4
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f8d3 31c0 	ldr.w	r3, [r3, #448]	@ 0x1c0
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	4610      	mov	r0, r2
 8000ab6:	f000 f8d5 	bl	8000c64 <draw_ui_bar>
    draw_game_border();
 8000aba:	f000 f913 	bl	8000ce4 <draw_game_border>
    draw_bricks(state->bricks);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f000 f91f 	bl	8000d04 <draw_bricks>
    draw_paddle(&state->paddle);
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f503 73da 	add.w	r3, r3, #436	@ 0x1b4
 8000acc:	4618      	mov	r0, r3
 8000ace:	f000 f9c0 	bl	8000e52 <draw_paddle>
    draw_ball(&state->ball);
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	f503 73d2 	add.w	r3, r3, #420	@ 0x1a4
 8000ad8:	4618      	mov	r0, r3
 8000ada:	f000 f9d9 	bl	8000e90 <draw_ball>
}
 8000ade:	bf00      	nop
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}

08000ae6 <game_update_screen>:

/**
 * @brief Updates moving objects on the screen efficiently without flickering.
 * Erases objects at their previous positions and redraws them at new positions.
 */
void game_update_screen(GameState *state) {
 8000ae6:	b590      	push	{r4, r7, lr}
 8000ae8:	b085      	sub	sp, #20
 8000aea:	af02      	add	r7, sp, #8
 8000aec:	6078      	str	r0, [r7, #4]
    // Erase old paddle
    lcd_fill(state->paddle.prev_x, state->paddle.y, state->paddle.prev_x + state->paddle.width, state->paddle.y + state->paddle.height, BLACK);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	f8b3 01b8 	ldrh.w	r0, [r3, #440]	@ 0x1b8
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f8b3 11b6 	ldrh.w	r1, [r3, #438]	@ 0x1b6
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	f8b3 21b8 	ldrh.w	r2, [r3, #440]	@ 0x1b8
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	f8b3 31ba 	ldrh.w	r3, [r3, #442]	@ 0x1ba
 8000b06:	4413      	add	r3, r2
 8000b08:	b29c      	uxth	r4, r3
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	f8b3 21b6 	ldrh.w	r2, [r3, #438]	@ 0x1b6
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	f8b3 31bc 	ldrh.w	r3, [r3, #444]	@ 0x1bc
 8000b16:	4413      	add	r3, r2
 8000b18:	b29b      	uxth	r3, r3
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	9200      	str	r2, [sp, #0]
 8000b1e:	4622      	mov	r2, r4
 8000b20:	f000 fbee 	bl	8001300 <lcd_fill>

    // Erase old ball
    lcd_draw_circle(state->ball.prev_x, state->ball.prev_y, BLACK, state->ball.radius, 1);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f9b3 31a8 	ldrsh.w	r3, [r3, #424]	@ 0x1a8
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	f9b3 31aa 	ldrsh.w	r3, [r3, #426]	@ 0x1aa
 8000b32:	4619      	mov	r1, r3
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	f893 31b2 	ldrb.w	r3, [r3, #434]	@ 0x1b2
 8000b3a:	461a      	mov	r2, r3
 8000b3c:	2301      	movs	r3, #1
 8000b3e:	9300      	str	r3, [sp, #0]
 8000b40:	4613      	mov	r3, r2
 8000b42:	2200      	movs	r2, #0
 8000b44:	f000 ffc1 	bl	8001aca <lcd_draw_circle>

    // Draw new paddle and ball
    draw_paddle(&state->paddle);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	f503 73da 	add.w	r3, r3, #436	@ 0x1b4
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 f97f 	bl	8000e52 <draw_paddle>
    draw_ball(&state->ball);
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	f503 73d2 	add.w	r3, r3, #420	@ 0x1a4
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	f000 f998 	bl	8000e90 <draw_ball>

    // Update previous positions for the next frame
    state->paddle.prev_x = state->paddle.x;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f8b3 21b4 	ldrh.w	r2, [r3, #436]	@ 0x1b4
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	f8a3 21b8 	strh.w	r2, [r3, #440]	@ 0x1b8
    state->ball.prev_x = state->ball.x;
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	f9b3 21a4 	ldrsh.w	r2, [r3, #420]	@ 0x1a4
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	f8a3 21a8 	strh.w	r2, [r3, #424]	@ 0x1a8
    state->ball.prev_y = state->ball.y;
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	f9b3 21a6 	ldrsh.w	r2, [r3, #422]	@ 0x1a6
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	f8a3 21aa 	strh.w	r2, [r3, #426]	@ 0x1aa
}
 8000b84:	bf00      	nop
 8000b86:	370c      	adds	r7, #12
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd90      	pop	{r4, r7, pc}

08000b8c <game_draw_pause_screen>:
}

/**
 * @brief Displays the pause screen.
 */
void game_draw_pause_screen(const GameState *state) {
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b090      	sub	sp, #64	@ 0x40
 8000b90:	af04      	add	r7, sp, #16
 8000b92:	6078      	str	r0, [r7, #4]
    // Draw a semi-transparent overlay (optional, if you have blending)
    // For now, just a solid color box
    lcd_fill(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, DARKGRAY);
 8000b94:	f243 1386 	movw	r3, #12678	@ 0x3186
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	23dc      	movs	r3, #220	@ 0xdc
 8000b9c:	22c8      	movs	r2, #200	@ 0xc8
 8000b9e:	2164      	movs	r1, #100	@ 0x64
 8000ba0:	2028      	movs	r0, #40	@ 0x28
 8000ba2:	f000 fbad 	bl	8001300 <lcd_fill>
    lcd_draw_rectangle(40, 100, SCREEN_WIDTH - 40, SCREEN_HEIGHT - 100, WHITE);
 8000ba6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000baa:	9300      	str	r3, [sp, #0]
 8000bac:	23dc      	movs	r3, #220	@ 0xdc
 8000bae:	22c8      	movs	r2, #200	@ 0xc8
 8000bb0:	2164      	movs	r1, #100	@ 0x64
 8000bb2:	2028      	movs	r0, #40	@ 0x28
 8000bb4:	f000 fc75 	bl	80014a2 <lcd_draw_rectangle>

    // Show "PAUSED" text
    lcd_show_string_center(0, 120, "PAUSED", WHITE, DARKGRAY, 24, 1);
 8000bb8:	2301      	movs	r3, #1
 8000bba:	9302      	str	r3, [sp, #8]
 8000bbc:	2318      	movs	r3, #24
 8000bbe:	9301      	str	r3, [sp, #4]
 8000bc0:	f243 1386 	movw	r3, #12678	@ 0x3186
 8000bc4:	9300      	str	r3, [sp, #0]
 8000bc6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bca:	4a1d      	ldr	r2, [pc, #116]	@ (8000c40 <game_draw_pause_screen+0xb4>)
 8000bcc:	2178      	movs	r1, #120	@ 0x78
 8000bce:	2000      	movs	r0, #0
 8000bd0:	f001 f84c 	bl	8001c6c <lcd_show_string_center>

    // Show current score
    char score_str[20];
    sprintf(score_str, "Score: %05lu", state->score);
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	f8d3 21c0 	ldr.w	r2, [r3, #448]	@ 0x1c0
 8000bda:	f107 031c 	add.w	r3, r7, #28
 8000bde:	4919      	ldr	r1, [pc, #100]	@ (8000c44 <game_draw_pause_screen+0xb8>)
 8000be0:	4618      	mov	r0, r3
 8000be2:	f004 fa9d 	bl	8005120 <siprintf>
    lcd_show_string_center(0, 160, score_str, WHITE, DARKGRAY, 16, 0);
 8000be6:	f107 021c 	add.w	r2, r7, #28
 8000bea:	2300      	movs	r3, #0
 8000bec:	9302      	str	r3, [sp, #8]
 8000bee:	2310      	movs	r3, #16
 8000bf0:	9301      	str	r3, [sp, #4]
 8000bf2:	f243 1386 	movw	r3, #12678	@ 0x3186
 8000bf6:	9300      	str	r3, [sp, #0]
 8000bf8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bfc:	21a0      	movs	r1, #160	@ 0xa0
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f001 f834 	bl	8001c6c <lcd_show_string_center>

    // Show current lives
    char lives_str[15];
    sprintf(lives_str, "Lives: %d", state->lives);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	f893 31c4 	ldrb.w	r3, [r3, #452]	@ 0x1c4
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	f107 030c 	add.w	r3, r7, #12
 8000c10:	490d      	ldr	r1, [pc, #52]	@ (8000c48 <game_draw_pause_screen+0xbc>)
 8000c12:	4618      	mov	r0, r3
 8000c14:	f004 fa84 	bl	8005120 <siprintf>
    lcd_show_string_center(0, 180, lives_str, WHITE, DARKGRAY, 16, 0);
 8000c18:	f107 020c 	add.w	r2, r7, #12
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	9302      	str	r3, [sp, #8]
 8000c20:	2310      	movs	r3, #16
 8000c22:	9301      	str	r3, [sp, #4]
 8000c24:	f243 1386 	movw	r3, #12678	@ 0x3186
 8000c28:	9300      	str	r3, [sp, #0]
 8000c2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c2e:	21b4      	movs	r1, #180	@ 0xb4
 8000c30:	2000      	movs	r0, #0
 8000c32:	f001 f81b 	bl	8001c6c <lcd_show_string_center>
}
 8000c36:	bf00      	nop
 8000c38:	3730      	adds	r7, #48	@ 0x30
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	08005a84 	.word	0x08005a84
 8000c44:	08005a8c 	.word	0x08005a8c
 8000c48:	08005a9c 	.word	0x08005a9c

08000c4c <game_clear_pause_screen>:

/**
 * @brief Clears the pause screen and redraws the game elements.
 */
void game_clear_pause_screen(const GameState *state) {
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
    // Simply redraw the entire scene
    game_draw_initial_scene(state);
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f7ff ff1f 	bl	8000a98 <game_draw_initial_scene>
}
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
	...

08000c64 <draw_ui_bar>:

// --- Private Drawing Functions ---

static void draw_ui_bar(uint8_t lives, uint32_t score) {
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08a      	sub	sp, #40	@ 0x28
 8000c68:	af04      	add	r7, sp, #16
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	6039      	str	r1, [r7, #0]
 8000c6e:	71fb      	strb	r3, [r7, #7]
    // Draw lives as filled circles
    for (int i = 0; i < 3; i++) {
 8000c70:	2300      	movs	r3, #0
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	e017      	b.n	8000ca6 <draw_ui_bar+0x42>
        // Draw filled circle if lives > i, otherwise hollow
        lcd_draw_circle(15 + i * 20, 10, WHITE, 5, (i < lives));
 8000c76:	697a      	ldr	r2, [r7, #20]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	4413      	add	r3, r2
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	f103 000f 	add.w	r0, r3, #15
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	697a      	ldr	r2, [r7, #20]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	bfb4      	ite	lt
 8000c8c:	2301      	movlt	r3, #1
 8000c8e:	2300      	movge	r3, #0
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	9300      	str	r3, [sp, #0]
 8000c94:	2305      	movs	r3, #5
 8000c96:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c9a:	210a      	movs	r1, #10
 8000c9c:	f000 ff15 	bl	8001aca <lcd_draw_circle>
    for (int i = 0; i < 3; i++) {
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	617b      	str	r3, [r7, #20]
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	2b02      	cmp	r3, #2
 8000caa:	dde4      	ble.n	8000c76 <draw_ui_bar+0x12>
    }

    // Draw score (example format)
    char score_str[10];
    sprintf(score_str, "%05lu", score);
 8000cac:	f107 0308 	add.w	r3, r7, #8
 8000cb0:	683a      	ldr	r2, [r7, #0]
 8000cb2:	490b      	ldr	r1, [pc, #44]	@ (8000ce0 <draw_ui_bar+0x7c>)
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f004 fa33 	bl	8005120 <siprintf>
    lcd_show_string_center(0, 2, score_str, WHITE, BLACK, 16, 0);
 8000cba:	f107 0208 	add.w	r2, r7, #8
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	9302      	str	r3, [sp, #8]
 8000cc2:	2310      	movs	r3, #16
 8000cc4:	9301      	str	r3, [sp, #4]
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	9300      	str	r3, [sp, #0]
 8000cca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cce:	2102      	movs	r1, #2
 8000cd0:	2000      	movs	r0, #0
 8000cd2:	f000 ffcb 	bl	8001c6c <lcd_show_string_center>
}
 8000cd6:	bf00      	nop
 8000cd8:	3718      	adds	r7, #24
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	08005aa8 	.word	0x08005aa8

08000ce4 <draw_game_border>:

static void draw_game_border(void) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af02      	add	r7, sp, #8
    lcd_draw_rectangle(0, UI_BAR_HEIGHT, SCREEN_WIDTH - 1, SCREEN_HEIGHT - 1, WHITE);
 8000cea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cee:	9300      	str	r3, [sp, #0]
 8000cf0:	f240 133f 	movw	r3, #319	@ 0x13f
 8000cf4:	22ef      	movs	r2, #239	@ 0xef
 8000cf6:	211e      	movs	r1, #30
 8000cf8:	2000      	movs	r0, #0
 8000cfa:	f000 fbd2 	bl	80014a2 <lcd_draw_rectangle>
}
 8000cfe:	bf00      	nop
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <draw_bricks>:

static void draw_bricks(const Brick bricks[BRICK_ROWS][BRICK_COLS]) {
 8000d04:	b590      	push	{r4, r7, lr}
 8000d06:	b089      	sub	sp, #36	@ 0x24
 8000d08:	af02      	add	r7, sp, #8
 8000d0a:	6078      	str	r0, [r7, #4]
    for (int row = 0; row < BRICK_ROWS; row++) {
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	617b      	str	r3, [r7, #20]
 8000d10:	e096      	b.n	8000e40 <draw_bricks+0x13c>
        for (int col = 0; col < BRICK_COLS; col++) {
 8000d12:	2300      	movs	r3, #0
 8000d14:	613b      	str	r3, [r7, #16]
 8000d16:	e08c      	b.n	8000e32 <draw_bricks+0x12e>
            const Brick *brick = &bricks[row][col];
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	2254      	movs	r2, #84	@ 0x54
 8000d1c:	fb02 f303 	mul.w	r3, r2, r3
 8000d20:	687a      	ldr	r2, [r7, #4]
 8000d22:	18d1      	adds	r1, r2, r3
 8000d24:	693a      	ldr	r2, [r7, #16]
 8000d26:	4613      	mov	r3, r2
 8000d28:	005b      	lsls	r3, r3, #1
 8000d2a:	4413      	add	r3, r2
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	440b      	add	r3, r1
 8000d30:	60fb      	str	r3, [r7, #12]
            if (brick->state == BRICK_STATE_ACTIVE) {
 8000d32:	68fb      	ldr	r3, [r7, #12]
 8000d34:	7a9b      	ldrb	r3, [r3, #10]
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d178      	bne.n	8000e2c <draw_bricks+0x128>
                // Draw the main brick body
                lcd_fill(brick->x, brick->y, brick->x + brick->width, brick->y + brick->height, brick->color);
 8000d3a:	68fb      	ldr	r3, [r7, #12]
 8000d3c:	8818      	ldrh	r0, [r3, #0]
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	8859      	ldrh	r1, [r3, #2]
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	881a      	ldrh	r2, [r3, #0]
 8000d46:	68fb      	ldr	r3, [r7, #12]
 8000d48:	889b      	ldrh	r3, [r3, #4]
 8000d4a:	4413      	add	r3, r2
 8000d4c:	b29c      	uxth	r4, r3
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	885a      	ldrh	r2, [r3, #2]
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	88db      	ldrh	r3, [r3, #6]
 8000d56:	4413      	add	r3, r2
 8000d58:	b29a      	uxth	r2, r3
 8000d5a:	68fb      	ldr	r3, [r7, #12]
 8000d5c:	891b      	ldrh	r3, [r3, #8]
 8000d5e:	9300      	str	r3, [sp, #0]
 8000d60:	4613      	mov	r3, r2
 8000d62:	4622      	mov	r2, r4
 8000d64:	f000 facc 	bl	8001300 <lcd_fill>

                // Draw special features if any
                switch (brick->special) {
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	7adb      	ldrb	r3, [r3, #11]
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d002      	beq.n	8000d76 <draw_bricks+0x72>
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d018      	beq.n	8000da6 <draw_bricks+0xa2>
                        lcd_draw_line(brick->x + 3, brick->y + brick->height / 2, brick->x + brick->width - 3, brick->y + brick->height / 2, BLACK);
                        break;
                    case BRICK_SPECIAL_NONE:
                    default:
                        // No special feature
                        break;
 8000d74:	e05a      	b.n	8000e2c <draw_bricks+0x128>
                        lcd_draw_circle(brick->x + brick->width / 2, brick->y + brick->height / 2, WHITE, 6, 0);
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	881b      	ldrh	r3, [r3, #0]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	889b      	ldrh	r3, [r3, #4]
 8000d80:	085b      	lsrs	r3, r3, #1
 8000d82:	b29b      	uxth	r3, r3
 8000d84:	18d0      	adds	r0, r2, r3
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	885b      	ldrh	r3, [r3, #2]
 8000d8a:	461a      	mov	r2, r3
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	88db      	ldrh	r3, [r3, #6]
 8000d90:	085b      	lsrs	r3, r3, #1
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	18d1      	adds	r1, r2, r3
 8000d96:	2300      	movs	r3, #0
 8000d98:	9300      	str	r3, [sp, #0]
 8000d9a:	2306      	movs	r3, #6
 8000d9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000da0:	f000 fe93 	bl	8001aca <lcd_draw_circle>
                        break;
 8000da4:	e042      	b.n	8000e2c <draw_bricks+0x128>
                        lcd_draw_line(brick->x + brick->width / 2, brick->y + 3, brick->x + brick->width / 2, brick->y + brick->height - 3, BLACK);
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	881a      	ldrh	r2, [r3, #0]
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	889b      	ldrh	r3, [r3, #4]
 8000dae:	085b      	lsrs	r3, r3, #1
 8000db0:	b29b      	uxth	r3, r3
 8000db2:	4413      	add	r3, r2
 8000db4:	b298      	uxth	r0, r3
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	885b      	ldrh	r3, [r3, #2]
 8000dba:	3303      	adds	r3, #3
 8000dbc:	b299      	uxth	r1, r3
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	881a      	ldrh	r2, [r3, #0]
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	889b      	ldrh	r3, [r3, #4]
 8000dc6:	085b      	lsrs	r3, r3, #1
 8000dc8:	b29b      	uxth	r3, r3
 8000dca:	4413      	add	r3, r2
 8000dcc:	b29c      	uxth	r4, r3
 8000dce:	68fb      	ldr	r3, [r7, #12]
 8000dd0:	885a      	ldrh	r2, [r3, #2]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	88db      	ldrh	r3, [r3, #6]
 8000dd6:	4413      	add	r3, r2
 8000dd8:	b29b      	uxth	r3, r3
 8000dda:	3b03      	subs	r3, #3
 8000ddc:	b29b      	uxth	r3, r3
 8000dde:	2200      	movs	r2, #0
 8000de0:	9200      	str	r2, [sp, #0]
 8000de2:	4622      	mov	r2, r4
 8000de4:	f000 fad9 	bl	800139a <lcd_draw_line>
                        lcd_draw_line(brick->x + 3, brick->y + brick->height / 2, brick->x + brick->width - 3, brick->y + brick->height / 2, BLACK);
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	881b      	ldrh	r3, [r3, #0]
 8000dec:	3303      	adds	r3, #3
 8000dee:	b298      	uxth	r0, r3
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	885a      	ldrh	r2, [r3, #2]
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	88db      	ldrh	r3, [r3, #6]
 8000df8:	085b      	lsrs	r3, r3, #1
 8000dfa:	b29b      	uxth	r3, r3
 8000dfc:	4413      	add	r3, r2
 8000dfe:	b299      	uxth	r1, r3
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	881a      	ldrh	r2, [r3, #0]
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	889b      	ldrh	r3, [r3, #4]
 8000e08:	4413      	add	r3, r2
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	3b03      	subs	r3, #3
 8000e0e:	b29c      	uxth	r4, r3
 8000e10:	68fb      	ldr	r3, [r7, #12]
 8000e12:	885a      	ldrh	r2, [r3, #2]
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	88db      	ldrh	r3, [r3, #6]
 8000e18:	085b      	lsrs	r3, r3, #1
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	4413      	add	r3, r2
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	2200      	movs	r2, #0
 8000e22:	9200      	str	r2, [sp, #0]
 8000e24:	4622      	mov	r2, r4
 8000e26:	f000 fab8 	bl	800139a <lcd_draw_line>
                        break;
 8000e2a:	bf00      	nop
        for (int col = 0; col < BRICK_COLS; col++) {
 8000e2c:	693b      	ldr	r3, [r7, #16]
 8000e2e:	3301      	adds	r3, #1
 8000e30:	613b      	str	r3, [r7, #16]
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	2b06      	cmp	r3, #6
 8000e36:	f77f af6f 	ble.w	8000d18 <draw_bricks+0x14>
    for (int row = 0; row < BRICK_ROWS; row++) {
 8000e3a:	697b      	ldr	r3, [r7, #20]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	617b      	str	r3, [r7, #20]
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	2b04      	cmp	r3, #4
 8000e44:	f77f af65 	ble.w	8000d12 <draw_bricks+0xe>
                }
            }
        }
    }
}
 8000e48:	bf00      	nop
 8000e4a:	bf00      	nop
 8000e4c:	371c      	adds	r7, #28
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bd90      	pop	{r4, r7, pc}

08000e52 <draw_paddle>:

static void draw_paddle(const Paddle *paddle) {
 8000e52:	b590      	push	{r4, r7, lr}
 8000e54:	b085      	sub	sp, #20
 8000e56:	af02      	add	r7, sp, #8
 8000e58:	6078      	str	r0, [r7, #4]
    lcd_fill(paddle->x, paddle->y, paddle->x + paddle->width, paddle->y + paddle->height, paddle->color);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	8818      	ldrh	r0, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	8859      	ldrh	r1, [r3, #2]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	881a      	ldrh	r2, [r3, #0]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	88db      	ldrh	r3, [r3, #6]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	b29c      	uxth	r4, r3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	885a      	ldrh	r2, [r3, #2]
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	891b      	ldrh	r3, [r3, #8]
 8000e76:	4413      	add	r3, r2
 8000e78:	b29a      	uxth	r2, r3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	895b      	ldrh	r3, [r3, #10]
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	4613      	mov	r3, r2
 8000e82:	4622      	mov	r2, r4
 8000e84:	f000 fa3c 	bl	8001300 <lcd_fill>
}
 8000e88:	bf00      	nop
 8000e8a:	370c      	adds	r7, #12
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd90      	pop	{r4, r7, pc}

08000e90 <draw_ball>:

static void draw_ball(const Ball *ball) {
 8000e90:	b590      	push	{r4, r7, lr}
 8000e92:	b085      	sub	sp, #20
 8000e94:	af02      	add	r7, sp, #8
 8000e96:	6078      	str	r0, [r7, #4]
    lcd_draw_circle(ball->x, ball->y, ball->color, ball->radius, 1); // Filled circle
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	899a      	ldrh	r2, [r3, #12]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	7b9b      	ldrb	r3, [r3, #14]
 8000eb0:	461c      	mov	r4, r3
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	9300      	str	r3, [sp, #0]
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	f000 fe07 	bl	8001aca <lcd_draw_circle>
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd90      	pop	{r4, r7, pc}

08000ec4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08c      	sub	sp, #48	@ 0x30
 8000ec8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eca:	f107 031c 	add.w	r3, r7, #28
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
 8000ed4:	609a      	str	r2, [r3, #8]
 8000ed6:	60da      	str	r2, [r3, #12]
 8000ed8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	61bb      	str	r3, [r7, #24]
 8000ede:	4b6f      	ldr	r3, [pc, #444]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	4a6e      	ldr	r2, [pc, #440]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000ee4:	f043 0310 	orr.w	r3, r3, #16
 8000ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eea:	4b6c      	ldr	r3, [pc, #432]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eee:	f003 0310 	and.w	r3, r3, #16
 8000ef2:	61bb      	str	r3, [r7, #24]
 8000ef4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	617b      	str	r3, [r7, #20]
 8000efa:	4b68      	ldr	r3, [pc, #416]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a67      	ldr	r2, [pc, #412]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b65      	ldr	r3, [pc, #404]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0304 	and.w	r3, r3, #4
 8000f0e:	617b      	str	r3, [r7, #20]
 8000f10:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
 8000f16:	4b61      	ldr	r3, [pc, #388]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	4a60      	ldr	r2, [pc, #384]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f22:	4b5e      	ldr	r3, [pc, #376]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f2a:	613b      	str	r3, [r7, #16]
 8000f2c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	4b5a      	ldr	r3, [pc, #360]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	4a59      	ldr	r2, [pc, #356]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3e:	4b57      	ldr	r3, [pc, #348]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	60bb      	str	r3, [r7, #8]
 8000f4e:	4b53      	ldr	r3, [pc, #332]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f52:	4a52      	ldr	r2, [pc, #328]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f54:	f043 0308 	orr.w	r3, r3, #8
 8000f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f5a:	4b50      	ldr	r3, [pc, #320]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	f003 0308 	and.w	r3, r3, #8
 8000f62:	60bb      	str	r3, [r7, #8]
 8000f64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f66:	2300      	movs	r3, #0
 8000f68:	607b      	str	r3, [r7, #4]
 8000f6a:	4b4c      	ldr	r3, [pc, #304]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6e:	4a4b      	ldr	r2, [pc, #300]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f70:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f76:	4b49      	ldr	r3, [pc, #292]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f82:	2300      	movs	r3, #0
 8000f84:	603b      	str	r3, [r7, #0]
 8000f86:	4b45      	ldr	r3, [pc, #276]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f8a:	4a44      	ldr	r2, [pc, #272]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f8c:	f043 0302 	orr.w	r3, r3, #2
 8000f90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f92:	4b42      	ldr	r3, [pc, #264]	@ (800109c <MX_GPIO_Init+0x1d8>)
 8000f94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f96:	f003 0302 	and.w	r3, r3, #2
 8000f9a:	603b      	str	r3, [r7, #0]
 8000f9c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	2170      	movs	r1, #112	@ 0x70
 8000fa2:	483f      	ldr	r0, [pc, #252]	@ (80010a0 <MX_GPIO_Init+0x1dc>)
 8000fa4:	f001 fe16 	bl	8002bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fae:	483d      	ldr	r0, [pc, #244]	@ (80010a4 <MX_GPIO_Init+0x1e0>)
 8000fb0:	f001 fe10 	bl	8002bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2140      	movs	r1, #64	@ 0x40
 8000fb8:	483b      	ldr	r0, [pc, #236]	@ (80010a8 <MX_GPIO_Init+0x1e4>)
 8000fba:	f001 fe0b 	bl	8002bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000fc4:	4839      	ldr	r0, [pc, #228]	@ (80010ac <MX_GPIO_Init+0x1e8>)
 8000fc6:	f001 fe05 	bl	8002bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2108      	movs	r1, #8
 8000fce:	4838      	ldr	r0, [pc, #224]	@ (80010b0 <MX_GPIO_Init+0x1ec>)
 8000fd0:	f001 fe00 	bl	8002bd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000fd4:	2370      	movs	r3, #112	@ 0x70
 8000fd6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000fe4:	f107 031c 	add.w	r3, r7, #28
 8000fe8:	4619      	mov	r1, r3
 8000fea:	482d      	ldr	r0, [pc, #180]	@ (80010a0 <MX_GPIO_Init+0x1dc>)
 8000fec:	f001 fc56 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000ff0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ff4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffe:	2300      	movs	r3, #0
 8001000:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8001002:	f107 031c 	add.w	r3, r7, #28
 8001006:	4619      	mov	r1, r3
 8001008:	4826      	ldr	r0, [pc, #152]	@ (80010a4 <MX_GPIO_Init+0x1e0>)
 800100a:	f001 fc47 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 800100e:	23c0      	movs	r3, #192	@ 0xc0
 8001010:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001012:	2300      	movs	r3, #0
 8001014:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101a:	f107 031c 	add.w	r3, r7, #28
 800101e:	4619      	mov	r1, r3
 8001020:	4822      	ldr	r0, [pc, #136]	@ (80010ac <MX_GPIO_Init+0x1e8>)
 8001022:	f001 fc3b 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8001026:	2330      	movs	r3, #48	@ 0x30
 8001028:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800102a:	2300      	movs	r3, #0
 800102c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001032:	f107 031c 	add.w	r3, r7, #28
 8001036:	4619      	mov	r1, r3
 8001038:	481a      	ldr	r0, [pc, #104]	@ (80010a4 <MX_GPIO_Init+0x1e0>)
 800103a:	f001 fc2f 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 800103e:	2340      	movs	r3, #64	@ 0x40
 8001040:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001042:	2301      	movs	r3, #1
 8001044:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104a:	2300      	movs	r3, #0
 800104c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 800104e:	f107 031c 	add.w	r3, r7, #28
 8001052:	4619      	mov	r1, r3
 8001054:	4814      	ldr	r0, [pc, #80]	@ (80010a8 <MX_GPIO_Init+0x1e4>)
 8001056:	f001 fc21 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 800105a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800105e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001060:	2301      	movs	r3, #1
 8001062:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001064:	2300      	movs	r3, #0
 8001066:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001068:	2300      	movs	r3, #0
 800106a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 800106c:	f107 031c 	add.w	r3, r7, #28
 8001070:	4619      	mov	r1, r3
 8001072:	480e      	ldr	r0, [pc, #56]	@ (80010ac <MX_GPIO_Init+0x1e8>)
 8001074:	f001 fc12 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001078:	2308      	movs	r3, #8
 800107a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800107c:	2301      	movs	r3, #1
 800107e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001084:	2300      	movs	r3, #0
 8001086:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001088:	f107 031c 	add.w	r3, r7, #28
 800108c:	4619      	mov	r1, r3
 800108e:	4808      	ldr	r0, [pc, #32]	@ (80010b0 <MX_GPIO_Init+0x1ec>)
 8001090:	f001 fc04 	bl	800289c <HAL_GPIO_Init>

}
 8001094:	bf00      	nop
 8001096:	3730      	adds	r7, #48	@ 0x30
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	40023800 	.word	0x40023800
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40020800 	.word	0x40020800
 80010a8:	40021800 	.word	0x40021800
 80010ac:	40020000 	.word	0x40020000
 80010b0:	40020c00 	.word	0x40020c00

080010b4 <MX_I2C1_Init>:
/* USER CODE END 0 */

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80010b8:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010ba:	4a13      	ldr	r2, [pc, #76]	@ (8001108 <MX_I2C1_Init+0x54>)
 80010bc:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 80010be:	4b11      	ldr	r3, [pc, #68]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010c0:	4a12      	ldr	r2, [pc, #72]	@ (800110c <MX_I2C1_Init+0x58>)
 80010c2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80010ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010d2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80010d6:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010da:	2200      	movs	r2, #0
 80010dc:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80010de:	4b09      	ldr	r3, [pc, #36]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010e4:	4b07      	ldr	r3, [pc, #28]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ea:	4b06      	ldr	r3, [pc, #24]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80010f0:	4804      	ldr	r0, [pc, #16]	@ (8001104 <MX_I2C1_Init+0x50>)
 80010f2:	f001 fd89 	bl	8002c08 <HAL_I2C_Init>
 80010f6:	4603      	mov	r3, r0
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d001      	beq.n	8001100 <MX_I2C1_Init+0x4c>
		Error_Handler();
 80010fc:	f000 ff4e 	bl	8001f9c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	20000100 	.word	0x20000100
 8001108:	40005400 	.word	0x40005400
 800110c:	000186a0 	.word	0x000186a0

08001110 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef *i2cHandle) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b08a      	sub	sp, #40	@ 0x28
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]

	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001118:	f107 0314 	add.w	r3, r7, #20
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
	if (i2cHandle->Instance == I2C1) {
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a19      	ldr	r2, [pc, #100]	@ (8001194 <HAL_I2C_MspInit+0x84>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d12b      	bne.n	800118a <HAL_I2C_MspInit+0x7a>
		/* USER CODE BEGIN I2C1_MspInit 0 */

		/* USER CODE END I2C1_MspInit 0 */

		__HAL_RCC_GPIOB_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	613b      	str	r3, [r7, #16]
 8001136:	4b18      	ldr	r3, [pc, #96]	@ (8001198 <HAL_I2C_MspInit+0x88>)
 8001138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113a:	4a17      	ldr	r2, [pc, #92]	@ (8001198 <HAL_I2C_MspInit+0x88>)
 800113c:	f043 0302 	orr.w	r3, r3, #2
 8001140:	6313      	str	r3, [r2, #48]	@ 0x30
 8001142:	4b15      	ldr	r3, [pc, #84]	@ (8001198 <HAL_I2C_MspInit+0x88>)
 8001144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	613b      	str	r3, [r7, #16]
 800114c:	693b      	ldr	r3, [r7, #16]
		/**I2C1 GPIO Configuration
		 PB6     ------> I2C1_SCL
		 PB7     ------> I2C1_SDA
		 */
		GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 800114e:	23c0      	movs	r3, #192	@ 0xc0
 8001150:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001152:	2312      	movs	r3, #18
 8001154:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115a:	2303      	movs	r3, #3
 800115c:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800115e:	2304      	movs	r3, #4
 8001160:	627b      	str	r3, [r7, #36]	@ 0x24
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	480c      	ldr	r0, [pc, #48]	@ (800119c <HAL_I2C_MspInit+0x8c>)
 800116a:	f001 fb97 	bl	800289c <HAL_GPIO_Init>

		/* I2C1 clock enable */
		__HAL_RCC_I2C1_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	4b09      	ldr	r3, [pc, #36]	@ (8001198 <HAL_I2C_MspInit+0x88>)
 8001174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001176:	4a08      	ldr	r2, [pc, #32]	@ (8001198 <HAL_I2C_MspInit+0x88>)
 8001178:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800117c:	6413      	str	r3, [r2, #64]	@ 0x40
 800117e:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <HAL_I2C_MspInit+0x88>)
 8001180:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001182:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001186:	60fb      	str	r3, [r7, #12]
 8001188:	68fb      	ldr	r3, [r7, #12]
		/* USER CODE BEGIN I2C1_MspInit 1 */

		/* USER CODE END I2C1_MspInit 1 */
	}
}
 800118a:	bf00      	nop
 800118c:	3728      	adds	r7, #40	@ 0x28
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40005400 	.word	0x40005400
 8001198:	40023800 	.word	0x40023800
 800119c:	40020400 	.word	0x40020400

080011a0 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 80011a0:	b480      	push	{r7}
 80011a2:	b083      	sub	sp, #12
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	4603      	mov	r3, r0
 80011a8:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 80011aa:	4a04      	ldr	r2, [pc, #16]	@ (80011bc <LCD_WR_REG+0x1c>)
 80011ac:	88fb      	ldrh	r3, [r7, #6]
 80011ae:	8013      	strh	r3, [r2, #0]
}
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	600ffffe 	.word	0x600ffffe

080011c0 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 80011ca:	4a04      	ldr	r2, [pc, #16]	@ (80011dc <LCD_WR_DATA+0x1c>)
 80011cc:	88fb      	ldrh	r3, [r7, #6]
 80011ce:	8053      	strh	r3, [r2, #2]
}
 80011d0:	bf00      	nop
 80011d2:	370c      	adds	r7, #12
 80011d4:	46bd      	mov	sp, r7
 80011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011da:	4770      	bx	lr
 80011dc:	600ffffe 	.word	0x600ffffe

080011e0 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 80011e6:	4b06      	ldr	r3, [pc, #24]	@ (8001200 <LCD_RD_DATA+0x20>)
 80011e8:	885b      	ldrh	r3, [r3, #2]
 80011ea:	b29b      	uxth	r3, r3
 80011ec:	80fb      	strh	r3, [r7, #6]
	return ram;
 80011ee:	88fb      	ldrh	r3, [r7, #6]
 80011f0:	b29b      	uxth	r3, r3
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	600ffffe 	.word	0x600ffffe

08001204 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8001204:	b590      	push	{r4, r7, lr}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	4604      	mov	r4, r0
 800120c:	4608      	mov	r0, r1
 800120e:	4611      	mov	r1, r2
 8001210:	461a      	mov	r2, r3
 8001212:	4623      	mov	r3, r4
 8001214:	80fb      	strh	r3, [r7, #6]
 8001216:	4603      	mov	r3, r0
 8001218:	80bb      	strh	r3, [r7, #4]
 800121a:	460b      	mov	r3, r1
 800121c:	807b      	strh	r3, [r7, #2]
 800121e:	4613      	mov	r3, r2
 8001220:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8001222:	202a      	movs	r0, #42	@ 0x2a
 8001224:	f7ff ffbc 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8001228:	88fb      	ldrh	r3, [r7, #6]
 800122a:	0a1b      	lsrs	r3, r3, #8
 800122c:	b29b      	uxth	r3, r3
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff ffc6 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8001234:	88fb      	ldrh	r3, [r7, #6]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	b29b      	uxth	r3, r3
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ffc0 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8001240:	887b      	ldrh	r3, [r7, #2]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff ffba 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 800124c:	887b      	ldrh	r3, [r7, #2]
 800124e:	b2db      	uxtb	r3, r3
 8001250:	b29b      	uxth	r3, r3
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff ffb4 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8001258:	202b      	movs	r0, #43	@ 0x2b
 800125a:	f7ff ffa1 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 800125e:	88bb      	ldrh	r3, [r7, #4]
 8001260:	0a1b      	lsrs	r3, r3, #8
 8001262:	b29b      	uxth	r3, r3
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff ffab 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 800126a:	88bb      	ldrh	r3, [r7, #4]
 800126c:	b2db      	uxtb	r3, r3
 800126e:	b29b      	uxth	r3, r3
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff ffa5 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8001276:	883b      	ldrh	r3, [r7, #0]
 8001278:	0a1b      	lsrs	r3, r3, #8
 800127a:	b29b      	uxth	r3, r3
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ff9f 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8001282:	883b      	ldrh	r3, [r7, #0]
 8001284:	b2db      	uxtb	r3, r3
 8001286:	b29b      	uxth	r3, r3
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff ff99 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 800128e:	202c      	movs	r0, #44	@ 0x2c
 8001290:	f7ff ff86 	bl	80011a0 <LCD_WR_REG>
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	bd90      	pop	{r4, r7, pc}

0800129c <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 80012a6:	4b15      	ldr	r3, [pc, #84]	@ (80012fc <lcd_clear+0x60>)
 80012a8:	881b      	ldrh	r3, [r3, #0]
 80012aa:	3b01      	subs	r3, #1
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	4b13      	ldr	r3, [pc, #76]	@ (80012fc <lcd_clear+0x60>)
 80012b0:	885b      	ldrh	r3, [r3, #2]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	b29b      	uxth	r3, r3
 80012b6:	2100      	movs	r1, #0
 80012b8:	2000      	movs	r0, #0
 80012ba:	f7ff ffa3 	bl	8001204 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 80012be:	2300      	movs	r3, #0
 80012c0:	81fb      	strh	r3, [r7, #14]
 80012c2:	e011      	b.n	80012e8 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 80012c4:	2300      	movs	r3, #0
 80012c6:	81bb      	strh	r3, [r7, #12]
 80012c8:	e006      	b.n	80012d8 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 80012ca:	88fb      	ldrh	r3, [r7, #6]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff ff77 	bl	80011c0 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 80012d2:	89bb      	ldrh	r3, [r7, #12]
 80012d4:	3301      	adds	r3, #1
 80012d6:	81bb      	strh	r3, [r7, #12]
 80012d8:	4b08      	ldr	r3, [pc, #32]	@ (80012fc <lcd_clear+0x60>)
 80012da:	885b      	ldrh	r3, [r3, #2]
 80012dc:	89ba      	ldrh	r2, [r7, #12]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d3f3      	bcc.n	80012ca <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 80012e2:	89fb      	ldrh	r3, [r7, #14]
 80012e4:	3301      	adds	r3, #1
 80012e6:	81fb      	strh	r3, [r7, #14]
 80012e8:	4b04      	ldr	r3, [pc, #16]	@ (80012fc <lcd_clear+0x60>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	89fa      	ldrh	r2, [r7, #14]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d3e8      	bcc.n	80012c4 <lcd_clear+0x28>
		}
	}
}
 80012f2:	bf00      	nop
 80012f4:	bf00      	nop
 80012f6:	3710      	adds	r7, #16
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	20000154 	.word	0x20000154

08001300 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 8001300:	b590      	push	{r4, r7, lr}
 8001302:	b085      	sub	sp, #20
 8001304:	af00      	add	r7, sp, #0
 8001306:	4604      	mov	r4, r0
 8001308:	4608      	mov	r0, r1
 800130a:	4611      	mov	r1, r2
 800130c:	461a      	mov	r2, r3
 800130e:	4623      	mov	r3, r4
 8001310:	80fb      	strh	r3, [r7, #6]
 8001312:	4603      	mov	r3, r0
 8001314:	80bb      	strh	r3, [r7, #4]
 8001316:	460b      	mov	r3, r1
 8001318:	807b      	strh	r3, [r7, #2]
 800131a:	4613      	mov	r3, r2
 800131c:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 800131e:	887b      	ldrh	r3, [r7, #2]
 8001320:	3b01      	subs	r3, #1
 8001322:	b29a      	uxth	r2, r3
 8001324:	883b      	ldrh	r3, [r7, #0]
 8001326:	3b01      	subs	r3, #1
 8001328:	b29b      	uxth	r3, r3
 800132a:	88b9      	ldrh	r1, [r7, #4]
 800132c:	88f8      	ldrh	r0, [r7, #6]
 800132e:	f7ff ff69 	bl	8001204 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 8001332:	88bb      	ldrh	r3, [r7, #4]
 8001334:	81fb      	strh	r3, [r7, #14]
 8001336:	e010      	b.n	800135a <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 8001338:	88fb      	ldrh	r3, [r7, #6]
 800133a:	81bb      	strh	r3, [r7, #12]
 800133c:	e006      	b.n	800134c <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 800133e:	8c3b      	ldrh	r3, [r7, #32]
 8001340:	4618      	mov	r0, r3
 8001342:	f7ff ff3d 	bl	80011c0 <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 8001346:	89bb      	ldrh	r3, [r7, #12]
 8001348:	3301      	adds	r3, #1
 800134a:	81bb      	strh	r3, [r7, #12]
 800134c:	89ba      	ldrh	r2, [r7, #12]
 800134e:	887b      	ldrh	r3, [r7, #2]
 8001350:	429a      	cmp	r2, r3
 8001352:	d3f4      	bcc.n	800133e <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 8001354:	89fb      	ldrh	r3, [r7, #14]
 8001356:	3301      	adds	r3, #1
 8001358:	81fb      	strh	r3, [r7, #14]
 800135a:	89fa      	ldrh	r2, [r7, #14]
 800135c:	883b      	ldrh	r3, [r7, #0]
 800135e:	429a      	cmp	r2, r3
 8001360:	d3ea      	bcc.n	8001338 <lcd_fill+0x38>
		}
	}
}
 8001362:	bf00      	nop
 8001364:	bf00      	nop
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	bd90      	pop	{r4, r7, pc}

0800136c <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	80fb      	strh	r3, [r7, #6]
 8001376:	460b      	mov	r3, r1
 8001378:	80bb      	strh	r3, [r7, #4]
 800137a:	4613      	mov	r3, r2
 800137c:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 800137e:	88bb      	ldrh	r3, [r7, #4]
 8001380:	88fa      	ldrh	r2, [r7, #6]
 8001382:	88b9      	ldrh	r1, [r7, #4]
 8001384:	88f8      	ldrh	r0, [r7, #6]
 8001386:	f7ff ff3d 	bl	8001204 <lcd_set_address>
	LCD_WR_DATA(color);
 800138a:	887b      	ldrh	r3, [r7, #2]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff ff17 	bl	80011c0 <LCD_WR_DATA>
}
 8001392:	bf00      	nop
 8001394:	3708      	adds	r7, #8
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <lcd_draw_line>:
 * @param  y2 Y coordinate of end point
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 800139a:	b590      	push	{r4, r7, lr}
 800139c:	b08d      	sub	sp, #52	@ 0x34
 800139e:	af00      	add	r7, sp, #0
 80013a0:	4604      	mov	r4, r0
 80013a2:	4608      	mov	r0, r1
 80013a4:	4611      	mov	r1, r2
 80013a6:	461a      	mov	r2, r3
 80013a8:	4623      	mov	r3, r4
 80013aa:	80fb      	strh	r3, [r7, #6]
 80013ac:	4603      	mov	r3, r0
 80013ae:	80bb      	strh	r3, [r7, #4]
 80013b0:	460b      	mov	r3, r1
 80013b2:	807b      	strh	r3, [r7, #2]
 80013b4:	4613      	mov	r3, r2
 80013b6:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 80013b8:	2300      	movs	r3, #0
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013bc:	2300      	movs	r3, #0
 80013be:	627b      	str	r3, [r7, #36]	@ 0x24
	int incx, incy, uRow, uCol;
	delta_x = x2 - x1;
 80013c0:	887a      	ldrh	r2, [r7, #2]
 80013c2:	88fb      	ldrh	r3, [r7, #6]
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	623b      	str	r3, [r7, #32]
	delta_y = y2 - y1;
 80013c8:	883a      	ldrh	r2, [r7, #0]
 80013ca:	88bb      	ldrh	r3, [r7, #4]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	61fb      	str	r3, [r7, #28]
	uRow = x1;
 80013d0:	88fb      	ldrh	r3, [r7, #6]
 80013d2:	60fb      	str	r3, [r7, #12]
	uCol = y1;
 80013d4:	88bb      	ldrh	r3, [r7, #4]
 80013d6:	60bb      	str	r3, [r7, #8]
	if (delta_x > 0)
 80013d8:	6a3b      	ldr	r3, [r7, #32]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	dd02      	ble.n	80013e4 <lcd_draw_line+0x4a>
		incx = 1;
 80013de:	2301      	movs	r3, #1
 80013e0:	617b      	str	r3, [r7, #20]
 80013e2:	e00b      	b.n	80013fc <lcd_draw_line+0x62>
	else if (delta_x == 0)
 80013e4:	6a3b      	ldr	r3, [r7, #32]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d102      	bne.n	80013f0 <lcd_draw_line+0x56>
		incx = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	617b      	str	r3, [r7, #20]
 80013ee:	e005      	b.n	80013fc <lcd_draw_line+0x62>
	else {
		incx = -1;
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	617b      	str	r3, [r7, #20]
		delta_x = -delta_x;
 80013f6:	6a3b      	ldr	r3, [r7, #32]
 80013f8:	425b      	negs	r3, r3
 80013fa:	623b      	str	r3, [r7, #32]
	}
	if (delta_y > 0)
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	dd02      	ble.n	8001408 <lcd_draw_line+0x6e>
		incy = 1;
 8001402:	2301      	movs	r3, #1
 8001404:	613b      	str	r3, [r7, #16]
 8001406:	e00b      	b.n	8001420 <lcd_draw_line+0x86>
	else if (delta_y == 0)
 8001408:	69fb      	ldr	r3, [r7, #28]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d102      	bne.n	8001414 <lcd_draw_line+0x7a>
		incy = 0;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
 8001412:	e005      	b.n	8001420 <lcd_draw_line+0x86>
	else {
		incy = -1;
 8001414:	f04f 33ff 	mov.w	r3, #4294967295
 8001418:	613b      	str	r3, [r7, #16]
		delta_y = -delta_y;
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	425b      	negs	r3, r3
 800141e:	61fb      	str	r3, [r7, #28]
	}
	if (delta_x > delta_y)
 8001420:	6a3a      	ldr	r2, [r7, #32]
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	429a      	cmp	r2, r3
 8001426:	dd02      	ble.n	800142e <lcd_draw_line+0x94>
		distance = delta_x;
 8001428:	6a3b      	ldr	r3, [r7, #32]
 800142a:	61bb      	str	r3, [r7, #24]
 800142c:	e001      	b.n	8001432 <lcd_draw_line+0x98>
	else
		distance = delta_y;
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	61bb      	str	r3, [r7, #24]
	for (t = 0; t < distance + 1; t++) {
 8001432:	2300      	movs	r3, #0
 8001434:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001436:	e02b      	b.n	8001490 <lcd_draw_line+0xf6>
		lcd_draw_point(uRow, uCol, color);
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	b29b      	uxth	r3, r3
 800143c:	68ba      	ldr	r2, [r7, #8]
 800143e:	b291      	uxth	r1, r2
 8001440:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff ff91 	bl	800136c <lcd_draw_point>
		xerr += delta_x;
 800144a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800144c:	6a3b      	ldr	r3, [r7, #32]
 800144e:	4413      	add	r3, r2
 8001450:	62bb      	str	r3, [r7, #40]	@ 0x28
		yerr += delta_y;
 8001452:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	4413      	add	r3, r2
 8001458:	627b      	str	r3, [r7, #36]	@ 0x24
		if (xerr > distance) {
 800145a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800145c:	69bb      	ldr	r3, [r7, #24]
 800145e:	429a      	cmp	r2, r3
 8001460:	dd07      	ble.n	8001472 <lcd_draw_line+0xd8>
			xerr -= distance;
 8001462:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001464:	69bb      	ldr	r3, [r7, #24]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	62bb      	str	r3, [r7, #40]	@ 0x28
			uRow += incx;
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	4413      	add	r3, r2
 8001470:	60fb      	str	r3, [r7, #12]
		}
		if (yerr > distance) {
 8001472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	429a      	cmp	r2, r3
 8001478:	dd07      	ble.n	800148a <lcd_draw_line+0xf0>
			yerr -= distance;
 800147a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	627b      	str	r3, [r7, #36]	@ 0x24
			uCol += incy;
 8001482:	68ba      	ldr	r2, [r7, #8]
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	4413      	add	r3, r2
 8001488:	60bb      	str	r3, [r7, #8]
	for (t = 0; t < distance + 1; t++) {
 800148a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800148c:	3301      	adds	r3, #1
 800148e:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8001490:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8001492:	69ba      	ldr	r2, [r7, #24]
 8001494:	429a      	cmp	r2, r3
 8001496:	dacf      	bge.n	8001438 <lcd_draw_line+0x9e>
		}
	}
}
 8001498:	bf00      	nop
 800149a:	bf00      	nop
 800149c:	3734      	adds	r7, #52	@ 0x34
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd90      	pop	{r4, r7, pc}

080014a2 <lcd_draw_rectangle>:

void lcd_draw_rectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 80014a2:	b590      	push	{r4, r7, lr}
 80014a4:	b085      	sub	sp, #20
 80014a6:	af02      	add	r7, sp, #8
 80014a8:	4604      	mov	r4, r0
 80014aa:	4608      	mov	r0, r1
 80014ac:	4611      	mov	r1, r2
 80014ae:	461a      	mov	r2, r3
 80014b0:	4623      	mov	r3, r4
 80014b2:	80fb      	strh	r3, [r7, #6]
 80014b4:	4603      	mov	r3, r0
 80014b6:	80bb      	strh	r3, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	807b      	strh	r3, [r7, #2]
 80014bc:	4613      	mov	r3, r2
 80014be:	803b      	strh	r3, [r7, #0]
	lcd_draw_line(x1, y1, x2, y1, color);
 80014c0:	88bc      	ldrh	r4, [r7, #4]
 80014c2:	887a      	ldrh	r2, [r7, #2]
 80014c4:	88b9      	ldrh	r1, [r7, #4]
 80014c6:	88f8      	ldrh	r0, [r7, #6]
 80014c8:	8b3b      	ldrh	r3, [r7, #24]
 80014ca:	9300      	str	r3, [sp, #0]
 80014cc:	4623      	mov	r3, r4
 80014ce:	f7ff ff64 	bl	800139a <lcd_draw_line>
	lcd_draw_line(x1, y1, x1, y2, color);
 80014d2:	883c      	ldrh	r4, [r7, #0]
 80014d4:	88fa      	ldrh	r2, [r7, #6]
 80014d6:	88b9      	ldrh	r1, [r7, #4]
 80014d8:	88f8      	ldrh	r0, [r7, #6]
 80014da:	8b3b      	ldrh	r3, [r7, #24]
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	4623      	mov	r3, r4
 80014e0:	f7ff ff5b 	bl	800139a <lcd_draw_line>
	lcd_draw_line(x1, y2, x2, y2, color);
 80014e4:	883c      	ldrh	r4, [r7, #0]
 80014e6:	887a      	ldrh	r2, [r7, #2]
 80014e8:	8839      	ldrh	r1, [r7, #0]
 80014ea:	88f8      	ldrh	r0, [r7, #6]
 80014ec:	8b3b      	ldrh	r3, [r7, #24]
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	4623      	mov	r3, r4
 80014f2:	f7ff ff52 	bl	800139a <lcd_draw_line>
	lcd_draw_line(x2, y1, x2, y2, color);
 80014f6:	883c      	ldrh	r4, [r7, #0]
 80014f8:	887a      	ldrh	r2, [r7, #2]
 80014fa:	88b9      	ldrh	r1, [r7, #4]
 80014fc:	8878      	ldrh	r0, [r7, #2]
 80014fe:	8b3b      	ldrh	r3, [r7, #24]
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	4623      	mov	r3, r4
 8001504:	f7ff ff49 	bl	800139a <lcd_draw_line>
}
 8001508:	bf00      	nop
 800150a:	370c      	adds	r7, #12
 800150c:	46bd      	mov	sp, r7
 800150e:	bd90      	pop	{r4, r7, pc}

08001510 <lcd_show_char>:

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8001510:	b590      	push	{r4, r7, lr}
 8001512:	b087      	sub	sp, #28
 8001514:	af00      	add	r7, sp, #0
 8001516:	4604      	mov	r4, r0
 8001518:	4608      	mov	r0, r1
 800151a:	4611      	mov	r1, r2
 800151c:	461a      	mov	r2, r3
 800151e:	4623      	mov	r3, r4
 8001520:	80fb      	strh	r3, [r7, #6]
 8001522:	4603      	mov	r3, r0
 8001524:	80bb      	strh	r3, [r7, #4]
 8001526:	460b      	mov	r3, r1
 8001528:	70fb      	strb	r3, [r7, #3]
 800152a:	4613      	mov	r3, r2
 800152c:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 800152e:	2300      	movs	r3, #0
 8001530:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8001532:	88fb      	ldrh	r3, [r7, #6]
 8001534:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8001536:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800153a:	085b      	lsrs	r3, r3, #1
 800153c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	08db      	lsrs	r3, r3, #3
 8001542:	b2db      	uxtb	r3, r3
 8001544:	461a      	mov	r2, r3
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	f003 0307 	and.w	r3, r3, #7
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b00      	cmp	r3, #0
 8001550:	bf14      	ite	ne
 8001552:	2301      	movne	r3, #1
 8001554:	2300      	moveq	r3, #0
 8001556:	b2db      	uxtb	r3, r3
 8001558:	4413      	add	r3, r2
 800155a:	b29a      	uxth	r2, r3
 800155c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001560:	b29b      	uxth	r3, r3
 8001562:	fb12 f303 	smulbb	r3, r2, r3
 8001566:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8001568:	78fb      	ldrb	r3, [r7, #3]
 800156a:	3b20      	subs	r3, #32
 800156c:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	b29a      	uxth	r2, r3
 8001572:	88fb      	ldrh	r3, [r7, #6]
 8001574:	4413      	add	r3, r2
 8001576:	b29b      	uxth	r3, r3
 8001578:	3b01      	subs	r3, #1
 800157a:	b29c      	uxth	r4, r3
 800157c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001580:	b29a      	uxth	r2, r3
 8001582:	88bb      	ldrh	r3, [r7, #4]
 8001584:	4413      	add	r3, r2
 8001586:	b29b      	uxth	r3, r3
 8001588:	3b01      	subs	r3, #1
 800158a:	b29b      	uxth	r3, r3
 800158c:	88b9      	ldrh	r1, [r7, #4]
 800158e:	88f8      	ldrh	r0, [r7, #6]
 8001590:	4622      	mov	r2, r4
 8001592:	f7ff fe37 	bl	8001204 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8001596:	2300      	movs	r3, #0
 8001598:	827b      	strh	r3, [r7, #18]
 800159a:	e07a      	b.n	8001692 <lcd_show_char+0x182>
		if (sizey == 12)
 800159c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015a0:	2b0c      	cmp	r3, #12
 80015a2:	d028      	beq.n	80015f6 <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 80015a4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015a8:	2b10      	cmp	r3, #16
 80015aa:	d108      	bne.n	80015be <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 80015ac:	78fa      	ldrb	r2, [r7, #3]
 80015ae:	8a7b      	ldrh	r3, [r7, #18]
 80015b0:	493c      	ldr	r1, [pc, #240]	@ (80016a4 <lcd_show_char+0x194>)
 80015b2:	0112      	lsls	r2, r2, #4
 80015b4:	440a      	add	r2, r1
 80015b6:	4413      	add	r3, r2
 80015b8:	781b      	ldrb	r3, [r3, #0]
 80015ba:	75fb      	strb	r3, [r7, #23]
 80015bc:	e01b      	b.n	80015f6 <lcd_show_char+0xe6>
		else if (sizey == 24)
 80015be:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015c2:	2b18      	cmp	r3, #24
 80015c4:	d10b      	bne.n	80015de <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 80015c6:	78fa      	ldrb	r2, [r7, #3]
 80015c8:	8a79      	ldrh	r1, [r7, #18]
 80015ca:	4837      	ldr	r0, [pc, #220]	@ (80016a8 <lcd_show_char+0x198>)
 80015cc:	4613      	mov	r3, r2
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	4413      	add	r3, r2
 80015d2:	011b      	lsls	r3, r3, #4
 80015d4:	4403      	add	r3, r0
 80015d6:	440b      	add	r3, r1
 80015d8:	781b      	ldrb	r3, [r3, #0]
 80015da:	75fb      	strb	r3, [r7, #23]
 80015dc:	e00b      	b.n	80015f6 <lcd_show_char+0xe6>
		else if (sizey == 32)
 80015de:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80015e2:	2b20      	cmp	r3, #32
 80015e4:	d15a      	bne.n	800169c <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 80015e6:	78fa      	ldrb	r2, [r7, #3]
 80015e8:	8a7b      	ldrh	r3, [r7, #18]
 80015ea:	4930      	ldr	r1, [pc, #192]	@ (80016ac <lcd_show_char+0x19c>)
 80015ec:	0192      	lsls	r2, r2, #6
 80015ee:	440a      	add	r2, r1
 80015f0:	4413      	add	r3, r2
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 80015f6:	2300      	movs	r3, #0
 80015f8:	75bb      	strb	r3, [r7, #22]
 80015fa:	e044      	b.n	8001686 <lcd_show_char+0x176>
			if (!mode) {
 80015fc:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001600:	2b00      	cmp	r3, #0
 8001602:	d120      	bne.n	8001646 <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8001604:	7dfa      	ldrb	r2, [r7, #23]
 8001606:	7dbb      	ldrb	r3, [r7, #22]
 8001608:	fa42 f303 	asr.w	r3, r2, r3
 800160c:	f003 0301 	and.w	r3, r3, #1
 8001610:	2b00      	cmp	r3, #0
 8001612:	d004      	beq.n	800161e <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8001614:	883b      	ldrh	r3, [r7, #0]
 8001616:	4618      	mov	r0, r3
 8001618:	f7ff fdd2 	bl	80011c0 <LCD_WR_DATA>
 800161c:	e003      	b.n	8001626 <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 800161e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fdcd 	bl	80011c0 <LCD_WR_DATA>
				m++;
 8001626:	7d7b      	ldrb	r3, [r7, #21]
 8001628:	3301      	adds	r3, #1
 800162a:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 800162c:	7d7b      	ldrb	r3, [r7, #21]
 800162e:	7bfa      	ldrb	r2, [r7, #15]
 8001630:	fbb3 f1f2 	udiv	r1, r3, r2
 8001634:	fb01 f202 	mul.w	r2, r1, r2
 8001638:	1a9b      	subs	r3, r3, r2
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b00      	cmp	r3, #0
 800163e:	d11f      	bne.n	8001680 <lcd_show_char+0x170>
					m = 0;
 8001640:	2300      	movs	r3, #0
 8001642:	757b      	strb	r3, [r7, #21]
					break;
 8001644:	e022      	b.n	800168c <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8001646:	7dfa      	ldrb	r2, [r7, #23]
 8001648:	7dbb      	ldrb	r3, [r7, #22]
 800164a:	fa42 f303 	asr.w	r3, r2, r3
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	2b00      	cmp	r3, #0
 8001654:	d005      	beq.n	8001662 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8001656:	883a      	ldrh	r2, [r7, #0]
 8001658:	88b9      	ldrh	r1, [r7, #4]
 800165a:	88fb      	ldrh	r3, [r7, #6]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fe85 	bl	800136c <lcd_draw_point>
				x++;
 8001662:	88fb      	ldrh	r3, [r7, #6]
 8001664:	3301      	adds	r3, #1
 8001666:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8001668:	88fa      	ldrh	r2, [r7, #6]
 800166a:	8a3b      	ldrh	r3, [r7, #16]
 800166c:	1ad2      	subs	r2, r2, r3
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	429a      	cmp	r2, r3
 8001672:	d105      	bne.n	8001680 <lcd_show_char+0x170>
					x = x0;
 8001674:	8a3b      	ldrh	r3, [r7, #16]
 8001676:	80fb      	strh	r3, [r7, #6]
					y++;
 8001678:	88bb      	ldrh	r3, [r7, #4]
 800167a:	3301      	adds	r3, #1
 800167c:	80bb      	strh	r3, [r7, #4]
					break;
 800167e:	e005      	b.n	800168c <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8001680:	7dbb      	ldrb	r3, [r7, #22]
 8001682:	3301      	adds	r3, #1
 8001684:	75bb      	strb	r3, [r7, #22]
 8001686:	7dbb      	ldrb	r3, [r7, #22]
 8001688:	2b07      	cmp	r3, #7
 800168a:	d9b7      	bls.n	80015fc <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 800168c:	8a7b      	ldrh	r3, [r7, #18]
 800168e:	3301      	adds	r3, #1
 8001690:	827b      	strh	r3, [r7, #18]
 8001692:	8a7a      	ldrh	r2, [r7, #18]
 8001694:	89bb      	ldrh	r3, [r7, #12]
 8001696:	429a      	cmp	r2, r3
 8001698:	d380      	bcc.n	800159c <lcd_show_char+0x8c>
 800169a:	e000      	b.n	800169e <lcd_show_char+0x18e>
			return;
 800169c:	bf00      	nop
				}
			}
		}
	}
}
 800169e:	371c      	adds	r7, #28
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd90      	pop	{r4, r7, pc}
 80016a4:	08005ab0 	.word	0x08005ab0
 80016a8:	080060a0 	.word	0x080060a0
 80016ac:	08007270 	.word	0x08007270

080016b0 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 80016ba:	79fb      	ldrb	r3, [r7, #7]
 80016bc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d007      	beq.n	80016d6 <lcd_set_direction+0x26>
		lcddev.width = 320;
 80016c6:	4b0a      	ldr	r3, [pc, #40]	@ (80016f0 <lcd_set_direction+0x40>)
 80016c8:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80016cc:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 80016ce:	4b08      	ldr	r3, [pc, #32]	@ (80016f0 <lcd_set_direction+0x40>)
 80016d0:	22f0      	movs	r2, #240	@ 0xf0
 80016d2:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 80016d4:	e006      	b.n	80016e4 <lcd_set_direction+0x34>
		lcddev.width = 240;
 80016d6:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <lcd_set_direction+0x40>)
 80016d8:	22f0      	movs	r2, #240	@ 0xf0
 80016da:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 80016dc:	4b04      	ldr	r3, [pc, #16]	@ (80016f0 <lcd_set_direction+0x40>)
 80016de:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80016e2:	805a      	strh	r2, [r3, #2]
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr
 80016f0:	20000154 	.word	0x20000154

080016f4 <lcd_init>:

void lcd_init(void) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80016f8:	2200      	movs	r2, #0
 80016fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016fe:	48aa      	ldr	r0, [pc, #680]	@ (80019a8 <lcd_init+0x2b4>)
 8001700:	f001 fa68 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001704:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001708:	f000 ff92 	bl	8002630 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 800170c:	2201      	movs	r2, #1
 800170e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001712:	48a5      	ldr	r0, [pc, #660]	@ (80019a8 <lcd_init+0x2b4>)
 8001714:	f001 fa5e 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001718:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800171c:	f000 ff88 	bl	8002630 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8001720:	2000      	movs	r0, #0
 8001722:	f7ff ffc5 	bl	80016b0 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 8001726:	20d3      	movs	r0, #211	@ 0xd3
 8001728:	f7ff fd3a 	bl	80011a0 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 800172c:	f7ff fd58 	bl	80011e0 <LCD_RD_DATA>
 8001730:	4603      	mov	r3, r0
 8001732:	461a      	mov	r2, r3
 8001734:	4b9d      	ldr	r3, [pc, #628]	@ (80019ac <lcd_init+0x2b8>)
 8001736:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001738:	f7ff fd52 	bl	80011e0 <LCD_RD_DATA>
 800173c:	4603      	mov	r3, r0
 800173e:	461a      	mov	r2, r3
 8001740:	4b9a      	ldr	r3, [pc, #616]	@ (80019ac <lcd_init+0x2b8>)
 8001742:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8001744:	f7ff fd4c 	bl	80011e0 <LCD_RD_DATA>
 8001748:	4603      	mov	r3, r0
 800174a:	461a      	mov	r2, r3
 800174c:	4b97      	ldr	r3, [pc, #604]	@ (80019ac <lcd_init+0x2b8>)
 800174e:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8001750:	4b96      	ldr	r3, [pc, #600]	@ (80019ac <lcd_init+0x2b8>)
 8001752:	889b      	ldrh	r3, [r3, #4]
 8001754:	021b      	lsls	r3, r3, #8
 8001756:	b29a      	uxth	r2, r3
 8001758:	4b94      	ldr	r3, [pc, #592]	@ (80019ac <lcd_init+0x2b8>)
 800175a:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 800175c:	f7ff fd40 	bl	80011e0 <LCD_RD_DATA>
 8001760:	4603      	mov	r3, r0
 8001762:	461a      	mov	r2, r3
 8001764:	4b91      	ldr	r3, [pc, #580]	@ (80019ac <lcd_init+0x2b8>)
 8001766:	889b      	ldrh	r3, [r3, #4]
 8001768:	4313      	orrs	r3, r2
 800176a:	b29a      	uxth	r2, r3
 800176c:	4b8f      	ldr	r3, [pc, #572]	@ (80019ac <lcd_init+0x2b8>)
 800176e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001770:	20cf      	movs	r0, #207	@ 0xcf
 8001772:	f7ff fd15 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001776:	2000      	movs	r0, #0
 8001778:	f7ff fd22 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 800177c:	20c1      	movs	r0, #193	@ 0xc1
 800177e:	f7ff fd1f 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001782:	2030      	movs	r0, #48	@ 0x30
 8001784:	f7ff fd1c 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001788:	20ed      	movs	r0, #237	@ 0xed
 800178a:	f7ff fd09 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800178e:	2064      	movs	r0, #100	@ 0x64
 8001790:	f7ff fd16 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001794:	2003      	movs	r0, #3
 8001796:	f7ff fd13 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800179a:	2012      	movs	r0, #18
 800179c:	f7ff fd10 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80017a0:	2081      	movs	r0, #129	@ 0x81
 80017a2:	f7ff fd0d 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80017a6:	20e8      	movs	r0, #232	@ 0xe8
 80017a8:	f7ff fcfa 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80017ac:	2085      	movs	r0, #133	@ 0x85
 80017ae:	f7ff fd07 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80017b2:	2010      	movs	r0, #16
 80017b4:	f7ff fd04 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80017b8:	207a      	movs	r0, #122	@ 0x7a
 80017ba:	f7ff fd01 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80017be:	20cb      	movs	r0, #203	@ 0xcb
 80017c0:	f7ff fcee 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80017c4:	2039      	movs	r0, #57	@ 0x39
 80017c6:	f7ff fcfb 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80017ca:	202c      	movs	r0, #44	@ 0x2c
 80017cc:	f7ff fcf8 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80017d0:	2000      	movs	r0, #0
 80017d2:	f7ff fcf5 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80017d6:	2034      	movs	r0, #52	@ 0x34
 80017d8:	f7ff fcf2 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80017dc:	2002      	movs	r0, #2
 80017de:	f7ff fcef 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 80017e2:	20f7      	movs	r0, #247	@ 0xf7
 80017e4:	f7ff fcdc 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 80017e8:	2020      	movs	r0, #32
 80017ea:	f7ff fce9 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 80017ee:	20ea      	movs	r0, #234	@ 0xea
 80017f0:	f7ff fcd6 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80017f4:	2000      	movs	r0, #0
 80017f6:	f7ff fce3 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80017fa:	2000      	movs	r0, #0
 80017fc:	f7ff fce0 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001800:	20c0      	movs	r0, #192	@ 0xc0
 8001802:	f7ff fccd 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001806:	201b      	movs	r0, #27
 8001808:	f7ff fcda 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 800180c:	20c1      	movs	r0, #193	@ 0xc1
 800180e:	f7ff fcc7 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001812:	2001      	movs	r0, #1
 8001814:	f7ff fcd4 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001818:	20c5      	movs	r0, #197	@ 0xc5
 800181a:	f7ff fcc1 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800181e:	2030      	movs	r0, #48	@ 0x30
 8001820:	f7ff fcce 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001824:	2030      	movs	r0, #48	@ 0x30
 8001826:	f7ff fccb 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800182a:	20c7      	movs	r0, #199	@ 0xc7
 800182c:	f7ff fcb8 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001830:	20b7      	movs	r0, #183	@ 0xb7
 8001832:	f7ff fcc5 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001836:	2036      	movs	r0, #54	@ 0x36
 8001838:	f7ff fcb2 	bl	80011a0 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 800183c:	2008      	movs	r0, #8
 800183e:	f7ff fcbf 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001842:	203a      	movs	r0, #58	@ 0x3a
 8001844:	f7ff fcac 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001848:	2055      	movs	r0, #85	@ 0x55
 800184a:	f7ff fcb9 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800184e:	20b1      	movs	r0, #177	@ 0xb1
 8001850:	f7ff fca6 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001854:	2000      	movs	r0, #0
 8001856:	f7ff fcb3 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800185a:	201a      	movs	r0, #26
 800185c:	f7ff fcb0 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001860:	20b6      	movs	r0, #182	@ 0xb6
 8001862:	f7ff fc9d 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001866:	200a      	movs	r0, #10
 8001868:	f7ff fcaa 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800186c:	20a2      	movs	r0, #162	@ 0xa2
 800186e:	f7ff fca7 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001872:	20f2      	movs	r0, #242	@ 0xf2
 8001874:	f7ff fc94 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001878:	2000      	movs	r0, #0
 800187a:	f7ff fca1 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800187e:	2026      	movs	r0, #38	@ 0x26
 8001880:	f7ff fc8e 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001884:	2001      	movs	r0, #1
 8001886:	f7ff fc9b 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800188a:	20e0      	movs	r0, #224	@ 0xe0
 800188c:	f7ff fc88 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001890:	200f      	movs	r0, #15
 8001892:	f7ff fc95 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001896:	202a      	movs	r0, #42	@ 0x2a
 8001898:	f7ff fc92 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 800189c:	2028      	movs	r0, #40	@ 0x28
 800189e:	f7ff fc8f 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80018a2:	2008      	movs	r0, #8
 80018a4:	f7ff fc8c 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80018a8:	200e      	movs	r0, #14
 80018aa:	f7ff fc89 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80018ae:	2008      	movs	r0, #8
 80018b0:	f7ff fc86 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80018b4:	2054      	movs	r0, #84	@ 0x54
 80018b6:	f7ff fc83 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80018ba:	20a9      	movs	r0, #169	@ 0xa9
 80018bc:	f7ff fc80 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80018c0:	2043      	movs	r0, #67	@ 0x43
 80018c2:	f7ff fc7d 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80018c6:	200a      	movs	r0, #10
 80018c8:	f7ff fc7a 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80018cc:	200f      	movs	r0, #15
 80018ce:	f7ff fc77 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80018d2:	2000      	movs	r0, #0
 80018d4:	f7ff fc74 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80018d8:	2000      	movs	r0, #0
 80018da:	f7ff fc71 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80018de:	2000      	movs	r0, #0
 80018e0:	f7ff fc6e 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80018e4:	2000      	movs	r0, #0
 80018e6:	f7ff fc6b 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80018ea:	20e1      	movs	r0, #225	@ 0xe1
 80018ec:	f7ff fc58 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80018f0:	2000      	movs	r0, #0
 80018f2:	f7ff fc65 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80018f6:	2015      	movs	r0, #21
 80018f8:	f7ff fc62 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80018fc:	2017      	movs	r0, #23
 80018fe:	f7ff fc5f 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001902:	2007      	movs	r0, #7
 8001904:	f7ff fc5c 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001908:	2011      	movs	r0, #17
 800190a:	f7ff fc59 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 800190e:	2006      	movs	r0, #6
 8001910:	f7ff fc56 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001914:	202b      	movs	r0, #43	@ 0x2b
 8001916:	f7ff fc53 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800191a:	2056      	movs	r0, #86	@ 0x56
 800191c:	f7ff fc50 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001920:	203c      	movs	r0, #60	@ 0x3c
 8001922:	f7ff fc4d 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001926:	2005      	movs	r0, #5
 8001928:	f7ff fc4a 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800192c:	2010      	movs	r0, #16
 800192e:	f7ff fc47 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001932:	200f      	movs	r0, #15
 8001934:	f7ff fc44 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001938:	203f      	movs	r0, #63	@ 0x3f
 800193a:	f7ff fc41 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800193e:	203f      	movs	r0, #63	@ 0x3f
 8001940:	f7ff fc3e 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001944:	200f      	movs	r0, #15
 8001946:	f7ff fc3b 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800194a:	202b      	movs	r0, #43	@ 0x2b
 800194c:	f7ff fc28 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001950:	2000      	movs	r0, #0
 8001952:	f7ff fc35 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001956:	2000      	movs	r0, #0
 8001958:	f7ff fc32 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800195c:	2001      	movs	r0, #1
 800195e:	f7ff fc2f 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001962:	203f      	movs	r0, #63	@ 0x3f
 8001964:	f7ff fc2c 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001968:	202a      	movs	r0, #42	@ 0x2a
 800196a:	f7ff fc19 	bl	80011a0 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800196e:	2000      	movs	r0, #0
 8001970:	f7ff fc26 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001974:	2000      	movs	r0, #0
 8001976:	f7ff fc23 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800197a:	2000      	movs	r0, #0
 800197c:	f7ff fc20 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001980:	20ef      	movs	r0, #239	@ 0xef
 8001982:	f7ff fc1d 	bl	80011c0 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 8001986:	2011      	movs	r0, #17
 8001988:	f7ff fc0a 	bl	80011a0 <LCD_WR_REG>
	HAL_Delay(120);
 800198c:	2078      	movs	r0, #120	@ 0x78
 800198e:	f000 fe4f 	bl	8002630 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 8001992:	2029      	movs	r0, #41	@ 0x29
 8001994:	f7ff fc04 	bl	80011a0 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001998:	2201      	movs	r2, #1
 800199a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800199e:	4804      	ldr	r0, [pc, #16]	@ (80019b0 <lcd_init+0x2bc>)
 80019a0:	f001 f918 	bl	8002bd4 <HAL_GPIO_WritePin>
}
 80019a4:	bf00      	nop
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	40020800 	.word	0x40020800
 80019ac:	20000154 	.word	0x20000154
 80019b0:	40020000 	.word	0x40020000

080019b4 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
 80019c0:	603b      	str	r3, [r7, #0]
	lcd_draw_point(xc + x, yc + y, c);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	b29b      	uxth	r3, r3
 80019ca:	4413      	add	r3, r2
 80019cc:	b298      	uxth	r0, r3
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	b29b      	uxth	r3, r3
 80019d6:	4413      	add	r3, r2
 80019d8:	b29b      	uxth	r3, r3
 80019da:	8b3a      	ldrh	r2, [r7, #24]
 80019dc:	4619      	mov	r1, r3
 80019de:	f7ff fcc5 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc - x, yc + y, c);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	b298      	uxth	r0, r3
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	b29a      	uxth	r2, r3
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	b29b      	uxth	r3, r3
 80019f6:	4413      	add	r3, r2
 80019f8:	b29b      	uxth	r3, r3
 80019fa:	8b3a      	ldrh	r2, [r7, #24]
 80019fc:	4619      	mov	r1, r3
 80019fe:	f7ff fcb5 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc + x, yc - y, c);
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	b29a      	uxth	r2, r3
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	b29b      	uxth	r3, r3
 8001a0a:	4413      	add	r3, r2
 8001a0c:	b298      	uxth	r0, r3
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	b29b      	uxth	r3, r3
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	8b3a      	ldrh	r2, [r7, #24]
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f7ff fca5 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc - x, yc - y, c);
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	b298      	uxth	r0, r3
 8001a2e:	68bb      	ldr	r3, [r7, #8]
 8001a30:	b29a      	uxth	r2, r3
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	8b3a      	ldrh	r2, [r7, #24]
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	f7ff fc95 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc + y, yc + x, c);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	b29a      	uxth	r2, r3
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	4413      	add	r3, r2
 8001a4c:	b298      	uxth	r0, r3
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	4413      	add	r3, r2
 8001a58:	b29b      	uxth	r3, r3
 8001a5a:	8b3a      	ldrh	r2, [r7, #24]
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	f7ff fc85 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc - y, yc + x, c);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	b29a      	uxth	r2, r3
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	1ad3      	subs	r3, r2, r3
 8001a6c:	b298      	uxth	r0, r3
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	b29a      	uxth	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	4413      	add	r3, r2
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	8b3a      	ldrh	r2, [r7, #24]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	f7ff fc75 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc + y, yc - x, c);
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	b29a      	uxth	r2, r3
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	b29b      	uxth	r3, r3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	b298      	uxth	r0, r3
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	b29b      	uxth	r3, r3
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	b29b      	uxth	r3, r3
 8001a9a:	8b3a      	ldrh	r2, [r7, #24]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	f7ff fc65 	bl	800136c <lcd_draw_point>

	lcd_draw_point(xc - y, yc - x, c);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	b29a      	uxth	r2, r3
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	b29b      	uxth	r3, r3
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	b298      	uxth	r0, r3
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	1ad3      	subs	r3, r2, r3
 8001ab8:	b29b      	uxth	r3, r3
 8001aba:	8b3a      	ldrh	r2, [r7, #24]
 8001abc:	4619      	mov	r1, r3
 8001abe:	f7ff fc55 	bl	800136c <lcd_draw_point>
}
 8001ac2:	bf00      	nop
 8001ac4:	3710      	adds	r7, #16
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <lcd_draw_circle>:

void lcd_draw_circle(int xc, int yc, uint16_t c, int r, int fill)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b08a      	sub	sp, #40	@ 0x28
 8001ace:	af02      	add	r7, sp, #8
 8001ad0:	60f8      	str	r0, [r7, #12]
 8001ad2:	60b9      	str	r1, [r7, #8]
 8001ad4:	603b      	str	r3, [r7, #0]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8001ada:	2300      	movs	r3, #0
 8001adc:	61fb      	str	r3, [r7, #28]
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	f1c3 0303 	rsb	r3, r3, #3
 8001aea:	613b      	str	r3, [r7, #16]

	if (fill) {
 8001aec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d04f      	beq.n	8001b92 <lcd_draw_circle+0xc8>
		while (x <= y) {
 8001af2:	e029      	b.n	8001b48 <lcd_draw_circle+0x7e>
			for (yi = x; yi <= y; yi++)
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	617b      	str	r3, [r7, #20]
 8001af8:	e00a      	b.n	8001b10 <lcd_draw_circle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8001afa:	88fb      	ldrh	r3, [r7, #6]
 8001afc:	9300      	str	r3, [sp, #0]
 8001afe:	697b      	ldr	r3, [r7, #20]
 8001b00:	69fa      	ldr	r2, [r7, #28]
 8001b02:	68b9      	ldr	r1, [r7, #8]
 8001b04:	68f8      	ldr	r0, [r7, #12]
 8001b06:	f7ff ff55 	bl	80019b4 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8001b0a:	697b      	ldr	r3, [r7, #20]
 8001b0c:	3301      	adds	r3, #1
 8001b0e:	617b      	str	r3, [r7, #20]
 8001b10:	697a      	ldr	r2, [r7, #20]
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	ddf0      	ble.n	8001afa <lcd_draw_circle+0x30>

			if (d < 0) {
 8001b18:	693b      	ldr	r3, [r7, #16]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	da06      	bge.n	8001b2c <lcd_draw_circle+0x62>
				d = d + 4 * x + 6;
 8001b1e:	69fb      	ldr	r3, [r7, #28]
 8001b20:	009a      	lsls	r2, r3, #2
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	4413      	add	r3, r2
 8001b26:	3306      	adds	r3, #6
 8001b28:	613b      	str	r3, [r7, #16]
 8001b2a:	e00a      	b.n	8001b42 <lcd_draw_circle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8001b2c:	69fa      	ldr	r2, [r7, #28]
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	009a      	lsls	r2, r3, #2
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4413      	add	r3, r2
 8001b38:	330a      	adds	r3, #10
 8001b3a:	613b      	str	r3, [r7, #16]
				y--;
 8001b3c:	69bb      	ldr	r3, [r7, #24]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	61bb      	str	r3, [r7, #24]
			}
			x++;
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3301      	adds	r3, #1
 8001b46:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001b48:	69fa      	ldr	r2, [r7, #28]
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	ddd1      	ble.n	8001af4 <lcd_draw_circle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 8001b50:	e023      	b.n	8001b9a <lcd_draw_circle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 8001b52:	88fb      	ldrh	r3, [r7, #6]
 8001b54:	9300      	str	r3, [sp, #0]
 8001b56:	69bb      	ldr	r3, [r7, #24]
 8001b58:	69fa      	ldr	r2, [r7, #28]
 8001b5a:	68b9      	ldr	r1, [r7, #8]
 8001b5c:	68f8      	ldr	r0, [r7, #12]
 8001b5e:	f7ff ff29 	bl	80019b4 <_draw_circle_8>
			if (d < 0) {
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	da06      	bge.n	8001b76 <lcd_draw_circle+0xac>
				d = d + 4 * x + 6;
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	009a      	lsls	r2, r3, #2
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	4413      	add	r3, r2
 8001b70:	3306      	adds	r3, #6
 8001b72:	613b      	str	r3, [r7, #16]
 8001b74:	e00a      	b.n	8001b8c <lcd_draw_circle+0xc2>
				d = d + 4 * (x - y) + 10;
 8001b76:	69fa      	ldr	r2, [r7, #28]
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	009a      	lsls	r2, r3, #2
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	4413      	add	r3, r2
 8001b82:	330a      	adds	r3, #10
 8001b84:	613b      	str	r3, [r7, #16]
				y--;
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	3b01      	subs	r3, #1
 8001b8a:	61bb      	str	r3, [r7, #24]
			x++;
 8001b8c:	69fb      	ldr	r3, [r7, #28]
 8001b8e:	3301      	adds	r3, #1
 8001b90:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8001b92:	69fa      	ldr	r2, [r7, #28]
 8001b94:	69bb      	ldr	r3, [r7, #24]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	dddb      	ble.n	8001b52 <lcd_draw_circle+0x88>
}
 8001b9a:	bf00      	nop
 8001b9c:	3720      	adds	r7, #32
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
	...

08001ba4 <lcd_show_string>:

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001ba4:	b590      	push	{r4, r7, lr}
 8001ba6:	b08b      	sub	sp, #44	@ 0x2c
 8001ba8:	af04      	add	r7, sp, #16
 8001baa:	60ba      	str	r2, [r7, #8]
 8001bac:	461a      	mov	r2, r3
 8001bae:	4603      	mov	r3, r0
 8001bb0:	81fb      	strh	r3, [r7, #14]
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	81bb      	strh	r3, [r7, #12]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8001bba:	89fb      	ldrh	r3, [r7, #14]
 8001bbc:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 8001bc2:	e048      	b.n	8001c56 <lcd_show_string+0xb2>
		if (!bHz) {
 8001bc4:	7dfb      	ldrb	r3, [r7, #23]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d145      	bne.n	8001c56 <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8001bca:	89fa      	ldrh	r2, [r7, #14]
 8001bcc:	4b26      	ldr	r3, [pc, #152]	@ (8001c68 <lcd_show_string+0xc4>)
 8001bce:	881b      	ldrh	r3, [r3, #0]
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001bd6:	085b      	lsrs	r3, r3, #1
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	1acb      	subs	r3, r1, r3
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	dc3f      	bgt.n	8001c60 <lcd_show_string+0xbc>
 8001be0:	89ba      	ldrh	r2, [r7, #12]
 8001be2:	4b21      	ldr	r3, [pc, #132]	@ (8001c68 <lcd_show_string+0xc4>)
 8001be4:	885b      	ldrh	r3, [r3, #2]
 8001be6:	4619      	mov	r1, r3
 8001be8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001bec:	1acb      	subs	r3, r1, r3
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	dc36      	bgt.n	8001c60 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	2b80      	cmp	r3, #128	@ 0x80
 8001bf8:	d902      	bls.n	8001c00 <lcd_show_string+0x5c>
				bHz = 1;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	75fb      	strb	r3, [r7, #23]
 8001bfe:	e02a      	b.n	8001c56 <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8001c00:	68bb      	ldr	r3, [r7, #8]
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b0d      	cmp	r3, #13
 8001c06:	d10b      	bne.n	8001c20 <lcd_show_string+0x7c>
					y += sizey;
 8001c08:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	89bb      	ldrh	r3, [r7, #12]
 8001c10:	4413      	add	r3, r2
 8001c12:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8001c14:	8abb      	ldrh	r3, [r7, #20]
 8001c16:	81fb      	strh	r3, [r7, #14]
					str++;
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	60bb      	str	r3, [r7, #8]
 8001c1e:	e017      	b.n	8001c50 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	781a      	ldrb	r2, [r3, #0]
 8001c24:	88fc      	ldrh	r4, [r7, #6]
 8001c26:	89b9      	ldrh	r1, [r7, #12]
 8001c28:	89f8      	ldrh	r0, [r7, #14]
 8001c2a:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001c2e:	9302      	str	r3, [sp, #8]
 8001c30:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	4623      	mov	r3, r4
 8001c3c:	f7ff fc68 	bl	8001510 <lcd_show_char>
					x += sizey / 2;
 8001c40:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001c44:	085b      	lsrs	r3, r3, #1
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	461a      	mov	r2, r3
 8001c4a:	89fb      	ldrh	r3, [r7, #14]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	3301      	adds	r3, #1
 8001c54:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	781b      	ldrb	r3, [r3, #0]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1b2      	bne.n	8001bc4 <lcd_show_string+0x20>
 8001c5e:	e000      	b.n	8001c62 <lcd_show_string+0xbe>
				return;
 8001c60:	bf00      	nop
			}
		}
	}
}
 8001c62:	371c      	adds	r7, #28
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd90      	pop	{r4, r7, pc}
 8001c68:	20000154 	.word	0x20000154

08001c6c <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08a      	sub	sp, #40	@ 0x28
 8001c70:	af04      	add	r7, sp, #16
 8001c72:	60ba      	str	r2, [r7, #8]
 8001c74:	461a      	mov	r2, r3
 8001c76:	4603      	mov	r3, r0
 8001c78:	81fb      	strh	r3, [r7, #14]
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	81bb      	strh	r3, [r7, #12]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 8001c82:	68b8      	ldr	r0, [r7, #8]
 8001c84:	f7fe faa4 	bl	80001d0 <strlen>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 8001c8c:	4b0f      	ldr	r3, [pc, #60]	@ (8001ccc <lcd_show_string_center+0x60>)
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	461a      	mov	r2, r3
 8001c92:	8afb      	ldrh	r3, [r7, #22]
 8001c94:	00db      	lsls	r3, r3, #3
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	0fda      	lsrs	r2, r3, #31
 8001c9a:	4413      	add	r3, r2
 8001c9c:	105b      	asrs	r3, r3, #1
 8001c9e:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 8001ca0:	89fa      	ldrh	r2, [r7, #14]
 8001ca2:	8abb      	ldrh	r3, [r7, #20]
 8001ca4:	4413      	add	r3, r2
 8001ca6:	b298      	uxth	r0, r3
 8001ca8:	88fa      	ldrh	r2, [r7, #6]
 8001caa:	89b9      	ldrh	r1, [r7, #12]
 8001cac:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001cb0:	9302      	str	r3, [sp, #8]
 8001cb2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001cb6:	9301      	str	r3, [sp, #4]
 8001cb8:	8c3b      	ldrh	r3, [r7, #32]
 8001cba:	9300      	str	r3, [sp, #0]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	68ba      	ldr	r2, [r7, #8]
 8001cc0:	f7ff ff70 	bl	8001ba4 <lcd_show_string>
}
 8001cc4:	bf00      	nop
 8001cc6:	3718      	adds	r7, #24
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20000154 	.word	0x20000154

08001cd0 <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt
 * @retval 	None
 */
void led_7seg_display() {
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001cd4:	4b40      	ldr	r3, [pc, #256]	@ (8001dd8 <led_7seg_display+0x108>)
 8001cd6:	881b      	ldrh	r3, [r3, #0]
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	4b3e      	ldr	r3, [pc, #248]	@ (8001dd8 <led_7seg_display+0x108>)
 8001cde:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 8001ce0:	4b3e      	ldr	r3, [pc, #248]	@ (8001ddc <led_7seg_display+0x10c>)
 8001ce2:	881b      	ldrh	r3, [r3, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	4b3e      	ldr	r3, [pc, #248]	@ (8001de0 <led_7seg_display+0x110>)
 8001ce8:	5c9b      	ldrb	r3, [r3, r2]
 8001cea:	b21b      	sxth	r3, r3
 8001cec:	021b      	lsls	r3, r3, #8
 8001cee:	b21a      	sxth	r2, r3
 8001cf0:	4b39      	ldr	r3, [pc, #228]	@ (8001dd8 <led_7seg_display+0x108>)
 8001cf2:	881b      	ldrh	r3, [r3, #0]
 8001cf4:	b21b      	sxth	r3, r3
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	b21b      	sxth	r3, r3
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	4b36      	ldr	r3, [pc, #216]	@ (8001dd8 <led_7seg_display+0x108>)
 8001cfe:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 8001d00:	4b36      	ldr	r3, [pc, #216]	@ (8001ddc <led_7seg_display+0x10c>)
 8001d02:	881b      	ldrh	r3, [r3, #0]
 8001d04:	2b03      	cmp	r3, #3
 8001d06:	d847      	bhi.n	8001d98 <led_7seg_display+0xc8>
 8001d08:	a201      	add	r2, pc, #4	@ (adr r2, 8001d10 <led_7seg_display+0x40>)
 8001d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d0e:	bf00      	nop
 8001d10:	08001d21 	.word	0x08001d21
 8001d14:	08001d3f 	.word	0x08001d3f
 8001d18:	08001d5d 	.word	0x08001d5d
 8001d1c:	08001d7b 	.word	0x08001d7b
	case 0:
		spi_buffer |= 0x00b0;
 8001d20:	4b2d      	ldr	r3, [pc, #180]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d22:	881b      	ldrh	r3, [r3, #0]
 8001d24:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8001d28:	b29a      	uxth	r2, r3
 8001d2a:	4b2b      	ldr	r3, [pc, #172]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d2c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8001d2e:	4b2a      	ldr	r3, [pc, #168]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d30:	881b      	ldrh	r3, [r3, #0]
 8001d32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d36:	b29a      	uxth	r2, r3
 8001d38:	4b27      	ldr	r3, [pc, #156]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d3a:	801a      	strh	r2, [r3, #0]
		break;
 8001d3c:	e02d      	b.n	8001d9a <led_7seg_display+0xca>
	case 1:
		spi_buffer |= 0x00d0;
 8001d3e:	4b26      	ldr	r3, [pc, #152]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d40:	881b      	ldrh	r3, [r3, #0]
 8001d42:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 8001d46:	b29a      	uxth	r2, r3
 8001d48:	4b23      	ldr	r3, [pc, #140]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d4a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8001d4c:	4b22      	ldr	r3, [pc, #136]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d4e:	881b      	ldrh	r3, [r3, #0]
 8001d50:	f023 0320 	bic.w	r3, r3, #32
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	4b20      	ldr	r3, [pc, #128]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d58:	801a      	strh	r2, [r3, #0]
		break;
 8001d5a:	e01e      	b.n	8001d9a <led_7seg_display+0xca>
	case 2:
		spi_buffer |= 0x00e0;
 8001d5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d5e:	881b      	ldrh	r3, [r3, #0]
 8001d60:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d68:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 8001d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d6c:	881b      	ldrh	r3, [r3, #0]
 8001d6e:	f023 0310 	bic.w	r3, r3, #16
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	4b18      	ldr	r3, [pc, #96]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d76:	801a      	strh	r2, [r3, #0]
		break;
 8001d78:	e00f      	b.n	8001d9a <led_7seg_display+0xca>
	case 3:
		spi_buffer |= 0x0070;
 8001d7a:	4b17      	ldr	r3, [pc, #92]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d7c:	881b      	ldrh	r3, [r3, #0]
 8001d7e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	4b14      	ldr	r3, [pc, #80]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d86:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 8001d88:	4b13      	ldr	r3, [pc, #76]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001d90:	b29a      	uxth	r2, r3
 8001d92:	4b11      	ldr	r3, [pc, #68]	@ (8001dd8 <led_7seg_display+0x108>)
 8001d94:	801a      	strh	r2, [r3, #0]
		break;
 8001d96:	e000      	b.n	8001d9a <led_7seg_display+0xca>
	default:
		break;
 8001d98:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 8001d9a:	4b10      	ldr	r3, [pc, #64]	@ (8001ddc <led_7seg_display+0x10c>)
 8001d9c:	881b      	ldrh	r3, [r3, #0]
 8001d9e:	3301      	adds	r3, #1
 8001da0:	425a      	negs	r2, r3
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	f002 0203 	and.w	r2, r2, #3
 8001daa:	bf58      	it	pl
 8001dac:	4253      	negpl	r3, r2
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	4b0a      	ldr	r3, [pc, #40]	@ (8001ddc <led_7seg_display+0x10c>)
 8001db2:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8001db4:	2200      	movs	r2, #0
 8001db6:	2140      	movs	r1, #64	@ 0x40
 8001db8:	480a      	ldr	r0, [pc, #40]	@ (8001de4 <led_7seg_display+0x114>)
 8001dba:	f000 ff0b 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 8001dbe:	2301      	movs	r3, #1
 8001dc0:	2202      	movs	r2, #2
 8001dc2:	4905      	ldr	r1, [pc, #20]	@ (8001dd8 <led_7seg_display+0x108>)
 8001dc4:	4808      	ldr	r0, [pc, #32]	@ (8001de8 <led_7seg_display+0x118>)
 8001dc6:	f001 fef6 	bl	8003bb6 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001dca:	2201      	movs	r2, #1
 8001dcc:	2140      	movs	r1, #64	@ 0x40
 8001dce:	4805      	ldr	r0, [pc, #20]	@ (8001de4 <led_7seg_display+0x114>)
 8001dd0:	f000 ff00 	bl	8002bd4 <HAL_GPIO_WritePin>
}
 8001dd4:	bf00      	nop
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	20000004 	.word	0x20000004
 8001ddc:	2000015a 	.word	0x2000015a
 8001de0:	20000000 	.word	0x20000000
 8001de4:	40021800 	.word	0x40021800
 8001de8:	20000330 	.word	0x20000330

08001dec <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001df0:	f000 fbac 	bl	800254c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001df4:	f000 f84c 	bl	8001e90 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001df8:	f7ff f864 	bl	8000ec4 <MX_GPIO_Init>
	MX_TIM2_Init();
 8001dfc:	f000 fa78 	bl	80022f0 <MX_TIM2_Init>
	MX_SPI1_Init();
 8001e00:	f000 f944 	bl	800208c <MX_SPI1_Init>
	MX_FSMC_Init();
 8001e04:	f7fe fc82 	bl	800070c <MX_FSMC_Init>
	MX_I2C1_Init();
 8001e08:	f7ff f954 	bl	80010b4 <MX_I2C1_Init>
	MX_TIM4_Init();
 8001e0c:	f000 fabc 	bl	8002388 <MX_TIM4_Init>
	/* USER CODE BEGIN 2 */
	system_init();
 8001e10:	f000 f8a8 	bl	8001f64 <system_init>

	// 1. Khi to trng thi game
	game_init_state(&game_state);
 8001e14:	481b      	ldr	r0, [pc, #108]	@ (8001e84 <main+0x98>)
 8001e16:	f7fe fd49 	bl	80008ac <game_init_state>
	// 2. V ton b mn hnh game ban u (ch mt ln)
	game_draw_initial_scene(&game_state);
 8001e1a:	481a      	ldr	r0, [pc, #104]	@ (8001e84 <main+0x98>)
 8001e1c:	f7fe fe3c 	bl	8000a98 <game_draw_initial_scene>

	// 3. Thit lp timer cho vng lp game
	timer2_set(20); // ~50 FPS
 8001e20:	2014      	movs	r0, #20
 8001e22:	f000 f8cb 	bl	8001fbc <timer2_set>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		button_scan();
 8001e26:	f7fe fbc1 	bl	80005ac <button_scan>
		if (button_count[4] == 1) { // Assuming button 4 is the pause button
 8001e2a:	4b17      	ldr	r3, [pc, #92]	@ (8001e88 <main+0x9c>)
 8001e2c:	891b      	ldrh	r3, [r3, #8]
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d117      	bne.n	8001e62 <main+0x76>
			switch (game_state.status) {
 8001e32:	4b14      	ldr	r3, [pc, #80]	@ (8001e84 <main+0x98>)
 8001e34:	f893 31c5 	ldrb.w	r3, [r3, #453]	@ 0x1c5
 8001e38:	2b01      	cmp	r3, #1
 8001e3a:	d002      	beq.n	8001e42 <main+0x56>
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d008      	beq.n	8001e52 <main+0x66>
			case GAME_PAUSED:
				game_state.status = GAME_PLAYING;
				game_clear_pause_screen(&game_state);
				break;
			default:
				break;
 8001e40:	e00f      	b.n	8001e62 <main+0x76>
				game_state.status = GAME_PAUSED;
 8001e42:	4b10      	ldr	r3, [pc, #64]	@ (8001e84 <main+0x98>)
 8001e44:	2202      	movs	r2, #2
 8001e46:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
				game_draw_pause_screen(&game_state);
 8001e4a:	480e      	ldr	r0, [pc, #56]	@ (8001e84 <main+0x98>)
 8001e4c:	f7fe fe9e 	bl	8000b8c <game_draw_pause_screen>
				break;
 8001e50:	e007      	b.n	8001e62 <main+0x76>
				game_state.status = GAME_PLAYING;
 8001e52:	4b0c      	ldr	r3, [pc, #48]	@ (8001e84 <main+0x98>)
 8001e54:	2201      	movs	r2, #1
 8001e56:	f883 21c5 	strb.w	r2, [r3, #453]	@ 0x1c5
				game_clear_pause_screen(&game_state);
 8001e5a:	480a      	ldr	r0, [pc, #40]	@ (8001e84 <main+0x98>)
 8001e5c:	f7fe fef6 	bl	8000c4c <game_clear_pause_screen>
				break;
 8001e60:	bf00      	nop
			}
		}
		if(timer2_flag == 1){
 8001e62:	4b0a      	ldr	r3, [pc, #40]	@ (8001e8c <main+0xa0>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d1dd      	bne.n	8001e26 <main+0x3a>
			timer2_flag = 0; // Reset c timer ngay lp tc
 8001e6a:	4b08      	ldr	r3, [pc, #32]	@ (8001e8c <main+0xa0>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]
			if (game_state.status == GAME_PLAYING) {
 8001e70:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <main+0x98>)
 8001e72:	f893 31c5 	ldrb.w	r3, [r3, #453]	@ 0x1c5
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d1d5      	bne.n	8001e26 <main+0x3a>
			// --- PHN LOGIC GAME (Cp nht trng thi) ---
			// Game logic will be implemented here in another part.

			// Cp nht mn hnh (ch v li nhng g  thay i)
			game_update_screen(&game_state);
 8001e7a:	4802      	ldr	r0, [pc, #8]	@ (8001e84 <main+0x98>)
 8001e7c:	f7fe fe33 	bl	8000ae6 <game_update_screen>
		button_scan();
 8001e80:	e7d1      	b.n	8001e26 <main+0x3a>
 8001e82:	bf00      	nop
 8001e84:	2000015c 	.word	0x2000015c
 8001e88:	20000080 	.word	0x20000080
 8001e8c:	20000324 	.word	0x20000324

08001e90 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b094      	sub	sp, #80	@ 0x50
 8001e94:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001e96:	f107 0320 	add.w	r3, r7, #32
 8001e9a:	2230      	movs	r2, #48	@ 0x30
 8001e9c:	2100      	movs	r1, #0
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f003 f960 	bl	8005164 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001ea4:	f107 030c 	add.w	r3, r7, #12
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	60bb      	str	r3, [r7, #8]
 8001eb8:	4b28      	ldr	r3, [pc, #160]	@ (8001f5c <SystemClock_Config+0xcc>)
 8001eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ebc:	4a27      	ldr	r2, [pc, #156]	@ (8001f5c <SystemClock_Config+0xcc>)
 8001ebe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ec2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ec4:	4b25      	ldr	r3, [pc, #148]	@ (8001f5c <SystemClock_Config+0xcc>)
 8001ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ecc:	60bb      	str	r3, [r7, #8]
 8001ece:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	607b      	str	r3, [r7, #4]
 8001ed4:	4b22      	ldr	r3, [pc, #136]	@ (8001f60 <SystemClock_Config+0xd0>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a21      	ldr	r2, [pc, #132]	@ (8001f60 <SystemClock_Config+0xd0>)
 8001eda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ede:	6013      	str	r3, [r2, #0]
 8001ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f60 <SystemClock_Config+0xd0>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ee8:	607b      	str	r3, [r7, #4]
 8001eea:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001eec:	2302      	movs	r3, #2
 8001eee:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ef4:	2310      	movs	r3, #16
 8001ef6:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001ef8:	2302      	movs	r3, #2
 8001efa:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001efc:	2300      	movs	r3, #0
 8001efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001f00:	2308      	movs	r3, #8
 8001f02:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001f04:	23a8      	movs	r3, #168	@ 0xa8
 8001f06:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f08:	2302      	movs	r3, #2
 8001f0a:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001f10:	f107 0320 	add.w	r3, r7, #32
 8001f14:	4618      	mov	r0, r3
 8001f16:	f001 f941 	bl	800319c <HAL_RCC_OscConfig>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <SystemClock_Config+0x94>
		Error_Handler();
 8001f20:	f000 f83c 	bl	8001f9c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001f24:	230f      	movs	r3, #15
 8001f26:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f30:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f34:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001f36:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f3a:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001f3c:	f107 030c 	add.w	r3, r7, #12
 8001f40:	2105      	movs	r1, #5
 8001f42:	4618      	mov	r0, r3
 8001f44:	f001 fba2 	bl	800368c <HAL_RCC_ClockConfig>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <SystemClock_Config+0xc2>
		Error_Handler();
 8001f4e:	f000 f825 	bl	8001f9c <Error_Handler>
	}
}
 8001f52:	bf00      	nop
 8001f54:	3750      	adds	r7, #80	@ 0x50
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40007000 	.word	0x40007000

08001f64 <system_init>:

/* USER CODE BEGIN 4 */
void system_init() {
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2120      	movs	r1, #32
 8001f6c:	480a      	ldr	r0, [pc, #40]	@ (8001f98 <system_init+0x34>)
 8001f6e:	f000 fe31 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2140      	movs	r1, #64	@ 0x40
 8001f76:	4808      	ldr	r0, [pc, #32]	@ (8001f98 <system_init+0x34>)
 8001f78:	f000 fe2c 	bl	8002bd4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	2110      	movs	r1, #16
 8001f80:	4805      	ldr	r0, [pc, #20]	@ (8001f98 <system_init+0x34>)
 8001f82:	f000 fe27 	bl	8002bd4 <HAL_GPIO_WritePin>

	lcd_init();
 8001f86:	f7ff fbb5 	bl	80016f4 <lcd_init>
	ds3231_init();
 8001f8a:	f7fe fb7b 	bl	8000684 <ds3231_init>

	timer2_init();
 8001f8e:	f000 f80b 	bl	8001fa8 <timer2_init>
}
 8001f92:	bf00      	nop
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	40021000 	.word	0x40021000

08001f9c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fa0:	b672      	cpsid	i
}
 8001fa2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001fa4:	bf00      	nop
 8001fa6:	e7fd      	b.n	8001fa4 <Error_Handler+0x8>

08001fa8 <timer2_init>:
/**
 * @brief  	Init timer interrupt
 * @param  	None
 * @retval 	None
 */
void timer2_init(void) {
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001fac:	4802      	ldr	r0, [pc, #8]	@ (8001fb8 <timer2_init+0x10>)
 8001fae:	f002 fbb5 	bl	800471c <HAL_TIM_Base_Start_IT>
}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	2000038c 	.word	0x2000038c

08001fbc <timer2_set>:
/**
 * @brief	Set duration of software timer interrupt
 * @param	duration Duration of software timer interrupt
 * @retval 	None
 */
void timer2_set(int ms) {
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
	timer2_mul = ms / TIMER_CYCLE_2;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	4b07      	ldr	r3, [pc, #28]	@ (8001fe8 <timer2_set+0x2c>)
 8001fca:	801a      	strh	r2, [r3, #0]
	timer2_counter = timer2_mul;
 8001fcc:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <timer2_set+0x2c>)
 8001fce:	881a      	ldrh	r2, [r3, #0]
 8001fd0:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <timer2_set+0x30>)
 8001fd2:	801a      	strh	r2, [r3, #0]
	timer2_flag = 0;
 8001fd4:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <timer2_set+0x34>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	701a      	strb	r2, [r3, #0]
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop
 8001fe8:	20000328 	.word	0x20000328
 8001fec:	20000326 	.word	0x20000326
 8001ff0:	20000324 	.word	0x20000324

08001ff4 <HAL_TIM_PeriodElapsedCallback>:
 * @brief  	Timer interrupt routine
 * @param  	htim TIM Base handle
 * @note	This callback function is called by system
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002004:	d114      	bne.n	8002030 <HAL_TIM_PeriodElapsedCallback+0x3c>
		if (timer2_counter > 0) {
 8002006:	4b1a      	ldr	r3, [pc, #104]	@ (8002070 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002008:	881b      	ldrh	r3, [r3, #0]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d010      	beq.n	8002030 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 800200e:	4b18      	ldr	r3, [pc, #96]	@ (8002070 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002010:	881b      	ldrh	r3, [r3, #0]
 8002012:	3b01      	subs	r3, #1
 8002014:	b29a      	uxth	r2, r3
 8002016:	4b16      	ldr	r3, [pc, #88]	@ (8002070 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002018:	801a      	strh	r2, [r3, #0]
			if (timer2_counter == 0) {
 800201a:	4b15      	ldr	r3, [pc, #84]	@ (8002070 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800201c:	881b      	ldrh	r3, [r3, #0]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d106      	bne.n	8002030 <HAL_TIM_PeriodElapsedCallback+0x3c>
				timer2_flag = 1;
 8002022:	4b14      	ldr	r3, [pc, #80]	@ (8002074 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8002024:	2201      	movs	r2, #1
 8002026:	701a      	strb	r2, [r3, #0]
				timer2_counter = timer2_mul;
 8002028:	4b13      	ldr	r3, [pc, #76]	@ (8002078 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800202a:	881a      	ldrh	r2, [r3, #0]
 800202c:	4b10      	ldr	r3, [pc, #64]	@ (8002070 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800202e:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	if (htim->Instance == TIM4) {
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a11      	ldr	r2, [pc, #68]	@ (800207c <HAL_TIM_PeriodElapsedCallback+0x88>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d116      	bne.n	8002068 <HAL_TIM_PeriodElapsedCallback+0x74>
		if (timer4_counter > 0) {
 800203a:	4b11      	ldr	r3, [pc, #68]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800203c:	881b      	ldrh	r3, [r3, #0]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d010      	beq.n	8002064 <HAL_TIM_PeriodElapsedCallback+0x70>
			timer4_counter--;
 8002042:	4b0f      	ldr	r3, [pc, #60]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002044:	881b      	ldrh	r3, [r3, #0]
 8002046:	3b01      	subs	r3, #1
 8002048:	b29a      	uxth	r2, r3
 800204a:	4b0d      	ldr	r3, [pc, #52]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800204c:	801a      	strh	r2, [r3, #0]
			if (timer4_counter == 0) {
 800204e:	4b0c      	ldr	r3, [pc, #48]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002050:	881b      	ldrh	r3, [r3, #0]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d106      	bne.n	8002064 <HAL_TIM_PeriodElapsedCallback+0x70>
				timer4_flag = 1;
 8002056:	4b0b      	ldr	r3, [pc, #44]	@ (8002084 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002058:	2201      	movs	r2, #1
 800205a:	701a      	strb	r2, [r3, #0]
				timer4_counter = timer4_mul;
 800205c:	4b0a      	ldr	r3, [pc, #40]	@ (8002088 <HAL_TIM_PeriodElapsedCallback+0x94>)
 800205e:	881a      	ldrh	r2, [r3, #0]
 8002060:	4b07      	ldr	r3, [pc, #28]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002062:	801a      	strh	r2, [r3, #0]
			}
		}

		led_7seg_display();
 8002064:	f7ff fe34 	bl	8001cd0 <led_7seg_display>
	}
}
 8002068:	bf00      	nop
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	20000326 	.word	0x20000326
 8002074:	20000324 	.word	0x20000324
 8002078:	20000328 	.word	0x20000328
 800207c:	40000800 	.word	0x40000800
 8002080:	2000032c 	.word	0x2000032c
 8002084:	2000032a 	.word	0x2000032a
 8002088:	2000032e 	.word	0x2000032e

0800208c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002090:	4b17      	ldr	r3, [pc, #92]	@ (80020f0 <MX_SPI1_Init+0x64>)
 8002092:	4a18      	ldr	r2, [pc, #96]	@ (80020f4 <MX_SPI1_Init+0x68>)
 8002094:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002096:	4b16      	ldr	r3, [pc, #88]	@ (80020f0 <MX_SPI1_Init+0x64>)
 8002098:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800209c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800209e:	4b14      	ldr	r3, [pc, #80]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80020a4:	4b12      	ldr	r3, [pc, #72]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020aa:	4b11      	ldr	r3, [pc, #68]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020b0:	4b0f      	ldr	r3, [pc, #60]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020b6:	4b0e      	ldr	r3, [pc, #56]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020be:	4b0c      	ldr	r3, [pc, #48]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020c4:	4b0a      	ldr	r3, [pc, #40]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020ca:	4b09      	ldr	r3, [pc, #36]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020d0:	4b07      	ldr	r3, [pc, #28]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80020d6:	4b06      	ldr	r3, [pc, #24]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020d8:	220a      	movs	r2, #10
 80020da:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80020dc:	4804      	ldr	r0, [pc, #16]	@ (80020f0 <MX_SPI1_Init+0x64>)
 80020de:	f001 fce1 	bl	8003aa4 <HAL_SPI_Init>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d001      	beq.n	80020ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80020e8:	f7ff ff58 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80020ec:	bf00      	nop
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	20000330 	.word	0x20000330
 80020f4:	40013000 	.word	0x40013000

080020f8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	@ 0x28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a19      	ldr	r2, [pc, #100]	@ (800217c <HAL_SPI_MspInit+0x84>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d12b      	bne.n	8002172 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	613b      	str	r3, [r7, #16]
 800211e:	4b18      	ldr	r3, [pc, #96]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 8002120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002122:	4a17      	ldr	r2, [pc, #92]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 8002124:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002128:	6453      	str	r3, [r2, #68]	@ 0x44
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 800212c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800212e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002132:	613b      	str	r3, [r7, #16]
 8002134:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	4b11      	ldr	r3, [pc, #68]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	4a10      	ldr	r2, [pc, #64]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 8002140:	f043 0302 	orr.w	r3, r3, #2
 8002144:	6313      	str	r3, [r2, #48]	@ 0x30
 8002146:	4b0e      	ldr	r3, [pc, #56]	@ (8002180 <HAL_SPI_MspInit+0x88>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002152:	2338      	movs	r3, #56	@ 0x38
 8002154:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002156:	2302      	movs	r3, #2
 8002158:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215e:	2303      	movs	r3, #3
 8002160:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002162:	2305      	movs	r3, #5
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002166:	f107 0314 	add.w	r3, r7, #20
 800216a:	4619      	mov	r1, r3
 800216c:	4805      	ldr	r0, [pc, #20]	@ (8002184 <HAL_SPI_MspInit+0x8c>)
 800216e:	f000 fb95 	bl	800289c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002172:	bf00      	nop
 8002174:	3728      	adds	r7, #40	@ 0x28
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40013000 	.word	0x40013000
 8002180:	40023800 	.word	0x40023800
 8002184:	40020400 	.word	0x40020400

08002188 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	607b      	str	r3, [r7, #4]
 8002192:	4b10      	ldr	r3, [pc, #64]	@ (80021d4 <HAL_MspInit+0x4c>)
 8002194:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002196:	4a0f      	ldr	r2, [pc, #60]	@ (80021d4 <HAL_MspInit+0x4c>)
 8002198:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800219c:	6453      	str	r3, [r2, #68]	@ 0x44
 800219e:	4b0d      	ldr	r3, [pc, #52]	@ (80021d4 <HAL_MspInit+0x4c>)
 80021a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021a6:	607b      	str	r3, [r7, #4]
 80021a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	603b      	str	r3, [r7, #0]
 80021ae:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <HAL_MspInit+0x4c>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b2:	4a08      	ldr	r2, [pc, #32]	@ (80021d4 <HAL_MspInit+0x4c>)
 80021b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ba:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <HAL_MspInit+0x4c>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021c2:	603b      	str	r3, [r7, #0]
 80021c4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	40023800 	.word	0x40023800

080021d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80021dc:	bf00      	nop
 80021de:	e7fd      	b.n	80021dc <NMI_Handler+0x4>

080021e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021e4:	bf00      	nop
 80021e6:	e7fd      	b.n	80021e4 <HardFault_Handler+0x4>

080021e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021ec:	bf00      	nop
 80021ee:	e7fd      	b.n	80021ec <MemManage_Handler+0x4>

080021f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021f4:	bf00      	nop
 80021f6:	e7fd      	b.n	80021f4 <BusFault_Handler+0x4>

080021f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021fc:	bf00      	nop
 80021fe:	e7fd      	b.n	80021fc <UsageFault_Handler+0x4>

08002200 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002200:	b480      	push	{r7}
 8002202:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002204:	bf00      	nop
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800220e:	b480      	push	{r7}
 8002210:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002212:	bf00      	nop
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr

0800221c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002220:	bf00      	nop
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800222a:	b580      	push	{r7, lr}
 800222c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800222e:	f000 f9df 	bl	80025f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800223c:	4802      	ldr	r0, [pc, #8]	@ (8002248 <TIM2_IRQHandler+0x10>)
 800223e:	f002 fadd 	bl	80047fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	2000038c 	.word	0x2000038c

0800224c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002250:	4802      	ldr	r0, [pc, #8]	@ (800225c <TIM4_IRQHandler+0x10>)
 8002252:	f002 fad3 	bl	80047fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002256:	bf00      	nop
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	200003d4 	.word	0x200003d4

08002260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002268:	4a14      	ldr	r2, [pc, #80]	@ (80022bc <_sbrk+0x5c>)
 800226a:	4b15      	ldr	r3, [pc, #84]	@ (80022c0 <_sbrk+0x60>)
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002274:	4b13      	ldr	r3, [pc, #76]	@ (80022c4 <_sbrk+0x64>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d102      	bne.n	8002282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800227c:	4b11      	ldr	r3, [pc, #68]	@ (80022c4 <_sbrk+0x64>)
 800227e:	4a12      	ldr	r2, [pc, #72]	@ (80022c8 <_sbrk+0x68>)
 8002280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002282:	4b10      	ldr	r3, [pc, #64]	@ (80022c4 <_sbrk+0x64>)
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	4413      	add	r3, r2
 800228a:	693a      	ldr	r2, [r7, #16]
 800228c:	429a      	cmp	r2, r3
 800228e:	d207      	bcs.n	80022a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002290:	f002 ff70 	bl	8005174 <__errno>
 8002294:	4603      	mov	r3, r0
 8002296:	220c      	movs	r2, #12
 8002298:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800229a:	f04f 33ff 	mov.w	r3, #4294967295
 800229e:	e009      	b.n	80022b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022a0:	4b08      	ldr	r3, [pc, #32]	@ (80022c4 <_sbrk+0x64>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022a6:	4b07      	ldr	r3, [pc, #28]	@ (80022c4 <_sbrk+0x64>)
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4413      	add	r3, r2
 80022ae:	4a05      	ldr	r2, [pc, #20]	@ (80022c4 <_sbrk+0x64>)
 80022b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022b2:	68fb      	ldr	r3, [r7, #12]
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3718      	adds	r7, #24
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	20020000 	.word	0x20020000
 80022c0:	00000400 	.word	0x00000400
 80022c4:	20000388 	.word	0x20000388
 80022c8:	20000568 	.word	0x20000568

080022cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022d0:	4b06      	ldr	r3, [pc, #24]	@ (80022ec <SystemInit+0x20>)
 80022d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022d6:	4a05      	ldr	r2, [pc, #20]	@ (80022ec <SystemInit+0x20>)
 80022d8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80022dc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	bf00      	nop
 80022ec:	e000ed00 	.word	0xe000ed00

080022f0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022f6:	f107 0308 	add.w	r3, r7, #8
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	605a      	str	r2, [r3, #4]
 8002300:	609a      	str	r2, [r3, #8]
 8002302:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002304:	463b      	mov	r3, r7
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800230c:	4b1d      	ldr	r3, [pc, #116]	@ (8002384 <MX_TIM2_Init+0x94>)
 800230e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002312:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002314:	4b1b      	ldr	r3, [pc, #108]	@ (8002384 <MX_TIM2_Init+0x94>)
 8002316:	f240 3247 	movw	r2, #839	@ 0x347
 800231a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800231c:	4b19      	ldr	r3, [pc, #100]	@ (8002384 <MX_TIM2_Init+0x94>)
 800231e:	2200      	movs	r2, #0
 8002320:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002322:	4b18      	ldr	r3, [pc, #96]	@ (8002384 <MX_TIM2_Init+0x94>)
 8002324:	2263      	movs	r2, #99	@ 0x63
 8002326:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002328:	4b16      	ldr	r3, [pc, #88]	@ (8002384 <MX_TIM2_Init+0x94>)
 800232a:	2200      	movs	r2, #0
 800232c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800232e:	4b15      	ldr	r3, [pc, #84]	@ (8002384 <MX_TIM2_Init+0x94>)
 8002330:	2200      	movs	r2, #0
 8002332:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002334:	4813      	ldr	r0, [pc, #76]	@ (8002384 <MX_TIM2_Init+0x94>)
 8002336:	f002 f9a1 	bl	800467c <HAL_TIM_Base_Init>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002340:	f7ff fe2c 	bl	8001f9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002344:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002348:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800234a:	f107 0308 	add.w	r3, r7, #8
 800234e:	4619      	mov	r1, r3
 8002350:	480c      	ldr	r0, [pc, #48]	@ (8002384 <MX_TIM2_Init+0x94>)
 8002352:	f002 fb5b 	bl	8004a0c <HAL_TIM_ConfigClockSource>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d001      	beq.n	8002360 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800235c:	f7ff fe1e 	bl	8001f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002360:	2300      	movs	r3, #0
 8002362:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002364:	2300      	movs	r3, #0
 8002366:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002368:	463b      	mov	r3, r7
 800236a:	4619      	mov	r1, r3
 800236c:	4805      	ldr	r0, [pc, #20]	@ (8002384 <MX_TIM2_Init+0x94>)
 800236e:	f002 fd77 	bl	8004e60 <HAL_TIMEx_MasterConfigSynchronization>
 8002372:	4603      	mov	r3, r0
 8002374:	2b00      	cmp	r3, #0
 8002376:	d001      	beq.n	800237c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002378:	f7ff fe10 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800237c:	bf00      	nop
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	2000038c 	.word	0x2000038c

08002388 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800238e:	f107 0308 	add.w	r3, r7, #8
 8002392:	2200      	movs	r2, #0
 8002394:	601a      	str	r2, [r3, #0]
 8002396:	605a      	str	r2, [r3, #4]
 8002398:	609a      	str	r2, [r3, #8]
 800239a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800239c:	463b      	mov	r3, r7
 800239e:	2200      	movs	r2, #0
 80023a0:	601a      	str	r2, [r3, #0]
 80023a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80023a4:	4b1d      	ldr	r3, [pc, #116]	@ (800241c <MX_TIM4_Init+0x94>)
 80023a6:	4a1e      	ldr	r2, [pc, #120]	@ (8002420 <MX_TIM4_Init+0x98>)
 80023a8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 80023aa:	4b1c      	ldr	r3, [pc, #112]	@ (800241c <MX_TIM4_Init+0x94>)
 80023ac:	f240 3247 	movw	r2, #839	@ 0x347
 80023b0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023b2:	4b1a      	ldr	r3, [pc, #104]	@ (800241c <MX_TIM4_Init+0x94>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80023b8:	4b18      	ldr	r3, [pc, #96]	@ (800241c <MX_TIM4_Init+0x94>)
 80023ba:	2263      	movs	r2, #99	@ 0x63
 80023bc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023be:	4b17      	ldr	r3, [pc, #92]	@ (800241c <MX_TIM4_Init+0x94>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023c4:	4b15      	ldr	r3, [pc, #84]	@ (800241c <MX_TIM4_Init+0x94>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80023ca:	4814      	ldr	r0, [pc, #80]	@ (800241c <MX_TIM4_Init+0x94>)
 80023cc:	f002 f956 	bl	800467c <HAL_TIM_Base_Init>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80023d6:	f7ff fde1 	bl	8001f9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80023e0:	f107 0308 	add.w	r3, r7, #8
 80023e4:	4619      	mov	r1, r3
 80023e6:	480d      	ldr	r0, [pc, #52]	@ (800241c <MX_TIM4_Init+0x94>)
 80023e8:	f002 fb10 	bl	8004a0c <HAL_TIM_ConfigClockSource>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d001      	beq.n	80023f6 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80023f2:	f7ff fdd3 	bl	8001f9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023f6:	2300      	movs	r3, #0
 80023f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023fa:	2300      	movs	r3, #0
 80023fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80023fe:	463b      	mov	r3, r7
 8002400:	4619      	mov	r1, r3
 8002402:	4806      	ldr	r0, [pc, #24]	@ (800241c <MX_TIM4_Init+0x94>)
 8002404:	f002 fd2c 	bl	8004e60 <HAL_TIMEx_MasterConfigSynchronization>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800240e:	f7ff fdc5 	bl	8001f9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002412:	bf00      	nop
 8002414:	3718      	adds	r7, #24
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	200003d4 	.word	0x200003d4
 8002420:	40000800 	.word	0x40000800

08002424 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b084      	sub	sp, #16
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002434:	d116      	bne.n	8002464 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002436:	2300      	movs	r3, #0
 8002438:	60fb      	str	r3, [r7, #12]
 800243a:	4b1a      	ldr	r3, [pc, #104]	@ (80024a4 <HAL_TIM_Base_MspInit+0x80>)
 800243c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800243e:	4a19      	ldr	r2, [pc, #100]	@ (80024a4 <HAL_TIM_Base_MspInit+0x80>)
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	6413      	str	r3, [r2, #64]	@ 0x40
 8002446:	4b17      	ldr	r3, [pc, #92]	@ (80024a4 <HAL_TIM_Base_MspInit+0x80>)
 8002448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244a:	f003 0301 	and.w	r3, r3, #1
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002452:	2200      	movs	r2, #0
 8002454:	2100      	movs	r1, #0
 8002456:	201c      	movs	r0, #28
 8002458:	f000 f9e9 	bl	800282e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800245c:	201c      	movs	r0, #28
 800245e:	f000 fa02 	bl	8002866 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002462:	e01a      	b.n	800249a <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a0f      	ldr	r2, [pc, #60]	@ (80024a8 <HAL_TIM_Base_MspInit+0x84>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d115      	bne.n	800249a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800246e:	2300      	movs	r3, #0
 8002470:	60bb      	str	r3, [r7, #8]
 8002472:	4b0c      	ldr	r3, [pc, #48]	@ (80024a4 <HAL_TIM_Base_MspInit+0x80>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002476:	4a0b      	ldr	r2, [pc, #44]	@ (80024a4 <HAL_TIM_Base_MspInit+0x80>)
 8002478:	f043 0304 	orr.w	r3, r3, #4
 800247c:	6413      	str	r3, [r2, #64]	@ 0x40
 800247e:	4b09      	ldr	r3, [pc, #36]	@ (80024a4 <HAL_TIM_Base_MspInit+0x80>)
 8002480:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002482:	f003 0304 	and.w	r3, r3, #4
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800248a:	2200      	movs	r2, #0
 800248c:	2100      	movs	r1, #0
 800248e:	201e      	movs	r0, #30
 8002490:	f000 f9cd 	bl	800282e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002494:	201e      	movs	r0, #30
 8002496:	f000 f9e6 	bl	8002866 <HAL_NVIC_EnableIRQ>
}
 800249a:	bf00      	nop
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	40023800 	.word	0x40023800
 80024a8:	40000800 	.word	0x40000800

080024ac <DEC2BCD>:

uint8_t BCD2DEC(uint8_t data) {
	return (data >> 4) * 10 + (data & 0x0f);
}

uint8_t DEC2BCD(uint8_t data) {
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 80024b6:	79fb      	ldrb	r3, [r7, #7]
 80024b8:	4a0e      	ldr	r2, [pc, #56]	@ (80024f4 <DEC2BCD+0x48>)
 80024ba:	fba2 2303 	umull	r2, r3, r2, r3
 80024be:	08db      	lsrs	r3, r3, #3
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	b25b      	sxtb	r3, r3
 80024c4:	011b      	lsls	r3, r3, #4
 80024c6:	b258      	sxtb	r0, r3
 80024c8:	79fa      	ldrb	r2, [r7, #7]
 80024ca:	4b0a      	ldr	r3, [pc, #40]	@ (80024f4 <DEC2BCD+0x48>)
 80024cc:	fba3 1302 	umull	r1, r3, r3, r2
 80024d0:	08d9      	lsrs	r1, r3, #3
 80024d2:	460b      	mov	r3, r1
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	440b      	add	r3, r1
 80024d8:	005b      	lsls	r3, r3, #1
 80024da:	1ad3      	subs	r3, r2, r3
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	b25b      	sxtb	r3, r3
 80024e0:	4303      	orrs	r3, r0
 80024e2:	b25b      	sxtb	r3, r3
 80024e4:	b2db      	uxtb	r3, r3
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	370c      	adds	r7, #12
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	cccccccd 	.word	0xcccccccd

080024f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80024f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002530 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024fc:	480d      	ldr	r0, [pc, #52]	@ (8002534 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80024fe:	490e      	ldr	r1, [pc, #56]	@ (8002538 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002500:	4a0e      	ldr	r2, [pc, #56]	@ (800253c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002502:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002504:	e002      	b.n	800250c <LoopCopyDataInit>

08002506 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002506:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002508:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800250a:	3304      	adds	r3, #4

0800250c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800250c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800250e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002510:	d3f9      	bcc.n	8002506 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002512:	4a0b      	ldr	r2, [pc, #44]	@ (8002540 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002514:	4c0b      	ldr	r4, [pc, #44]	@ (8002544 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002516:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002518:	e001      	b.n	800251e <LoopFillZerobss>

0800251a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800251a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800251c:	3204      	adds	r2, #4

0800251e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800251e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002520:	d3fb      	bcc.n	800251a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002522:	f7ff fed3 	bl	80022cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002526:	f002 fe2b 	bl	8005180 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800252a:	f7ff fc5f 	bl	8001dec <main>
  bx  lr    
 800252e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002530:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002534:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002538:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 800253c:	08008a8c 	.word	0x08008a8c
  ldr r2, =_sbss
 8002540:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8002544:	20000568 	.word	0x20000568

08002548 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002548:	e7fe      	b.n	8002548 <ADC_IRQHandler>
	...

0800254c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002550:	4b0e      	ldr	r3, [pc, #56]	@ (800258c <HAL_Init+0x40>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a0d      	ldr	r2, [pc, #52]	@ (800258c <HAL_Init+0x40>)
 8002556:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800255a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800255c:	4b0b      	ldr	r3, [pc, #44]	@ (800258c <HAL_Init+0x40>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a0a      	ldr	r2, [pc, #40]	@ (800258c <HAL_Init+0x40>)
 8002562:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002566:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002568:	4b08      	ldr	r3, [pc, #32]	@ (800258c <HAL_Init+0x40>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	4a07      	ldr	r2, [pc, #28]	@ (800258c <HAL_Init+0x40>)
 800256e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002572:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002574:	2003      	movs	r0, #3
 8002576:	f000 f94f 	bl	8002818 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800257a:	200f      	movs	r0, #15
 800257c:	f000 f808 	bl	8002590 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002580:	f7ff fe02 	bl	8002188 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002584:	2300      	movs	r3, #0
}
 8002586:	4618      	mov	r0, r3
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	40023c00 	.word	0x40023c00

08002590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002598:	4b12      	ldr	r3, [pc, #72]	@ (80025e4 <HAL_InitTick+0x54>)
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	4b12      	ldr	r3, [pc, #72]	@ (80025e8 <HAL_InitTick+0x58>)
 800259e:	781b      	ldrb	r3, [r3, #0]
 80025a0:	4619      	mov	r1, r3
 80025a2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80025aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ae:	4618      	mov	r0, r3
 80025b0:	f000 f967 	bl	8002882 <HAL_SYSTICK_Config>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d001      	beq.n	80025be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e00e      	b.n	80025dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2b0f      	cmp	r3, #15
 80025c2:	d80a      	bhi.n	80025da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025c4:	2200      	movs	r2, #0
 80025c6:	6879      	ldr	r1, [r7, #4]
 80025c8:	f04f 30ff 	mov.w	r0, #4294967295
 80025cc:	f000 f92f 	bl	800282e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025d0:	4a06      	ldr	r2, [pc, #24]	@ (80025ec <HAL_InitTick+0x5c>)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
 80025d8:	e000      	b.n	80025dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
}
 80025dc:	4618      	mov	r0, r3
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	20000008 	.word	0x20000008
 80025e8:	20000010 	.word	0x20000010
 80025ec:	2000000c 	.word	0x2000000c

080025f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025f4:	4b06      	ldr	r3, [pc, #24]	@ (8002610 <HAL_IncTick+0x20>)
 80025f6:	781b      	ldrb	r3, [r3, #0]
 80025f8:	461a      	mov	r2, r3
 80025fa:	4b06      	ldr	r3, [pc, #24]	@ (8002614 <HAL_IncTick+0x24>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	4413      	add	r3, r2
 8002600:	4a04      	ldr	r2, [pc, #16]	@ (8002614 <HAL_IncTick+0x24>)
 8002602:	6013      	str	r3, [r2, #0]
}
 8002604:	bf00      	nop
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	20000010 	.word	0x20000010
 8002614:	2000041c 	.word	0x2000041c

08002618 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002618:	b480      	push	{r7}
 800261a:	af00      	add	r7, sp, #0
  return uwTick;
 800261c:	4b03      	ldr	r3, [pc, #12]	@ (800262c <HAL_GetTick+0x14>)
 800261e:	681b      	ldr	r3, [r3, #0]
}
 8002620:	4618      	mov	r0, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	2000041c 	.word	0x2000041c

08002630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002638:	f7ff ffee 	bl	8002618 <HAL_GetTick>
 800263c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002648:	d005      	beq.n	8002656 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800264a:	4b0a      	ldr	r3, [pc, #40]	@ (8002674 <HAL_Delay+0x44>)
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	461a      	mov	r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	4413      	add	r3, r2
 8002654:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002656:	bf00      	nop
 8002658:	f7ff ffde 	bl	8002618 <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	68fa      	ldr	r2, [r7, #12]
 8002664:	429a      	cmp	r2, r3
 8002666:	d8f7      	bhi.n	8002658 <HAL_Delay+0x28>
  {
  }
}
 8002668:	bf00      	nop
 800266a:	bf00      	nop
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	20000010 	.word	0x20000010

08002678 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f003 0307 	and.w	r3, r3, #7
 8002686:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002688:	4b0c      	ldr	r3, [pc, #48]	@ (80026bc <__NVIC_SetPriorityGrouping+0x44>)
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800268e:	68ba      	ldr	r2, [r7, #8]
 8002690:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002694:	4013      	ands	r3, r2
 8002696:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026aa:	4a04      	ldr	r2, [pc, #16]	@ (80026bc <__NVIC_SetPriorityGrouping+0x44>)
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	60d3      	str	r3, [r2, #12]
}
 80026b0:	bf00      	nop
 80026b2:	3714      	adds	r7, #20
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026c4:	4b04      	ldr	r3, [pc, #16]	@ (80026d8 <__NVIC_GetPriorityGrouping+0x18>)
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	0a1b      	lsrs	r3, r3, #8
 80026ca:	f003 0307 	and.w	r3, r3, #7
}
 80026ce:	4618      	mov	r0, r3
 80026d0:	46bd      	mov	sp, r7
 80026d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d6:	4770      	bx	lr
 80026d8:	e000ed00 	.word	0xe000ed00

080026dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	db0b      	blt.n	8002706 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	f003 021f 	and.w	r2, r3, #31
 80026f4:	4907      	ldr	r1, [pc, #28]	@ (8002714 <__NVIC_EnableIRQ+0x38>)
 80026f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fa:	095b      	lsrs	r3, r3, #5
 80026fc:	2001      	movs	r0, #1
 80026fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	e000e100 	.word	0xe000e100

08002718 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002718:	b480      	push	{r7}
 800271a:	b083      	sub	sp, #12
 800271c:	af00      	add	r7, sp, #0
 800271e:	4603      	mov	r3, r0
 8002720:	6039      	str	r1, [r7, #0]
 8002722:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002728:	2b00      	cmp	r3, #0
 800272a:	db0a      	blt.n	8002742 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	b2da      	uxtb	r2, r3
 8002730:	490c      	ldr	r1, [pc, #48]	@ (8002764 <__NVIC_SetPriority+0x4c>)
 8002732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002736:	0112      	lsls	r2, r2, #4
 8002738:	b2d2      	uxtb	r2, r2
 800273a:	440b      	add	r3, r1
 800273c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002740:	e00a      	b.n	8002758 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	b2da      	uxtb	r2, r3
 8002746:	4908      	ldr	r1, [pc, #32]	@ (8002768 <__NVIC_SetPriority+0x50>)
 8002748:	79fb      	ldrb	r3, [r7, #7]
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	3b04      	subs	r3, #4
 8002750:	0112      	lsls	r2, r2, #4
 8002752:	b2d2      	uxtb	r2, r2
 8002754:	440b      	add	r3, r1
 8002756:	761a      	strb	r2, [r3, #24]
}
 8002758:	bf00      	nop
 800275a:	370c      	adds	r7, #12
 800275c:	46bd      	mov	sp, r7
 800275e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002762:	4770      	bx	lr
 8002764:	e000e100 	.word	0xe000e100
 8002768:	e000ed00 	.word	0xe000ed00

0800276c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800276c:	b480      	push	{r7}
 800276e:	b089      	sub	sp, #36	@ 0x24
 8002770:	af00      	add	r7, sp, #0
 8002772:	60f8      	str	r0, [r7, #12]
 8002774:	60b9      	str	r1, [r7, #8]
 8002776:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002780:	69fb      	ldr	r3, [r7, #28]
 8002782:	f1c3 0307 	rsb	r3, r3, #7
 8002786:	2b04      	cmp	r3, #4
 8002788:	bf28      	it	cs
 800278a:	2304      	movcs	r3, #4
 800278c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	3304      	adds	r3, #4
 8002792:	2b06      	cmp	r3, #6
 8002794:	d902      	bls.n	800279c <NVIC_EncodePriority+0x30>
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	3b03      	subs	r3, #3
 800279a:	e000      	b.n	800279e <NVIC_EncodePriority+0x32>
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a0:	f04f 32ff 	mov.w	r2, #4294967295
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	fa02 f303 	lsl.w	r3, r2, r3
 80027aa:	43da      	mvns	r2, r3
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	401a      	ands	r2, r3
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027b4:	f04f 31ff 	mov.w	r1, #4294967295
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	fa01 f303 	lsl.w	r3, r1, r3
 80027be:	43d9      	mvns	r1, r3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c4:	4313      	orrs	r3, r2
         );
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3724      	adds	r7, #36	@ 0x24
 80027ca:	46bd      	mov	sp, r7
 80027cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d0:	4770      	bx	lr
	...

080027d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3b01      	subs	r3, #1
 80027e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027e4:	d301      	bcc.n	80027ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027e6:	2301      	movs	r3, #1
 80027e8:	e00f      	b.n	800280a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027ea:	4a0a      	ldr	r2, [pc, #40]	@ (8002814 <SysTick_Config+0x40>)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	3b01      	subs	r3, #1
 80027f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027f2:	210f      	movs	r1, #15
 80027f4:	f04f 30ff 	mov.w	r0, #4294967295
 80027f8:	f7ff ff8e 	bl	8002718 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80027fc:	4b05      	ldr	r3, [pc, #20]	@ (8002814 <SysTick_Config+0x40>)
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002802:	4b04      	ldr	r3, [pc, #16]	@ (8002814 <SysTick_Config+0x40>)
 8002804:	2207      	movs	r2, #7
 8002806:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002808:	2300      	movs	r3, #0
}
 800280a:	4618      	mov	r0, r3
 800280c:	3708      	adds	r7, #8
 800280e:	46bd      	mov	sp, r7
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	e000e010 	.word	0xe000e010

08002818 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff ff29 	bl	8002678 <__NVIC_SetPriorityGrouping>
}
 8002826:	bf00      	nop
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}

0800282e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800282e:	b580      	push	{r7, lr}
 8002830:	b086      	sub	sp, #24
 8002832:	af00      	add	r7, sp, #0
 8002834:	4603      	mov	r3, r0
 8002836:	60b9      	str	r1, [r7, #8]
 8002838:	607a      	str	r2, [r7, #4]
 800283a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800283c:	2300      	movs	r3, #0
 800283e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002840:	f7ff ff3e 	bl	80026c0 <__NVIC_GetPriorityGrouping>
 8002844:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	68b9      	ldr	r1, [r7, #8]
 800284a:	6978      	ldr	r0, [r7, #20]
 800284c:	f7ff ff8e 	bl	800276c <NVIC_EncodePriority>
 8002850:	4602      	mov	r2, r0
 8002852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002856:	4611      	mov	r1, r2
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff ff5d 	bl	8002718 <__NVIC_SetPriority>
}
 800285e:	bf00      	nop
 8002860:	3718      	adds	r7, #24
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}

08002866 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002866:	b580      	push	{r7, lr}
 8002868:	b082      	sub	sp, #8
 800286a:	af00      	add	r7, sp, #0
 800286c:	4603      	mov	r3, r0
 800286e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff ff31 	bl	80026dc <__NVIC_EnableIRQ>
}
 800287a:	bf00      	nop
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b082      	sub	sp, #8
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f7ff ffa2 	bl	80027d4 <SysTick_Config>
 8002890:	4603      	mov	r3, r0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
	...

0800289c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800289c:	b480      	push	{r7}
 800289e:	b089      	sub	sp, #36	@ 0x24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028aa:	2300      	movs	r3, #0
 80028ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028ae:	2300      	movs	r3, #0
 80028b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028b2:	2300      	movs	r3, #0
 80028b4:	61fb      	str	r3, [r7, #28]
 80028b6:	e16b      	b.n	8002b90 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028b8:	2201      	movs	r2, #1
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	4013      	ands	r3, r2
 80028ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028cc:	693a      	ldr	r2, [r7, #16]
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	f040 815a 	bne.w	8002b8a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f003 0303 	and.w	r3, r3, #3
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d005      	beq.n	80028ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d130      	bne.n	8002950 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	2203      	movs	r2, #3
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	005b      	lsls	r3, r3, #1
 800290e:	fa02 f303 	lsl.w	r3, r2, r3
 8002912:	69ba      	ldr	r2, [r7, #24]
 8002914:	4313      	orrs	r3, r2
 8002916:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002924:	2201      	movs	r2, #1
 8002926:	69fb      	ldr	r3, [r7, #28]
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	43db      	mvns	r3, r3
 800292e:	69ba      	ldr	r2, [r7, #24]
 8002930:	4013      	ands	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	091b      	lsrs	r3, r3, #4
 800293a:	f003 0201 	and.w	r2, r3, #1
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4313      	orrs	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	f003 0303 	and.w	r3, r3, #3
 8002958:	2b03      	cmp	r3, #3
 800295a:	d017      	beq.n	800298c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	68db      	ldr	r3, [r3, #12]
 8002960:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	005b      	lsls	r3, r3, #1
 8002966:	2203      	movs	r2, #3
 8002968:	fa02 f303 	lsl.w	r3, r2, r3
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4313      	orrs	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b02      	cmp	r3, #2
 8002996:	d123      	bne.n	80029e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	08da      	lsrs	r2, r3, #3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	3208      	adds	r2, #8
 80029a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	f003 0307 	and.w	r3, r3, #7
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	220f      	movs	r2, #15
 80029b0:	fa02 f303 	lsl.w	r3, r2, r3
 80029b4:	43db      	mvns	r3, r3
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	4013      	ands	r3, r2
 80029ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	691a      	ldr	r2, [r3, #16]
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	f003 0307 	and.w	r3, r3, #7
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	08da      	lsrs	r2, r3, #3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3208      	adds	r2, #8
 80029da:	69b9      	ldr	r1, [r7, #24]
 80029dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	2203      	movs	r2, #3
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f003 0203 	and.w	r2, r3, #3
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	fa02 f303 	lsl.w	r3, r2, r3
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69ba      	ldr	r2, [r7, #24]
 8002a12:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	f000 80b4 	beq.w	8002b8a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a22:	2300      	movs	r3, #0
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	4b60      	ldr	r3, [pc, #384]	@ (8002ba8 <HAL_GPIO_Init+0x30c>)
 8002a28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a2a:	4a5f      	ldr	r2, [pc, #380]	@ (8002ba8 <HAL_GPIO_Init+0x30c>)
 8002a2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a30:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a32:	4b5d      	ldr	r3, [pc, #372]	@ (8002ba8 <HAL_GPIO_Init+0x30c>)
 8002a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a3e:	4a5b      	ldr	r2, [pc, #364]	@ (8002bac <HAL_GPIO_Init+0x310>)
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	089b      	lsrs	r3, r3, #2
 8002a44:	3302      	adds	r3, #2
 8002a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	f003 0303 	and.w	r3, r3, #3
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	220f      	movs	r2, #15
 8002a56:	fa02 f303 	lsl.w	r3, r2, r3
 8002a5a:	43db      	mvns	r3, r3
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	4013      	ands	r3, r2
 8002a60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4a52      	ldr	r2, [pc, #328]	@ (8002bb0 <HAL_GPIO_Init+0x314>)
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d02b      	beq.n	8002ac2 <HAL_GPIO_Init+0x226>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a51      	ldr	r2, [pc, #324]	@ (8002bb4 <HAL_GPIO_Init+0x318>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d025      	beq.n	8002abe <HAL_GPIO_Init+0x222>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a50      	ldr	r2, [pc, #320]	@ (8002bb8 <HAL_GPIO_Init+0x31c>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d01f      	beq.n	8002aba <HAL_GPIO_Init+0x21e>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a4f      	ldr	r2, [pc, #316]	@ (8002bbc <HAL_GPIO_Init+0x320>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d019      	beq.n	8002ab6 <HAL_GPIO_Init+0x21a>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a4e      	ldr	r2, [pc, #312]	@ (8002bc0 <HAL_GPIO_Init+0x324>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d013      	beq.n	8002ab2 <HAL_GPIO_Init+0x216>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a4d      	ldr	r2, [pc, #308]	@ (8002bc4 <HAL_GPIO_Init+0x328>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d00d      	beq.n	8002aae <HAL_GPIO_Init+0x212>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a4c      	ldr	r2, [pc, #304]	@ (8002bc8 <HAL_GPIO_Init+0x32c>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d007      	beq.n	8002aaa <HAL_GPIO_Init+0x20e>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a4b      	ldr	r2, [pc, #300]	@ (8002bcc <HAL_GPIO_Init+0x330>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d101      	bne.n	8002aa6 <HAL_GPIO_Init+0x20a>
 8002aa2:	2307      	movs	r3, #7
 8002aa4:	e00e      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002aa6:	2308      	movs	r3, #8
 8002aa8:	e00c      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002aaa:	2306      	movs	r3, #6
 8002aac:	e00a      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002aae:	2305      	movs	r3, #5
 8002ab0:	e008      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002ab2:	2304      	movs	r3, #4
 8002ab4:	e006      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	e004      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002aba:	2302      	movs	r3, #2
 8002abc:	e002      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e000      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	69fa      	ldr	r2, [r7, #28]
 8002ac6:	f002 0203 	and.w	r2, r2, #3
 8002aca:	0092      	lsls	r2, r2, #2
 8002acc:	4093      	lsls	r3, r2
 8002ace:	69ba      	ldr	r2, [r7, #24]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ad4:	4935      	ldr	r1, [pc, #212]	@ (8002bac <HAL_GPIO_Init+0x310>)
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	089b      	lsrs	r3, r3, #2
 8002ada:	3302      	adds	r3, #2
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ae2:	4b3b      	ldr	r3, [pc, #236]	@ (8002bd0 <HAL_GPIO_Init+0x334>)
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ae8:	693b      	ldr	r3, [r7, #16]
 8002aea:	43db      	mvns	r3, r3
 8002aec:	69ba      	ldr	r2, [r7, #24]
 8002aee:	4013      	ands	r3, r2
 8002af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	685b      	ldr	r3, [r3, #4]
 8002af6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d003      	beq.n	8002b06 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b06:	4a32      	ldr	r2, [pc, #200]	@ (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b08:	69bb      	ldr	r3, [r7, #24]
 8002b0a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b0c:	4b30      	ldr	r3, [pc, #192]	@ (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	43db      	mvns	r3, r3
 8002b16:	69ba      	ldr	r2, [r7, #24]
 8002b18:	4013      	ands	r3, r2
 8002b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d003      	beq.n	8002b30 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b30:	4a27      	ldr	r2, [pc, #156]	@ (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b32:	69bb      	ldr	r3, [r7, #24]
 8002b34:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b36:	4b26      	ldr	r3, [pc, #152]	@ (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	43db      	mvns	r3, r3
 8002b40:	69ba      	ldr	r2, [r7, #24]
 8002b42:	4013      	ands	r3, r2
 8002b44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d003      	beq.n	8002b5a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b60:	4b1b      	ldr	r3, [pc, #108]	@ (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	43db      	mvns	r3, r3
 8002b6a:	69ba      	ldr	r2, [r7, #24]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	685b      	ldr	r3, [r3, #4]
 8002b74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d003      	beq.n	8002b84 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b84:	4a12      	ldr	r2, [pc, #72]	@ (8002bd0 <HAL_GPIO_Init+0x334>)
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	3301      	adds	r3, #1
 8002b8e:	61fb      	str	r3, [r7, #28]
 8002b90:	69fb      	ldr	r3, [r7, #28]
 8002b92:	2b0f      	cmp	r3, #15
 8002b94:	f67f ae90 	bls.w	80028b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002b98:	bf00      	nop
 8002b9a:	bf00      	nop
 8002b9c:	3724      	adds	r7, #36	@ 0x24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	40013800 	.word	0x40013800
 8002bb0:	40020000 	.word	0x40020000
 8002bb4:	40020400 	.word	0x40020400
 8002bb8:	40020800 	.word	0x40020800
 8002bbc:	40020c00 	.word	0x40020c00
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	40021400 	.word	0x40021400
 8002bc8:	40021800 	.word	0x40021800
 8002bcc:	40021c00 	.word	0x40021c00
 8002bd0:	40013c00 	.word	0x40013c00

08002bd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	807b      	strh	r3, [r7, #2]
 8002be0:	4613      	mov	r3, r2
 8002be2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002be4:	787b      	ldrb	r3, [r7, #1]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002bea:	887a      	ldrh	r2, [r7, #2]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002bf0:	e003      	b.n	8002bfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002bf2:	887b      	ldrh	r3, [r7, #2]
 8002bf4:	041a      	lsls	r2, r3, #16
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	619a      	str	r2, [r3, #24]
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
	...

08002c08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b084      	sub	sp, #16
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e12b      	b.n	8002e72 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f7fe fa6e 	bl	8001110 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2224      	movs	r2, #36	@ 0x24
 8002c38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f022 0201 	bic.w	r2, r2, #1
 8002c4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c6c:	f000 ff06 	bl	8003a7c <HAL_RCC_GetPCLK1Freq>
 8002c70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	4a81      	ldr	r2, [pc, #516]	@ (8002e7c <HAL_I2C_Init+0x274>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d807      	bhi.n	8002c8c <HAL_I2C_Init+0x84>
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4a80      	ldr	r2, [pc, #512]	@ (8002e80 <HAL_I2C_Init+0x278>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	bf94      	ite	ls
 8002c84:	2301      	movls	r3, #1
 8002c86:	2300      	movhi	r3, #0
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	e006      	b.n	8002c9a <HAL_I2C_Init+0x92>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	4a7d      	ldr	r2, [pc, #500]	@ (8002e84 <HAL_I2C_Init+0x27c>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	bf94      	ite	ls
 8002c94:	2301      	movls	r3, #1
 8002c96:	2300      	movhi	r3, #0
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e0e7      	b.n	8002e72 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	4a78      	ldr	r2, [pc, #480]	@ (8002e88 <HAL_I2C_Init+0x280>)
 8002ca6:	fba2 2303 	umull	r2, r3, r2, r3
 8002caa:	0c9b      	lsrs	r3, r3, #18
 8002cac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68ba      	ldr	r2, [r7, #8]
 8002cbe:	430a      	orrs	r2, r1
 8002cc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	4a6a      	ldr	r2, [pc, #424]	@ (8002e7c <HAL_I2C_Init+0x274>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d802      	bhi.n	8002cdc <HAL_I2C_Init+0xd4>
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	3301      	adds	r3, #1
 8002cda:	e009      	b.n	8002cf0 <HAL_I2C_Init+0xe8>
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002ce2:	fb02 f303 	mul.w	r3, r2, r3
 8002ce6:	4a69      	ldr	r2, [pc, #420]	@ (8002e8c <HAL_I2C_Init+0x284>)
 8002ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8002cec:	099b      	lsrs	r3, r3, #6
 8002cee:	3301      	adds	r3, #1
 8002cf0:	687a      	ldr	r2, [r7, #4]
 8002cf2:	6812      	ldr	r2, [r2, #0]
 8002cf4:	430b      	orrs	r3, r1
 8002cf6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	69db      	ldr	r3, [r3, #28]
 8002cfe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d02:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	495c      	ldr	r1, [pc, #368]	@ (8002e7c <HAL_I2C_Init+0x274>)
 8002d0c:	428b      	cmp	r3, r1
 8002d0e:	d819      	bhi.n	8002d44 <HAL_I2C_Init+0x13c>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	1e59      	subs	r1, r3, #1
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d1e:	1c59      	adds	r1, r3, #1
 8002d20:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d24:	400b      	ands	r3, r1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d00a      	beq.n	8002d40 <HAL_I2C_Init+0x138>
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	1e59      	subs	r1, r3, #1
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d38:	3301      	adds	r3, #1
 8002d3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d3e:	e051      	b.n	8002de4 <HAL_I2C_Init+0x1dc>
 8002d40:	2304      	movs	r3, #4
 8002d42:	e04f      	b.n	8002de4 <HAL_I2C_Init+0x1dc>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d111      	bne.n	8002d70 <HAL_I2C_Init+0x168>
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	1e58      	subs	r0, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6859      	ldr	r1, [r3, #4]
 8002d54:	460b      	mov	r3, r1
 8002d56:	005b      	lsls	r3, r3, #1
 8002d58:	440b      	add	r3, r1
 8002d5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d5e:	3301      	adds	r3, #1
 8002d60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	bf0c      	ite	eq
 8002d68:	2301      	moveq	r3, #1
 8002d6a:	2300      	movne	r3, #0
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	e012      	b.n	8002d96 <HAL_I2C_Init+0x18e>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	1e58      	subs	r0, r3, #1
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6859      	ldr	r1, [r3, #4]
 8002d78:	460b      	mov	r3, r1
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	440b      	add	r3, r1
 8002d7e:	0099      	lsls	r1, r3, #2
 8002d80:	440b      	add	r3, r1
 8002d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d86:	3301      	adds	r3, #1
 8002d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	bf0c      	ite	eq
 8002d90:	2301      	moveq	r3, #1
 8002d92:	2300      	movne	r3, #0
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <HAL_I2C_Init+0x196>
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e022      	b.n	8002de4 <HAL_I2C_Init+0x1dc>
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	689b      	ldr	r3, [r3, #8]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d10e      	bne.n	8002dc4 <HAL_I2C_Init+0x1bc>
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	1e58      	subs	r0, r3, #1
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6859      	ldr	r1, [r3, #4]
 8002dae:	460b      	mov	r3, r1
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	440b      	add	r3, r1
 8002db4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002db8:	3301      	adds	r3, #1
 8002dba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dbe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002dc2:	e00f      	b.n	8002de4 <HAL_I2C_Init+0x1dc>
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	1e58      	subs	r0, r3, #1
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6859      	ldr	r1, [r3, #4]
 8002dcc:	460b      	mov	r3, r1
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	0099      	lsls	r1, r3, #2
 8002dd4:	440b      	add	r3, r1
 8002dd6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dda:	3301      	adds	r3, #1
 8002ddc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002de0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002de4:	6879      	ldr	r1, [r7, #4]
 8002de6:	6809      	ldr	r1, [r1, #0]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	69da      	ldr	r2, [r3, #28]
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	431a      	orrs	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e12:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e16:	687a      	ldr	r2, [r7, #4]
 8002e18:	6911      	ldr	r1, [r2, #16]
 8002e1a:	687a      	ldr	r2, [r7, #4]
 8002e1c:	68d2      	ldr	r2, [r2, #12]
 8002e1e:	4311      	orrs	r1, r2
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	6812      	ldr	r2, [r2, #0]
 8002e24:	430b      	orrs	r3, r1
 8002e26:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	695a      	ldr	r2, [r3, #20]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	699b      	ldr	r3, [r3, #24]
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f042 0201 	orr.w	r2, r2, #1
 8002e52:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2220      	movs	r2, #32
 8002e5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3710      	adds	r7, #16
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}
 8002e7a:	bf00      	nop
 8002e7c:	000186a0 	.word	0x000186a0
 8002e80:	001e847f 	.word	0x001e847f
 8002e84:	003d08ff 	.word	0x003d08ff
 8002e88:	431bde83 	.word	0x431bde83
 8002e8c:	10624dd3 	.word	0x10624dd3

08002e90 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b08a      	sub	sp, #40	@ 0x28
 8002e94:	af02      	add	r7, sp, #8
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	607a      	str	r2, [r7, #4]
 8002e9a:	603b      	str	r3, [r7, #0]
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002ea0:	f7ff fbba 	bl	8002618 <HAL_GetTick>
 8002ea4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b20      	cmp	r3, #32
 8002eb4:	f040 8111 	bne.w	80030da <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	2319      	movs	r3, #25
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	4988      	ldr	r1, [pc, #544]	@ (80030e4 <HAL_I2C_IsDeviceReady+0x254>)
 8002ec2:	68f8      	ldr	r0, [r7, #12]
 8002ec4:	f000 f912 	bl	80030ec <I2C_WaitOnFlagUntilTimeout>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d001      	beq.n	8002ed2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002ece:	2302      	movs	r3, #2
 8002ed0:	e104      	b.n	80030dc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	d101      	bne.n	8002ee0 <HAL_I2C_IsDeviceReady+0x50>
 8002edc:	2302      	movs	r3, #2
 8002ede:	e0fd      	b.n	80030dc <HAL_I2C_IsDeviceReady+0x24c>
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d007      	beq.n	8002f06 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f042 0201 	orr.w	r2, r2, #1
 8002f04:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681a      	ldr	r2, [r3, #0]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f14:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2224      	movs	r2, #36	@ 0x24
 8002f1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2200      	movs	r2, #0
 8002f22:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	4a70      	ldr	r2, [pc, #448]	@ (80030e8 <HAL_I2C_IsDeviceReady+0x258>)
 8002f28:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f38:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	9300      	str	r3, [sp, #0]
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	2200      	movs	r2, #0
 8002f42:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f46:	68f8      	ldr	r0, [r7, #12]
 8002f48:	f000 f8d0 	bl	80030ec <I2C_WaitOnFlagUntilTimeout>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d00d      	beq.n	8002f6e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f60:	d103      	bne.n	8002f6a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f68:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e0b6      	b.n	80030dc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f6e:	897b      	ldrh	r3, [r7, #10]
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	461a      	mov	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f7c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002f7e:	f7ff fb4b 	bl	8002618 <HAL_GetTick>
 8002f82:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	695b      	ldr	r3, [r3, #20]
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	2b02      	cmp	r3, #2
 8002f90:	bf0c      	ite	eq
 8002f92:	2301      	moveq	r3, #1
 8002f94:	2300      	movne	r3, #0
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fa8:	bf0c      	ite	eq
 8002faa:	2301      	moveq	r3, #1
 8002fac:	2300      	movne	r3, #0
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002fb2:	e025      	b.n	8003000 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002fb4:	f7ff fb30 	bl	8002618 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d302      	bcc.n	8002fca <HAL_I2C_IsDeviceReady+0x13a>
 8002fc4:	683b      	ldr	r3, [r7, #0]
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d103      	bne.n	8002fd2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	22a0      	movs	r2, #160	@ 0xa0
 8002fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	f003 0302 	and.w	r3, r3, #2
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	bf0c      	ite	eq
 8002fe0:	2301      	moveq	r3, #1
 8002fe2:	2300      	movne	r3, #0
 8002fe4:	b2db      	uxtb	r3, r3
 8002fe6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	695b      	ldr	r3, [r3, #20]
 8002fee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ff2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ff6:	bf0c      	ite	eq
 8002ff8:	2301      	moveq	r3, #1
 8002ffa:	2300      	movne	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003006:	b2db      	uxtb	r3, r3
 8003008:	2ba0      	cmp	r3, #160	@ 0xa0
 800300a:	d005      	beq.n	8003018 <HAL_I2C_IsDeviceReady+0x188>
 800300c:	7dfb      	ldrb	r3, [r7, #23]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d102      	bne.n	8003018 <HAL_I2C_IsDeviceReady+0x188>
 8003012:	7dbb      	ldrb	r3, [r7, #22]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d0cd      	beq.n	8002fb4 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2220      	movs	r2, #32
 800301c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b02      	cmp	r3, #2
 800302c:	d129      	bne.n	8003082 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800303c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800303e:	2300      	movs	r3, #0
 8003040:	613b      	str	r3, [r7, #16]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	613b      	str	r3, [r7, #16]
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	699b      	ldr	r3, [r3, #24]
 8003050:	613b      	str	r3, [r7, #16]
 8003052:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	9300      	str	r3, [sp, #0]
 8003058:	2319      	movs	r3, #25
 800305a:	2201      	movs	r2, #1
 800305c:	4921      	ldr	r1, [pc, #132]	@ (80030e4 <HAL_I2C_IsDeviceReady+0x254>)
 800305e:	68f8      	ldr	r0, [r7, #12]
 8003060:	f000 f844 	bl	80030ec <I2C_WaitOnFlagUntilTimeout>
 8003064:	4603      	mov	r3, r0
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800306a:	2301      	movs	r3, #1
 800306c:	e036      	b.n	80030dc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2220      	movs	r2, #32
 8003072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2200      	movs	r2, #0
 800307a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800307e:	2300      	movs	r3, #0
 8003080:	e02c      	b.n	80030dc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003090:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800309a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800309c:	69fb      	ldr	r3, [r7, #28]
 800309e:	9300      	str	r3, [sp, #0]
 80030a0:	2319      	movs	r3, #25
 80030a2:	2201      	movs	r2, #1
 80030a4:	490f      	ldr	r1, [pc, #60]	@ (80030e4 <HAL_I2C_IsDeviceReady+0x254>)
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f000 f820 	bl	80030ec <I2C_WaitOnFlagUntilTimeout>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e012      	b.n	80030dc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	3301      	adds	r3, #1
 80030ba:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	429a      	cmp	r2, r3
 80030c2:	f4ff af32 	bcc.w	8002f2a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2220      	movs	r2, #32
 80030ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e000      	b.n	80030dc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80030da:	2302      	movs	r3, #2
  }
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3720      	adds	r7, #32
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	00100002 	.word	0x00100002
 80030e8:	ffff0000 	.word	0xffff0000

080030ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	603b      	str	r3, [r7, #0]
 80030f8:	4613      	mov	r3, r2
 80030fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030fc:	e025      	b.n	800314a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003104:	d021      	beq.n	800314a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003106:	f7ff fa87 	bl	8002618 <HAL_GetTick>
 800310a:	4602      	mov	r2, r0
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	683a      	ldr	r2, [r7, #0]
 8003112:	429a      	cmp	r2, r3
 8003114:	d302      	bcc.n	800311c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d116      	bne.n	800314a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2200      	movs	r2, #0
 8003120:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2220      	movs	r2, #32
 8003126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2200      	movs	r2, #0
 800312e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003136:	f043 0220 	orr.w	r2, r3, #32
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e023      	b.n	8003192 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800314a:	68bb      	ldr	r3, [r7, #8]
 800314c:	0c1b      	lsrs	r3, r3, #16
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b01      	cmp	r3, #1
 8003152:	d10d      	bne.n	8003170 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	695b      	ldr	r3, [r3, #20]
 800315a:	43da      	mvns	r2, r3
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	4013      	ands	r3, r2
 8003160:	b29b      	uxth	r3, r3
 8003162:	2b00      	cmp	r3, #0
 8003164:	bf0c      	ite	eq
 8003166:	2301      	moveq	r3, #1
 8003168:	2300      	movne	r3, #0
 800316a:	b2db      	uxtb	r3, r3
 800316c:	461a      	mov	r2, r3
 800316e:	e00c      	b.n	800318a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	43da      	mvns	r2, r3
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	4013      	ands	r3, r2
 800317c:	b29b      	uxth	r3, r3
 800317e:	2b00      	cmp	r3, #0
 8003180:	bf0c      	ite	eq
 8003182:	2301      	moveq	r3, #1
 8003184:	2300      	movne	r3, #0
 8003186:	b2db      	uxtb	r3, r3
 8003188:	461a      	mov	r2, r3
 800318a:	79fb      	ldrb	r3, [r7, #7]
 800318c:	429a      	cmp	r2, r3
 800318e:	d0b6      	beq.n	80030fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003190:	2300      	movs	r3, #0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3710      	adds	r7, #16
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
	...

0800319c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b086      	sub	sp, #24
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d101      	bne.n	80031ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031aa:	2301      	movs	r3, #1
 80031ac:	e267      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d075      	beq.n	80032a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031ba:	4b88      	ldr	r3, [pc, #544]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80031bc:	689b      	ldr	r3, [r3, #8]
 80031be:	f003 030c 	and.w	r3, r3, #12
 80031c2:	2b04      	cmp	r3, #4
 80031c4:	d00c      	beq.n	80031e0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031c6:	4b85      	ldr	r3, [pc, #532]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031ce:	2b08      	cmp	r3, #8
 80031d0:	d112      	bne.n	80031f8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031d2:	4b82      	ldr	r3, [pc, #520]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80031d4:	685b      	ldr	r3, [r3, #4]
 80031d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80031de:	d10b      	bne.n	80031f8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e0:	4b7e      	ldr	r3, [pc, #504]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d05b      	beq.n	80032a4 <HAL_RCC_OscConfig+0x108>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d157      	bne.n	80032a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e242      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	685b      	ldr	r3, [r3, #4]
 80031fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003200:	d106      	bne.n	8003210 <HAL_RCC_OscConfig+0x74>
 8003202:	4b76      	ldr	r3, [pc, #472]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	4a75      	ldr	r2, [pc, #468]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800320c:	6013      	str	r3, [r2, #0]
 800320e:	e01d      	b.n	800324c <HAL_RCC_OscConfig+0xb0>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003218:	d10c      	bne.n	8003234 <HAL_RCC_OscConfig+0x98>
 800321a:	4b70      	ldr	r3, [pc, #448]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a6f      	ldr	r2, [pc, #444]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003220:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003224:	6013      	str	r3, [r2, #0]
 8003226:	4b6d      	ldr	r3, [pc, #436]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a6c      	ldr	r2, [pc, #432]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 800322c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003230:	6013      	str	r3, [r2, #0]
 8003232:	e00b      	b.n	800324c <HAL_RCC_OscConfig+0xb0>
 8003234:	4b69      	ldr	r3, [pc, #420]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a68      	ldr	r2, [pc, #416]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 800323a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800323e:	6013      	str	r3, [r2, #0]
 8003240:	4b66      	ldr	r3, [pc, #408]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a65      	ldr	r2, [pc, #404]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003246:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800324a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d013      	beq.n	800327c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003254:	f7ff f9e0 	bl	8002618 <HAL_GetTick>
 8003258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800325a:	e008      	b.n	800326e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800325c:	f7ff f9dc 	bl	8002618 <HAL_GetTick>
 8003260:	4602      	mov	r2, r0
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b64      	cmp	r3, #100	@ 0x64
 8003268:	d901      	bls.n	800326e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800326a:	2303      	movs	r3, #3
 800326c:	e207      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800326e:	4b5b      	ldr	r3, [pc, #364]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d0f0      	beq.n	800325c <HAL_RCC_OscConfig+0xc0>
 800327a:	e014      	b.n	80032a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800327c:	f7ff f9cc 	bl	8002618 <HAL_GetTick>
 8003280:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003282:	e008      	b.n	8003296 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003284:	f7ff f9c8 	bl	8002618 <HAL_GetTick>
 8003288:	4602      	mov	r2, r0
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	2b64      	cmp	r3, #100	@ 0x64
 8003290:	d901      	bls.n	8003296 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003292:	2303      	movs	r3, #3
 8003294:	e1f3      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003296:	4b51      	ldr	r3, [pc, #324]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d1f0      	bne.n	8003284 <HAL_RCC_OscConfig+0xe8>
 80032a2:	e000      	b.n	80032a6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d063      	beq.n	800337a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032b2:	4b4a      	ldr	r3, [pc, #296]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 030c 	and.w	r3, r3, #12
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d00b      	beq.n	80032d6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032be:	4b47      	ldr	r3, [pc, #284]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032c6:	2b08      	cmp	r3, #8
 80032c8:	d11c      	bne.n	8003304 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032ca:	4b44      	ldr	r3, [pc, #272]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d116      	bne.n	8003304 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032d6:	4b41      	ldr	r3, [pc, #260]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f003 0302 	and.w	r3, r3, #2
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d005      	beq.n	80032ee <HAL_RCC_OscConfig+0x152>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d001      	beq.n	80032ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e1c7      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032ee:	4b3b      	ldr	r3, [pc, #236]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	00db      	lsls	r3, r3, #3
 80032fc:	4937      	ldr	r1, [pc, #220]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003302:	e03a      	b.n	800337a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d020      	beq.n	800334e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800330c:	4b34      	ldr	r3, [pc, #208]	@ (80033e0 <HAL_RCC_OscConfig+0x244>)
 800330e:	2201      	movs	r2, #1
 8003310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003312:	f7ff f981 	bl	8002618 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800331a:	f7ff f97d 	bl	8002618 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e1a8      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800332c:	4b2b      	ldr	r3, [pc, #172]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0302 	and.w	r3, r3, #2
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0f0      	beq.n	800331a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003338:	4b28      	ldr	r3, [pc, #160]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	00db      	lsls	r3, r3, #3
 8003346:	4925      	ldr	r1, [pc, #148]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003348:	4313      	orrs	r3, r2
 800334a:	600b      	str	r3, [r1, #0]
 800334c:	e015      	b.n	800337a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800334e:	4b24      	ldr	r3, [pc, #144]	@ (80033e0 <HAL_RCC_OscConfig+0x244>)
 8003350:	2200      	movs	r2, #0
 8003352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003354:	f7ff f960 	bl	8002618 <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800335c:	f7ff f95c 	bl	8002618 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e187      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800336e:	4b1b      	ldr	r3, [pc, #108]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0302 	and.w	r3, r3, #2
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1f0      	bne.n	800335c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0308 	and.w	r3, r3, #8
 8003382:	2b00      	cmp	r3, #0
 8003384:	d036      	beq.n	80033f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	695b      	ldr	r3, [r3, #20]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d016      	beq.n	80033bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800338e:	4b15      	ldr	r3, [pc, #84]	@ (80033e4 <HAL_RCC_OscConfig+0x248>)
 8003390:	2201      	movs	r2, #1
 8003392:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003394:	f7ff f940 	bl	8002618 <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800339c:	f7ff f93c 	bl	8002618 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e167      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033ae:	4b0b      	ldr	r3, [pc, #44]	@ (80033dc <HAL_RCC_OscConfig+0x240>)
 80033b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d0f0      	beq.n	800339c <HAL_RCC_OscConfig+0x200>
 80033ba:	e01b      	b.n	80033f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033bc:	4b09      	ldr	r3, [pc, #36]	@ (80033e4 <HAL_RCC_OscConfig+0x248>)
 80033be:	2200      	movs	r2, #0
 80033c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033c2:	f7ff f929 	bl	8002618 <HAL_GetTick>
 80033c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033c8:	e00e      	b.n	80033e8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033ca:	f7ff f925 	bl	8002618 <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d907      	bls.n	80033e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e150      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
 80033dc:	40023800 	.word	0x40023800
 80033e0:	42470000 	.word	0x42470000
 80033e4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033e8:	4b88      	ldr	r3, [pc, #544]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 80033ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1ea      	bne.n	80033ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 0304 	and.w	r3, r3, #4
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 8097 	beq.w	8003530 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003402:	2300      	movs	r3, #0
 8003404:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003406:	4b81      	ldr	r3, [pc, #516]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 8003408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800340a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10f      	bne.n	8003432 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003412:	2300      	movs	r3, #0
 8003414:	60bb      	str	r3, [r7, #8]
 8003416:	4b7d      	ldr	r3, [pc, #500]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 8003418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341a:	4a7c      	ldr	r2, [pc, #496]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 800341c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003420:	6413      	str	r3, [r2, #64]	@ 0x40
 8003422:	4b7a      	ldr	r3, [pc, #488]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 8003424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003426:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800342a:	60bb      	str	r3, [r7, #8]
 800342c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800342e:	2301      	movs	r3, #1
 8003430:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003432:	4b77      	ldr	r3, [pc, #476]	@ (8003610 <HAL_RCC_OscConfig+0x474>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800343a:	2b00      	cmp	r3, #0
 800343c:	d118      	bne.n	8003470 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800343e:	4b74      	ldr	r3, [pc, #464]	@ (8003610 <HAL_RCC_OscConfig+0x474>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	4a73      	ldr	r2, [pc, #460]	@ (8003610 <HAL_RCC_OscConfig+0x474>)
 8003444:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003448:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800344a:	f7ff f8e5 	bl	8002618 <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003452:	f7ff f8e1 	bl	8002618 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e10c      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003464:	4b6a      	ldr	r3, [pc, #424]	@ (8003610 <HAL_RCC_OscConfig+0x474>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800346c:	2b00      	cmp	r3, #0
 800346e:	d0f0      	beq.n	8003452 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	2b01      	cmp	r3, #1
 8003476:	d106      	bne.n	8003486 <HAL_RCC_OscConfig+0x2ea>
 8003478:	4b64      	ldr	r3, [pc, #400]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 800347a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800347c:	4a63      	ldr	r2, [pc, #396]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 800347e:	f043 0301 	orr.w	r3, r3, #1
 8003482:	6713      	str	r3, [r2, #112]	@ 0x70
 8003484:	e01c      	b.n	80034c0 <HAL_RCC_OscConfig+0x324>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	689b      	ldr	r3, [r3, #8]
 800348a:	2b05      	cmp	r3, #5
 800348c:	d10c      	bne.n	80034a8 <HAL_RCC_OscConfig+0x30c>
 800348e:	4b5f      	ldr	r3, [pc, #380]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 8003490:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003492:	4a5e      	ldr	r2, [pc, #376]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 8003494:	f043 0304 	orr.w	r3, r3, #4
 8003498:	6713      	str	r3, [r2, #112]	@ 0x70
 800349a:	4b5c      	ldr	r3, [pc, #368]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 800349c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800349e:	4a5b      	ldr	r2, [pc, #364]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 80034a0:	f043 0301 	orr.w	r3, r3, #1
 80034a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80034a6:	e00b      	b.n	80034c0 <HAL_RCC_OscConfig+0x324>
 80034a8:	4b58      	ldr	r3, [pc, #352]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 80034aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ac:	4a57      	ldr	r2, [pc, #348]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 80034ae:	f023 0301 	bic.w	r3, r3, #1
 80034b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80034b4:	4b55      	ldr	r3, [pc, #340]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 80034b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034b8:	4a54      	ldr	r2, [pc, #336]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 80034ba:	f023 0304 	bic.w	r3, r3, #4
 80034be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d015      	beq.n	80034f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034c8:	f7ff f8a6 	bl	8002618 <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034ce:	e00a      	b.n	80034e6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034d0:	f7ff f8a2 	bl	8002618 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034de:	4293      	cmp	r3, r2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e0cb      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034e6:	4b49      	ldr	r3, [pc, #292]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 80034e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d0ee      	beq.n	80034d0 <HAL_RCC_OscConfig+0x334>
 80034f2:	e014      	b.n	800351e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034f4:	f7ff f890 	bl	8002618 <HAL_GetTick>
 80034f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034fa:	e00a      	b.n	8003512 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034fc:	f7ff f88c 	bl	8002618 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	f241 3288 	movw	r2, #5000	@ 0x1388
 800350a:	4293      	cmp	r3, r2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e0b5      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003512:	4b3e      	ldr	r3, [pc, #248]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 8003514:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1ee      	bne.n	80034fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800351e:	7dfb      	ldrb	r3, [r7, #23]
 8003520:	2b01      	cmp	r3, #1
 8003522:	d105      	bne.n	8003530 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003524:	4b39      	ldr	r3, [pc, #228]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 8003526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003528:	4a38      	ldr	r2, [pc, #224]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 800352a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800352e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	2b00      	cmp	r3, #0
 8003536:	f000 80a1 	beq.w	800367c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800353a:	4b34      	ldr	r3, [pc, #208]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 800353c:	689b      	ldr	r3, [r3, #8]
 800353e:	f003 030c 	and.w	r3, r3, #12
 8003542:	2b08      	cmp	r3, #8
 8003544:	d05c      	beq.n	8003600 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	699b      	ldr	r3, [r3, #24]
 800354a:	2b02      	cmp	r3, #2
 800354c:	d141      	bne.n	80035d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800354e:	4b31      	ldr	r3, [pc, #196]	@ (8003614 <HAL_RCC_OscConfig+0x478>)
 8003550:	2200      	movs	r2, #0
 8003552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003554:	f7ff f860 	bl	8002618 <HAL_GetTick>
 8003558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800355a:	e008      	b.n	800356e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800355c:	f7ff f85c 	bl	8002618 <HAL_GetTick>
 8003560:	4602      	mov	r2, r0
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	1ad3      	subs	r3, r2, r3
 8003566:	2b02      	cmp	r3, #2
 8003568:	d901      	bls.n	800356e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e087      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800356e:	4b27      	ldr	r3, [pc, #156]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1f0      	bne.n	800355c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	69da      	ldr	r2, [r3, #28]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6a1b      	ldr	r3, [r3, #32]
 8003582:	431a      	orrs	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003588:	019b      	lsls	r3, r3, #6
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003590:	085b      	lsrs	r3, r3, #1
 8003592:	3b01      	subs	r3, #1
 8003594:	041b      	lsls	r3, r3, #16
 8003596:	431a      	orrs	r2, r3
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800359c:	061b      	lsls	r3, r3, #24
 800359e:	491b      	ldr	r1, [pc, #108]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003614 <HAL_RCC_OscConfig+0x478>)
 80035a6:	2201      	movs	r2, #1
 80035a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035aa:	f7ff f835 	bl	8002618 <HAL_GetTick>
 80035ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035b0:	e008      	b.n	80035c4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035b2:	f7ff f831 	bl	8002618 <HAL_GetTick>
 80035b6:	4602      	mov	r2, r0
 80035b8:	693b      	ldr	r3, [r7, #16]
 80035ba:	1ad3      	subs	r3, r2, r3
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d901      	bls.n	80035c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e05c      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035c4:	4b11      	ldr	r3, [pc, #68]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d0f0      	beq.n	80035b2 <HAL_RCC_OscConfig+0x416>
 80035d0:	e054      	b.n	800367c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035d2:	4b10      	ldr	r3, [pc, #64]	@ (8003614 <HAL_RCC_OscConfig+0x478>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035d8:	f7ff f81e 	bl	8002618 <HAL_GetTick>
 80035dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035de:	e008      	b.n	80035f2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035e0:	f7ff f81a 	bl	8002618 <HAL_GetTick>
 80035e4:	4602      	mov	r2, r0
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	2b02      	cmp	r3, #2
 80035ec:	d901      	bls.n	80035f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80035ee:	2303      	movs	r3, #3
 80035f0:	e045      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80035f2:	4b06      	ldr	r3, [pc, #24]	@ (800360c <HAL_RCC_OscConfig+0x470>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d1f0      	bne.n	80035e0 <HAL_RCC_OscConfig+0x444>
 80035fe:	e03d      	b.n	800367c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	699b      	ldr	r3, [r3, #24]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d107      	bne.n	8003618 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e038      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
 800360c:	40023800 	.word	0x40023800
 8003610:	40007000 	.word	0x40007000
 8003614:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003618:	4b1b      	ldr	r3, [pc, #108]	@ (8003688 <HAL_RCC_OscConfig+0x4ec>)
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	2b01      	cmp	r3, #1
 8003624:	d028      	beq.n	8003678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003630:	429a      	cmp	r2, r3
 8003632:	d121      	bne.n	8003678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800363e:	429a      	cmp	r2, r3
 8003640:	d11a      	bne.n	8003678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003642:	68fa      	ldr	r2, [r7, #12]
 8003644:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003648:	4013      	ands	r3, r2
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800364e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003650:	4293      	cmp	r3, r2
 8003652:	d111      	bne.n	8003678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800365e:	085b      	lsrs	r3, r3, #1
 8003660:	3b01      	subs	r3, #1
 8003662:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003664:	429a      	cmp	r2, r3
 8003666:	d107      	bne.n	8003678 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003672:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003674:	429a      	cmp	r2, r3
 8003676:	d001      	beq.n	800367c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e000      	b.n	800367e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800367c:	2300      	movs	r3, #0
}
 800367e:	4618      	mov	r0, r3
 8003680:	3718      	adds	r7, #24
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	40023800 	.word	0x40023800

0800368c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e0cc      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036a0:	4b68      	ldr	r3, [pc, #416]	@ (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d90c      	bls.n	80036c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ae:	4b65      	ldr	r3, [pc, #404]	@ (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	b2d2      	uxtb	r2, r2
 80036b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b6:	4b63      	ldr	r3, [pc, #396]	@ (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0307 	and.w	r3, r3, #7
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d001      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e0b8      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d020      	beq.n	8003716 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f003 0304 	and.w	r3, r3, #4
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d005      	beq.n	80036ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036e0:	4b59      	ldr	r3, [pc, #356]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	4a58      	ldr	r2, [pc, #352]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80036e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80036ea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0308 	and.w	r3, r3, #8
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036f8:	4b53      	ldr	r3, [pc, #332]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	4a52      	ldr	r2, [pc, #328]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80036fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003702:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003704:	4b50      	ldr	r3, [pc, #320]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	494d      	ldr	r1, [pc, #308]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 8003712:	4313      	orrs	r3, r2
 8003714:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b00      	cmp	r3, #0
 8003720:	d044      	beq.n	80037ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	2b01      	cmp	r3, #1
 8003728:	d107      	bne.n	800373a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800372a:	4b47      	ldr	r3, [pc, #284]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d119      	bne.n	800376a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e07f      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	2b02      	cmp	r3, #2
 8003740:	d003      	beq.n	800374a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003746:	2b03      	cmp	r3, #3
 8003748:	d107      	bne.n	800375a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800374a:	4b3f      	ldr	r3, [pc, #252]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d109      	bne.n	800376a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e06f      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800375a:	4b3b      	ldr	r3, [pc, #236]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0302 	and.w	r3, r3, #2
 8003762:	2b00      	cmp	r3, #0
 8003764:	d101      	bne.n	800376a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e067      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800376a:	4b37      	ldr	r3, [pc, #220]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f023 0203 	bic.w	r2, r3, #3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	4934      	ldr	r1, [pc, #208]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 8003778:	4313      	orrs	r3, r2
 800377a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800377c:	f7fe ff4c 	bl	8002618 <HAL_GetTick>
 8003780:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003782:	e00a      	b.n	800379a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003784:	f7fe ff48 	bl	8002618 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003792:	4293      	cmp	r3, r2
 8003794:	d901      	bls.n	800379a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003796:	2303      	movs	r3, #3
 8003798:	e04f      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800379a:	4b2b      	ldr	r3, [pc, #172]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f003 020c 	and.w	r2, r3, #12
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d1eb      	bne.n	8003784 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037ac:	4b25      	ldr	r3, [pc, #148]	@ (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f003 0307 	and.w	r3, r3, #7
 80037b4:	683a      	ldr	r2, [r7, #0]
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d20c      	bcs.n	80037d4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ba:	4b22      	ldr	r3, [pc, #136]	@ (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	b2d2      	uxtb	r2, r2
 80037c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037c2:	4b20      	ldr	r3, [pc, #128]	@ (8003844 <HAL_RCC_ClockConfig+0x1b8>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0307 	and.w	r3, r3, #7
 80037ca:	683a      	ldr	r2, [r7, #0]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d001      	beq.n	80037d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e032      	b.n	800383a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 0304 	and.w	r3, r3, #4
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d008      	beq.n	80037f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037e0:	4b19      	ldr	r3, [pc, #100]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80037e2:	689b      	ldr	r3, [r3, #8]
 80037e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	4916      	ldr	r1, [pc, #88]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 80037ee:	4313      	orrs	r3, r2
 80037f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f003 0308 	and.w	r3, r3, #8
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d009      	beq.n	8003812 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037fe:	4b12      	ldr	r3, [pc, #72]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	490e      	ldr	r1, [pc, #56]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800380e:	4313      	orrs	r3, r2
 8003810:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003812:	f000 f821 	bl	8003858 <HAL_RCC_GetSysClockFreq>
 8003816:	4602      	mov	r2, r0
 8003818:	4b0b      	ldr	r3, [pc, #44]	@ (8003848 <HAL_RCC_ClockConfig+0x1bc>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	091b      	lsrs	r3, r3, #4
 800381e:	f003 030f 	and.w	r3, r3, #15
 8003822:	490a      	ldr	r1, [pc, #40]	@ (800384c <HAL_RCC_ClockConfig+0x1c0>)
 8003824:	5ccb      	ldrb	r3, [r1, r3]
 8003826:	fa22 f303 	lsr.w	r3, r2, r3
 800382a:	4a09      	ldr	r2, [pc, #36]	@ (8003850 <HAL_RCC_ClockConfig+0x1c4>)
 800382c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800382e:	4b09      	ldr	r3, [pc, #36]	@ (8003854 <HAL_RCC_ClockConfig+0x1c8>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe feac 	bl	8002590 <HAL_InitTick>

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	40023c00 	.word	0x40023c00
 8003848:	40023800 	.word	0x40023800
 800384c:	08008a30 	.word	0x08008a30
 8003850:	20000008 	.word	0x20000008
 8003854:	2000000c 	.word	0x2000000c

08003858 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003858:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800385c:	b094      	sub	sp, #80	@ 0x50
 800385e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003860:	2300      	movs	r3, #0
 8003862:	647b      	str	r3, [r7, #68]	@ 0x44
 8003864:	2300      	movs	r3, #0
 8003866:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003868:	2300      	movs	r3, #0
 800386a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800386c:	2300      	movs	r3, #0
 800386e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003870:	4b79      	ldr	r3, [pc, #484]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f003 030c 	and.w	r3, r3, #12
 8003878:	2b08      	cmp	r3, #8
 800387a:	d00d      	beq.n	8003898 <HAL_RCC_GetSysClockFreq+0x40>
 800387c:	2b08      	cmp	r3, #8
 800387e:	f200 80e1 	bhi.w	8003a44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003882:	2b00      	cmp	r3, #0
 8003884:	d002      	beq.n	800388c <HAL_RCC_GetSysClockFreq+0x34>
 8003886:	2b04      	cmp	r3, #4
 8003888:	d003      	beq.n	8003892 <HAL_RCC_GetSysClockFreq+0x3a>
 800388a:	e0db      	b.n	8003a44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800388c:	4b73      	ldr	r3, [pc, #460]	@ (8003a5c <HAL_RCC_GetSysClockFreq+0x204>)
 800388e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003890:	e0db      	b.n	8003a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003892:	4b73      	ldr	r3, [pc, #460]	@ (8003a60 <HAL_RCC_GetSysClockFreq+0x208>)
 8003894:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003896:	e0d8      	b.n	8003a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003898:	4b6f      	ldr	r3, [pc, #444]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038a2:	4b6d      	ldr	r3, [pc, #436]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d063      	beq.n	8003976 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038ae:	4b6a      	ldr	r3, [pc, #424]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 80038b0:	685b      	ldr	r3, [r3, #4]
 80038b2:	099b      	lsrs	r3, r3, #6
 80038b4:	2200      	movs	r2, #0
 80038b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80038b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80038ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80038c2:	2300      	movs	r3, #0
 80038c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80038c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80038ca:	4622      	mov	r2, r4
 80038cc:	462b      	mov	r3, r5
 80038ce:	f04f 0000 	mov.w	r0, #0
 80038d2:	f04f 0100 	mov.w	r1, #0
 80038d6:	0159      	lsls	r1, r3, #5
 80038d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038dc:	0150      	lsls	r0, r2, #5
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	4621      	mov	r1, r4
 80038e4:	1a51      	subs	r1, r2, r1
 80038e6:	6139      	str	r1, [r7, #16]
 80038e8:	4629      	mov	r1, r5
 80038ea:	eb63 0301 	sbc.w	r3, r3, r1
 80038ee:	617b      	str	r3, [r7, #20]
 80038f0:	f04f 0200 	mov.w	r2, #0
 80038f4:	f04f 0300 	mov.w	r3, #0
 80038f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80038fc:	4659      	mov	r1, fp
 80038fe:	018b      	lsls	r3, r1, #6
 8003900:	4651      	mov	r1, sl
 8003902:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003906:	4651      	mov	r1, sl
 8003908:	018a      	lsls	r2, r1, #6
 800390a:	4651      	mov	r1, sl
 800390c:	ebb2 0801 	subs.w	r8, r2, r1
 8003910:	4659      	mov	r1, fp
 8003912:	eb63 0901 	sbc.w	r9, r3, r1
 8003916:	f04f 0200 	mov.w	r2, #0
 800391a:	f04f 0300 	mov.w	r3, #0
 800391e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003922:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003926:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800392a:	4690      	mov	r8, r2
 800392c:	4699      	mov	r9, r3
 800392e:	4623      	mov	r3, r4
 8003930:	eb18 0303 	adds.w	r3, r8, r3
 8003934:	60bb      	str	r3, [r7, #8]
 8003936:	462b      	mov	r3, r5
 8003938:	eb49 0303 	adc.w	r3, r9, r3
 800393c:	60fb      	str	r3, [r7, #12]
 800393e:	f04f 0200 	mov.w	r2, #0
 8003942:	f04f 0300 	mov.w	r3, #0
 8003946:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800394a:	4629      	mov	r1, r5
 800394c:	024b      	lsls	r3, r1, #9
 800394e:	4621      	mov	r1, r4
 8003950:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003954:	4621      	mov	r1, r4
 8003956:	024a      	lsls	r2, r1, #9
 8003958:	4610      	mov	r0, r2
 800395a:	4619      	mov	r1, r3
 800395c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800395e:	2200      	movs	r2, #0
 8003960:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003962:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003964:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003968:	f7fc fc8a 	bl	8000280 <__aeabi_uldivmod>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	4613      	mov	r3, r2
 8003972:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003974:	e058      	b.n	8003a28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003976:	4b38      	ldr	r3, [pc, #224]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	099b      	lsrs	r3, r3, #6
 800397c:	2200      	movs	r2, #0
 800397e:	4618      	mov	r0, r3
 8003980:	4611      	mov	r1, r2
 8003982:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003986:	623b      	str	r3, [r7, #32]
 8003988:	2300      	movs	r3, #0
 800398a:	627b      	str	r3, [r7, #36]	@ 0x24
 800398c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003990:	4642      	mov	r2, r8
 8003992:	464b      	mov	r3, r9
 8003994:	f04f 0000 	mov.w	r0, #0
 8003998:	f04f 0100 	mov.w	r1, #0
 800399c:	0159      	lsls	r1, r3, #5
 800399e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039a2:	0150      	lsls	r0, r2, #5
 80039a4:	4602      	mov	r2, r0
 80039a6:	460b      	mov	r3, r1
 80039a8:	4641      	mov	r1, r8
 80039aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80039ae:	4649      	mov	r1, r9
 80039b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80039b4:	f04f 0200 	mov.w	r2, #0
 80039b8:	f04f 0300 	mov.w	r3, #0
 80039bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80039c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039c8:	ebb2 040a 	subs.w	r4, r2, sl
 80039cc:	eb63 050b 	sbc.w	r5, r3, fp
 80039d0:	f04f 0200 	mov.w	r2, #0
 80039d4:	f04f 0300 	mov.w	r3, #0
 80039d8:	00eb      	lsls	r3, r5, #3
 80039da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80039de:	00e2      	lsls	r2, r4, #3
 80039e0:	4614      	mov	r4, r2
 80039e2:	461d      	mov	r5, r3
 80039e4:	4643      	mov	r3, r8
 80039e6:	18e3      	adds	r3, r4, r3
 80039e8:	603b      	str	r3, [r7, #0]
 80039ea:	464b      	mov	r3, r9
 80039ec:	eb45 0303 	adc.w	r3, r5, r3
 80039f0:	607b      	str	r3, [r7, #4]
 80039f2:	f04f 0200 	mov.w	r2, #0
 80039f6:	f04f 0300 	mov.w	r3, #0
 80039fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80039fe:	4629      	mov	r1, r5
 8003a00:	028b      	lsls	r3, r1, #10
 8003a02:	4621      	mov	r1, r4
 8003a04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a08:	4621      	mov	r1, r4
 8003a0a:	028a      	lsls	r2, r1, #10
 8003a0c:	4610      	mov	r0, r2
 8003a0e:	4619      	mov	r1, r3
 8003a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003a12:	2200      	movs	r2, #0
 8003a14:	61bb      	str	r3, [r7, #24]
 8003a16:	61fa      	str	r2, [r7, #28]
 8003a18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a1c:	f7fc fc30 	bl	8000280 <__aeabi_uldivmod>
 8003a20:	4602      	mov	r2, r0
 8003a22:	460b      	mov	r3, r1
 8003a24:	4613      	mov	r3, r2
 8003a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a28:	4b0b      	ldr	r3, [pc, #44]	@ (8003a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	0c1b      	lsrs	r3, r3, #16
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	3301      	adds	r3, #1
 8003a34:	005b      	lsls	r3, r3, #1
 8003a36:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003a38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a42:	e002      	b.n	8003a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a44:	4b05      	ldr	r3, [pc, #20]	@ (8003a5c <HAL_RCC_GetSysClockFreq+0x204>)
 8003a46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	3750      	adds	r7, #80	@ 0x50
 8003a50:	46bd      	mov	sp, r7
 8003a52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a56:	bf00      	nop
 8003a58:	40023800 	.word	0x40023800
 8003a5c:	00f42400 	.word	0x00f42400
 8003a60:	007a1200 	.word	0x007a1200

08003a64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a68:	4b03      	ldr	r3, [pc, #12]	@ (8003a78 <HAL_RCC_GetHCLKFreq+0x14>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
 8003a76:	bf00      	nop
 8003a78:	20000008 	.word	0x20000008

08003a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a80:	f7ff fff0 	bl	8003a64 <HAL_RCC_GetHCLKFreq>
 8003a84:	4602      	mov	r2, r0
 8003a86:	4b05      	ldr	r3, [pc, #20]	@ (8003a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	0a9b      	lsrs	r3, r3, #10
 8003a8c:	f003 0307 	and.w	r3, r3, #7
 8003a90:	4903      	ldr	r1, [pc, #12]	@ (8003aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a92:	5ccb      	ldrb	r3, [r1, r3]
 8003a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	08008a40 	.word	0x08008a40

08003aa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b082      	sub	sp, #8
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	e07b      	b.n	8003bae <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d108      	bne.n	8003ad0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685b      	ldr	r3, [r3, #4]
 8003ac2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ac6:	d009      	beq.n	8003adc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2200      	movs	r2, #0
 8003acc:	61da      	str	r2, [r3, #28]
 8003ace:	e005      	b.n	8003adc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d106      	bne.n	8003afc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f7fe fafe 	bl	80020f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2202      	movs	r2, #2
 8003b00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b12:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003b24:	431a      	orrs	r2, r3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b2e:	431a      	orrs	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	691b      	ldr	r3, [r3, #16]
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	695b      	ldr	r3, [r3, #20]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	431a      	orrs	r2, r3
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	69db      	ldr	r3, [r3, #28]
 8003b52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003b56:	431a      	orrs	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6a1b      	ldr	r3, [r3, #32]
 8003b5c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b60:	ea42 0103 	orr.w	r1, r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b68:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	430a      	orrs	r2, r1
 8003b72:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	699b      	ldr	r3, [r3, #24]
 8003b78:	0c1b      	lsrs	r3, r3, #16
 8003b7a:	f003 0104 	and.w	r1, r3, #4
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b82:	f003 0210 	and.w	r2, r3, #16
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	69da      	ldr	r2, [r3, #28]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003b9c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003bac:	2300      	movs	r3, #0
}
 8003bae:	4618      	mov	r0, r3
 8003bb0:	3708      	adds	r7, #8
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	bd80      	pop	{r7, pc}

08003bb6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bb6:	b580      	push	{r7, lr}
 8003bb8:	b088      	sub	sp, #32
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	60f8      	str	r0, [r7, #12]
 8003bbe:	60b9      	str	r1, [r7, #8]
 8003bc0:	603b      	str	r3, [r7, #0]
 8003bc2:	4613      	mov	r3, r2
 8003bc4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d101      	bne.n	8003bd8 <HAL_SPI_Transmit+0x22>
 8003bd4:	2302      	movs	r3, #2
 8003bd6:	e126      	b.n	8003e26 <HAL_SPI_Transmit+0x270>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2201      	movs	r2, #1
 8003bdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003be0:	f7fe fd1a 	bl	8002618 <HAL_GetTick>
 8003be4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003be6:	88fb      	ldrh	r3, [r7, #6]
 8003be8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d002      	beq.n	8003bfc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003bfa:	e10b      	b.n	8003e14 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d002      	beq.n	8003c08 <HAL_SPI_Transmit+0x52>
 8003c02:	88fb      	ldrh	r3, [r7, #6]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d102      	bne.n	8003c0e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c0c:	e102      	b.n	8003e14 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2203      	movs	r2, #3
 8003c12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	68ba      	ldr	r2, [r7, #8]
 8003c20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	88fa      	ldrh	r2, [r7, #6]
 8003c26:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	88fa      	ldrh	r2, [r7, #6]
 8003c2c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2200      	movs	r2, #0
 8003c32:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2200      	movs	r2, #0
 8003c44:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003c54:	d10f      	bne.n	8003c76 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c74:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c80:	2b40      	cmp	r3, #64	@ 0x40
 8003c82:	d007      	beq.n	8003c94 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003c92:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c9c:	d14b      	bne.n	8003d36 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d002      	beq.n	8003cac <HAL_SPI_Transmit+0xf6>
 8003ca6:	8afb      	ldrh	r3, [r7, #22]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d13e      	bne.n	8003d2a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb0:	881a      	ldrh	r2, [r3, #0]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cbc:	1c9a      	adds	r2, r3, #2
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003cd0:	e02b      	b.n	8003d2a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b02      	cmp	r3, #2
 8003cde:	d112      	bne.n	8003d06 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce4:	881a      	ldrh	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf0:	1c9a      	adds	r2, r3, #2
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	3b01      	subs	r3, #1
 8003cfe:	b29a      	uxth	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003d04:	e011      	b.n	8003d2a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d06:	f7fe fc87 	bl	8002618 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d803      	bhi.n	8003d1e <HAL_SPI_Transmit+0x168>
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1c:	d102      	bne.n	8003d24 <HAL_SPI_Transmit+0x16e>
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d102      	bne.n	8003d2a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003d28:	e074      	b.n	8003e14 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d1ce      	bne.n	8003cd2 <HAL_SPI_Transmit+0x11c>
 8003d34:	e04c      	b.n	8003dd0 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d002      	beq.n	8003d44 <HAL_SPI_Transmit+0x18e>
 8003d3e:	8afb      	ldrh	r3, [r7, #22]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d140      	bne.n	8003dc6 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	330c      	adds	r3, #12
 8003d4e:	7812      	ldrb	r2, [r2, #0]
 8003d50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d56:	1c5a      	adds	r2, r3, #1
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d60:	b29b      	uxth	r3, r3
 8003d62:	3b01      	subs	r3, #1
 8003d64:	b29a      	uxth	r2, r3
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003d6a:	e02c      	b.n	8003dc6 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f003 0302 	and.w	r3, r3, #2
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d113      	bne.n	8003da2 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	330c      	adds	r3, #12
 8003d84:	7812      	ldrb	r2, [r2, #0]
 8003d86:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d8c:	1c5a      	adds	r2, r3, #1
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003da0:	e011      	b.n	8003dc6 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003da2:	f7fe fc39 	bl	8002618 <HAL_GetTick>
 8003da6:	4602      	mov	r2, r0
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	1ad3      	subs	r3, r2, r3
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	429a      	cmp	r2, r3
 8003db0:	d803      	bhi.n	8003dba <HAL_SPI_Transmit+0x204>
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d102      	bne.n	8003dc0 <HAL_SPI_Transmit+0x20a>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d102      	bne.n	8003dc6 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003dc0:	2303      	movs	r3, #3
 8003dc2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003dc4:	e026      	b.n	8003e14 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d1cd      	bne.n	8003d6c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003dd0:	69ba      	ldr	r2, [r7, #24]
 8003dd2:	6839      	ldr	r1, [r7, #0]
 8003dd4:	68f8      	ldr	r0, [r7, #12]
 8003dd6:	f000 fbcb 	bl	8004570 <SPI_EndRxTxTransaction>
 8003dda:	4603      	mov	r3, r0
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d002      	beq.n	8003de6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2220      	movs	r2, #32
 8003de4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10a      	bne.n	8003e04 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003dee:	2300      	movs	r3, #0
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68db      	ldr	r3, [r3, #12]
 8003df8:	613b      	str	r3, [r7, #16]
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	689b      	ldr	r3, [r3, #8]
 8003e00:	613b      	str	r3, [r7, #16]
 8003e02:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d002      	beq.n	8003e12 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	77fb      	strb	r3, [r7, #31]
 8003e10:	e000      	b.n	8003e14 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003e12:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003e24:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3720      	adds	r7, #32
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b088      	sub	sp, #32
 8003e32:	af02      	add	r7, sp, #8
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	60b9      	str	r1, [r7, #8]
 8003e38:	603b      	str	r3, [r7, #0]
 8003e3a:	4613      	mov	r3, r2
 8003e3c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003e3e:	2300      	movs	r3, #0
 8003e40:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003e4a:	d112      	bne.n	8003e72 <HAL_SPI_Receive+0x44>
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10e      	bne.n	8003e72 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2204      	movs	r2, #4
 8003e58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003e5c:	88fa      	ldrh	r2, [r7, #6]
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	9300      	str	r3, [sp, #0]
 8003e62:	4613      	mov	r3, r2
 8003e64:	68ba      	ldr	r2, [r7, #8]
 8003e66:	68b9      	ldr	r1, [r7, #8]
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f000 f8f1 	bl	8004050 <HAL_SPI_TransmitReceive>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	e0ea      	b.n	8004048 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d101      	bne.n	8003e80 <HAL_SPI_Receive+0x52>
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	e0e3      	b.n	8004048 <HAL_SPI_Receive+0x21a>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2201      	movs	r2, #1
 8003e84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003e88:	f7fe fbc6 	bl	8002618 <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d002      	beq.n	8003ea0 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003e9e:	e0ca      	b.n	8004036 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d002      	beq.n	8003eac <HAL_SPI_Receive+0x7e>
 8003ea6:	88fb      	ldrh	r3, [r7, #6]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d102      	bne.n	8003eb2 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003eb0:	e0c1      	b.n	8004036 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2204      	movs	r2, #4
 8003eb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	68ba      	ldr	r2, [r7, #8]
 8003ec4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	88fa      	ldrh	r2, [r7, #6]
 8003eca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	88fa      	ldrh	r2, [r7, #6]
 8003ed0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2200      	movs	r2, #0
 8003eee:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003ef8:	d10f      	bne.n	8003f1a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	681a      	ldr	r2, [r3, #0]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003f18:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f24:	2b40      	cmp	r3, #64	@ 0x40
 8003f26:	d007      	beq.n	8003f38 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681a      	ldr	r2, [r3, #0]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f36:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d162      	bne.n	8004006 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003f40:	e02e      	b.n	8003fa0 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	f003 0301 	and.w	r3, r3, #1
 8003f4c:	2b01      	cmp	r3, #1
 8003f4e:	d115      	bne.n	8003f7c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f103 020c 	add.w	r2, r3, #12
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f5c:	7812      	ldrb	r2, [r2, #0]
 8003f5e:	b2d2      	uxtb	r2, r2
 8003f60:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f66:	1c5a      	adds	r2, r3, #1
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f70:	b29b      	uxth	r3, r3
 8003f72:	3b01      	subs	r3, #1
 8003f74:	b29a      	uxth	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f7a:	e011      	b.n	8003fa0 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f7c:	f7fe fb4c 	bl	8002618 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	683a      	ldr	r2, [r7, #0]
 8003f88:	429a      	cmp	r2, r3
 8003f8a:	d803      	bhi.n	8003f94 <HAL_SPI_Receive+0x166>
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f92:	d102      	bne.n	8003f9a <HAL_SPI_Receive+0x16c>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d102      	bne.n	8003fa0 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8003f9a:	2303      	movs	r3, #3
 8003f9c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003f9e:	e04a      	b.n	8004036 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fa4:	b29b      	uxth	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d1cb      	bne.n	8003f42 <HAL_SPI_Receive+0x114>
 8003faa:	e031      	b.n	8004010 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b01      	cmp	r3, #1
 8003fb8:	d113      	bne.n	8003fe2 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	68da      	ldr	r2, [r3, #12]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fc4:	b292      	uxth	r2, r2
 8003fc6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fcc:	1c9a      	adds	r2, r3, #2
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003fe0:	e011      	b.n	8004006 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003fe2:	f7fe fb19 	bl	8002618 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	683a      	ldr	r2, [r7, #0]
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d803      	bhi.n	8003ffa <HAL_SPI_Receive+0x1cc>
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ff8:	d102      	bne.n	8004000 <HAL_SPI_Receive+0x1d2>
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d102      	bne.n	8004006 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004004:	e017      	b.n	8004036 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800400a:	b29b      	uxth	r3, r3
 800400c:	2b00      	cmp	r3, #0
 800400e:	d1cd      	bne.n	8003fac <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004010:	693a      	ldr	r2, [r7, #16]
 8004012:	6839      	ldr	r1, [r7, #0]
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 fa45 	bl	80044a4 <SPI_EndRxTransaction>
 800401a:	4603      	mov	r3, r0
 800401c:	2b00      	cmp	r3, #0
 800401e:	d002      	beq.n	8004026 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2220      	movs	r2, #32
 8004024:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800402a:	2b00      	cmp	r3, #0
 800402c:	d002      	beq.n	8004034 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	75fb      	strb	r3, [r7, #23]
 8004032:	e000      	b.n	8004036 <HAL_SPI_Receive+0x208>
  }

error :
 8004034:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2201      	movs	r2, #1
 800403a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004046:	7dfb      	ldrb	r3, [r7, #23]
}
 8004048:	4618      	mov	r0, r3
 800404a:	3718      	adds	r7, #24
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b08c      	sub	sp, #48	@ 0x30
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]
 800405c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800405e:	2301      	movs	r3, #1
 8004060:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004062:	2300      	movs	r3, #0
 8004064:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800406e:	2b01      	cmp	r3, #1
 8004070:	d101      	bne.n	8004076 <HAL_SPI_TransmitReceive+0x26>
 8004072:	2302      	movs	r3, #2
 8004074:	e18a      	b.n	800438c <HAL_SPI_TransmitReceive+0x33c>
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	2201      	movs	r2, #1
 800407a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800407e:	f7fe facb 	bl	8002618 <HAL_GetTick>
 8004082:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800408a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004094:	887b      	ldrh	r3, [r7, #2]
 8004096:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004098:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800409c:	2b01      	cmp	r3, #1
 800409e:	d00f      	beq.n	80040c0 <HAL_SPI_TransmitReceive+0x70>
 80040a0:	69fb      	ldr	r3, [r7, #28]
 80040a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040a6:	d107      	bne.n	80040b8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d103      	bne.n	80040b8 <HAL_SPI_TransmitReceive+0x68>
 80040b0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80040b4:	2b04      	cmp	r3, #4
 80040b6:	d003      	beq.n	80040c0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80040b8:	2302      	movs	r3, #2
 80040ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80040be:	e15b      	b.n	8004378 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80040c0:	68bb      	ldr	r3, [r7, #8]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d005      	beq.n	80040d2 <HAL_SPI_TransmitReceive+0x82>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d002      	beq.n	80040d2 <HAL_SPI_TransmitReceive+0x82>
 80040cc:	887b      	ldrh	r3, [r7, #2]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d103      	bne.n	80040da <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80040d8:	e14e      	b.n	8004378 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b04      	cmp	r3, #4
 80040e4:	d003      	beq.n	80040ee <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	2205      	movs	r2, #5
 80040ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	2200      	movs	r2, #0
 80040f2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	887a      	ldrh	r2, [r7, #2]
 80040fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	887a      	ldrh	r2, [r7, #2]
 8004104:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	68ba      	ldr	r2, [r7, #8]
 800410a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	887a      	ldrh	r2, [r7, #2]
 8004110:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	887a      	ldrh	r2, [r7, #2]
 8004116:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	2200      	movs	r2, #0
 800411c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2200      	movs	r2, #0
 8004122:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800412e:	2b40      	cmp	r3, #64	@ 0x40
 8004130:	d007      	beq.n	8004142 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004140:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800414a:	d178      	bne.n	800423e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d002      	beq.n	800415a <HAL_SPI_TransmitReceive+0x10a>
 8004154:	8b7b      	ldrh	r3, [r7, #26]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d166      	bne.n	8004228 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800415e:	881a      	ldrh	r2, [r3, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416a:	1c9a      	adds	r2, r3, #2
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004174:	b29b      	uxth	r3, r3
 8004176:	3b01      	subs	r3, #1
 8004178:	b29a      	uxth	r2, r3
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800417e:	e053      	b.n	8004228 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f003 0302 	and.w	r3, r3, #2
 800418a:	2b02      	cmp	r3, #2
 800418c:	d11b      	bne.n	80041c6 <HAL_SPI_TransmitReceive+0x176>
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004192:	b29b      	uxth	r3, r3
 8004194:	2b00      	cmp	r3, #0
 8004196:	d016      	beq.n	80041c6 <HAL_SPI_TransmitReceive+0x176>
 8004198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800419a:	2b01      	cmp	r3, #1
 800419c:	d113      	bne.n	80041c6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041a2:	881a      	ldrh	r2, [r3, #0]
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ae:	1c9a      	adds	r2, r3, #2
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	3b01      	subs	r3, #1
 80041bc:	b29a      	uxth	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80041c2:	2300      	movs	r3, #0
 80041c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	f003 0301 	and.w	r3, r3, #1
 80041d0:	2b01      	cmp	r3, #1
 80041d2:	d119      	bne.n	8004208 <HAL_SPI_TransmitReceive+0x1b8>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041d8:	b29b      	uxth	r3, r3
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d014      	beq.n	8004208 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68da      	ldr	r2, [r3, #12]
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e8:	b292      	uxth	r2, r2
 80041ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f0:	1c9a      	adds	r2, r3, #2
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	3b01      	subs	r3, #1
 80041fe:	b29a      	uxth	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004204:	2301      	movs	r3, #1
 8004206:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004208:	f7fe fa06 	bl	8002618 <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004214:	429a      	cmp	r2, r3
 8004216:	d807      	bhi.n	8004228 <HAL_SPI_TransmitReceive+0x1d8>
 8004218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800421a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800421e:	d003      	beq.n	8004228 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004220:	2303      	movs	r3, #3
 8004222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8004226:	e0a7      	b.n	8004378 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800422c:	b29b      	uxth	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d1a6      	bne.n	8004180 <HAL_SPI_TransmitReceive+0x130>
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004236:	b29b      	uxth	r3, r3
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1a1      	bne.n	8004180 <HAL_SPI_TransmitReceive+0x130>
 800423c:	e07c      	b.n	8004338 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d002      	beq.n	800424c <HAL_SPI_TransmitReceive+0x1fc>
 8004246:	8b7b      	ldrh	r3, [r7, #26]
 8004248:	2b01      	cmp	r3, #1
 800424a:	d16b      	bne.n	8004324 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	330c      	adds	r3, #12
 8004256:	7812      	ldrb	r2, [r2, #0]
 8004258:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800425e:	1c5a      	adds	r2, r3, #1
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004268:	b29b      	uxth	r3, r3
 800426a:	3b01      	subs	r3, #1
 800426c:	b29a      	uxth	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004272:	e057      	b.n	8004324 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	f003 0302 	and.w	r3, r3, #2
 800427e:	2b02      	cmp	r3, #2
 8004280:	d11c      	bne.n	80042bc <HAL_SPI_TransmitReceive+0x26c>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004286:	b29b      	uxth	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d017      	beq.n	80042bc <HAL_SPI_TransmitReceive+0x26c>
 800428c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800428e:	2b01      	cmp	r3, #1
 8004290:	d114      	bne.n	80042bc <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	330c      	adds	r3, #12
 800429c:	7812      	ldrb	r2, [r2, #0]
 800429e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a4:	1c5a      	adds	r2, r3, #1
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80042ae:	b29b      	uxth	r3, r3
 80042b0:	3b01      	subs	r3, #1
 80042b2:	b29a      	uxth	r2, r3
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80042b8:	2300      	movs	r3, #0
 80042ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	689b      	ldr	r3, [r3, #8]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d119      	bne.n	80042fe <HAL_SPI_TransmitReceive+0x2ae>
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d014      	beq.n	80042fe <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68da      	ldr	r2, [r3, #12]
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042de:	b2d2      	uxtb	r2, r2
 80042e0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042e6:	1c5a      	adds	r2, r3, #1
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	3b01      	subs	r3, #1
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80042fa:	2301      	movs	r3, #1
 80042fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80042fe:	f7fe f98b 	bl	8002618 <HAL_GetTick>
 8004302:	4602      	mov	r2, r0
 8004304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004306:	1ad3      	subs	r3, r2, r3
 8004308:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800430a:	429a      	cmp	r2, r3
 800430c:	d803      	bhi.n	8004316 <HAL_SPI_TransmitReceive+0x2c6>
 800430e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004314:	d102      	bne.n	800431c <HAL_SPI_TransmitReceive+0x2cc>
 8004316:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004318:	2b00      	cmp	r3, #0
 800431a:	d103      	bne.n	8004324 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800431c:	2303      	movs	r3, #3
 800431e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8004322:	e029      	b.n	8004378 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004328:	b29b      	uxth	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1a2      	bne.n	8004274 <HAL_SPI_TransmitReceive+0x224>
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004332:	b29b      	uxth	r3, r3
 8004334:	2b00      	cmp	r3, #0
 8004336:	d19d      	bne.n	8004274 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800433a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f000 f917 	bl	8004570 <SPI_EndRxTxTransaction>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d006      	beq.n	8004356 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2220      	movs	r2, #32
 8004352:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8004354:	e010      	b.n	8004378 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d10b      	bne.n	8004376 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800435e:	2300      	movs	r3, #0
 8004360:	617b      	str	r3, [r7, #20]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	617b      	str	r3, [r7, #20]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	689b      	ldr	r3, [r3, #8]
 8004370:	617b      	str	r3, [r7, #20]
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	e000      	b.n	8004378 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004376:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2201      	movs	r2, #1
 800437c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8004388:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800438c:	4618      	mov	r0, r3
 800438e:	3730      	adds	r7, #48	@ 0x30
 8004390:	46bd      	mov	sp, r7
 8004392:	bd80      	pop	{r7, pc}

08004394 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b088      	sub	sp, #32
 8004398:	af00      	add	r7, sp, #0
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	603b      	str	r3, [r7, #0]
 80043a0:	4613      	mov	r3, r2
 80043a2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80043a4:	f7fe f938 	bl	8002618 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ac:	1a9b      	subs	r3, r3, r2
 80043ae:	683a      	ldr	r2, [r7, #0]
 80043b0:	4413      	add	r3, r2
 80043b2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80043b4:	f7fe f930 	bl	8002618 <HAL_GetTick>
 80043b8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80043ba:	4b39      	ldr	r3, [pc, #228]	@ (80044a0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	015b      	lsls	r3, r3, #5
 80043c0:	0d1b      	lsrs	r3, r3, #20
 80043c2:	69fa      	ldr	r2, [r7, #28]
 80043c4:	fb02 f303 	mul.w	r3, r2, r3
 80043c8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80043ca:	e054      	b.n	8004476 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043d2:	d050      	beq.n	8004476 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80043d4:	f7fe f920 	bl	8002618 <HAL_GetTick>
 80043d8:	4602      	mov	r2, r0
 80043da:	69bb      	ldr	r3, [r7, #24]
 80043dc:	1ad3      	subs	r3, r2, r3
 80043de:	69fa      	ldr	r2, [r7, #28]
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d902      	bls.n	80043ea <SPI_WaitFlagStateUntilTimeout+0x56>
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d13d      	bne.n	8004466 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	685a      	ldr	r2, [r3, #4]
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80043f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004402:	d111      	bne.n	8004428 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800440c:	d004      	beq.n	8004418 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004416:	d107      	bne.n	8004428 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004426:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800442c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004430:	d10f      	bne.n	8004452 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004440:	601a      	str	r2, [r3, #0]
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004450:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2201      	movs	r2, #1
 8004456:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004462:	2303      	movs	r3, #3
 8004464:	e017      	b.n	8004496 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d101      	bne.n	8004470 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800446c:	2300      	movs	r3, #0
 800446e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	3b01      	subs	r3, #1
 8004474:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	689a      	ldr	r2, [r3, #8]
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	4013      	ands	r3, r2
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	429a      	cmp	r2, r3
 8004484:	bf0c      	ite	eq
 8004486:	2301      	moveq	r3, #1
 8004488:	2300      	movne	r3, #0
 800448a:	b2db      	uxtb	r3, r3
 800448c:	461a      	mov	r2, r3
 800448e:	79fb      	ldrb	r3, [r7, #7]
 8004490:	429a      	cmp	r2, r3
 8004492:	d19b      	bne.n	80043cc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3720      	adds	r7, #32
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	20000008 	.word	0x20000008

080044a4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b086      	sub	sp, #24
 80044a8:	af02      	add	r7, sp, #8
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044b8:	d111      	bne.n	80044de <SPI_EndRxTransaction+0x3a>
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044c2:	d004      	beq.n	80044ce <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044cc:	d107      	bne.n	80044de <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80044dc:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80044e6:	d12a      	bne.n	800453e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044f0:	d012      	beq.n	8004518 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	9300      	str	r3, [sp, #0]
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	2200      	movs	r2, #0
 80044fa:	2180      	movs	r1, #128	@ 0x80
 80044fc:	68f8      	ldr	r0, [r7, #12]
 80044fe:	f7ff ff49 	bl	8004394 <SPI_WaitFlagStateUntilTimeout>
 8004502:	4603      	mov	r3, r0
 8004504:	2b00      	cmp	r3, #0
 8004506:	d02d      	beq.n	8004564 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800450c:	f043 0220 	orr.w	r2, r3, #32
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e026      	b.n	8004566 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	2200      	movs	r2, #0
 8004520:	2101      	movs	r1, #1
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f7ff ff36 	bl	8004394 <SPI_WaitFlagStateUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d01a      	beq.n	8004564 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004532:	f043 0220 	orr.w	r2, r3, #32
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e013      	b.n	8004566 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	9300      	str	r3, [sp, #0]
 8004542:	68bb      	ldr	r3, [r7, #8]
 8004544:	2200      	movs	r2, #0
 8004546:	2101      	movs	r1, #1
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f7ff ff23 	bl	8004394 <SPI_WaitFlagStateUntilTimeout>
 800454e:	4603      	mov	r3, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004558:	f043 0220 	orr.w	r2, r3, #32
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004560:	2303      	movs	r3, #3
 8004562:	e000      	b.n	8004566 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
	...

08004570 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af02      	add	r7, sp, #8
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	60b9      	str	r1, [r7, #8]
 800457a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800457c:	4b1b      	ldr	r3, [pc, #108]	@ (80045ec <SPI_EndRxTxTransaction+0x7c>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4a1b      	ldr	r2, [pc, #108]	@ (80045f0 <SPI_EndRxTxTransaction+0x80>)
 8004582:	fba2 2303 	umull	r2, r3, r2, r3
 8004586:	0d5b      	lsrs	r3, r3, #21
 8004588:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800458c:	fb02 f303 	mul.w	r3, r2, r3
 8004590:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800459a:	d112      	bne.n	80045c2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	9300      	str	r3, [sp, #0]
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	2200      	movs	r2, #0
 80045a4:	2180      	movs	r1, #128	@ 0x80
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f7ff fef4 	bl	8004394 <SPI_WaitFlagStateUntilTimeout>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d016      	beq.n	80045e0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045b6:	f043 0220 	orr.w	r2, r3, #32
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	e00f      	b.n	80045e2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d00a      	beq.n	80045de <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	3b01      	subs	r3, #1
 80045cc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d8:	2b80      	cmp	r3, #128	@ 0x80
 80045da:	d0f2      	beq.n	80045c2 <SPI_EndRxTxTransaction+0x52>
 80045dc:	e000      	b.n	80045e0 <SPI_EndRxTxTransaction+0x70>
        break;
 80045de:	bf00      	nop
  }

  return HAL_OK;
 80045e0:	2300      	movs	r3, #0
}
 80045e2:	4618      	mov	r0, r3
 80045e4:	3718      	adds	r7, #24
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	20000008 	.word	0x20000008
 80045f0:	165e9f81 	.word	0x165e9f81

080045f4 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	60f8      	str	r0, [r7, #12]
 80045fc:	60b9      	str	r1, [r7, #8]
 80045fe:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d101      	bne.n	800460a <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e034      	b.n	8004674 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8004610:	b2db      	uxtb	r3, r3
 8004612:	2b00      	cmp	r3, #0
 8004614:	d106      	bne.n	8004624 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800461e:	68f8      	ldr	r0, [r7, #12]
 8004620:	f7fc f93a 	bl	8000898 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	3308      	adds	r3, #8
 800462c:	4619      	mov	r1, r3
 800462e:	4610      	mov	r0, r2
 8004630:	f000 fca6 	bl	8004f80 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6818      	ldr	r0, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	461a      	mov	r2, r3
 800463e:	68b9      	ldr	r1, [r7, #8]
 8004640:	f000 fcf0 	bl	8005024 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6858      	ldr	r0, [r3, #4]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	689a      	ldr	r2, [r3, #8]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004650:	6879      	ldr	r1, [r7, #4]
 8004652:	f000 fd25 	bl	80050a0 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	68fa      	ldr	r2, [r7, #12]
 800465c:	6892      	ldr	r2, [r2, #8]
 800465e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68fa      	ldr	r2, [r7, #12]
 8004668:	6892      	ldr	r2, [r2, #8]
 800466a:	f041 0101 	orr.w	r1, r1, #1
 800466e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8004672:	2300      	movs	r3, #0
}
 8004674:	4618      	mov	r0, r3
 8004676:	3710      	adds	r7, #16
 8004678:	46bd      	mov	sp, r7
 800467a:	bd80      	pop	{r7, pc}

0800467c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d101      	bne.n	800468e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e041      	b.n	8004712 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b00      	cmp	r3, #0
 8004698:	d106      	bne.n	80046a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f7fd febe 	bl	8002424 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2202      	movs	r2, #2
 80046ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	3304      	adds	r3, #4
 80046b8:	4619      	mov	r1, r3
 80046ba:	4610      	mov	r0, r2
 80046bc:	f000 fa96 	bl	8004bec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	2201      	movs	r2, #1
 8004704:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2201      	movs	r2, #1
 800470c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3708      	adds	r7, #8
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
	...

0800471c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800471c:	b480      	push	{r7}
 800471e:	b085      	sub	sp, #20
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800472a:	b2db      	uxtb	r3, r3
 800472c:	2b01      	cmp	r3, #1
 800472e:	d001      	beq.n	8004734 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e04e      	b.n	80047d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2202      	movs	r2, #2
 8004738:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68da      	ldr	r2, [r3, #12]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0201 	orr.w	r2, r2, #1
 800474a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a23      	ldr	r2, [pc, #140]	@ (80047e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d022      	beq.n	800479c <HAL_TIM_Base_Start_IT+0x80>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800475e:	d01d      	beq.n	800479c <HAL_TIM_Base_Start_IT+0x80>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a1f      	ldr	r2, [pc, #124]	@ (80047e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d018      	beq.n	800479c <HAL_TIM_Base_Start_IT+0x80>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4a1e      	ldr	r2, [pc, #120]	@ (80047e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8004770:	4293      	cmp	r3, r2
 8004772:	d013      	beq.n	800479c <HAL_TIM_Base_Start_IT+0x80>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4a1c      	ldr	r2, [pc, #112]	@ (80047ec <HAL_TIM_Base_Start_IT+0xd0>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d00e      	beq.n	800479c <HAL_TIM_Base_Start_IT+0x80>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4a1b      	ldr	r2, [pc, #108]	@ (80047f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004784:	4293      	cmp	r3, r2
 8004786:	d009      	beq.n	800479c <HAL_TIM_Base_Start_IT+0x80>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a19      	ldr	r2, [pc, #100]	@ (80047f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d004      	beq.n	800479c <HAL_TIM_Base_Start_IT+0x80>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4a18      	ldr	r2, [pc, #96]	@ (80047f8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004798:	4293      	cmp	r3, r2
 800479a:	d111      	bne.n	80047c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f003 0307 	and.w	r3, r3, #7
 80047a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2b06      	cmp	r3, #6
 80047ac:	d010      	beq.n	80047d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f042 0201 	orr.w	r2, r2, #1
 80047bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80047be:	e007      	b.n	80047d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f042 0201 	orr.w	r2, r2, #1
 80047ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	3714      	adds	r7, #20
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	40010000 	.word	0x40010000
 80047e4:	40000400 	.word	0x40000400
 80047e8:	40000800 	.word	0x40000800
 80047ec:	40000c00 	.word	0x40000c00
 80047f0:	40010400 	.word	0x40010400
 80047f4:	40014000 	.word	0x40014000
 80047f8:	40001800 	.word	0x40001800

080047fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b02      	cmp	r3, #2
 8004810:	d122      	bne.n	8004858 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	f003 0302 	and.w	r3, r3, #2
 800481c:	2b02      	cmp	r3, #2
 800481e:	d11b      	bne.n	8004858 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f06f 0202 	mvn.w	r2, #2
 8004828:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2201      	movs	r2, #1
 800482e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	699b      	ldr	r3, [r3, #24]
 8004836:	f003 0303 	and.w	r3, r3, #3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d003      	beq.n	8004846 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f9b5 	bl	8004bae <HAL_TIM_IC_CaptureCallback>
 8004844:	e005      	b.n	8004852 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 f9a7 	bl	8004b9a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 f9b8 	bl	8004bc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	691b      	ldr	r3, [r3, #16]
 800485e:	f003 0304 	and.w	r3, r3, #4
 8004862:	2b04      	cmp	r3, #4
 8004864:	d122      	bne.n	80048ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	f003 0304 	and.w	r3, r3, #4
 8004870:	2b04      	cmp	r3, #4
 8004872:	d11b      	bne.n	80048ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f06f 0204 	mvn.w	r2, #4
 800487c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2202      	movs	r2, #2
 8004882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800488e:	2b00      	cmp	r3, #0
 8004890:	d003      	beq.n	800489a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f000 f98b 	bl	8004bae <HAL_TIM_IC_CaptureCallback>
 8004898:	e005      	b.n	80048a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 f97d 	bl	8004b9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 f98e 	bl	8004bc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	691b      	ldr	r3, [r3, #16]
 80048b2:	f003 0308 	and.w	r3, r3, #8
 80048b6:	2b08      	cmp	r3, #8
 80048b8:	d122      	bne.n	8004900 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	f003 0308 	and.w	r3, r3, #8
 80048c4:	2b08      	cmp	r3, #8
 80048c6:	d11b      	bne.n	8004900 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f06f 0208 	mvn.w	r2, #8
 80048d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2204      	movs	r2, #4
 80048d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	69db      	ldr	r3, [r3, #28]
 80048de:	f003 0303 	and.w	r3, r3, #3
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f000 f961 	bl	8004bae <HAL_TIM_IC_CaptureCallback>
 80048ec:	e005      	b.n	80048fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 f953 	bl	8004b9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f000 f964 	bl	8004bc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f003 0310 	and.w	r3, r3, #16
 800490a:	2b10      	cmp	r3, #16
 800490c:	d122      	bne.n	8004954 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	f003 0310 	and.w	r3, r3, #16
 8004918:	2b10      	cmp	r3, #16
 800491a:	d11b      	bne.n	8004954 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f06f 0210 	mvn.w	r2, #16
 8004924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2208      	movs	r2, #8
 800492a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	69db      	ldr	r3, [r3, #28]
 8004932:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004936:	2b00      	cmp	r3, #0
 8004938:	d003      	beq.n	8004942 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800493a:	6878      	ldr	r0, [r7, #4]
 800493c:	f000 f937 	bl	8004bae <HAL_TIM_IC_CaptureCallback>
 8004940:	e005      	b.n	800494e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004942:	6878      	ldr	r0, [r7, #4]
 8004944:	f000 f929 	bl	8004b9a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 f93a 	bl	8004bc2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b01      	cmp	r3, #1
 8004960:	d10e      	bne.n	8004980 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	2b01      	cmp	r3, #1
 800496e:	d107      	bne.n	8004980 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f06f 0201 	mvn.w	r2, #1
 8004978:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f7fd fb3a 	bl	8001ff4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	691b      	ldr	r3, [r3, #16]
 8004986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800498a:	2b80      	cmp	r3, #128	@ 0x80
 800498c:	d10e      	bne.n	80049ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004998:	2b80      	cmp	r3, #128	@ 0x80
 800499a:	d107      	bne.n	80049ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80049a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f000 fae0 	bl	8004f6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	691b      	ldr	r3, [r3, #16]
 80049b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049b6:	2b40      	cmp	r3, #64	@ 0x40
 80049b8:	d10e      	bne.n	80049d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68db      	ldr	r3, [r3, #12]
 80049c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049c4:	2b40      	cmp	r3, #64	@ 0x40
 80049c6:	d107      	bne.n	80049d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80049d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80049d2:	6878      	ldr	r0, [r7, #4]
 80049d4:	f000 f8ff 	bl	8004bd6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	f003 0320 	and.w	r3, r3, #32
 80049e2:	2b20      	cmp	r3, #32
 80049e4:	d10e      	bne.n	8004a04 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	f003 0320 	and.w	r3, r3, #32
 80049f0:	2b20      	cmp	r3, #32
 80049f2:	d107      	bne.n	8004a04 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f06f 0220 	mvn.w	r2, #32
 80049fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f000 faaa 	bl	8004f58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004a04:	bf00      	nop
 8004a06:	3708      	adds	r7, #8
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b084      	sub	sp, #16
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
 8004a14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a16:	2300      	movs	r3, #0
 8004a18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a20:	2b01      	cmp	r3, #1
 8004a22:	d101      	bne.n	8004a28 <HAL_TIM_ConfigClockSource+0x1c>
 8004a24:	2302      	movs	r3, #2
 8004a26:	e0b4      	b.n	8004b92 <HAL_TIM_ConfigClockSource+0x186>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2202      	movs	r2, #2
 8004a34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a46:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a4e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68ba      	ldr	r2, [r7, #8]
 8004a56:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a60:	d03e      	beq.n	8004ae0 <HAL_TIM_ConfigClockSource+0xd4>
 8004a62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a66:	f200 8087 	bhi.w	8004b78 <HAL_TIM_ConfigClockSource+0x16c>
 8004a6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a6e:	f000 8086 	beq.w	8004b7e <HAL_TIM_ConfigClockSource+0x172>
 8004a72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a76:	d87f      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x16c>
 8004a78:	2b70      	cmp	r3, #112	@ 0x70
 8004a7a:	d01a      	beq.n	8004ab2 <HAL_TIM_ConfigClockSource+0xa6>
 8004a7c:	2b70      	cmp	r3, #112	@ 0x70
 8004a7e:	d87b      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x16c>
 8004a80:	2b60      	cmp	r3, #96	@ 0x60
 8004a82:	d050      	beq.n	8004b26 <HAL_TIM_ConfigClockSource+0x11a>
 8004a84:	2b60      	cmp	r3, #96	@ 0x60
 8004a86:	d877      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x16c>
 8004a88:	2b50      	cmp	r3, #80	@ 0x50
 8004a8a:	d03c      	beq.n	8004b06 <HAL_TIM_ConfigClockSource+0xfa>
 8004a8c:	2b50      	cmp	r3, #80	@ 0x50
 8004a8e:	d873      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x16c>
 8004a90:	2b40      	cmp	r3, #64	@ 0x40
 8004a92:	d058      	beq.n	8004b46 <HAL_TIM_ConfigClockSource+0x13a>
 8004a94:	2b40      	cmp	r3, #64	@ 0x40
 8004a96:	d86f      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x16c>
 8004a98:	2b30      	cmp	r3, #48	@ 0x30
 8004a9a:	d064      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x15a>
 8004a9c:	2b30      	cmp	r3, #48	@ 0x30
 8004a9e:	d86b      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	d060      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x15a>
 8004aa4:	2b20      	cmp	r3, #32
 8004aa6:	d867      	bhi.n	8004b78 <HAL_TIM_ConfigClockSource+0x16c>
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d05c      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x15a>
 8004aac:	2b10      	cmp	r3, #16
 8004aae:	d05a      	beq.n	8004b66 <HAL_TIM_ConfigClockSource+0x15a>
 8004ab0:	e062      	b.n	8004b78 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6818      	ldr	r0, [r3, #0]
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	6899      	ldr	r1, [r3, #8]
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	685a      	ldr	r2, [r3, #4]
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	f000 f9ad 	bl	8004e20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	689b      	ldr	r3, [r3, #8]
 8004acc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ad4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68ba      	ldr	r2, [r7, #8]
 8004adc:	609a      	str	r2, [r3, #8]
      break;
 8004ade:	e04f      	b.n	8004b80 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6818      	ldr	r0, [r3, #0]
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	6899      	ldr	r1, [r3, #8]
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	685a      	ldr	r2, [r3, #4]
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f000 f996 	bl	8004e20 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	689a      	ldr	r2, [r3, #8]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b02:	609a      	str	r2, [r3, #8]
      break;
 8004b04:	e03c      	b.n	8004b80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6818      	ldr	r0, [r3, #0]
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	6859      	ldr	r1, [r3, #4]
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	68db      	ldr	r3, [r3, #12]
 8004b12:	461a      	mov	r2, r3
 8004b14:	f000 f90a 	bl	8004d2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	2150      	movs	r1, #80	@ 0x50
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 f963 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 8004b24:	e02c      	b.n	8004b80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6818      	ldr	r0, [r3, #0]
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	6859      	ldr	r1, [r3, #4]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	68db      	ldr	r3, [r3, #12]
 8004b32:	461a      	mov	r2, r3
 8004b34:	f000 f929 	bl	8004d8a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2160      	movs	r1, #96	@ 0x60
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f000 f953 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 8004b44:	e01c      	b.n	8004b80 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6818      	ldr	r0, [r3, #0]
 8004b4a:	683b      	ldr	r3, [r7, #0]
 8004b4c:	6859      	ldr	r1, [r3, #4]
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	461a      	mov	r2, r3
 8004b54:	f000 f8ea 	bl	8004d2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	2140      	movs	r1, #64	@ 0x40
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f000 f943 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 8004b64:	e00c      	b.n	8004b80 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4619      	mov	r1, r3
 8004b70:	4610      	mov	r0, r2
 8004b72:	f000 f93a 	bl	8004dea <TIM_ITRx_SetConfig>
      break;
 8004b76:	e003      	b.n	8004b80 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	73fb      	strb	r3, [r7, #15]
      break;
 8004b7c:	e000      	b.n	8004b80 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b7e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b90:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3710      	adds	r7, #16
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}

08004b9a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004b9a:	b480      	push	{r7}
 8004b9c:	b083      	sub	sp, #12
 8004b9e:	af00      	add	r7, sp, #0
 8004ba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004ba2:	bf00      	nop
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr

08004bae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr

08004bc2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bc2:	b480      	push	{r7}
 8004bc4:	b083      	sub	sp, #12
 8004bc6:	af00      	add	r7, sp, #0
 8004bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b083      	sub	sp, #12
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bde:	bf00      	nop
 8004be0:	370c      	adds	r7, #12
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
	...

08004bec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b085      	sub	sp, #20
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a40      	ldr	r2, [pc, #256]	@ (8004d00 <TIM_Base_SetConfig+0x114>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d013      	beq.n	8004c2c <TIM_Base_SetConfig+0x40>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c0a:	d00f      	beq.n	8004c2c <TIM_Base_SetConfig+0x40>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a3d      	ldr	r2, [pc, #244]	@ (8004d04 <TIM_Base_SetConfig+0x118>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d00b      	beq.n	8004c2c <TIM_Base_SetConfig+0x40>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a3c      	ldr	r2, [pc, #240]	@ (8004d08 <TIM_Base_SetConfig+0x11c>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d007      	beq.n	8004c2c <TIM_Base_SetConfig+0x40>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a3b      	ldr	r2, [pc, #236]	@ (8004d0c <TIM_Base_SetConfig+0x120>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d003      	beq.n	8004c2c <TIM_Base_SetConfig+0x40>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a3a      	ldr	r2, [pc, #232]	@ (8004d10 <TIM_Base_SetConfig+0x124>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d108      	bne.n	8004c3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	68fa      	ldr	r2, [r7, #12]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a2f      	ldr	r2, [pc, #188]	@ (8004d00 <TIM_Base_SetConfig+0x114>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d02b      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c4c:	d027      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a2c      	ldr	r2, [pc, #176]	@ (8004d04 <TIM_Base_SetConfig+0x118>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d023      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a2b      	ldr	r2, [pc, #172]	@ (8004d08 <TIM_Base_SetConfig+0x11c>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d01f      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a2a      	ldr	r2, [pc, #168]	@ (8004d0c <TIM_Base_SetConfig+0x120>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d01b      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a29      	ldr	r2, [pc, #164]	@ (8004d10 <TIM_Base_SetConfig+0x124>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d017      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a28      	ldr	r2, [pc, #160]	@ (8004d14 <TIM_Base_SetConfig+0x128>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d013      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a27      	ldr	r2, [pc, #156]	@ (8004d18 <TIM_Base_SetConfig+0x12c>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d00f      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a26      	ldr	r2, [pc, #152]	@ (8004d1c <TIM_Base_SetConfig+0x130>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d00b      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a25      	ldr	r2, [pc, #148]	@ (8004d20 <TIM_Base_SetConfig+0x134>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d007      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a24      	ldr	r2, [pc, #144]	@ (8004d24 <TIM_Base_SetConfig+0x138>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d003      	beq.n	8004c9e <TIM_Base_SetConfig+0xb2>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	4a23      	ldr	r2, [pc, #140]	@ (8004d28 <TIM_Base_SetConfig+0x13c>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d108      	bne.n	8004cb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ca4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	68db      	ldr	r3, [r3, #12]
 8004caa:	68fa      	ldr	r2, [r7, #12]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	695b      	ldr	r3, [r3, #20]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	68fa      	ldr	r2, [r7, #12]
 8004cc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	689a      	ldr	r2, [r3, #8]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004ccc:	683b      	ldr	r3, [r7, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8004d00 <TIM_Base_SetConfig+0x114>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d003      	beq.n	8004ce4 <TIM_Base_SetConfig+0xf8>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	4a0c      	ldr	r2, [pc, #48]	@ (8004d10 <TIM_Base_SetConfig+0x124>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d103      	bne.n	8004cec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	691a      	ldr	r2, [r3, #16]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	2201      	movs	r2, #1
 8004cf0:	615a      	str	r2, [r3, #20]
}
 8004cf2:	bf00      	nop
 8004cf4:	3714      	adds	r7, #20
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	40010000 	.word	0x40010000
 8004d04:	40000400 	.word	0x40000400
 8004d08:	40000800 	.word	0x40000800
 8004d0c:	40000c00 	.word	0x40000c00
 8004d10:	40010400 	.word	0x40010400
 8004d14:	40014000 	.word	0x40014000
 8004d18:	40014400 	.word	0x40014400
 8004d1c:	40014800 	.word	0x40014800
 8004d20:	40001800 	.word	0x40001800
 8004d24:	40001c00 	.word	0x40001c00
 8004d28:	40002000 	.word	0x40002000

08004d2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b087      	sub	sp, #28
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	60f8      	str	r0, [r7, #12]
 8004d34:	60b9      	str	r1, [r7, #8]
 8004d36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	6a1b      	ldr	r3, [r3, #32]
 8004d42:	f023 0201 	bic.w	r2, r3, #1
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	699b      	ldr	r3, [r3, #24]
 8004d4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004d56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	011b      	lsls	r3, r3, #4
 8004d5c:	693a      	ldr	r2, [r7, #16]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	f023 030a 	bic.w	r3, r3, #10
 8004d68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d6a:	697a      	ldr	r2, [r7, #20]
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	693a      	ldr	r2, [r7, #16]
 8004d76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	621a      	str	r2, [r3, #32]
}
 8004d7e:	bf00      	nop
 8004d80:	371c      	adds	r7, #28
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b087      	sub	sp, #28
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	60f8      	str	r0, [r7, #12]
 8004d92:	60b9      	str	r1, [r7, #8]
 8004d94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	6a1b      	ldr	r3, [r3, #32]
 8004d9a:	f023 0210 	bic.w	r2, r3, #16
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6a1b      	ldr	r3, [r3, #32]
 8004dac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004db4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	031b      	lsls	r3, r3, #12
 8004dba:	697a      	ldr	r2, [r7, #20]
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004dc6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	011b      	lsls	r3, r3, #4
 8004dcc:	693a      	ldr	r2, [r7, #16]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	621a      	str	r2, [r3, #32]
}
 8004dde:	bf00      	nop
 8004de0:	371c      	adds	r7, #28
 8004de2:	46bd      	mov	sp, r7
 8004de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de8:	4770      	bx	lr

08004dea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004dea:	b480      	push	{r7}
 8004dec:	b085      	sub	sp, #20
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	6078      	str	r0, [r7, #4]
 8004df2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e00:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e02:	683a      	ldr	r2, [r7, #0]
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	f043 0307 	orr.w	r3, r3, #7
 8004e0c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	609a      	str	r2, [r3, #8]
}
 8004e14:	bf00      	nop
 8004e16:	3714      	adds	r7, #20
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b087      	sub	sp, #28
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
 8004e2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	689b      	ldr	r3, [r3, #8]
 8004e32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	021a      	lsls	r2, r3, #8
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	431a      	orrs	r2, r3
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	697a      	ldr	r2, [r7, #20]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	609a      	str	r2, [r3, #8]
}
 8004e54:	bf00      	nop
 8004e56:	371c      	adds	r7, #28
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e5e:	4770      	bx	lr

08004e60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004e60:	b480      	push	{r7}
 8004e62:	b085      	sub	sp, #20
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e70:	2b01      	cmp	r3, #1
 8004e72:	d101      	bne.n	8004e78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004e74:	2302      	movs	r3, #2
 8004e76:	e05a      	b.n	8004f2e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	68fa      	ldr	r2, [r7, #12]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68fa      	ldr	r2, [r7, #12]
 8004eb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a21      	ldr	r2, [pc, #132]	@ (8004f3c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d022      	beq.n	8004f02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ec4:	d01d      	beq.n	8004f02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a1d      	ldr	r2, [pc, #116]	@ (8004f40 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d018      	beq.n	8004f02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	4a1b      	ldr	r2, [pc, #108]	@ (8004f44 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004ed6:	4293      	cmp	r3, r2
 8004ed8:	d013      	beq.n	8004f02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	4a1a      	ldr	r2, [pc, #104]	@ (8004f48 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d00e      	beq.n	8004f02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a18      	ldr	r2, [pc, #96]	@ (8004f4c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d009      	beq.n	8004f02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a17      	ldr	r2, [pc, #92]	@ (8004f50 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	d004      	beq.n	8004f02 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a15      	ldr	r2, [pc, #84]	@ (8004f54 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d10c      	bne.n	8004f1c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f08:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	68ba      	ldr	r2, [r7, #8]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	68ba      	ldr	r2, [r7, #8]
 8004f1a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2201      	movs	r2, #1
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3714      	adds	r7, #20
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
 8004f3a:	bf00      	nop
 8004f3c:	40010000 	.word	0x40010000
 8004f40:	40000400 	.word	0x40000400
 8004f44:	40000800 	.word	0x40000800
 8004f48:	40000c00 	.word	0x40000c00
 8004f4c:	40010400 	.word	0x40010400
 8004f50:	40014000 	.word	0x40014000
 8004f54:	40001800 	.word	0x40001800

08004f58 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	b083      	sub	sp, #12
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004f60:	bf00      	nop
 8004f62:	370c      	adds	r7, #12
 8004f64:	46bd      	mov	sp, r7
 8004f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6a:	4770      	bx	lr

08004f6c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f74:	bf00      	nop
 8004f76:	370c      	adds	r7, #12
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7e:	4770      	bx	lr

08004f80 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8004f80:	b480      	push	{r7}
 8004f82:	b085      	sub	sp, #20
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
 8004f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8004f8a:	2300      	movs	r3, #0
 8004f8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f98:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8004f9a:	68fa      	ldr	r2, [r7, #12]
 8004f9c:	4b20      	ldr	r3, [pc, #128]	@ (8005020 <FSMC_NORSRAM_Init+0xa0>)
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004faa:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8004fb0:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8004fb6:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8004fbc:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8004fc2:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8004fc8:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8004fce:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 8004fd4:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 8004fda:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 8004fe0:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 8004fe6:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 8004fec:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004fee:	68fa      	ldr	r2, [r7, #12]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	2b08      	cmp	r3, #8
 8004ffa:	d103      	bne.n	8005004 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005002:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681a      	ldr	r2, [r3, #0]
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	68f9      	ldr	r1, [r7, #12]
 800500c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3714      	adds	r7, #20
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	fff00080 	.word	0xfff00080

08005024 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005024:	b480      	push	{r7}
 8005026:	b087      	sub	sp, #28
 8005028:	af00      	add	r7, sp, #0
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8005030:	2300      	movs	r3, #0
 8005032:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	1c5a      	adds	r2, r3, #1
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800503e:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8005046:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005052:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800505a:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8005062:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	3b01      	subs	r3, #1
 800506a:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 800506c:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	3b02      	subs	r3, #2
 8005074:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005076:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8005078:	68bb      	ldr	r3, [r7, #8]
 800507a:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800507c:	4313      	orrs	r3, r2
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	4313      	orrs	r3, r2
 8005082:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	1c5a      	adds	r2, r3, #1
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6979      	ldr	r1, [r7, #20]
 800508c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005090:	2300      	movs	r3, #0
}
 8005092:	4618      	mov	r0, r3
 8005094:	371c      	adds	r7, #28
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr
	...

080050a0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b087      	sub	sp, #28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
 80050ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80050ae:	2300      	movs	r3, #0
 80050b0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80050b8:	d122      	bne.n	8005100 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050c2:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80050c4:	697a      	ldr	r2, [r7, #20]
 80050c6:	4b15      	ldr	r3, [pc, #84]	@ (800511c <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80050c8:	4013      	ands	r3, r2
 80050ca:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80050d6:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80050de:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	68db      	ldr	r3, [r3, #12]
 80050e4:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80050e6:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80050ec:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80050ee:	697a      	ldr	r2, [r7, #20]
 80050f0:	4313      	orrs	r3, r2
 80050f2:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	6979      	ldr	r1, [r7, #20]
 80050fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80050fe:	e005      	b.n	800510c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8005108:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	371c      	adds	r7, #28
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	cff00000 	.word	0xcff00000

08005120 <siprintf>:
 8005120:	b40e      	push	{r1, r2, r3}
 8005122:	b510      	push	{r4, lr}
 8005124:	b09d      	sub	sp, #116	@ 0x74
 8005126:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005128:	9002      	str	r0, [sp, #8]
 800512a:	9006      	str	r0, [sp, #24]
 800512c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005130:	480a      	ldr	r0, [pc, #40]	@ (800515c <siprintf+0x3c>)
 8005132:	9107      	str	r1, [sp, #28]
 8005134:	9104      	str	r1, [sp, #16]
 8005136:	490a      	ldr	r1, [pc, #40]	@ (8005160 <siprintf+0x40>)
 8005138:	f853 2b04 	ldr.w	r2, [r3], #4
 800513c:	9105      	str	r1, [sp, #20]
 800513e:	2400      	movs	r4, #0
 8005140:	a902      	add	r1, sp, #8
 8005142:	6800      	ldr	r0, [r0, #0]
 8005144:	9301      	str	r3, [sp, #4]
 8005146:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005148:	f000 f994 	bl	8005474 <_svfiprintf_r>
 800514c:	9b02      	ldr	r3, [sp, #8]
 800514e:	701c      	strb	r4, [r3, #0]
 8005150:	b01d      	add	sp, #116	@ 0x74
 8005152:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005156:	b003      	add	sp, #12
 8005158:	4770      	bx	lr
 800515a:	bf00      	nop
 800515c:	20000014 	.word	0x20000014
 8005160:	ffff0208 	.word	0xffff0208

08005164 <memset>:
 8005164:	4402      	add	r2, r0
 8005166:	4603      	mov	r3, r0
 8005168:	4293      	cmp	r3, r2
 800516a:	d100      	bne.n	800516e <memset+0xa>
 800516c:	4770      	bx	lr
 800516e:	f803 1b01 	strb.w	r1, [r3], #1
 8005172:	e7f9      	b.n	8005168 <memset+0x4>

08005174 <__errno>:
 8005174:	4b01      	ldr	r3, [pc, #4]	@ (800517c <__errno+0x8>)
 8005176:	6818      	ldr	r0, [r3, #0]
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	20000014 	.word	0x20000014

08005180 <__libc_init_array>:
 8005180:	b570      	push	{r4, r5, r6, lr}
 8005182:	4d0d      	ldr	r5, [pc, #52]	@ (80051b8 <__libc_init_array+0x38>)
 8005184:	4c0d      	ldr	r4, [pc, #52]	@ (80051bc <__libc_init_array+0x3c>)
 8005186:	1b64      	subs	r4, r4, r5
 8005188:	10a4      	asrs	r4, r4, #2
 800518a:	2600      	movs	r6, #0
 800518c:	42a6      	cmp	r6, r4
 800518e:	d109      	bne.n	80051a4 <__libc_init_array+0x24>
 8005190:	4d0b      	ldr	r5, [pc, #44]	@ (80051c0 <__libc_init_array+0x40>)
 8005192:	4c0c      	ldr	r4, [pc, #48]	@ (80051c4 <__libc_init_array+0x44>)
 8005194:	f000 fc64 	bl	8005a60 <_init>
 8005198:	1b64      	subs	r4, r4, r5
 800519a:	10a4      	asrs	r4, r4, #2
 800519c:	2600      	movs	r6, #0
 800519e:	42a6      	cmp	r6, r4
 80051a0:	d105      	bne.n	80051ae <__libc_init_array+0x2e>
 80051a2:	bd70      	pop	{r4, r5, r6, pc}
 80051a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80051a8:	4798      	blx	r3
 80051aa:	3601      	adds	r6, #1
 80051ac:	e7ee      	b.n	800518c <__libc_init_array+0xc>
 80051ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80051b2:	4798      	blx	r3
 80051b4:	3601      	adds	r6, #1
 80051b6:	e7f2      	b.n	800519e <__libc_init_array+0x1e>
 80051b8:	08008a84 	.word	0x08008a84
 80051bc:	08008a84 	.word	0x08008a84
 80051c0:	08008a84 	.word	0x08008a84
 80051c4:	08008a88 	.word	0x08008a88

080051c8 <__retarget_lock_acquire_recursive>:
 80051c8:	4770      	bx	lr

080051ca <__retarget_lock_release_recursive>:
 80051ca:	4770      	bx	lr

080051cc <_free_r>:
 80051cc:	b538      	push	{r3, r4, r5, lr}
 80051ce:	4605      	mov	r5, r0
 80051d0:	2900      	cmp	r1, #0
 80051d2:	d041      	beq.n	8005258 <_free_r+0x8c>
 80051d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80051d8:	1f0c      	subs	r4, r1, #4
 80051da:	2b00      	cmp	r3, #0
 80051dc:	bfb8      	it	lt
 80051de:	18e4      	addlt	r4, r4, r3
 80051e0:	f000 f8e0 	bl	80053a4 <__malloc_lock>
 80051e4:	4a1d      	ldr	r2, [pc, #116]	@ (800525c <_free_r+0x90>)
 80051e6:	6813      	ldr	r3, [r2, #0]
 80051e8:	b933      	cbnz	r3, 80051f8 <_free_r+0x2c>
 80051ea:	6063      	str	r3, [r4, #4]
 80051ec:	6014      	str	r4, [r2, #0]
 80051ee:	4628      	mov	r0, r5
 80051f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80051f4:	f000 b8dc 	b.w	80053b0 <__malloc_unlock>
 80051f8:	42a3      	cmp	r3, r4
 80051fa:	d908      	bls.n	800520e <_free_r+0x42>
 80051fc:	6820      	ldr	r0, [r4, #0]
 80051fe:	1821      	adds	r1, r4, r0
 8005200:	428b      	cmp	r3, r1
 8005202:	bf01      	itttt	eq
 8005204:	6819      	ldreq	r1, [r3, #0]
 8005206:	685b      	ldreq	r3, [r3, #4]
 8005208:	1809      	addeq	r1, r1, r0
 800520a:	6021      	streq	r1, [r4, #0]
 800520c:	e7ed      	b.n	80051ea <_free_r+0x1e>
 800520e:	461a      	mov	r2, r3
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	b10b      	cbz	r3, 8005218 <_free_r+0x4c>
 8005214:	42a3      	cmp	r3, r4
 8005216:	d9fa      	bls.n	800520e <_free_r+0x42>
 8005218:	6811      	ldr	r1, [r2, #0]
 800521a:	1850      	adds	r0, r2, r1
 800521c:	42a0      	cmp	r0, r4
 800521e:	d10b      	bne.n	8005238 <_free_r+0x6c>
 8005220:	6820      	ldr	r0, [r4, #0]
 8005222:	4401      	add	r1, r0
 8005224:	1850      	adds	r0, r2, r1
 8005226:	4283      	cmp	r3, r0
 8005228:	6011      	str	r1, [r2, #0]
 800522a:	d1e0      	bne.n	80051ee <_free_r+0x22>
 800522c:	6818      	ldr	r0, [r3, #0]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	6053      	str	r3, [r2, #4]
 8005232:	4408      	add	r0, r1
 8005234:	6010      	str	r0, [r2, #0]
 8005236:	e7da      	b.n	80051ee <_free_r+0x22>
 8005238:	d902      	bls.n	8005240 <_free_r+0x74>
 800523a:	230c      	movs	r3, #12
 800523c:	602b      	str	r3, [r5, #0]
 800523e:	e7d6      	b.n	80051ee <_free_r+0x22>
 8005240:	6820      	ldr	r0, [r4, #0]
 8005242:	1821      	adds	r1, r4, r0
 8005244:	428b      	cmp	r3, r1
 8005246:	bf04      	itt	eq
 8005248:	6819      	ldreq	r1, [r3, #0]
 800524a:	685b      	ldreq	r3, [r3, #4]
 800524c:	6063      	str	r3, [r4, #4]
 800524e:	bf04      	itt	eq
 8005250:	1809      	addeq	r1, r1, r0
 8005252:	6021      	streq	r1, [r4, #0]
 8005254:	6054      	str	r4, [r2, #4]
 8005256:	e7ca      	b.n	80051ee <_free_r+0x22>
 8005258:	bd38      	pop	{r3, r4, r5, pc}
 800525a:	bf00      	nop
 800525c:	20000564 	.word	0x20000564

08005260 <sbrk_aligned>:
 8005260:	b570      	push	{r4, r5, r6, lr}
 8005262:	4e0f      	ldr	r6, [pc, #60]	@ (80052a0 <sbrk_aligned+0x40>)
 8005264:	460c      	mov	r4, r1
 8005266:	6831      	ldr	r1, [r6, #0]
 8005268:	4605      	mov	r5, r0
 800526a:	b911      	cbnz	r1, 8005272 <sbrk_aligned+0x12>
 800526c:	f000 fba4 	bl	80059b8 <_sbrk_r>
 8005270:	6030      	str	r0, [r6, #0]
 8005272:	4621      	mov	r1, r4
 8005274:	4628      	mov	r0, r5
 8005276:	f000 fb9f 	bl	80059b8 <_sbrk_r>
 800527a:	1c43      	adds	r3, r0, #1
 800527c:	d103      	bne.n	8005286 <sbrk_aligned+0x26>
 800527e:	f04f 34ff 	mov.w	r4, #4294967295
 8005282:	4620      	mov	r0, r4
 8005284:	bd70      	pop	{r4, r5, r6, pc}
 8005286:	1cc4      	adds	r4, r0, #3
 8005288:	f024 0403 	bic.w	r4, r4, #3
 800528c:	42a0      	cmp	r0, r4
 800528e:	d0f8      	beq.n	8005282 <sbrk_aligned+0x22>
 8005290:	1a21      	subs	r1, r4, r0
 8005292:	4628      	mov	r0, r5
 8005294:	f000 fb90 	bl	80059b8 <_sbrk_r>
 8005298:	3001      	adds	r0, #1
 800529a:	d1f2      	bne.n	8005282 <sbrk_aligned+0x22>
 800529c:	e7ef      	b.n	800527e <sbrk_aligned+0x1e>
 800529e:	bf00      	nop
 80052a0:	20000560 	.word	0x20000560

080052a4 <_malloc_r>:
 80052a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052a8:	1ccd      	adds	r5, r1, #3
 80052aa:	f025 0503 	bic.w	r5, r5, #3
 80052ae:	3508      	adds	r5, #8
 80052b0:	2d0c      	cmp	r5, #12
 80052b2:	bf38      	it	cc
 80052b4:	250c      	movcc	r5, #12
 80052b6:	2d00      	cmp	r5, #0
 80052b8:	4606      	mov	r6, r0
 80052ba:	db01      	blt.n	80052c0 <_malloc_r+0x1c>
 80052bc:	42a9      	cmp	r1, r5
 80052be:	d904      	bls.n	80052ca <_malloc_r+0x26>
 80052c0:	230c      	movs	r3, #12
 80052c2:	6033      	str	r3, [r6, #0]
 80052c4:	2000      	movs	r0, #0
 80052c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80053a0 <_malloc_r+0xfc>
 80052ce:	f000 f869 	bl	80053a4 <__malloc_lock>
 80052d2:	f8d8 3000 	ldr.w	r3, [r8]
 80052d6:	461c      	mov	r4, r3
 80052d8:	bb44      	cbnz	r4, 800532c <_malloc_r+0x88>
 80052da:	4629      	mov	r1, r5
 80052dc:	4630      	mov	r0, r6
 80052de:	f7ff ffbf 	bl	8005260 <sbrk_aligned>
 80052e2:	1c43      	adds	r3, r0, #1
 80052e4:	4604      	mov	r4, r0
 80052e6:	d158      	bne.n	800539a <_malloc_r+0xf6>
 80052e8:	f8d8 4000 	ldr.w	r4, [r8]
 80052ec:	4627      	mov	r7, r4
 80052ee:	2f00      	cmp	r7, #0
 80052f0:	d143      	bne.n	800537a <_malloc_r+0xd6>
 80052f2:	2c00      	cmp	r4, #0
 80052f4:	d04b      	beq.n	800538e <_malloc_r+0xea>
 80052f6:	6823      	ldr	r3, [r4, #0]
 80052f8:	4639      	mov	r1, r7
 80052fa:	4630      	mov	r0, r6
 80052fc:	eb04 0903 	add.w	r9, r4, r3
 8005300:	f000 fb5a 	bl	80059b8 <_sbrk_r>
 8005304:	4581      	cmp	r9, r0
 8005306:	d142      	bne.n	800538e <_malloc_r+0xea>
 8005308:	6821      	ldr	r1, [r4, #0]
 800530a:	1a6d      	subs	r5, r5, r1
 800530c:	4629      	mov	r1, r5
 800530e:	4630      	mov	r0, r6
 8005310:	f7ff ffa6 	bl	8005260 <sbrk_aligned>
 8005314:	3001      	adds	r0, #1
 8005316:	d03a      	beq.n	800538e <_malloc_r+0xea>
 8005318:	6823      	ldr	r3, [r4, #0]
 800531a:	442b      	add	r3, r5
 800531c:	6023      	str	r3, [r4, #0]
 800531e:	f8d8 3000 	ldr.w	r3, [r8]
 8005322:	685a      	ldr	r2, [r3, #4]
 8005324:	bb62      	cbnz	r2, 8005380 <_malloc_r+0xdc>
 8005326:	f8c8 7000 	str.w	r7, [r8]
 800532a:	e00f      	b.n	800534c <_malloc_r+0xa8>
 800532c:	6822      	ldr	r2, [r4, #0]
 800532e:	1b52      	subs	r2, r2, r5
 8005330:	d420      	bmi.n	8005374 <_malloc_r+0xd0>
 8005332:	2a0b      	cmp	r2, #11
 8005334:	d917      	bls.n	8005366 <_malloc_r+0xc2>
 8005336:	1961      	adds	r1, r4, r5
 8005338:	42a3      	cmp	r3, r4
 800533a:	6025      	str	r5, [r4, #0]
 800533c:	bf18      	it	ne
 800533e:	6059      	strne	r1, [r3, #4]
 8005340:	6863      	ldr	r3, [r4, #4]
 8005342:	bf08      	it	eq
 8005344:	f8c8 1000 	streq.w	r1, [r8]
 8005348:	5162      	str	r2, [r4, r5]
 800534a:	604b      	str	r3, [r1, #4]
 800534c:	4630      	mov	r0, r6
 800534e:	f000 f82f 	bl	80053b0 <__malloc_unlock>
 8005352:	f104 000b 	add.w	r0, r4, #11
 8005356:	1d23      	adds	r3, r4, #4
 8005358:	f020 0007 	bic.w	r0, r0, #7
 800535c:	1ac2      	subs	r2, r0, r3
 800535e:	bf1c      	itt	ne
 8005360:	1a1b      	subne	r3, r3, r0
 8005362:	50a3      	strne	r3, [r4, r2]
 8005364:	e7af      	b.n	80052c6 <_malloc_r+0x22>
 8005366:	6862      	ldr	r2, [r4, #4]
 8005368:	42a3      	cmp	r3, r4
 800536a:	bf0c      	ite	eq
 800536c:	f8c8 2000 	streq.w	r2, [r8]
 8005370:	605a      	strne	r2, [r3, #4]
 8005372:	e7eb      	b.n	800534c <_malloc_r+0xa8>
 8005374:	4623      	mov	r3, r4
 8005376:	6864      	ldr	r4, [r4, #4]
 8005378:	e7ae      	b.n	80052d8 <_malloc_r+0x34>
 800537a:	463c      	mov	r4, r7
 800537c:	687f      	ldr	r7, [r7, #4]
 800537e:	e7b6      	b.n	80052ee <_malloc_r+0x4a>
 8005380:	461a      	mov	r2, r3
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	42a3      	cmp	r3, r4
 8005386:	d1fb      	bne.n	8005380 <_malloc_r+0xdc>
 8005388:	2300      	movs	r3, #0
 800538a:	6053      	str	r3, [r2, #4]
 800538c:	e7de      	b.n	800534c <_malloc_r+0xa8>
 800538e:	230c      	movs	r3, #12
 8005390:	6033      	str	r3, [r6, #0]
 8005392:	4630      	mov	r0, r6
 8005394:	f000 f80c 	bl	80053b0 <__malloc_unlock>
 8005398:	e794      	b.n	80052c4 <_malloc_r+0x20>
 800539a:	6005      	str	r5, [r0, #0]
 800539c:	e7d6      	b.n	800534c <_malloc_r+0xa8>
 800539e:	bf00      	nop
 80053a0:	20000564 	.word	0x20000564

080053a4 <__malloc_lock>:
 80053a4:	4801      	ldr	r0, [pc, #4]	@ (80053ac <__malloc_lock+0x8>)
 80053a6:	f7ff bf0f 	b.w	80051c8 <__retarget_lock_acquire_recursive>
 80053aa:	bf00      	nop
 80053ac:	2000055c 	.word	0x2000055c

080053b0 <__malloc_unlock>:
 80053b0:	4801      	ldr	r0, [pc, #4]	@ (80053b8 <__malloc_unlock+0x8>)
 80053b2:	f7ff bf0a 	b.w	80051ca <__retarget_lock_release_recursive>
 80053b6:	bf00      	nop
 80053b8:	2000055c 	.word	0x2000055c

080053bc <__ssputs_r>:
 80053bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80053c0:	688e      	ldr	r6, [r1, #8]
 80053c2:	461f      	mov	r7, r3
 80053c4:	42be      	cmp	r6, r7
 80053c6:	680b      	ldr	r3, [r1, #0]
 80053c8:	4682      	mov	sl, r0
 80053ca:	460c      	mov	r4, r1
 80053cc:	4690      	mov	r8, r2
 80053ce:	d82d      	bhi.n	800542c <__ssputs_r+0x70>
 80053d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80053d4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80053d8:	d026      	beq.n	8005428 <__ssputs_r+0x6c>
 80053da:	6965      	ldr	r5, [r4, #20]
 80053dc:	6909      	ldr	r1, [r1, #16]
 80053de:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80053e2:	eba3 0901 	sub.w	r9, r3, r1
 80053e6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80053ea:	1c7b      	adds	r3, r7, #1
 80053ec:	444b      	add	r3, r9
 80053ee:	106d      	asrs	r5, r5, #1
 80053f0:	429d      	cmp	r5, r3
 80053f2:	bf38      	it	cc
 80053f4:	461d      	movcc	r5, r3
 80053f6:	0553      	lsls	r3, r2, #21
 80053f8:	d527      	bpl.n	800544a <__ssputs_r+0x8e>
 80053fa:	4629      	mov	r1, r5
 80053fc:	f7ff ff52 	bl	80052a4 <_malloc_r>
 8005400:	4606      	mov	r6, r0
 8005402:	b360      	cbz	r0, 800545e <__ssputs_r+0xa2>
 8005404:	6921      	ldr	r1, [r4, #16]
 8005406:	464a      	mov	r2, r9
 8005408:	f000 fae6 	bl	80059d8 <memcpy>
 800540c:	89a3      	ldrh	r3, [r4, #12]
 800540e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005412:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005416:	81a3      	strh	r3, [r4, #12]
 8005418:	6126      	str	r6, [r4, #16]
 800541a:	6165      	str	r5, [r4, #20]
 800541c:	444e      	add	r6, r9
 800541e:	eba5 0509 	sub.w	r5, r5, r9
 8005422:	6026      	str	r6, [r4, #0]
 8005424:	60a5      	str	r5, [r4, #8]
 8005426:	463e      	mov	r6, r7
 8005428:	42be      	cmp	r6, r7
 800542a:	d900      	bls.n	800542e <__ssputs_r+0x72>
 800542c:	463e      	mov	r6, r7
 800542e:	6820      	ldr	r0, [r4, #0]
 8005430:	4632      	mov	r2, r6
 8005432:	4641      	mov	r1, r8
 8005434:	f000 faa6 	bl	8005984 <memmove>
 8005438:	68a3      	ldr	r3, [r4, #8]
 800543a:	1b9b      	subs	r3, r3, r6
 800543c:	60a3      	str	r3, [r4, #8]
 800543e:	6823      	ldr	r3, [r4, #0]
 8005440:	4433      	add	r3, r6
 8005442:	6023      	str	r3, [r4, #0]
 8005444:	2000      	movs	r0, #0
 8005446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800544a:	462a      	mov	r2, r5
 800544c:	f000 fad2 	bl	80059f4 <_realloc_r>
 8005450:	4606      	mov	r6, r0
 8005452:	2800      	cmp	r0, #0
 8005454:	d1e0      	bne.n	8005418 <__ssputs_r+0x5c>
 8005456:	6921      	ldr	r1, [r4, #16]
 8005458:	4650      	mov	r0, sl
 800545a:	f7ff feb7 	bl	80051cc <_free_r>
 800545e:	230c      	movs	r3, #12
 8005460:	f8ca 3000 	str.w	r3, [sl]
 8005464:	89a3      	ldrh	r3, [r4, #12]
 8005466:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800546a:	81a3      	strh	r3, [r4, #12]
 800546c:	f04f 30ff 	mov.w	r0, #4294967295
 8005470:	e7e9      	b.n	8005446 <__ssputs_r+0x8a>
	...

08005474 <_svfiprintf_r>:
 8005474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005478:	4698      	mov	r8, r3
 800547a:	898b      	ldrh	r3, [r1, #12]
 800547c:	061b      	lsls	r3, r3, #24
 800547e:	b09d      	sub	sp, #116	@ 0x74
 8005480:	4607      	mov	r7, r0
 8005482:	460d      	mov	r5, r1
 8005484:	4614      	mov	r4, r2
 8005486:	d510      	bpl.n	80054aa <_svfiprintf_r+0x36>
 8005488:	690b      	ldr	r3, [r1, #16]
 800548a:	b973      	cbnz	r3, 80054aa <_svfiprintf_r+0x36>
 800548c:	2140      	movs	r1, #64	@ 0x40
 800548e:	f7ff ff09 	bl	80052a4 <_malloc_r>
 8005492:	6028      	str	r0, [r5, #0]
 8005494:	6128      	str	r0, [r5, #16]
 8005496:	b930      	cbnz	r0, 80054a6 <_svfiprintf_r+0x32>
 8005498:	230c      	movs	r3, #12
 800549a:	603b      	str	r3, [r7, #0]
 800549c:	f04f 30ff 	mov.w	r0, #4294967295
 80054a0:	b01d      	add	sp, #116	@ 0x74
 80054a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80054a6:	2340      	movs	r3, #64	@ 0x40
 80054a8:	616b      	str	r3, [r5, #20]
 80054aa:	2300      	movs	r3, #0
 80054ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80054ae:	2320      	movs	r3, #32
 80054b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80054b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80054b8:	2330      	movs	r3, #48	@ 0x30
 80054ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005658 <_svfiprintf_r+0x1e4>
 80054be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80054c2:	f04f 0901 	mov.w	r9, #1
 80054c6:	4623      	mov	r3, r4
 80054c8:	469a      	mov	sl, r3
 80054ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80054ce:	b10a      	cbz	r2, 80054d4 <_svfiprintf_r+0x60>
 80054d0:	2a25      	cmp	r2, #37	@ 0x25
 80054d2:	d1f9      	bne.n	80054c8 <_svfiprintf_r+0x54>
 80054d4:	ebba 0b04 	subs.w	fp, sl, r4
 80054d8:	d00b      	beq.n	80054f2 <_svfiprintf_r+0x7e>
 80054da:	465b      	mov	r3, fp
 80054dc:	4622      	mov	r2, r4
 80054de:	4629      	mov	r1, r5
 80054e0:	4638      	mov	r0, r7
 80054e2:	f7ff ff6b 	bl	80053bc <__ssputs_r>
 80054e6:	3001      	adds	r0, #1
 80054e8:	f000 80a7 	beq.w	800563a <_svfiprintf_r+0x1c6>
 80054ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80054ee:	445a      	add	r2, fp
 80054f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80054f2:	f89a 3000 	ldrb.w	r3, [sl]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	f000 809f 	beq.w	800563a <_svfiprintf_r+0x1c6>
 80054fc:	2300      	movs	r3, #0
 80054fe:	f04f 32ff 	mov.w	r2, #4294967295
 8005502:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005506:	f10a 0a01 	add.w	sl, sl, #1
 800550a:	9304      	str	r3, [sp, #16]
 800550c:	9307      	str	r3, [sp, #28]
 800550e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005512:	931a      	str	r3, [sp, #104]	@ 0x68
 8005514:	4654      	mov	r4, sl
 8005516:	2205      	movs	r2, #5
 8005518:	f814 1b01 	ldrb.w	r1, [r4], #1
 800551c:	484e      	ldr	r0, [pc, #312]	@ (8005658 <_svfiprintf_r+0x1e4>)
 800551e:	f7fa fe5f 	bl	80001e0 <memchr>
 8005522:	9a04      	ldr	r2, [sp, #16]
 8005524:	b9d8      	cbnz	r0, 800555e <_svfiprintf_r+0xea>
 8005526:	06d0      	lsls	r0, r2, #27
 8005528:	bf44      	itt	mi
 800552a:	2320      	movmi	r3, #32
 800552c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005530:	0711      	lsls	r1, r2, #28
 8005532:	bf44      	itt	mi
 8005534:	232b      	movmi	r3, #43	@ 0x2b
 8005536:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800553a:	f89a 3000 	ldrb.w	r3, [sl]
 800553e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005540:	d015      	beq.n	800556e <_svfiprintf_r+0xfa>
 8005542:	9a07      	ldr	r2, [sp, #28]
 8005544:	4654      	mov	r4, sl
 8005546:	2000      	movs	r0, #0
 8005548:	f04f 0c0a 	mov.w	ip, #10
 800554c:	4621      	mov	r1, r4
 800554e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005552:	3b30      	subs	r3, #48	@ 0x30
 8005554:	2b09      	cmp	r3, #9
 8005556:	d94b      	bls.n	80055f0 <_svfiprintf_r+0x17c>
 8005558:	b1b0      	cbz	r0, 8005588 <_svfiprintf_r+0x114>
 800555a:	9207      	str	r2, [sp, #28]
 800555c:	e014      	b.n	8005588 <_svfiprintf_r+0x114>
 800555e:	eba0 0308 	sub.w	r3, r0, r8
 8005562:	fa09 f303 	lsl.w	r3, r9, r3
 8005566:	4313      	orrs	r3, r2
 8005568:	9304      	str	r3, [sp, #16]
 800556a:	46a2      	mov	sl, r4
 800556c:	e7d2      	b.n	8005514 <_svfiprintf_r+0xa0>
 800556e:	9b03      	ldr	r3, [sp, #12]
 8005570:	1d19      	adds	r1, r3, #4
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	9103      	str	r1, [sp, #12]
 8005576:	2b00      	cmp	r3, #0
 8005578:	bfbb      	ittet	lt
 800557a:	425b      	neglt	r3, r3
 800557c:	f042 0202 	orrlt.w	r2, r2, #2
 8005580:	9307      	strge	r3, [sp, #28]
 8005582:	9307      	strlt	r3, [sp, #28]
 8005584:	bfb8      	it	lt
 8005586:	9204      	strlt	r2, [sp, #16]
 8005588:	7823      	ldrb	r3, [r4, #0]
 800558a:	2b2e      	cmp	r3, #46	@ 0x2e
 800558c:	d10a      	bne.n	80055a4 <_svfiprintf_r+0x130>
 800558e:	7863      	ldrb	r3, [r4, #1]
 8005590:	2b2a      	cmp	r3, #42	@ 0x2a
 8005592:	d132      	bne.n	80055fa <_svfiprintf_r+0x186>
 8005594:	9b03      	ldr	r3, [sp, #12]
 8005596:	1d1a      	adds	r2, r3, #4
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	9203      	str	r2, [sp, #12]
 800559c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80055a0:	3402      	adds	r4, #2
 80055a2:	9305      	str	r3, [sp, #20]
 80055a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005668 <_svfiprintf_r+0x1f4>
 80055a8:	7821      	ldrb	r1, [r4, #0]
 80055aa:	2203      	movs	r2, #3
 80055ac:	4650      	mov	r0, sl
 80055ae:	f7fa fe17 	bl	80001e0 <memchr>
 80055b2:	b138      	cbz	r0, 80055c4 <_svfiprintf_r+0x150>
 80055b4:	9b04      	ldr	r3, [sp, #16]
 80055b6:	eba0 000a 	sub.w	r0, r0, sl
 80055ba:	2240      	movs	r2, #64	@ 0x40
 80055bc:	4082      	lsls	r2, r0
 80055be:	4313      	orrs	r3, r2
 80055c0:	3401      	adds	r4, #1
 80055c2:	9304      	str	r3, [sp, #16]
 80055c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055c8:	4824      	ldr	r0, [pc, #144]	@ (800565c <_svfiprintf_r+0x1e8>)
 80055ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80055ce:	2206      	movs	r2, #6
 80055d0:	f7fa fe06 	bl	80001e0 <memchr>
 80055d4:	2800      	cmp	r0, #0
 80055d6:	d036      	beq.n	8005646 <_svfiprintf_r+0x1d2>
 80055d8:	4b21      	ldr	r3, [pc, #132]	@ (8005660 <_svfiprintf_r+0x1ec>)
 80055da:	bb1b      	cbnz	r3, 8005624 <_svfiprintf_r+0x1b0>
 80055dc:	9b03      	ldr	r3, [sp, #12]
 80055de:	3307      	adds	r3, #7
 80055e0:	f023 0307 	bic.w	r3, r3, #7
 80055e4:	3308      	adds	r3, #8
 80055e6:	9303      	str	r3, [sp, #12]
 80055e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80055ea:	4433      	add	r3, r6
 80055ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80055ee:	e76a      	b.n	80054c6 <_svfiprintf_r+0x52>
 80055f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80055f4:	460c      	mov	r4, r1
 80055f6:	2001      	movs	r0, #1
 80055f8:	e7a8      	b.n	800554c <_svfiprintf_r+0xd8>
 80055fa:	2300      	movs	r3, #0
 80055fc:	3401      	adds	r4, #1
 80055fe:	9305      	str	r3, [sp, #20]
 8005600:	4619      	mov	r1, r3
 8005602:	f04f 0c0a 	mov.w	ip, #10
 8005606:	4620      	mov	r0, r4
 8005608:	f810 2b01 	ldrb.w	r2, [r0], #1
 800560c:	3a30      	subs	r2, #48	@ 0x30
 800560e:	2a09      	cmp	r2, #9
 8005610:	d903      	bls.n	800561a <_svfiprintf_r+0x1a6>
 8005612:	2b00      	cmp	r3, #0
 8005614:	d0c6      	beq.n	80055a4 <_svfiprintf_r+0x130>
 8005616:	9105      	str	r1, [sp, #20]
 8005618:	e7c4      	b.n	80055a4 <_svfiprintf_r+0x130>
 800561a:	fb0c 2101 	mla	r1, ip, r1, r2
 800561e:	4604      	mov	r4, r0
 8005620:	2301      	movs	r3, #1
 8005622:	e7f0      	b.n	8005606 <_svfiprintf_r+0x192>
 8005624:	ab03      	add	r3, sp, #12
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	462a      	mov	r2, r5
 800562a:	4b0e      	ldr	r3, [pc, #56]	@ (8005664 <_svfiprintf_r+0x1f0>)
 800562c:	a904      	add	r1, sp, #16
 800562e:	4638      	mov	r0, r7
 8005630:	f3af 8000 	nop.w
 8005634:	1c42      	adds	r2, r0, #1
 8005636:	4606      	mov	r6, r0
 8005638:	d1d6      	bne.n	80055e8 <_svfiprintf_r+0x174>
 800563a:	89ab      	ldrh	r3, [r5, #12]
 800563c:	065b      	lsls	r3, r3, #25
 800563e:	f53f af2d 	bmi.w	800549c <_svfiprintf_r+0x28>
 8005642:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005644:	e72c      	b.n	80054a0 <_svfiprintf_r+0x2c>
 8005646:	ab03      	add	r3, sp, #12
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	462a      	mov	r2, r5
 800564c:	4b05      	ldr	r3, [pc, #20]	@ (8005664 <_svfiprintf_r+0x1f0>)
 800564e:	a904      	add	r1, sp, #16
 8005650:	4638      	mov	r0, r7
 8005652:	f000 f879 	bl	8005748 <_printf_i>
 8005656:	e7ed      	b.n	8005634 <_svfiprintf_r+0x1c0>
 8005658:	08008a48 	.word	0x08008a48
 800565c:	08008a52 	.word	0x08008a52
 8005660:	00000000 	.word	0x00000000
 8005664:	080053bd 	.word	0x080053bd
 8005668:	08008a4e 	.word	0x08008a4e

0800566c <_printf_common>:
 800566c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005670:	4616      	mov	r6, r2
 8005672:	4698      	mov	r8, r3
 8005674:	688a      	ldr	r2, [r1, #8]
 8005676:	690b      	ldr	r3, [r1, #16]
 8005678:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800567c:	4293      	cmp	r3, r2
 800567e:	bfb8      	it	lt
 8005680:	4613      	movlt	r3, r2
 8005682:	6033      	str	r3, [r6, #0]
 8005684:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005688:	4607      	mov	r7, r0
 800568a:	460c      	mov	r4, r1
 800568c:	b10a      	cbz	r2, 8005692 <_printf_common+0x26>
 800568e:	3301      	adds	r3, #1
 8005690:	6033      	str	r3, [r6, #0]
 8005692:	6823      	ldr	r3, [r4, #0]
 8005694:	0699      	lsls	r1, r3, #26
 8005696:	bf42      	ittt	mi
 8005698:	6833      	ldrmi	r3, [r6, #0]
 800569a:	3302      	addmi	r3, #2
 800569c:	6033      	strmi	r3, [r6, #0]
 800569e:	6825      	ldr	r5, [r4, #0]
 80056a0:	f015 0506 	ands.w	r5, r5, #6
 80056a4:	d106      	bne.n	80056b4 <_printf_common+0x48>
 80056a6:	f104 0a19 	add.w	sl, r4, #25
 80056aa:	68e3      	ldr	r3, [r4, #12]
 80056ac:	6832      	ldr	r2, [r6, #0]
 80056ae:	1a9b      	subs	r3, r3, r2
 80056b0:	42ab      	cmp	r3, r5
 80056b2:	dc26      	bgt.n	8005702 <_printf_common+0x96>
 80056b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80056b8:	6822      	ldr	r2, [r4, #0]
 80056ba:	3b00      	subs	r3, #0
 80056bc:	bf18      	it	ne
 80056be:	2301      	movne	r3, #1
 80056c0:	0692      	lsls	r2, r2, #26
 80056c2:	d42b      	bmi.n	800571c <_printf_common+0xb0>
 80056c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80056c8:	4641      	mov	r1, r8
 80056ca:	4638      	mov	r0, r7
 80056cc:	47c8      	blx	r9
 80056ce:	3001      	adds	r0, #1
 80056d0:	d01e      	beq.n	8005710 <_printf_common+0xa4>
 80056d2:	6823      	ldr	r3, [r4, #0]
 80056d4:	6922      	ldr	r2, [r4, #16]
 80056d6:	f003 0306 	and.w	r3, r3, #6
 80056da:	2b04      	cmp	r3, #4
 80056dc:	bf02      	ittt	eq
 80056de:	68e5      	ldreq	r5, [r4, #12]
 80056e0:	6833      	ldreq	r3, [r6, #0]
 80056e2:	1aed      	subeq	r5, r5, r3
 80056e4:	68a3      	ldr	r3, [r4, #8]
 80056e6:	bf0c      	ite	eq
 80056e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80056ec:	2500      	movne	r5, #0
 80056ee:	4293      	cmp	r3, r2
 80056f0:	bfc4      	itt	gt
 80056f2:	1a9b      	subgt	r3, r3, r2
 80056f4:	18ed      	addgt	r5, r5, r3
 80056f6:	2600      	movs	r6, #0
 80056f8:	341a      	adds	r4, #26
 80056fa:	42b5      	cmp	r5, r6
 80056fc:	d11a      	bne.n	8005734 <_printf_common+0xc8>
 80056fe:	2000      	movs	r0, #0
 8005700:	e008      	b.n	8005714 <_printf_common+0xa8>
 8005702:	2301      	movs	r3, #1
 8005704:	4652      	mov	r2, sl
 8005706:	4641      	mov	r1, r8
 8005708:	4638      	mov	r0, r7
 800570a:	47c8      	blx	r9
 800570c:	3001      	adds	r0, #1
 800570e:	d103      	bne.n	8005718 <_printf_common+0xac>
 8005710:	f04f 30ff 	mov.w	r0, #4294967295
 8005714:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005718:	3501      	adds	r5, #1
 800571a:	e7c6      	b.n	80056aa <_printf_common+0x3e>
 800571c:	18e1      	adds	r1, r4, r3
 800571e:	1c5a      	adds	r2, r3, #1
 8005720:	2030      	movs	r0, #48	@ 0x30
 8005722:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005726:	4422      	add	r2, r4
 8005728:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800572c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005730:	3302      	adds	r3, #2
 8005732:	e7c7      	b.n	80056c4 <_printf_common+0x58>
 8005734:	2301      	movs	r3, #1
 8005736:	4622      	mov	r2, r4
 8005738:	4641      	mov	r1, r8
 800573a:	4638      	mov	r0, r7
 800573c:	47c8      	blx	r9
 800573e:	3001      	adds	r0, #1
 8005740:	d0e6      	beq.n	8005710 <_printf_common+0xa4>
 8005742:	3601      	adds	r6, #1
 8005744:	e7d9      	b.n	80056fa <_printf_common+0x8e>
	...

08005748 <_printf_i>:
 8005748:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800574c:	7e0f      	ldrb	r7, [r1, #24]
 800574e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005750:	2f78      	cmp	r7, #120	@ 0x78
 8005752:	4691      	mov	r9, r2
 8005754:	4680      	mov	r8, r0
 8005756:	460c      	mov	r4, r1
 8005758:	469a      	mov	sl, r3
 800575a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800575e:	d807      	bhi.n	8005770 <_printf_i+0x28>
 8005760:	2f62      	cmp	r7, #98	@ 0x62
 8005762:	d80a      	bhi.n	800577a <_printf_i+0x32>
 8005764:	2f00      	cmp	r7, #0
 8005766:	f000 80d1 	beq.w	800590c <_printf_i+0x1c4>
 800576a:	2f58      	cmp	r7, #88	@ 0x58
 800576c:	f000 80b8 	beq.w	80058e0 <_printf_i+0x198>
 8005770:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005774:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005778:	e03a      	b.n	80057f0 <_printf_i+0xa8>
 800577a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800577e:	2b15      	cmp	r3, #21
 8005780:	d8f6      	bhi.n	8005770 <_printf_i+0x28>
 8005782:	a101      	add	r1, pc, #4	@ (adr r1, 8005788 <_printf_i+0x40>)
 8005784:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005788:	080057e1 	.word	0x080057e1
 800578c:	080057f5 	.word	0x080057f5
 8005790:	08005771 	.word	0x08005771
 8005794:	08005771 	.word	0x08005771
 8005798:	08005771 	.word	0x08005771
 800579c:	08005771 	.word	0x08005771
 80057a0:	080057f5 	.word	0x080057f5
 80057a4:	08005771 	.word	0x08005771
 80057a8:	08005771 	.word	0x08005771
 80057ac:	08005771 	.word	0x08005771
 80057b0:	08005771 	.word	0x08005771
 80057b4:	080058f3 	.word	0x080058f3
 80057b8:	0800581f 	.word	0x0800581f
 80057bc:	080058ad 	.word	0x080058ad
 80057c0:	08005771 	.word	0x08005771
 80057c4:	08005771 	.word	0x08005771
 80057c8:	08005915 	.word	0x08005915
 80057cc:	08005771 	.word	0x08005771
 80057d0:	0800581f 	.word	0x0800581f
 80057d4:	08005771 	.word	0x08005771
 80057d8:	08005771 	.word	0x08005771
 80057dc:	080058b5 	.word	0x080058b5
 80057e0:	6833      	ldr	r3, [r6, #0]
 80057e2:	1d1a      	adds	r2, r3, #4
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	6032      	str	r2, [r6, #0]
 80057e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80057f0:	2301      	movs	r3, #1
 80057f2:	e09c      	b.n	800592e <_printf_i+0x1e6>
 80057f4:	6833      	ldr	r3, [r6, #0]
 80057f6:	6820      	ldr	r0, [r4, #0]
 80057f8:	1d19      	adds	r1, r3, #4
 80057fa:	6031      	str	r1, [r6, #0]
 80057fc:	0606      	lsls	r6, r0, #24
 80057fe:	d501      	bpl.n	8005804 <_printf_i+0xbc>
 8005800:	681d      	ldr	r5, [r3, #0]
 8005802:	e003      	b.n	800580c <_printf_i+0xc4>
 8005804:	0645      	lsls	r5, r0, #25
 8005806:	d5fb      	bpl.n	8005800 <_printf_i+0xb8>
 8005808:	f9b3 5000 	ldrsh.w	r5, [r3]
 800580c:	2d00      	cmp	r5, #0
 800580e:	da03      	bge.n	8005818 <_printf_i+0xd0>
 8005810:	232d      	movs	r3, #45	@ 0x2d
 8005812:	426d      	negs	r5, r5
 8005814:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005818:	4858      	ldr	r0, [pc, #352]	@ (800597c <_printf_i+0x234>)
 800581a:	230a      	movs	r3, #10
 800581c:	e011      	b.n	8005842 <_printf_i+0xfa>
 800581e:	6821      	ldr	r1, [r4, #0]
 8005820:	6833      	ldr	r3, [r6, #0]
 8005822:	0608      	lsls	r0, r1, #24
 8005824:	f853 5b04 	ldr.w	r5, [r3], #4
 8005828:	d402      	bmi.n	8005830 <_printf_i+0xe8>
 800582a:	0649      	lsls	r1, r1, #25
 800582c:	bf48      	it	mi
 800582e:	b2ad      	uxthmi	r5, r5
 8005830:	2f6f      	cmp	r7, #111	@ 0x6f
 8005832:	4852      	ldr	r0, [pc, #328]	@ (800597c <_printf_i+0x234>)
 8005834:	6033      	str	r3, [r6, #0]
 8005836:	bf14      	ite	ne
 8005838:	230a      	movne	r3, #10
 800583a:	2308      	moveq	r3, #8
 800583c:	2100      	movs	r1, #0
 800583e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005842:	6866      	ldr	r6, [r4, #4]
 8005844:	60a6      	str	r6, [r4, #8]
 8005846:	2e00      	cmp	r6, #0
 8005848:	db05      	blt.n	8005856 <_printf_i+0x10e>
 800584a:	6821      	ldr	r1, [r4, #0]
 800584c:	432e      	orrs	r6, r5
 800584e:	f021 0104 	bic.w	r1, r1, #4
 8005852:	6021      	str	r1, [r4, #0]
 8005854:	d04b      	beq.n	80058ee <_printf_i+0x1a6>
 8005856:	4616      	mov	r6, r2
 8005858:	fbb5 f1f3 	udiv	r1, r5, r3
 800585c:	fb03 5711 	mls	r7, r3, r1, r5
 8005860:	5dc7      	ldrb	r7, [r0, r7]
 8005862:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005866:	462f      	mov	r7, r5
 8005868:	42bb      	cmp	r3, r7
 800586a:	460d      	mov	r5, r1
 800586c:	d9f4      	bls.n	8005858 <_printf_i+0x110>
 800586e:	2b08      	cmp	r3, #8
 8005870:	d10b      	bne.n	800588a <_printf_i+0x142>
 8005872:	6823      	ldr	r3, [r4, #0]
 8005874:	07df      	lsls	r7, r3, #31
 8005876:	d508      	bpl.n	800588a <_printf_i+0x142>
 8005878:	6923      	ldr	r3, [r4, #16]
 800587a:	6861      	ldr	r1, [r4, #4]
 800587c:	4299      	cmp	r1, r3
 800587e:	bfde      	ittt	le
 8005880:	2330      	movle	r3, #48	@ 0x30
 8005882:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005886:	f106 36ff 	addle.w	r6, r6, #4294967295
 800588a:	1b92      	subs	r2, r2, r6
 800588c:	6122      	str	r2, [r4, #16]
 800588e:	f8cd a000 	str.w	sl, [sp]
 8005892:	464b      	mov	r3, r9
 8005894:	aa03      	add	r2, sp, #12
 8005896:	4621      	mov	r1, r4
 8005898:	4640      	mov	r0, r8
 800589a:	f7ff fee7 	bl	800566c <_printf_common>
 800589e:	3001      	adds	r0, #1
 80058a0:	d14a      	bne.n	8005938 <_printf_i+0x1f0>
 80058a2:	f04f 30ff 	mov.w	r0, #4294967295
 80058a6:	b004      	add	sp, #16
 80058a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ac:	6823      	ldr	r3, [r4, #0]
 80058ae:	f043 0320 	orr.w	r3, r3, #32
 80058b2:	6023      	str	r3, [r4, #0]
 80058b4:	4832      	ldr	r0, [pc, #200]	@ (8005980 <_printf_i+0x238>)
 80058b6:	2778      	movs	r7, #120	@ 0x78
 80058b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80058bc:	6823      	ldr	r3, [r4, #0]
 80058be:	6831      	ldr	r1, [r6, #0]
 80058c0:	061f      	lsls	r7, r3, #24
 80058c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80058c6:	d402      	bmi.n	80058ce <_printf_i+0x186>
 80058c8:	065f      	lsls	r7, r3, #25
 80058ca:	bf48      	it	mi
 80058cc:	b2ad      	uxthmi	r5, r5
 80058ce:	6031      	str	r1, [r6, #0]
 80058d0:	07d9      	lsls	r1, r3, #31
 80058d2:	bf44      	itt	mi
 80058d4:	f043 0320 	orrmi.w	r3, r3, #32
 80058d8:	6023      	strmi	r3, [r4, #0]
 80058da:	b11d      	cbz	r5, 80058e4 <_printf_i+0x19c>
 80058dc:	2310      	movs	r3, #16
 80058de:	e7ad      	b.n	800583c <_printf_i+0xf4>
 80058e0:	4826      	ldr	r0, [pc, #152]	@ (800597c <_printf_i+0x234>)
 80058e2:	e7e9      	b.n	80058b8 <_printf_i+0x170>
 80058e4:	6823      	ldr	r3, [r4, #0]
 80058e6:	f023 0320 	bic.w	r3, r3, #32
 80058ea:	6023      	str	r3, [r4, #0]
 80058ec:	e7f6      	b.n	80058dc <_printf_i+0x194>
 80058ee:	4616      	mov	r6, r2
 80058f0:	e7bd      	b.n	800586e <_printf_i+0x126>
 80058f2:	6833      	ldr	r3, [r6, #0]
 80058f4:	6825      	ldr	r5, [r4, #0]
 80058f6:	6961      	ldr	r1, [r4, #20]
 80058f8:	1d18      	adds	r0, r3, #4
 80058fa:	6030      	str	r0, [r6, #0]
 80058fc:	062e      	lsls	r6, r5, #24
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	d501      	bpl.n	8005906 <_printf_i+0x1be>
 8005902:	6019      	str	r1, [r3, #0]
 8005904:	e002      	b.n	800590c <_printf_i+0x1c4>
 8005906:	0668      	lsls	r0, r5, #25
 8005908:	d5fb      	bpl.n	8005902 <_printf_i+0x1ba>
 800590a:	8019      	strh	r1, [r3, #0]
 800590c:	2300      	movs	r3, #0
 800590e:	6123      	str	r3, [r4, #16]
 8005910:	4616      	mov	r6, r2
 8005912:	e7bc      	b.n	800588e <_printf_i+0x146>
 8005914:	6833      	ldr	r3, [r6, #0]
 8005916:	1d1a      	adds	r2, r3, #4
 8005918:	6032      	str	r2, [r6, #0]
 800591a:	681e      	ldr	r6, [r3, #0]
 800591c:	6862      	ldr	r2, [r4, #4]
 800591e:	2100      	movs	r1, #0
 8005920:	4630      	mov	r0, r6
 8005922:	f7fa fc5d 	bl	80001e0 <memchr>
 8005926:	b108      	cbz	r0, 800592c <_printf_i+0x1e4>
 8005928:	1b80      	subs	r0, r0, r6
 800592a:	6060      	str	r0, [r4, #4]
 800592c:	6863      	ldr	r3, [r4, #4]
 800592e:	6123      	str	r3, [r4, #16]
 8005930:	2300      	movs	r3, #0
 8005932:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005936:	e7aa      	b.n	800588e <_printf_i+0x146>
 8005938:	6923      	ldr	r3, [r4, #16]
 800593a:	4632      	mov	r2, r6
 800593c:	4649      	mov	r1, r9
 800593e:	4640      	mov	r0, r8
 8005940:	47d0      	blx	sl
 8005942:	3001      	adds	r0, #1
 8005944:	d0ad      	beq.n	80058a2 <_printf_i+0x15a>
 8005946:	6823      	ldr	r3, [r4, #0]
 8005948:	079b      	lsls	r3, r3, #30
 800594a:	d413      	bmi.n	8005974 <_printf_i+0x22c>
 800594c:	68e0      	ldr	r0, [r4, #12]
 800594e:	9b03      	ldr	r3, [sp, #12]
 8005950:	4298      	cmp	r0, r3
 8005952:	bfb8      	it	lt
 8005954:	4618      	movlt	r0, r3
 8005956:	e7a6      	b.n	80058a6 <_printf_i+0x15e>
 8005958:	2301      	movs	r3, #1
 800595a:	4632      	mov	r2, r6
 800595c:	4649      	mov	r1, r9
 800595e:	4640      	mov	r0, r8
 8005960:	47d0      	blx	sl
 8005962:	3001      	adds	r0, #1
 8005964:	d09d      	beq.n	80058a2 <_printf_i+0x15a>
 8005966:	3501      	adds	r5, #1
 8005968:	68e3      	ldr	r3, [r4, #12]
 800596a:	9903      	ldr	r1, [sp, #12]
 800596c:	1a5b      	subs	r3, r3, r1
 800596e:	42ab      	cmp	r3, r5
 8005970:	dcf2      	bgt.n	8005958 <_printf_i+0x210>
 8005972:	e7eb      	b.n	800594c <_printf_i+0x204>
 8005974:	2500      	movs	r5, #0
 8005976:	f104 0619 	add.w	r6, r4, #25
 800597a:	e7f5      	b.n	8005968 <_printf_i+0x220>
 800597c:	08008a59 	.word	0x08008a59
 8005980:	08008a6a 	.word	0x08008a6a

08005984 <memmove>:
 8005984:	4288      	cmp	r0, r1
 8005986:	b510      	push	{r4, lr}
 8005988:	eb01 0402 	add.w	r4, r1, r2
 800598c:	d902      	bls.n	8005994 <memmove+0x10>
 800598e:	4284      	cmp	r4, r0
 8005990:	4623      	mov	r3, r4
 8005992:	d807      	bhi.n	80059a4 <memmove+0x20>
 8005994:	1e43      	subs	r3, r0, #1
 8005996:	42a1      	cmp	r1, r4
 8005998:	d008      	beq.n	80059ac <memmove+0x28>
 800599a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800599e:	f803 2f01 	strb.w	r2, [r3, #1]!
 80059a2:	e7f8      	b.n	8005996 <memmove+0x12>
 80059a4:	4402      	add	r2, r0
 80059a6:	4601      	mov	r1, r0
 80059a8:	428a      	cmp	r2, r1
 80059aa:	d100      	bne.n	80059ae <memmove+0x2a>
 80059ac:	bd10      	pop	{r4, pc}
 80059ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80059b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80059b6:	e7f7      	b.n	80059a8 <memmove+0x24>

080059b8 <_sbrk_r>:
 80059b8:	b538      	push	{r3, r4, r5, lr}
 80059ba:	4d06      	ldr	r5, [pc, #24]	@ (80059d4 <_sbrk_r+0x1c>)
 80059bc:	2300      	movs	r3, #0
 80059be:	4604      	mov	r4, r0
 80059c0:	4608      	mov	r0, r1
 80059c2:	602b      	str	r3, [r5, #0]
 80059c4:	f7fc fc4c 	bl	8002260 <_sbrk>
 80059c8:	1c43      	adds	r3, r0, #1
 80059ca:	d102      	bne.n	80059d2 <_sbrk_r+0x1a>
 80059cc:	682b      	ldr	r3, [r5, #0]
 80059ce:	b103      	cbz	r3, 80059d2 <_sbrk_r+0x1a>
 80059d0:	6023      	str	r3, [r4, #0]
 80059d2:	bd38      	pop	{r3, r4, r5, pc}
 80059d4:	20000558 	.word	0x20000558

080059d8 <memcpy>:
 80059d8:	440a      	add	r2, r1
 80059da:	4291      	cmp	r1, r2
 80059dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80059e0:	d100      	bne.n	80059e4 <memcpy+0xc>
 80059e2:	4770      	bx	lr
 80059e4:	b510      	push	{r4, lr}
 80059e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059ee:	4291      	cmp	r1, r2
 80059f0:	d1f9      	bne.n	80059e6 <memcpy+0xe>
 80059f2:	bd10      	pop	{r4, pc}

080059f4 <_realloc_r>:
 80059f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80059f8:	4607      	mov	r7, r0
 80059fa:	4614      	mov	r4, r2
 80059fc:	460d      	mov	r5, r1
 80059fe:	b921      	cbnz	r1, 8005a0a <_realloc_r+0x16>
 8005a00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a04:	4611      	mov	r1, r2
 8005a06:	f7ff bc4d 	b.w	80052a4 <_malloc_r>
 8005a0a:	b92a      	cbnz	r2, 8005a18 <_realloc_r+0x24>
 8005a0c:	f7ff fbde 	bl	80051cc <_free_r>
 8005a10:	4625      	mov	r5, r4
 8005a12:	4628      	mov	r0, r5
 8005a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a18:	f000 f81a 	bl	8005a50 <_malloc_usable_size_r>
 8005a1c:	4284      	cmp	r4, r0
 8005a1e:	4606      	mov	r6, r0
 8005a20:	d802      	bhi.n	8005a28 <_realloc_r+0x34>
 8005a22:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005a26:	d8f4      	bhi.n	8005a12 <_realloc_r+0x1e>
 8005a28:	4621      	mov	r1, r4
 8005a2a:	4638      	mov	r0, r7
 8005a2c:	f7ff fc3a 	bl	80052a4 <_malloc_r>
 8005a30:	4680      	mov	r8, r0
 8005a32:	b908      	cbnz	r0, 8005a38 <_realloc_r+0x44>
 8005a34:	4645      	mov	r5, r8
 8005a36:	e7ec      	b.n	8005a12 <_realloc_r+0x1e>
 8005a38:	42b4      	cmp	r4, r6
 8005a3a:	4622      	mov	r2, r4
 8005a3c:	4629      	mov	r1, r5
 8005a3e:	bf28      	it	cs
 8005a40:	4632      	movcs	r2, r6
 8005a42:	f7ff ffc9 	bl	80059d8 <memcpy>
 8005a46:	4629      	mov	r1, r5
 8005a48:	4638      	mov	r0, r7
 8005a4a:	f7ff fbbf 	bl	80051cc <_free_r>
 8005a4e:	e7f1      	b.n	8005a34 <_realloc_r+0x40>

08005a50 <_malloc_usable_size_r>:
 8005a50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a54:	1f18      	subs	r0, r3, #4
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	bfbc      	itt	lt
 8005a5a:	580b      	ldrlt	r3, [r1, r0]
 8005a5c:	18c0      	addlt	r0, r0, r3
 8005a5e:	4770      	bx	lr

08005a60 <_init>:
 8005a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a62:	bf00      	nop
 8005a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a66:	bc08      	pop	{r3}
 8005a68:	469e      	mov	lr, r3
 8005a6a:	4770      	bx	lr

08005a6c <_fini>:
 8005a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a6e:	bf00      	nop
 8005a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a72:	bc08      	pop	{r3}
 8005a74:	469e      	mov	lr, r3
 8005a76:	4770      	bx	lr
