.comment arachne-pnr 0.1+328+0 (git sha1 c40fb22, c++ 11.0.0 -O2)
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
.io_tile 14 0
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001100000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 0
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 0
000001110000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000010
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 0
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001010000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 0
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 2
000000000000001001100010010011111000000011110000000000
000000000000000001000110000000110000111100000000000000
001000000000001001100111110001111100000011110000000000
000000000000000001000010000000100000111100000000000000
000000000000001001100000010001101100000011110000000000
000000000000000001000010000000010000111100000000000000
000000000000000000000000000101011000000010000000000001
000000000000000000000000001101001010000000000000000000
000000000000000000000110100001011110000011110000000000
000000000000000000000000000000110000111100000000000000
000000000000001111000110001001000000000000000100000000
000000000000000101000000000011100000000001000000000000
000000000000000000000000001001000000000000000100000000
000000000000000000000000000111000000000001000000000000
000000000000000111000000011001000000000000000100000000
000000000000000000000010100011000000000001000000000000
.logic_tile 5 2
000000000000000011000000000011100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000001000000000001001000111100001000000000
000000000000000000100000000000001110111100000000000000
000000000000000101100110110101101000111100001000000000
000000000000000000000010100000001100111100000000000000
000000000000000111000000000101101000111100001000000000
000000000000000000100000000000101110111100000000000000
000000000000000101000000000101101000111100001010000000
000000000000000000000000000000101100111100000000000000
000000000000000111000110100111001000111100001000000000
000000000000000000100010110000101110111100000000000000
000000000000000000000000000101001000111100001000000000
000000000000000000000000000000001100111100000000000000
.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010111101000000000000000000000000
000000000000000000000000000001101010000011110000000000
000000000000000000000000000000010000111100000000000100
000000000000000000000011101001100000000000000100100000
000000000000000000000000001011000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 2
000000000000000011000000001001000000000010000000000000
000000000000000000000000000101000000000000000000000100
001000000000000001100110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000000010000000000000
000000001100000000000000001001000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101000000001111000000000000
000000000000000000000000000000100000110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000010000100000000
000000000000000000000000000011001000000000000000000100
.logic_tile 15 2
000000000000000111100000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
001000000000000000000000000101101000000011110001000000
000000000000000000000000000000110000111100000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000101000000000000000100000000
000000000000000000000000000001000000000001000000000000
.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 2
001000000000000001000110110001000000000000001000000000
000000000000000000000110000000100000000000000000001000
001000000000001001100110010000000000000000001000000000
000000000000000001000010000000001000000000000000000000
000000000000000000000000000000001000001100111101000100
000000000000000000000000000000001001110011000000000000
001100000000000000000000000000001000001100111100000000
000100000000000000000000000000001101110011000000100100
000000000000000000000110000000001001001100111101000000
000000000000010000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000001
000000000000000000000000000000001000110011000010000000
000000000000000000000000000000001001001100111110000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100111110000000
100000000000000000000000000000001001110011000000000000
.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 2
000000000000001000000000000000000000011010010101000010
000000000000000001000000000000001000100101100000000100
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000001
000000000000000000000000000101000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000001000000000000101101110000011110000000000
000000000000001011000000000000100000111100000000000000
000000000000000000000000001001000000000000000100000000
000000000000000000000000000101000000000001000000000000
000000000000001000000000000111100000000000000100000000
000000000000000101000000000011000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 5 3
000000000000000001000110010101101001111100001000000000
000000000000001101100010000000101100111100000000010000
001000000000000000000110010001101001111100001000000000
000000000000000000000010000000101110111100000000000000
000000001110000001100110010001101000000011110000000000
000000000000000000000010000000100000111100000000000000
000000000000001001100010110001101010000011110000000000
000000000000000101000010100000100000111100000000000000
000000000000000000000000001101101010000010000000000001
000000000000000000000010010101011011000000000000000000
000000000000001000000000000001011010000011110000000000
000000000000001011000000000000010000111100000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000001011100000000001000000000000
000000000000001000000000000001000000000000000100000000
000000000000001011000000000001100000000001000000000000
.logic_tile 6 3
000000000000001111100110001001100000000010000000000000
000000000000000001100000000001000000000000000000000000
001000000000001011100110010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000110000001001100100000000001000000
000000000000000000000000000001001011000000000000000000
000000000000001111000000001001100000000000000000000000
000000000000000001000000001001100000000011000000000000
000000000000000011100000000011100000001111000000000000
000000000000000000000000000000000000110000110000000000
000000000000000001100000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000001001000000000001000100000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000001101100000000000000100000000
000000000000000000000000000101000000000001000000000000
.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 3
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101000000010011100001000000001000000000
000000000000000000100010000000001101000000000000000000
000000000000001000000000000011101001111100001000000000
000100000000001101000000000000001110111100000000000000
000100000000001000000010100101101001111100001000000000
000100000000000001000110110000101101111100000000000000
000000000000000000000000000001101001111100001000000000
000000000000000000000000000000001110111100000000000000
000000000000000101000010010011101000000011110000000000
000000000000000101000110100000100000111100000000000000
000000000000000000000000000001111010000011110000000000
000000000000000000000000000000000000111100000000000000
000000000000000001000000001001100000000010100000000000
000000000000000000100000000001101010000001100000000000
.logic_tile 13 3
000000000000000000000110101101100000000010100000000000
000000000000000000000100001101001011000001100000100000
001000000000000101000000001101100000000010100000000000
000000000000000000100000001101001001000001100000000000
000000000000000001100110110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001101100011110000000000000000000000000000
000000000010000001000010000000000000000000000000000000
000000000000000001000000000001101010000011110000000000
000000000000000000100000000000010000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000010000100000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 3
000000000000001001100110000101111100000011110000000000
000000000000000001000000000000100000111100000000000000
001000000000001000000110000101111100000011110000000000
000000000000000001000000000000000000111100000000000000
000000000000001001100000001001001000000010000000000000
000000000000000001000000000001011000000000000000100000
000000000000000001100000010111011100000011110000000000
000000000000000000000010000000110000111100000000000000
000000000000000111000110100001101100000011110000000000
000000000000000000000000000000110000111100000000000000
000010100000001101100000010101000000000000000100000000
000000000000000101000010100011000000000001000000000000
000000000000000111000011000101000000000000000100000000
000000000110000000010100000111000000000001000000000010
000000000000000000000000000001100000000000000100000000
000000000000000000000000000011000000000001000000000000
.logic_tile 15 3
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101100010110001100000000000001000000000
000000000000000000000011010000101100000000000000000000
000000000100000000000000000001101000111100001000000000
000000000000000000000000000000101110111100000000000000
000000000000000011100110100101101000111100001000000000
000000000000000000100000000000101100111100000000000000
000000000000001111000110000001101000111100001000000000
000000000000000101000100000000001110111100000000000000
000000000000000000000000000101101000111100001000000000
000000000000000000000000000000001100111100000000000000
000000000000000111000000000111001000111100001000000000
000000000000001101000000000000001110111100000000000000
000000000000000000000000000011001000111100001001000000
000000000000000000000000000000001100111100000000000000
.logic_tile 16 3
000010000000001111100000001000000000000010000000000000
000000000000000011100000001101000000000000000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011001010000011110000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000001000010000100000000
000000000000000000000000000001001000000000000000000000
.logic_tile 17 3
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000010000000010001000000000000000000100000000
000000000000100000000100001001000000000010000000000100
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000010001100010010000000000000000000000000000
000000000000100000000110000000000000000000000000000000
010000000000000101100011000001111001101000000000000001
110000000000000000000011110001011100100100000000000000
000000000000000000000000001001101010000110100000000000
000000000000000000000000001001101100001111110000000100
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000001100000001000000001101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000010100000000000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 3
000000000000000111100010001101111110101000000000000000
000000000000000000000100001101101100100100000000000000
001100000000100000000000010001111000101100000000000000
000000000001011101000011101111011011001100000000000000
110000000000001001100110011101101101111111000000000000
110000000000000001000010000011111011010111000000000000
000000000000000000000110000101011110001101010101000000
000000000000000000000011000111101001001100000000000000
000000000000001000000011100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000001000000000101000000000001110100000000
000000000000000001100000000001001010000011110000000010
.logic_tile 23 3
000000000000000000000000000101111000000110100000000000
000000000000000000000011100011111001001111110000000100
001000000000000000000011000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000000000011001101101111101000000010000000
110000000000000000000100001101001100100100000000000000
000000000000001000000110110000000000000000000000000000
000000100000000001000010000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001111000010101011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000001000000001111000000000010000000000001
000000000000001000000000011000000000000000000100000000
000000000000001111000010100001000000000010000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 3
000000001010001001100110010000001000001100111101000001
000000000000010001000010000000001000110011000000010000
001000000000001001100110010000001000001100111101000000
000000000010000001000010000000001000110011000000000001
000000000000000000000000000000001000001100111100000000
000000000001000000000000000000001001110011000000100000
000000000010000000000000000000001000001100111101000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000110
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000100
000000000000000000000000000000001000110011000000000010
000000000000000000000000000000001001001100111101000000
000000000000000000000000000000001001110011000000000010
110000000000000000000000000000001001001100111100000100
100000000010000000010000000000001001110011000001000000
.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000010000001001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 3
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000111101000000000000000000100000000
000000000000000000000010011011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
.logic_tile 29 3
000000000001000011100000010111111011111111000000000000
000000000000100000000011000111111011010111000000000000
001000000000000001100011110011101000101100000000000000
000000000100001101000111110001111010001100000000000000
010000000000001001100011100000000000000000000000000000
110000000000000001000011100000000000000000000000000000
000000000000001111100110010000000000000000000000000000
000000000000000001100011110000000000000000000000000000
000000001110000000000000011111101011101000000000000000
000000000000000111000011101101111001100100000000000000
000000100000000000000110001011011010101000000000000000
000000000000000000000010011011101000100100000000000000
000000000000000001000000000111111001001101010100000000
000000000000000000100000000011111000001100000000000000
000000000000000000000000011101000001000001110100000000
000000000000000000000010000001001010000011110000000110
.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 4
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000010
001000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000000000100000000
000000000000000000000000000101000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
.logic_tile 6 4
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000010000010000000
000000000000000000000000001001100000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 4
000000000000000000000010101101000000000000010010000000
000000000000000000000000001101101011000000000000000011
001000000000000000000010110001100000001111000000000000
000000000000000000000010000000100000110000110000000000
000000000000000001100110011101100001000010100000000000
000000000000000000000010001011001111000001100000000000
000000000000001000000010111101000001000010100000000000
000000000000000001000010001101001101000001100000000000
000000000000000000000000000111101000000011110000000000
000000000000000000000000000000110000111100000000000000
000000000000000000000011011011100000000010000100000000
000000000000000101000111111001000000000000000000000000
000000000000000000000000000111100000000010000100000000
000000000000000000000010101101000000000000000000000010
000000000000000000000011010011100000000010110100000000
000000000000000101000111111101001111000000110001000000
.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000011100000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000101000000011011000001000000110000000000
000000000000000001000010000101001100000001100000000000
000000000000000011100000000101000001000000000000000000
000000001010000000100000001101001000000000010000000101
000000000000000111000000000101000001000000110100000000
000000000000000000000000001001101001000001110000000000
000000000000001000000000001001100000000011100100000000
000000000000000001000000000001001010000011000000100000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 4
000010100000001011100010111000000000000010000000000010
000000000000001011100010000101000000000000000000000000
001000000000000000000110001000000000000010000000000000
000000000000000000000000001001000000000000000000000010
000000000000000000000000011101100000000000000000000000
000000000000000000000010001101100000000011000000000000
000000000000001001100110010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000000001011110100000000000100000
000000000000000000000000000001001001000000000000000011
000000000000001000000000001011100000000010000100000000
000000000000000011000000000101001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001011100000000000100100000000
000000000000000101000000000101001011000000000000000000
.logic_tile 15 4
000000000000001000000110000001101001111100001000000000
000000000000001111000010110000101100111100000000010000
001000000000000000000110000001001001111100001000000000
000000000000000000000000000000101110111100000000000000
000000000000001001100110010101101000000011110000000000
000000000000001111000010000000100000111100000000000000
000000000000000001100110010101101100000011110000000000
000000000000100000100010000000100000111100000000000000
000000000000001000000000001001001011000010000000000000
000000000000000001000000000101111110000000000000000000
000000000000001000000000000001001010000011110000000000
000000000000000011000000000000100000111100000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000001100000000001000000000000
000000000000001001100000000101000000000000000100000000
000000000000000011000000000101100000000001000000000000
.logic_tile 16 4
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
001010100000000000000000000000000000000000000000000000
000001000000000000000011010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 4
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 4
000000000000000000000000010000000000000000000101000001
000000000000000000000010111001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000001
000000000000000000000000001011000000000010000000000000
.logic_tile 19 4
000000000000001001000010011001101101101000000000000000
000000000000000001100111011001001111100100000000000000
001000000000000001100110010101011101111000000000000000
000000000000000000000010001101111010110000000000000000
010000000000000001100011001011101111101000000000000000
010000000000000000000010000101001011100100000000000000
000000000000001001100010001111101111101000000001000000
000000001100000001000011000001001101100100000000000000
000000000000000111100111001001111101000000110000000000
000000000000000001000000000011111010101000110000000000
000000000000000101100010000101000001000001110100000000
000000000000000011000111001111001011000011110000000000
000000000000000111100000010001000000000001110100000000
000000000000001001000010000011001000000011110000000010
000000000000000111100010000111111010001101010101000000
000000000000000000000100001001011101001100000000000000
.logic_tile 20 4
000000000001000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000010010110000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000011010000010000001000000000000000000100000000
000000000000100000000000001101000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 21 4
000000000000000000000000000000000000000000000101000000
000000000000001111000000000001000000000010000000100010
001010100000000011000000001000000000000000000100000010
000001000000000000000000000001000000000010000000000001
110000000000000000000011100000000000000000000101000000
000000000000000000000100001101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000110
000000000000010000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 4
000000000100000000000010010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000001000000111000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
010000000000000000000011110111111000101100000000000000
110000000000000000000110001011111111001100000000000000
000010000000000001100000010001011101111111000000000000
000001000000000000000010001001101011010111000000000000
000010000000000111100000011011101101101000000000000000
000001000110000000000011111011101100100100000000000000
000001000001000000000110011001111110101000000000000000
000010000000001001000110001101111111100100000000000000
000010100000100000000110011101000001000001110100100000
000000000000000000000011110101101000000011110000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000111000000000000000000000000000000
.logic_tile 24 4
000000000000001001100110010000001000001100111100000010
000000001110000001000010000000001000110011000000010000
001000100000101001100110010000001000001100111101000110
000001000001010001000010000000001000110011000000000000
000000000000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000000000000
000100000001010000000000000000001000001100111101000000
000000000000100000000000000000001001110011000000000000
000000001000000000000000000000001001001100111100000010
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100100010
000000001000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000101
000000000000000000000000000000001001110011000000000000
110100000000000000000000000000001001001100111100000000
100100000000000000000000000000001001110011000000000010
.ramt_tile 25 4
000001000000000000000000000000000000000000
000010000100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 4
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000100
001000000000000111100000001000000000000000000100000001
000000000000000000100000000001000000000010000000000000
110000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000101000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000111000000000010000000100000
.logic_tile 27 4
000000000001111000000111010101001001101100000000000000
000000000001000001000111001011011001001100000000000000
001000000000000001100111010000000000000000000000000000
000000001000000101000110000000000000000000000000000000
010000000000101001000000000000000000000000000000000000
010100000001011101100000000000000000000000000000000000
000001000000000000000111001101101100101000000000000000
000000100000000000000100001011101110100100000000000000
000001000000000000000110010000000000000000000000000000
000010000000001111000011110000000000000000000000000000
000000000000000000000110001001111100101000000000000000
000000000000001001000000001011001111100100000000000000
001000000000010000000000010001101111111111000000000000
000000000000101001000011110101101111010111000000000000
000000000000000000000110001001000000000001110101000000
000000000000000000000000000001001101000011110000000000
.logic_tile 28 4
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000001100110000111001101111111000000000000
000000000000000000000000000011101001010111000000000000
010000000000001001100111110011001010101100000000000000
110000000000001111000111101001101010001100000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000011100111110000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000001111100011101111011100101000000000000000
000000000000001011000100001001001011100100000000000000
000000000110000001100010001011111100101000000000000000
000000000000000000100000001101101100100100000000000000
000000000000000000000000001011000001000001110100000000
000000000000000000000000000001101011000011110000000001
.logic_tile 29 4
000000000000000001000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000011000110010000000000000000000000000000
000000000000001101100010000000000000000000000000000000
110001000000001001000000000000000000000000000000000000
110010000000001011100000000000000000000000000000000000
000000000000000011100000000001111001000110100000000000
000000000000000000100000000001101100001111110000000000
000000000000010000000000000001101001000110100000000000
000000001010100000000000000101111110001111110000000000
000010000000000111000000001000000000000000000100000000
000000000000000000100000000001000000000010000010000000
000000000000000000000011101000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000100001000111000000000000000000000000000100000000
000000000000000000100000000101000000000010000000000000
.logic_tile 30 4
000000000000000001100110001101111001111111000000000000
000000000000001001000011100011111111010111000000000000
001000000000000000000010011011111001101000000000000000
000000000010000000000111101011111001100100000000000000
110000000000001000000110100000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000001100111111101101110101000000000000000
000000000000000000000110001011101111100100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000010001000000110010001001100101100000000000000
000000000000000011000010001111101010001100000000000000
000000000000000011100111110101101110001101010100000000
000000000000000000000111100001111011001100000000000000
000000000000000000000110000101100000000001110100000100
000000000000000000000000001001001000000011110000000000
.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 4
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 4
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 5
000000000000000000000000000101001110000011110000000000
000000000000000000000000000000110000111100000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000001000000000011000000000000010000000000000
010000000000000001000010000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000000010000100000000
000000000000000000000011111111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 6 5
000000000000000000000000010101100000000000001000000000
000000000000000000000011100000000000000000000000001000
001000000000001000000000000001100000000000001000000000
000000000000001011000010110000101111000000000000000000
010000000000000000000110010101001001111100001000000000
010000000000000000000010100000101100111100000000000000
000000000000000000000000000101001000000011110100000000
000000000000001101000000000000100000111100000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010000000000010000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 7 5
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 5
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101000000000000000000000000
000000000000001111000010000011101101000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000010000000101101010010010000000000000
000000000000000000000010010001011101010000000000000010
000000000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000001101101010000010000000100000
000000000000000000000000001011001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 5
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000001000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 5
000000000000010111100000010101111111101100000000000000
000000000000000101100011001011011000001100000000000000
001000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
010000000000001000000000001001011101101000000000000000
000000000000000001000000001001011111100100000000000010
000000000000001001000011010000000000000000000000000000
000000000000001111000110000000000000000000000000000000
000000000000000000000000000001011101111111000000000000
000000000000000000000011011001001001010111000000000000
000000000000000001000010001001011010101000000000000000
000000000000000000000000001101011111100100000000000000
000000000000000000000000001101000001000001110100000001
000000000000000000000011010111001010000011110000000100
000000000000000001100010000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 17 5
000000000000001111100011100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001100000000000001100111000001001101111000000000000000
000000000000000000000010110001001000110000000000100000
010100000000000111100011000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000001001101000101000000000000000
000000000000000001000011011001111010100100000000000100
000000000000010001000000001011111010000000110000000000
000000000000100000100010010011101010101000110000000000
000000000000000000000000000111111010001100000110000000
000000000000000000000000001101011101101101010000000000
000010000000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
.logic_tile 18 5
000000000000101000000111101001101010000110100000000000
000000000001011011000110010011111000001111110000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110110101101010000110100001000000
100000000000000000000111011101011111001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111100000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
.logic_tile 19 5
000000000000001001100010001101001001000000110000000000
000000000000000001000000001011011011101000110000000000
001000000000001001100111111001111100101000000000000000
000000000000001111000010001011001001100100000000000000
110000000000000000000010011011011010101000000000000000
010000000000001011000110001101001110100100000000000000
000010100000101101000110001111111111101100000000000001
000000000001011011000010101111101000001100000000000000
000000000000000111100011000000000000000000000000000000
000000000010000000100010000000000000000000000000000000
000000000000000111000110000101101011111111000000000000
000000000000001001100011001011011011010111000000000000
000000000000000111100000000011111000111000000000000000
000000000000000000000000000111011000110000000000000000
000000000000000011000110000001100000000001110100000000
000010000010000000000110011101101000000011110000000100
.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000001010000000000001000000000000000000100000000
000000001010100000000000000011000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
.logic_tile 21 5
000000000000000111100010011001011100111000000000000000
000000000000000001100110001011011001110000000000000000
001000000000001111000110111101101111101000000000000000
000000001100001011000110001101111000100100000000000000
110000000000001001100110000011011001000000110000000000
010000000000000001000000000001101001101000110000000000
000000000000100011100110011001111011101000000000000000
000000000000000000100010001101001111100100000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000010010010000000000000000000000000000
000001000000100000000111100000000000000000000000000000
000010000000010000000011000000000000000000000000000000
000000000000000000000111000101000000000001110100100000
000000000000000000000000001101001010000011110001000000
000001000000000000000000001011111010110000000100000000
000000000000000000000011001001111001111001010001000000
.logic_tile 22 5
000000000000001001100110001111001101101000000000000000
000000000000000001000011101001101100100100000000000000
001000000000000111110011110101111101000000110000000000
000000001110000011000110000111001011101000110000000000
010000000000000000000000001011011000101000000001000000
000000000000000000000011101001111001100100000000000000
000010000000000001100000010111101100111000000000000000
000001000000000000000010001101011000110000000000000000
000000000000000111000110110000000000000000000000000000
000000000010000000000011100000000000000000000000000000
000000000000000001000000001001011011001100000100000000
000000000100000001000000000001101100101101010001000000
000000000000010000010000011001000000000001110100000000
000000000000101001000011110001101000000011110010000100
000000000000000011100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000011000000000000000000100000000
000000000000000000000010011011000000000010000000000100
011000000000000000000000010000000000000000000000000000
100000000000000000000010010000000000000000000000000000
000010000000000000000000000000000000000000000100000000
000001000000000000000000001101000000000010000000000000
000000000000000000010000001000000000000000000100000000
000000000000000000000000001111000000000010000000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000001
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 5
000000000110001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000010000
001000000000001001100110010000001000001100111101000000
000000000000000001000010000000001000110011000000000000
000000000000000000000000000000001000001100111110100000
000000000000000000000000000000001001110011000000000000
000000101000000000000000000000001000001100111101000000
000000000000000000000000000000001001110011000001000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000001000000
000000000000000000000000000000001001001100111110000010
000000000000010000000000000000001000110011000000000000
000100001110000000000000000000001001001100111101000000
000100000000000000000000000000001001110011000000000001
110000000000000000000000000000001001001100110100000001
100000000000000000000000000000001001110011000010000000
.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 5
000000001110000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000001000000111000011111000000110100001000000
000000000000000011000000001101001100001111110000000000
111000000000000000000111010000000000000000000000000000
110000000000000000000011100000000000000000000000000000
001000000000001001100111001101011001000110100000000000
000000100000001111000010000011101001001111110000000000
000000000000000111000000001101111011000110100000100000
000000000100000000100000001011101011001111110000000000
000000000000001001000000000111111010110000000100000100
000000000000000101000010001001001000111001010000000000
000010000110000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 27 5
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000010011000000000000000000000100000000
100000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000011001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000100000111000000000010000010000000
.logic_tile 28 5
000000000000000000000000001101001101000110100000000000
000000000000000000000000001101111101001111110000100000
001000000000000111100000001111111100000110100000000000
000000001110000000100000000011101100001111110000000100
110000000000000000000000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000001110000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000111000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000001011000000000000000000000000000100000010
000000000000000101100011000111000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
.logic_tile 29 5
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000000000000011000000000000000000000110000000
000000000010000000000000001101000000000010000010000010
110000000000000000000011000000000000000000000100000000
000000000000000000000111001101000000000010000000000001
000000000000000011000000001000000000000000000100000000
000000000000000000100000001001000000000010000010000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 6
000000000000000111100000010101100000001111000001000000
000000000100000000000010000000000000110000110000000000
001000000000001000000000000000000000000000000000000000
000000000000000011000010110000000000000000000000000000
010100000000000111100010101001000000000001000000000000
010000001010000000000000001001000000000000000000000000
000000000000001000000000011101011100010000000011000100
000000000000000001000010001101101000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000000001000000000000010000100000000
000000000000000000000000001011000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000001100000000000011000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
000100000010000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000010000100000000
000000000000000000000000000101100000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 6
000000000000000000000000000011100001000011010000000000
000000000000000011000010010001101100000011110000000001
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000101000001
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
001000000000000001100000001001000000000000000110000000
000000000000000000000000000001000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 6
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 14 6
000000000000000000000011101001000000000001000000000000
000000000000000000000000001001100000000000000000100101
000000000000001101000110010000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000001111100110110000000000000000000000000000
001000000000000000000111001001100000000000100000000000
000000000000000000000011101101001110000000000000000100
000000000000000000000000001011000000000000010010000000
000000000000001001000000000101101111000000000000000000
000000000000000011100000011001101011001111110000000000
000000000000000000000011110011101000000111110000000100
000000000000000000000000001101100000000000100000000001
000000000000000000000000001101001101000000000000000000
.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 6
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 6
000000100001010001100011100011111001000000110000000000
000001000000010001010011110001001011101000110000000000
001000000001011011100111011011111001101000000000000000
000000000000000001000011011111111000100100000000000000
110000000001111000000110000000000000000000000000000000
110000000001001001000011010000000000000000000000000000
000000000000000011100110001011011110111000000000000000
000000000000000000100010010111001110110000000000000000
000100000000100000000000011101001000101000000000000000
000101000001011111000011111011111001100100000000000000
000000000000000001000010010011101101110000000100100001
000000000000000111000010000101011101111001010001000000
000000000000001000000010001001100001000001110100000000
000000000010000001000000000101101000000011110000000010
000000000000000001000000011101000000000001110100000010
000000000000000111100011111101101000000011110001000000
.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100100000
000000000000000000000000000111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 19 6
000000000010000001100010011001001101101000000000000000
000000000010000000000110001101101100100100000000000000
001000000000000000000110011101001100101000000000000000
000010000100000000000010001001101111100100000000000000
010000000000001000000110110101001111000000110000000000
000000000000000001000111101111111011101000110000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111001101101110111000000000000000
000000000000001001000011110011101001110000000000000000
000000000000000000000000000001100000000001110100000100
000000000000000000000000000101101000000011110000000000
.logic_tile 20 6
000000000000000101000110001001011001101000000000000000
000000000000000000000000001101001101100100000000000000
001000000000001111100110000101111111111111000000000000
000000000000000001100000001011011001010111000000000000
110000000000001001100000010000000000000000000000000000
110000000000000001010011100000000000000000000000000000
000000000000010001100110001101101100101000000000000000
000000000000100000000000001001011110100100000000000000
000000000000000001000111101011011100101100000000000000
000000000000000000000011011011001010001100000000000000
001000000000000011100010000011111011110000000100000000
000000000000000000000010011101101101111001010000000000
000000000000001000000011000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000001010000000111100001100000000001110100000000
000000000000100000000000000101001001000011110000000100
.logic_tile 21 6
000011100000001000000010010000000000000000000000000000
000001001001011011000110000000000000000000000000000000
001100000000000001000000010000000000000000000000000000
000000000000100000100010000000000000000000000000000000
110000000000001000000000001101001111101100000000000000
110000000000001011000010000111101001001100000000000000
000000000000001000000110010000000000000000000000000000
000000000000100001010011010000000000000000000000000000
000000000001110000000000001001111010101000000000000000
000000000000100000000000001101011000100100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010001001101011111111000000000000
000000000000001001000000001011001011010111000000000000
000001000001000011000000000001000001000001110100000000
000000100010000000000000001001101010000011110000000000
.logic_tile 22 6
000000000000001000000010001001111010101000000000000000
000000000100001111010110001101011001100100000000000100
001010100001011001100000001001111100000110100000000000
000000000000000001000000001101001110001111110001000000
110000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000011010101000000000010000000000001
000100000000000000010000000000000000000000000100000000
000100000000000000000011101011000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000110000101000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000010000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 23 6
000000000000000101100000000001111101000110100000000000
000000001100000000100000000011111101001111110000100000
001000000000000000000011100011111010000110100000000010
000000000110001001000000000001011011001111110000000000
110000000000000000000000001011111100000110100000000000
000000000000001001000010011111011111001111110010000000
000000000000000001100110000000000000000000000110100000
000000000110000000100000000101000000000010000000000000
000001000000001000000010001000000000000000000100000100
000000001010000111000000000101000000000010000000000000
000100100000001101000110000000000000000000000101000010
000000000000100101100010011011000000000010000000000000
000100000000000000000111001000000000000000000100000100
000000000000000000000100000001000000000010000000000100
000010100110000000000010011000000000000000000100000000
000000000000000000000011011111000000000010000000000000
.logic_tile 24 6
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000110000000000011000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.ramt_tile 25 6
000000001010000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 6
000000000010001001100010010000000000000000000000000000
000000000000001011000110000000000000000000000000000000
001000000000000001100110011011111010101000000000000000
000000000000001001000010111001111101100100000000000000
010000000000000000000011101111011010101000000000000000
110000000000001101000000001011011100100100000000000000
000000000000001011100111010001101101101100000000000000
000000000000000001100110111001011010001100000000000000
000000000000000000000111101111101101111111000000000000
000000000000001001000111100101111111010111000000000000
000000000000000000000000011001011000101000000000000000
000000000000000000000010001001011001100100000000000000
000000000010000011000110000101000000000001110100000000
000000000000000011000000001001001110000011110000000010
000000000000000000010110011111000000000001110100000000
000000000000000000000010000001101000000011110000100000
.logic_tile 27 6
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110010001000100000000010100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000001101001100101000000000000000
000001000000000000000000001011101111100100000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000100000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000010010001000000000010000000000100
000000000001000000000000000000000000000000000100100000
000000000000000000000000000011000000000010000010000001
.logic_tile 28 6
000000000000001000000110100111011001111111000000000000
000000000000001111000000000011101111010111000000000000
001000000000000011100000000111011110101100000000000000
000001000000000000100011100011001010001100000000000000
010000000000001001100111000000000000000000000000000000
000000000000000001000110110000000000000000000000000000
000000000000001011100111010101011100101000000000000000
000000000000000001010110001111111100100100000000000000
000000000000000011000110001111011101101000000000000000
000000000000000111100000001111101001100100000000000000
000000000000000111100000010101100000000001110100000000
000000000000000000000011111011101011000011110001000001
000000000000000111100000011011011010001100000100100000
000000000000000000100011110101011000101101010000000000
000010100000000011000110000101000001000001110100100000
000000000000000000000000001001001010000011110000000000
.logic_tile 29 6
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001010100000000000000010010001111001000110100000000000
000000000110100101000110001001101001001111110000000000
010000000000000000000111000011101011000110100000100000
100000000000000000000110101101111011001111110000000000
000000000001000000000010000000000000000000000100000000
000001001000000000000100001011000000000010000000000100
000000000000000000000111000000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000011100110000000000000000000000000000000
000000000110000000100011100000000000000000000000000000
000000000000010000000000001000000000000000000100000000
000000000000100000000000001011000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000100000000000000011000000000010000000000000
.logic_tile 30 6
000000000000000000000111100000000000000000000000000000
000000001100000000000110000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000001000000000000000000000000000000000000
010001001110000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101101010001101010100000000
000000000000000000000000001001001100001100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 7
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010000101000000000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000000000000010100101001000111100001000000000
000000000000001101000100000000001110111100000000000000
000000000000000000000000000011001000111100001000000000
000000000000000000000010110000101100111100000000000000
000000000000001111000111010101101000111100001000000000
000000000000000101000010100000101110111100000000000000
000000000000000000000000010011001000111100001000000000
000000000000000000000010100000001100111100000000000000
000000000000000111000000000011001000111100001000000000
000000000000000000000000000000101110111100000000000000
000000000000000000000000000011101000000011110000000000
000000000000000000000000000000100000111100000000000010
.logic_tile 4 7
000000000000001000000000010000000000000010000000000000
000000000000000001000010001011000000000000000000000000
000000000000000000000000000001001010000011110000000100
000000000000000000000000000000110000111100000000000000
000000000000000000000110101000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000010100001011010000011110000000100
000000000000000000000000000000000000111100000000000000
.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 7
000001000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000001000000000000
000000000000000000000000001001100000000000000010000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 7
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000111100000000101100000000000010000000000
000000000000000000000000001011001000000000000000000000
010000000000000001100110010000000000000000000000000000
110000000000001011000011100000000000000000000000000000
000000000000000101100000000101100000000001000001000000
000000000000000000100000001101000000000011000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011000000001111101010111100100100000000
100000000000000000100000000001001010111100000010000000
.ramb_tile 8 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000101000000000011000000000100
000000000000000000000000000111000000000010000001000100
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000010001111000000000011101111010100000000000000
000000001110010101000011011011001101011000000000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001101100111000111100000000001000000100000
000000000000000101000000000011100000000000000000000110
110000000000000000000000010111001111110000000100000000
100000000000000000000011100011011010111001010000000000
.logic_tile 10 7
000000000000000011100000011101100001000010000000000000
000010000000000000100011101101101000000000000000000000
001000100000001000010000010001111011000100000001000100
000001000000000001000010000001111010000000000000000001
010000000000000000000000001001001101000111110010000000
010000000000000000000000000001001001000011110000000000
000000000000001000000110110000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000000000000011100000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000100000000
000001000000000000000000000000000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 11 7
000000000000000000000000000101101100000011110000000000
000000000000001001000010000000010000111100000000100000
001000000010000001100011100101101000000011110000000000
000000000000000000000000000000110000111100000000100000
110000000000000000000000000101101100000010000001000000
010000000000000000000010110001101100000000000000000000
000100000000001001100110010001011100000011110000000000
000100000000000001000010110000000000111100000000000100
000000000000000011000110101000000000000010000000000000
000000000000001011100011100101000000000000000000000000
000000000000001000000010001111100001000000010100100000
000000000000000101000100000001001001000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001000000001101100000000011000101000000
000000000000000000100000001011101011000011010000000000
.logic_tile 12 7
000000000000000011100000000011100000000000001000000000
000000000110000000000000000000000000000000000000001000
000000000000001000000000000111000001000000001000000000
000000000000000101000000000000101111000000000000000000
000000000000000000000000000101001000111100001000000000
000010000000000000000010000000101110111100000000000000
000000000000000000000110100001101001111100001000000000
000000000000000000000000000000001111111100000000000000
000000000000000000000111000011001000111100001000000000
000000000000000000000100000000101110111100000000000000
000000000000000011000000000101101001111100001000000000
000000000000000000100000000000101111111100000000000100
000000000100000001000110100001001000111100001000000000
000000000000000000100000000000001110111100000000000100
000000000000000000000010100111101001111100001000000000
000000000000000000000110010000101111111100000000000000
.logic_tile 13 7
000000000001010111000000010001100000000001000000000010
000000000000001011000010100001000000000000000000100001
000000100001000001100000000011101000000011110000000000
000000000010000000000011010000110000111100000000000100
000000000000000000000111010001000001000000100000000000
000000000000000000000010001101001111000000110000000000
000000000000000000000111101000000000000010000000000000
000000000000000000000100000011000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000010011111001010000000000000000
000000000000000000100011010011111100000000000000000000
000000000000000000000000001111100001000000000001000000
000000000000000000000000001111101110000000010000000000
000000000000000101100110110101111111111011010000000000
000000000000000000000010101101111111010110100000000000
.logic_tile 14 7
000000000000001000000000011011111011110111000000000000
000000000000000001000010000101111110111111100000000000
001000001100000001100010110000000000000000000000000000
000000000000001101000010000000000000000000000000000000
010000000000000000000110010101001110000000000000000000
110000000000000000000011000111101101100000000000000000
000000000001001011100110111001100001000011100000000000
000000000000000001000010001011101000000011110000000000
000000000000000000000000001001100000000000010000000000
000000000000000000000010100101101111000000000000000000
000000000000000000000110001001000000000011000100000000
000000000000000000000000000101000000000010000000100000
000000000000000101100011101011111011000101000100000000
000000000000000001000100000001111110001100000000100100
000000000000000001100000001101101001111100110100000000
000000000000000000000000000001111010111101110000100100
.logic_tile 15 7
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000001111100000000011000000000000
000000000000000001100000000001000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000001011100000000001000000000000
000000000000000000100000001011000000000011000000000000
000000000000000000000000001111011111110000000000000000
000000000000000000000000000101001110011000000000000000
000000000000001001100110000111111001111100000100000001
000000000000001001000100000001101100111100010000000000
000000000000001000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000001001100110000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
.logic_tile 16 7
000010000000000000000110011101011101101000000000000000
000000000000000000000010001101101101100100000000000000
001000000000001011100110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
010000000000101000000000001001101111111000000000000000
000000000000000001000010011011011000110000000000000000
000000000000001001000110001101101111101000000000000000
000000000000000011000000001001011110100100000000000000
000000000000000000000000010101111111000000110000000000
000000000000000000000011001011001011101000110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000000001000000000001110100000100
000000000000001001000000000101101001000011110000000000
.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000010111001111110101000000000000001
000000100000000000000010001001111100100100000000000000
110000100000100000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010100000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000100000000
000000000000000000100000000111000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 18 7
000000000010000001000111000000000000000000000000000000
000000000000001001100111100000000000000000000000000000
001000000000001001100110001001111011101100000000000000
000000000000001011000000000011011011001100000000000000
010000000000000001100000011011001001101000000000000000
000000000000000000010010001111111110100100000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000100000000111000011100000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000111000000001001001000101000000000000000
000000000000000000100010001001011100100100000000000000
000000000001000000000000001001001101111111000000000000
000000000000100000000000001011001111010111000000000000
000000000000000111000110000101000001000001110100000000
000000000000000000100000001101001000000011110000000000
.logic_tile 19 7
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001011000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101111000101000000000000000
000000000100000000000000001111101110100100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010100001000000000010000000000000
.logic_tile 20 7
000000001010001111000110001101111101101000000000000000
000010001000001111100010111101001111100100000000000000
001010101110001000000111000011111110101100000000000000
000000000000000001000100000001101001001100000000000000
010010100000001001100000010011111101101000000000000000
000000000000000001000010001011101111100100000000000000
000000000000001101100110000001111111111111000000000000
000000001010000001000000001011011101010111000000000000
000000000000001101100111010001011010001100000100000000
000000000000001111000111110001001100101101010000000000
000000000001000001000110010111000000000001110100000000
000000000000100000100011000011101011000011110001000001
000000000000000000000110101001100000000001110100000010
000000001010000000000000000101101001000011110000000000
000000000000000011100010011101000000000001110100000000
000000000000000000000110101111001010000011110000000000
.logic_tile 21 7
000000000000100111000010001001111101111111000000000000
000000000000000000000000001011111010010111000000000000
001000000000001101100110101011011111101000000000000000
000000000100000111000000000001001010100100000000000000
110000100000001001000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000011101100110101101011100101100000000000000
000000000000100111010000000101001010001100000000000000
000000001100100000000000000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000001000000100000000000001001011111101000000000000000
000010100111010000000000001101101000100100000000000000
000010100000000111000000000000000000000000000100000000
000001000010000111000000000001000000000010000000000100
.logic_tile 22 7
000000000000100101100110010000000000000000000000000000
000001000001010000100111110000000000000000000000000000
001010100000000111100111110000000000000000000000000000
000000001100000000000111110000000000000000000000000000
110000000000000000000110001011111000101000000000000000
010000000000000000000000001011111100100100000000000000
000000100000000000000000000111101101000000110000000000
000001000000000000000000000001101111101000110000000000
000011100000000000000000010001011100111000000000000000
000000100000001111000011001001101011110000000000000000
000000000000000011100110011000000000000000000100000000
000000000000000000000110100001000000000010000000000000
000100000000100000000000001000000000000000000100000000
000000000100000000000000001001000000000010000010000000
000000000000000000000110010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
.logic_tile 23 7
000000000000000111100110011011011111101000000000000000
000000000000000000100010100101111011100100000000000000
001001000000001001100111011111011000101100000000000000
000000000000000001000111111001011001001100000000000000
010000000000001001100111111011101101101000000000000000
110000000000000001000110110101101110100100000000000000
000000000000101001100111000011011111111111000000000000
000000000000000101000100001101101000010111000000000000
000000000100000111100110101001011111101000000000000000
000000000000000000000011011011011011100100000000000000
000000000000000000000010010101000000000001110100000000
000000000000000000000110000101001111000011110000000001
000000000000000011010000011101100000000001110100000000
000000000000000000000010000001001001000011110010000000
000000000000000111100000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 24 7
000000000010001000000000000011111100101100000001000000
000000000000001111000011101001011000001100000000000000
001000000000000000000000011011111000101000000001000000
000001000100000000000011001101011011100100000000000000
110000000110000000010000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000000011100000010000000000000000000100000000
000000000000000000100011111111000000000010000000000000
000010100000001000000011000000000000000000000100000000
000000000000001101000000000011000000000010000001000000
000000000001011001100111100000000000000000000100000010
000000000000100111100000001011000000000010000000000000
000000000000000000000000001000000000000000000110000000
000000000000010000000011100101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000010000000000000000000000
000000000110000000000000000000000000000000
.logic_tile 26 7
000010000000001111100011101101011101111000000000000000
000001000000001011000000000111111001110000000000000000
001000000000000001100110010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
110000000000100011000111100000000000000000000000000000
110000000000010001000111010000000000000000000000000000
000010000000000011100110000101101010101000000000000100
000000000000000000100011000101011101100100000000000000
000010000001000000000111100001001101111111000000000000
000001100000000111000000000011011011010111000001000000
000000000000000000000111011001011100101000000000000000
000000000000000001000011101001001101100100000000000000
000000000001000000000010000001001101000000110000000000
000000000000000000000000000101111101101000110000000000
000000000000000001000000001001100001000001110100000100
000000000000000000000000001101001000000011110001000000
.logic_tile 27 7
000001000000001000000110000000000000000000000000000000
000000100000001111000011010000000000000000000000000000
001000000000000111000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000001000111101101111111101000000000000000
110000000000000000100111001101111101100100000000000000
000001000000001111000110010001111101000000110000000000
000010001110000001000010001101111001101000110000000000
000000000000000000000011101011101101101000000000000000
000000000000000000000010001101011010100100000000000000
000000000000000001000000011101011110111000000000100000
000000001000000000100011110001001001110000000000000000
000000000000000000000000010001111010110000000100000000
000000000000000000000010001011011000111001010000000000
000000000000000001000000001001000000000001110100000010
000000000000000000000011110101101111000011110000000000
.logic_tile 28 7
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000011100010101101101101101100000000100000
000000001000000000000110011111111010001100000000000000
110000001001010000000000001001101111101000000000000000
000000000000100000000000001001101010100100000000000000
000000000000001011100110000000000000000000000000000000
000000000010000001000000000000000000000000000000000000
000000001100000000000000001001111001111111000000000000
000000000000000000000011000111101001010111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010000000101001000000000000000000000000000000000000
001010100000000011100000001000000000000000000100100000
000000000000100001000011000111000000000010000000000000
.logic_tile 29 7
000000000000001111100000011111101111101000000000000000
000000000000000001100011111001001000100100000000000000
001000000000001000000000010011001000101100000000000000
000000000000001111000010000001011011001100000000000000
010000000000000101000110011111111011111111000000000000
000000000000000000000010000011001001010111000000000000
000000100000001000000000011111001100101000000000000000
000010000000001111000010001101111000100100000000000000
000000000000001001100000000001011111001100000100000000
000000000000001011000011100101001101101101010000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000001010000000111000011000000000001110100000010
000000000000000111000000001101001000000011110000000000
000010100000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
.logic_tile 30 7
000000000000000000000000000000000000000000000100000001
000000000000000000000010001001000000000010000000000000
001000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 8
000000000000000111100000000000000000000010000000000000
000000000000000000000000001111000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000001000000000000001111010000011110000000000
000000000000000001000010100000110000111100000000000010
000000000000000000000000000000000000000010000000000000
000000000000000000000010100001000000000000000000000000
000000000000000000000000000101001010000011110000000000
000000000000000101000000000000010000111100000000000010
000000000000000000000000000001111000000011110000000000
000000000000000000000000000000100000111100000000000010
000000000000000000010010100000000000000010000000000000
000000000000000000000010100011000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001111000000000000000000100000
.logic_tile 4 8
000000000000001011100010101011011000010100100000000000
000000000000001111100100001001111000111100110000000000
000000000000000011100111011000000000000010000000000000
000000000000001001000111100101000000000000000000100000
000000000000001001100111001011011100010100100000000000
000000000000001111000110111001011000111100110000000000
000000000000000111000000011101011000010100100000000000
000000000000001101000011101101101010111100110000000001
000000000000100101100111001001101010010100100000000000
000000010001010000100100001001011000111100110000000000
000000000001010000000110100101000000001111000000000000
000000000000100000000000000000000000110000110000000000
000000000000000000000000001001001000010100100000000000
000000000000000000000000001001011000111100110000000000
000000000000000001100000001111111010010100100000000000
000000000000000000010000001101001010111100110000000000
.logic_tile 5 8
000000000000000000000000001011001100000000000000000000
000000000000000000000011101011101010110000000000000001
001000000000000001100110001001101111000100010000000000
000000000000001011000011101001001101100010000000000000
010000000000000001010110011001100000000001000001000000
010000000000000111100010100011000000000000000000000001
000000000000000111100110010101111001010100100000000000
000000000000000000100010110111001100111100110000000000
000000000000000001100011001101011111100000000000000000
000000010000001101000100001001001000000000000000000000
000000000000001111000011111101101100100000000000000000
000000000000000001100010101111101111000000000000000000
000000000000001111000000010011100001000001010100100000
000010000000000101000011011101101110000001100000000000
000000000000000111110000010111000001000010010100000000
000000000000001101000010101101001011000010100000000000
.logic_tile 6 8
000000000000000011000000000011000000000001000001000000
000000000000001111100011010001000000000000000000000000
001000000000001011100110110011000001000011010000000010
000000000000001111100110000001101011000011000000000000
010000000000000011000110001011000000000001000000000000
010000000000001111000000000001000000000000000000000010
000000000000000001000110111101111000011110000000000000
000000000000000000000111011001011010011101010000000000
000000000000000001000000010101000001000011000000000000
000000010000001001100010110011001011000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000010010100000000
000000000000000000000000001101001010000010100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 8
000000000000000000000000000001100000000001000000000001
000000000000001011000000000001000000000000000000000000
001000000000000111100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000000000000101000000001101100001000011000100000001
000000000000000000100000001001001100000011010000000000
000100000000000000000000001101100000000011000100000000
000000000000000000000000001101101101000011010000000000
110000000000010000000000000000000000000000000000000000
100000010000100000000000000000000000000000000000000000
.ramt_tile 8 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001100000000000000000000000000000000000000
000100000000000000000000000000000000000000
.logic_tile 9 8
000000000000001000000000011101100000000000110000000000
000000000000001001000011101101101000000000010000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000011100000000000100001000001
010000000000001001000000001001001000000000000000000000
000000000000000000000110011011100000000000000001000000
000000000000001011000010001101000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000000000000001000000001000000000000010000001000010
000100000000000001100010011001000000000000000000000000
000000000000001000000000001101000000000000000000000000
000000000000000001000000001011001001000000010000000000
000000000000000000000000001011111100101100000100000000
000000010000000000000000000101101110001100000000000000
.logic_tile 10 8
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 11 8
000000000000010001000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
001000000000000000000111000011111000000011110000000000
000000000000001111000010010000110000111100000000000000
110000000000000001000000011001011000001001010000000000
010000000000000000100011000011011000001111110000000000
000000000000001011100110000111111010000011110001000000
000000000000000001000111000000110000111100000000000000
000010100000000001100010000101011010001111110000000000
000000010000001001000111110101111000000110100000000000
000000000000000000000000010001111010001111110000000000
000000000000001011000010000001001101000110100000100000
000000000000000000000000000011011110101101010100000000
000000000000000000000000000001011100001100000000000000
000000000000000000000110010111100001000011000100000010
000000000000010000000010001001101010000011010000000000
.logic_tile 12 8
000000000000000000010000000101101000111100001000000010
000000000000001001000000000000101000111100000000010000
000000000000000101000000000001101000111100001000000000
010000000000001101100010110000101101111100000000000000
000000000000000000000000000001101000111100001000000000
000000000000000000000000000000001000111100000000000000
000000000000000000000000010001101000111100001000000000
000000000000000000000010100000001101111100000000000000
000000000000000000000010000111101000111100001000000000
000000010000000000000100000000001000111100000000000000
000000000000000000000000000111101000111100001000000000
000000000000000000000000000000001101111100000000000000
000000000000000000000000000111101000111100001000000000
000000000000000000000000000000101000111100000000000000
000000000000001101100110110111101000000011110010000000
000000000000000101000010100000100000111100000000000000
.logic_tile 13 8
000000000000011000000110011001111101000010000000000000
000000000000001111000011000011011001000000000000000000
001000000000101001100010010111111010000011110000000000
000000000001000101000110000000000000111100000000000000
010000000000001001100000010111111010000011110000000000
010000000000001111000010000000110000111100000000000000
000000000000001101100010010011111000000011110000000000
000000000000000001000110100000000000111100000000000000
000000000000000000000000000001011011101101010100000000
000000010000000000000000000001101011001100000000000000
000000000000001000000110000101011111101101010100000000
000000000010000001000000000101001001001100000000000000
000000000000000000000111100101011111101101010100000000
000000000000000000000100000001111011001100000000000000
000000000010000001100110010111011111101101010100000000
000000000000000000000010000101111001001100000000000000
.logic_tile 14 8
000001000100001000000000000000000000000000000000000000
000000100000000011000000000000000000000000000000000000
000000000000000000000000000001000000000001000000000100
000000000000100000000000000101000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001101000000000000000000000000
000010110000000000000000000011000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 8
000000000000000011100111101011001000101000000000000000
000000000000000111100100001111011010100100000000000000
001000000000001101000111010111100000001111000000000000
000000000000000101100010000000000000110000110000000000
010000000000000011100010100001101000000100000000000000
110010000000000000110000000111011000000000000000000000
000000000000001111100111001111011010101000000000000000
000000000000000101000000000011001000100100000000000000
000000000000001011000000001001101000101000000000000000
000000010000000001000000001001011010100100000000000000
000000000000000001100000001101101111111100000100000000
000000000000000000000000000101111100111100010000000000
000000000000000001100110001001111111111100000100000000
000000000000000000000000000001101001111100010000000000
000000000000001001100110001111101101111100010100000000
000000000000000001000000000101101001111100110000000000
.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000000000000000001101000000000010000000000010
000000010000000000000000001000000000000000000100000000
000000001100000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 8
000000100000010001100010010000000000000000000000000000
000001000000011001000111000000000000000000000000000000
001000100000001000000010100001001001111000000000000000
000001000000001111000000000011011010110000000000000000
011000000110000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010100000001000000010101101111000101000000000000000
000001000000000001000000001011101001100100000000000000
000000010010000011100000001001101001000000110000000000
000000011110000000000000001011111111101000110000000000
000000010000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000010000000000000110000101000000000001110100000000
000000000000000000000000000001101110000011110000000001
.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
010001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 8
000001000000001000000000000000000000000000000000000000
000010100110001111000000000000000000000000000000000000
001000000000000001000000000101111001101100000000100000
000000000100000111100010100011101010001100000000000000
010000000000000000000000001011111110101000000000000000
100000000000100000000000001001101101100100000000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000011110000111000000000011111001111111000000000000
000000010000000001000010010001101001010111000000000000
000000010000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000010000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 21 8
000000000000001011000111001001011001101000000000000000
000000000000000001100100001001011101100100000000000000
001000000001001000000011111111101101000000110000000000
000000000000000001000010000011011011101000110000000000
010000100000000001100011111101001100111000000000000000
000001000000010001000010001011011010110000000000000000
000000000000000000000110010101001110101000000010000000
000000000000000000000010001001111100100100000000000000
000000010000000011000111111111101110101000000000000000
000000010000000000000111011001101101100100000000000000
000000000000000111000011100000000000000000000000000000
000000000110000000100011000000000000000000000000000000
000100010001001000000111010101000001000001110100000000
000000000000000011000110100001101000000011110001000000
000000010000000001100000010011111011001100000100000000
000000000000000000100011001111111101101101010000000000
.logic_tile 22 8
000010000000000000000010011011101000101000000001000000
000001001110000000000110111011111001100100000000000000
001001000000001001000000001011001101101000000000000000
000010000000001011100010010111011011100100000000000000
010010000001100011100110001001101110000110100000000000
100001001100010111000000000001001010001111110000000000
000000000000000000010011101011011001111111000000000000
000000000000000000000010011111011110010111000000000000
000000010000000111000011110011001010101100000000000000
000000010000001111000111101001001011001100000000000000
000000010000000000000010010000000000000000000100100000
000010000000000000000010101111000000000010000000000000
000100010000000000000000011000000000000000000100000001
000000000000000001000011001101000000000010000000000000
000000010000001000000000000000000000000000000100000000
000000000000000101000011011011000000000010000000000000
.logic_tile 23 8
000000000000001111000110011101111101101000000000000000
000000000110101111100010110001111100100100000000000000
001000000000000101100000011101101000111000000000000000
000000000000001011100011100001011110110000000000000000
110000001100110101100011010101111101111111000000000000
010010000001110000000010000001101000010111000000000000
000000000000001001000000001111001000101100000000000000
000000000000000101000010010001011011001100000000000000
000000000000001001100000001101100000000001110110000000
000000010000000001000011101001001010000011110010000000
000000110001000001000111110000000000000000000000000000
000001000110101001100111110000000000000000000000000000
000000011111011111000000000001000000000001110100100100
000000000000000101000000001101101100000011110000000000
000000000000000000000000000011100000000001110111000000
000001000000000000000000000011101000000011110000000000
.logic_tile 24 8
000000001110000111100010001101111110000000110000000000
000000000000101011100011100111001010101000110000000000
001000100000001101100010010000000000000000000000000000
000100000000001101100110110000000000000000000000000000
010000000000000011000110011011011001101000000000000000
010000000000000000000010001101011001100100000000000000
000001100000101000000110011011101111000000110000000000
000001100000010101000010110011111101101000110000000000
000000000000000011000000001001011000111000000000100000
000000010000000000000000001001001011110000000000000000
000000000000000111000110011011101111101000000000000001
000000000000001001100010001011101110100100000000000000
000000001000000001000011101101111111110000000100000000
000000000000000000100000000001111100111001010000000000
000000010000001111010000010001000000000001110110000000
000000010000001011100010001101001001000011110000000000
.ramt_tile 25 8
000000001010000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 8
000010100000000001100010001011101000101000000000000000
000001000000001001000011001001111001100100000010000000
001000000000001000000110011011111000101000000000000000
000010000000000111000011101001101101100100000000000000
010000000000000000000010001011101110101000000000000000
110000000000000000000000000011011000100100000001000000
000001000000001001100110010000000000000000000000000000
000010000000000001000010000000000000000000000000000000
000010000000001111000010001111101101111111000000000000
000011010000001111100100000111111011010111000000000000
000000000000000111100010010111001101101100000000000000
000000000000001111100111100011101010001100000000000000
000000010000001111000011111111101110101000000000000000
000000000000001011100011101101001110100100000000000000
000001010000000011100000011101100000000001110100000000
000010100000000001000011101101001000000011110000000010
.logic_tile 27 8
000000000110000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
001010000000000000000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
010010100000000000000111101000000000000000000100000000
110000000000000000000100000001000000000010000000100000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100101110000000000000000000000000000000000000000
000001010000110000000011110000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 28 8
000000001000000111100010001101101001101000000000000000
000000000000000001100010001101111101100100000000000000
001000000000001001100110011001101111101100000000000000
000000000000000111000010000011001000001100000000000000
010000000000000001100000000001001101000110100001000000
000000000000000111000000001001001010001111110000000000
000000100000001011000110010000000000000000000000000000
000000000000000001010010000000000000000000000000000000
000000010001010111100010001111101101101000000000000000
000000010000100000000100001101111110100100000000000000
000000110000010011000000000001111101111111000000000000
000000000000001001000011100101111001010111000000000000
000000010000001011000000000011111011001100000100000000
000000000000000001000000000001011100101101010000000000
000000010000000011000000011101000000000001110100000000
000000000000000000000011000101001110000011110000000000
.logic_tile 29 8
000000000000000000000000000101101010000110100000000000
000000000000000000000010011001101100001111110000000000
001000000000000000000000000000000000000000000000000000
000000001000010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001010000001000000000000000000000000000000000000
000000000000001011100000010000000000000000000000000000
000000000000001011100010000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000010010000000111000000000000000000000000000000000000
000010010000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000010000000000000011101000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 8
000000000000000000000111100101001101000000110000000000
000000000000001001000100000011111001101000110000000000
001000000000001001100000011101101110101000000000000000
000000000000000001000010001101001100100100000000000000
110000000000001001100000010000000000000000000000000000
010000000000000001000011000000000000000000000000000000
000000100000000101100000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000001111000010011101001000101000000000000000
000000011010000011100111111001111000100100000000000000
000000000000001000000000000011111110111000000000000000
000000000000000011000000000011001010110000000000000000
000000000000000011100000000001100001000001110100000100
000000000000000000100000000101001000000011110000000000
000011110000000111100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000010100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 9
000000000000100000000000000101100001000001010100000001
000000000001010111000010001001001110000001100000000000
001000000000000000000010000001100001000001010101100000
000000000000000101000111010101101100000001100000000000
010000000000000000000010001001100001000001010100000000
110000000000000101000000000001101110000001100000000010
000000000000000000000010101001000001000001010100000001
000000000000000001000010101101001100000001100000000000
000000000000000101100000001011000001000010010100000000
000000010000000000000000001101001110000010100000100001
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 5 9
000000000000000111000110101101100000000001000001000001
000000000000000000000000000101100000000000000000000000
000000000110001011000111100000000000011001100000000000
000000000000001111000000000000001010100110010000000000
000000100000000001100110010000000000000000000000000000
000000000000001101000010100000000000000000000000000000
000000000000000001100110010011001101110011000000000000
000000000000000001000010000001011000000000000000000000
000000000000000000000000010000000000000000000000000000
000000011110000011000011100000000000000000000000000000
000100000000000000000111000001101011110000000000000000
000000000000000000000110011001011101000000000000000000
000000000001000000000000001101111111100000000000000000
000000000000000000000000001101001101000000000000000000
000000000000000000000111000111101011001100110000000000
000000010000000001000000001101101001000000000000000000
.logic_tile 6 9
000000100000001000000000000000000000000000000000000000
000001000000001011010000000000000000000000000000000000
001000000000001000000111010000000000000000000000000000
000000000000000001000111010000000000000000000000000000
010010000000000000000011001001111111000110100000000000
110000000000000000000000000011101001001111110000000000
001000000000000001100111010000000000000000000000000000
000000000000000000100111010000000000000000000000000000
000000000001010000000000000000000001011010010000000000
000000010000000000000000000000001010100101100000000000
000000000000000000000110001101111001000110100000000000
000000000000001001000000001011101011001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000000001000000001111000100000000
000000010000000101000000000000001110110000110000000000
.logic_tile 7 9
000000000000000111000000000001100000000000001000000000
000000000000000000000011100000000000000000000000001000
000000000000000101000010100000000000000000001000000000
000000000000000000000110100000001000000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100010110000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000010000000000010000000000001001110011000000000000
000000000000000000000010000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100110000000000
000000010000000000000000000000001101110011000000000000
.ramb_tile 8 9
000000000000000001000000000000000000001000
000000010000000000100000001111000000000000
001000000000000000000010001000000000000001
000000000000000000000111011101000000000000
000000000000000111100000001000000000000000
000000000000000000100000001111000000100000
000000000000000000000000001000000000000000
000000000000000000000011101111000000100000
000000000000000000000000001001100000000000
000000010000000000000000001011100000000001
000000000000000001100000000111100000000010
000000000000000001100010110111000000000000
000000001110100000000010100001000000000010
000000000000001111000000000101000000000000
110001000000000001000010111001100000100000
010010100000000000100110010011100000000000
.logic_tile 9 9
000000000000100001100000010000000000000000000000000000
000000000000010000000011010000000000000000000000000000
001000000000001000000111100001100000000010000000000000
000000000000000011000100001101000000000000000000000000
010001000000000000000000000000000000000000000000000000
010010100000000000010010100000000000000000000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100000000000000000000000101100001000000110100100000
000000000000000000000000000001001001000001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100000000000000000101100001000000110100000010
100000010000000000000000000001101001000001110000000000
.logic_tile 10 9
000000001100000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 11 9
000000000000000111000000001001111010001111110000000000
000000000000000000000011100011111010000110100000000000
001000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000001111100110000111111010000011110000000000
010000000000000001000000000000000000111100000000000000
000000001110000001100000010011101101001111110000000000
000000000000000001000011010001111111000110100000000000
000000000000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000000000000000000010011101100000000011000100000000
000000000000000001000011111011001010000011010000000010
000000000000000000000000001111100000000011000100000011
000000000000000000000000000111001011000011010000000000
000000000000010001000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
.logic_tile 12 9
000100000000000001100010101111111011000010000000000000
000000000000000000000010101011101010000000000000000000
001000000000000000000000000001101010000011110000000000
000000000000001011000011100000000000111100000000000000
010100000000000101000010010101101000000011110000000000
110000000000000000000010000000010000111100000000000000
000000000000001001110010000101101000000011110000000000
000000001000000001000011100000010000111100000000000010
000000000000000000000010101101011010101101010100000000
000000010000000000000000001001101111001100000000000000
000000000000000000000000011101111010101101010100000000
000000000000000000000010011101101101001100000000000000
000000000000000000000010101001011110101101010100100000
000000000000000000010000001001011111001100000000000000
000000000001000000000000010000000000000000000000000000
000100010000000000000010000000000000000000000000000000
.logic_tile 13 9
000000000000000000000010100000000000000000000000000000
000000001010000101000100000000000000000000000000000000
001000000000000011100000000000000000000000000000000000
000000000000100000100010110000000000000000000000000000
110010100000001000000000010000000000000000000000000000
010000000000000101000011010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000000001000000000000000001000000000000010010000000
000000000000000000000000000011001010000000000000000000
000000000000000111100000001001101010001111110000000000
000000000000000000000000001001011110000110100000000000
000000000000000000000000000101100001000011000100000000
000000010000000000000000001001101011000011010000100100
.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 9
000000000000000111000000010001100000000000001000000000
000000001100000000000010000000000000000000000000001000
000000000000000101000000000101000000000000001000000000
000000000000100000000010100000101000000000000000000000
000000000000000111000010000101101000111100001000000000
000000000000000000000000000000101010111100000000000000
000000000000000000000010100101101000000011110000000100
000000000000000000000010100000100000111100000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000001101000000011110000000000
000000000000000000000000000000110000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
.logic_tile 16 9
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 17 9
000000000000101000000110100000000000000000000000000000
000000000001011111000011110000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100000000000010000001101000000110100000000000
110000000000000000000000000011011000001111110000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000000
000000010000001011000000001001000000000010000010000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000000101000000000010000000000000
000000010010000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
.logic_tile 19 9
000000000000001011000111110111001101000110100000000000
000000000000000111000111110011011110001111110000000000
001000000000001111100010001001011000101000000000000000
000000000100001011100100001101001100100100000000000000
010000000000000001100011010011111001101100000000000000
110000000000000000000110000111101010001100000000000000
000000000000011001100010011011011101101000000000000000
000000000010100001000110001101101001100100000000000000
000000010000000111100111111001001100000110100000000000
000000010000001001000111000001011001001111110000000000
000000010000000000000011101011011011111111000000000000
000000000000001001000100001111111011010111000000000000
000000000000001111100110000101000000000001110100100000
000000000000000111000000000101101111000011110000000000
000000000000100101100110011111011110110000000100000000
000000000001010000100010110101011001111001010000000100
.logic_tile 20 9
000000001100001000000000000000000000000000000000000000
000000000000000101000011100000000000000000000000000000
001011000000010000000000000000000000000000000000000000
000010000110000000000000000000000000000000000000000000
010000000000110000000000010101011110001101010101000000
010000000001110000000010001111111000001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000011010000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001000000000011000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 21 9
000001000000001001100111110000000000000000000000000000
000010000000001111000110000000000000000000000000000000
001000000000001000000011111101111001101000000000000000
000000000000000001000011011011111100100100000000000000
010010100000000011100010110101011001000000110000000000
000001000000001001000110100001011111101000110000000000
000000000000000011100110011101011011101000000000000000
000100000000000000100110001011001001100100000000000000
001000010000000000000110011111101000111000000000000000
000000010000000001000011000111111001110000000000000000
000000001100000011000110000101001101101100000000000000
000000000000000001000000000111111011001100000000000000
000000010000000000000000001101011000111111000000000000
000000001110000001000000000011111100010111000000000000
000000010000000011000110000001100000000001110100000010
000000000000000000000010000001001101000011110000000000
.logic_tile 22 9
000000000000000001100000010101001110111000000000000000
000000000000100001000010000111111011110000000000000000
001100001110001101100110011001101101101000000000000000
000000000000000001000010001001111110100100000000000000
110100000001000111000110001101001111101000000000000000
110000000000101011000011100001001111100100000000000000
000000000000001000000000011001111111000000110000000000
000000000000001011000010000101111001101000110000000000
000000000010001000000000000001100000000001110100000000
000000010000000001000011100101001001000011110001100000
000001110000100101100010000000000000000000000000000000
000000000001010001000100000000000000000000000000000000
000001000000000001000010001101111100001101010100000000
000010000000001001000110010011111000001100000000000000
000000000000000000000010001011000000000001110100000000
000000010000000001000000000011001000000011110000000001
.logic_tile 23 9
000000000000000111000010011001001110101000000000000000
000000000000000001100111111101011100100100000000000000
001000000000001011100110100011101000101100000000000000
000000000000001111000010010111011101001100000000000000
010000000000001001100110111101111100101000000000000000
110000000000000001000110001101101000100100000000000000
000000000000000001000110010101111001111111000000000000
000000000000000000100010001001011101010111000000000000
000000010000000101100110000011011001000110100000000000
000000010000001111000010011011001101001111110000000100
000000010000001001000110011111001101101000000000000000
000000000000001111100011011001011111100100000000000000
000001000000000011000000001111011011110000000100000001
000000100000001111000011010111011000111001010000000000
001000000000000011000000000101000000000001110100000010
000000010000000000000010010101001011000011110000000010
.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
110000000000000000010000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000011110000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 9
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000101000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000001000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 9
000001000000001000000110011101001100101000000000000000
000010000000000001000010001001001111100100000000000000
001000000000000001100000010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
110000000000000000000000001011111101101000000000000000
010000000000000101000000001001101000100100000000000000
000000000000000000000000010011101101101100000000000000
000000000000000000000010000111001000001100000000000000
000000000000000001000000000000000000000000000000000000
000000010000000111100011100000000000000000000000000000
000000000000001011100110101111111001111111000000000000
000000000000000011100000000111101011010111000000000000
000000000000000000000010000001000000000001110100000000
000000000000001001000100000001101001000011110001000000
000000010000000000000110100000000000000000000000000000
000000010000000001000000000000000000000000000000000000
.logic_tile 28 9
000000000000001001100010000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
001000000000001111100110001001111110101000000000000000
000000000000000001000011011001101101100100000000000000
010000000000010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000001100000001011101111101000000001000000
000000000000000111000011001001101110100100000000000000
000000000000001000000011100001101001101100000000000000
000000010000000011000000001111011010001100000000000000
000000000000000000000000011011101101111111000000000000
000000000000000001000010000101101001010111000000000000
000000000000000001000011101111101100001101010100000000
000000000000000000100000000011111000001100000000000000
000000000000001011100000010001100001000001110100000000
000001010000000011000010000001001011000011110000000000
.logic_tile 29 9
000000000000000000000000000000000000000000000101000001
000000000000000000000000000101000000000010000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000001110000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 30 9
000000000000010111100000010000000000000000000000000000
000000000000100000100011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 10
000000000000000000000000000000000000000010000000000000
000000000000000000000011001101000000000000000000000000
001000000000000101000010001011100001000000110001000000
000000000000000000100100000011101001000000100000000000
010000000100000000000010100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000010011010001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000000001000110101000000000000010000000000000
000000000000000000100110011011000000000000000000000010
000000000000000000000111000000000000000010000000000000
000000000000000000000100001111000000000000000000000000
111000000000000011010000001000000000000010000100100000
100000000000000000000000001101000000000000000000000001
.logic_tile 6 10
000000000001001000000110110011100000000000001000000000
000000000000000101000011100000001000000000000000001000
001000000000001000000000000101101001001100111101000000
000000000000000101000000000000101110110011000000000000
010000000000000000000111000101001001001100111100000000
010001000000001001000110110000101010110011000010000000
000000000001000101100110110011001000001100111100000000
000000000000101101100010100000101111110011000000000000
000000000000000000000000000101101000001100111100000001
000000000000000000000010010000001011110011000000000000
000000000000000011100000000011101001001100111101000000
000000000000000000100010010000101011110011000000000000
000000001110000011010000000101001001001100111100000000
000000000000000000100010110000001000110011000000000000
000000000000000000000000000111001000001100110100000001
000000000000000111000000000000001001110011000000000000
.logic_tile 7 10
000001000010000111100110101101011001000110100001000000
000000000000001011100010101111011000001111110000000000
001000000000001101000010110001001011000110100000000000
000000000000001101000010101001011010001111110000000000
110000001010000001100010111101011011000110100000000000
110010000010001011000010111001011000001111110000000000
000000000000001111100110000001001001000110100010000000
000000000000001101000010100001011010001111110000000000
001001000000000000000000000101011001000110100000000000
000000000010001111000000000011001000001111110000000000
000000000000100000000000000111100000000011000100000000
000000000001010000000000001101001111000011010000000010
000000000000000000010111011111100000000011000100000000
000010000000000000000110000101101010000011010000000000
110000000000001001100111010101100001000011000100000000
100000000000000001010010001101101110000011010000000000
.ramt_tile 8 10
000000000000011000000011111101100000000010
000000000000101111000011011001100000000000
001000000000000111100000011001100000010000
000000001010001001000011100101000000000000
000000000000000111100111100011000000000100
000000000000001001100100001101100000000000
000000000000101001000000000011000000100000
000000000001000111000010011001100000000000
000000000000000111100111000101000000001000
000000000010000000100110010101000000000000
000000000000000000000111001001000000000000
000000000000001001000000000001000000100000
000001000000000000000000000011100000000000
000010101100000000000000001001100000001000
010000000000000000000000000011100000000000
110000000000000000000000000011000000000001
.logic_tile 9 10
001000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000010000001000000
000000000100000000000000000011000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000001100000011101000001000011000101000000
000000000000000011000010111101101010000011010000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101100001000011000110000000
000000000000000000000000001101001111000011010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000101110000000010000010000000000000000000000000000
100000001000000000000011110000000000000000000000000000
.logic_tile 10 10
000001000000001111000000001101001011010111110000000000
000110000000000001100011101101101101011011110000000000
001000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000001000011010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000111001001011000000000000000
000000000000000000000011100001011001110000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001001000000000011000100000000
100000000000000000000000000001000000000010000001000001
.logic_tile 11 10
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 10
000000000000010000000000000000000000000000000000000000
000000001000100000000010000000000000000000000000000000
001000000000000001100011000101100000001111000000000000
000000000000000000000000000000100000110000110000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000010000001111101011001111110000000000
000000000000000000000000001111101001000110100000000000
000000001001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010110101100001000011000100000010
000000000000000000000110101011101000000011010000000001
.logic_tile 13 10
000010000000001111100000010000000000000000000000000000
000000000000001111100010000000000000000000000000000000
001000000000000101000110011001001101110011110000000000
000000000000000000000011001001001011010010100000000000
110000000000001001100000011011000000000000000000000000
010010000000001111000010000101100000000001000001000000
000000000000001101000110010001000000000011000001000000
000001000000000001000010000111101010000001000000000010
000010100000000000000111111101001111001100000000000000
000000000000000111000111001111101011100100000000000000
000000000000000111100000000111000000000001000010000100
000000000000000001000000000001100000000000000000000100
000000000000000000000010001001111101000011100010000000
000000000000000001000100000011001001000011110010000000
000000000000000000000011101101000000000000000100000010
000000000000000000000000000101000000000001000000000000
.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 10
000000000000100000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000001000100000000000100000000000000000000000000000000
000100000000000000000110000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000001000000
000000000000000000000000001101100000000001000001000000
000000000000000000000111000000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000000000000001000000001111000000000001000000100101
000000000000000001000000001101000000000000000000000000
000000000000000000000000001111000000000000000000000100
000100000000000000000000001011000000000001000000000110
.logic_tile 16 10
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000001000000110001101011101000000110000000000
000000000000000001000000001011111001101000110000000000
010000000000000001100111011001011011101000000000000000
000000000000000001010110001101101101100100000000000000
000000101110000000000110010000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000011100000000111011100111000000000000000
000000000000000000000000000111001010110000000000000000
000000000000000011000111010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000011000000001011001010101000000000000000
000000000000001111000000001101001110100100000000000000
000000000000000000000000001001100000000001110100000000
000000000000000000000000001101001011000011110000000010
.logic_tile 17 10
000011100000001001000000001101011100101000000000000000
000000000000000001100010001001011100100100000000000000
001000100000001001100110010101001001101100000000000000
000001000000000001000010000111111000001100000000000001
010000000000000011100010000000000000000000000000000000
000000000000001001110010100000000000000000000000000000
000000000001000000000110010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000001000000001011000010001001111110101000000000000000
000000100000001111000100001001101010100100000000000000
000000000000000000000011000101101011111111000000000000
000000000000000000000000000001101011010111000000000000
000010100000001000000000000011000001000001110100100000
000011000000001111000000000001101000000011110000000000
000000000000000000000000000011011010001100000100000000
000000000000000011000000001101011100101101010000000000
.logic_tile 18 10
000000000000000011100110011011111010101000000000100000
000000001010000001000011011111001010100100000000000000
001001000001011111100011011101101011101000000000000000
000000100000101111000110001101111000100100000000000000
010000000001000011100111110001111001000000110000000000
000001000000000000000110000001101001101000110000000000
000000000000001001100011010001001100111000000000000000
000000000010001111000110000001111011110000000000000000
000000000000001000000000010000000000000000000000000000
000000000001010101000011000000000000000000000000000000
000000000000000101100000001011011000101000000000000000
000000000000000000000000001101001000100100000000000000
000000000000000001100000001001000000000001110100000000
000000000010000000000000000101101110000011110000000001
000000000000000000000010000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
.logic_tile 19 10
000100000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000000111100000000000000000000000000000000000
000010100100000000000000000000000000000000000000000000
010100000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001100001000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 10
000000000000000111000000001101111110101000000000000000
000000000000000000000000001101001010100100000000000000
001000000000000001100110001111101110101000000000000000
000000000000000000000000001001111011100100000000000000
010000000000101111000110000000000000000000000000000000
000000000001010001000010000000000000000000000000000000
000000000000001011000110000101111101101100000000000000
000000000000000111000000000001001000001100000000000000
000100000000000001100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001111000000001111111111111111000000000000
000000000000001011000000000011101001010111000000000000
000100000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000001111100110100101000000000001110100000000
000001000000001111000100000101101100000011110000000000
.logic_tile 21 10
000010100000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000001001010001111000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000001010000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000001000011100000000000000000000000000100000001
000000000000100000000000000001000000000010000001000000
000000000000000000000000000000000000000000000110000100
000000000000000000000000000101000000000010000000000000
000010000000000000000000001000000000000000000110000001
000001000000000000000000000001000000000010000000000100
000000000000000000010000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
001001000000000101100110000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
110000000001010000000000001001111000101000000000100000
010000000000000000000000000001101001100100000000000000
000000100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001010000100011100000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
.logic_tile 23 10
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100110000000000000000000000000000000000000000000
000100000001000000010000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
.logic_tile 24 10
000000000000000000000000010000000000000000000110000000
000000000000000000000011011001000000000010000000000000
001001000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000100000000000000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001100000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000000
000010000000001000000000000000000000000000000000000000
000011000000001101000000000000000000000000000000000000
.ramt_tile 25 10
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 10
000000000000001000000111000001111001101100000000000000
000000000000000001000100000111101001001100000000000000
001000000000000001000010110000000000000000000000000000
000000000000000000100110000000000000000000000000000000
010000000000010011000010000111111010101000000001000000
110000000000101001100100000101011101100100000000000000
000000000000001000000011010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000001010001000010011001001011101000000000000000
000000000000100000100011011111101100100100000000000000
000100000000001000000000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000000000000000111100000001001001101111111000000000000
000000000000000000100000001101111111010111000000000000
000000000001001000000110000001000001000001110101000000
000000000000100111000000000011001010000011110000000001
.logic_tile 27 10
000000000000000000000010000101101000101100000000000000
000000000000000111000111100011011101001100000000000000
001000000000000000000000001001101110101000000000000000
000000000000000000010011011101101110100100000000000000
010100000000001001100010001011011111111111000000000000
010100000000000001010100000011011101010111000000000000
000000000000000001100000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000110001011000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000011001001011101000000000000000
000000000000000001000010001101011111100100000000000000
000000000000101111000000000101000001000001110100000000
000000000001001011100000000101001010000011110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
.logic_tile 28 10
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000000000000000000001101111101111000000000000010
000001000100000000000000001011001111110000000000000000
000000000000000001000000010000000000000000000100000100
000100000000000000000011001001000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 10
000000000000000001100011000011101101111111000000000000
000000000000000001000110011001111011010111000000000000
001000000000000000000110011111111010101000000000000000
000000000010000000000010001001101101100100000000000000
010000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000011100110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101011010101100000000000000
000000000000000000000000000001001100001100000000000000
000000000000100000000110100001100000000001110100100000
000000000000000000000100001001101000000011110000000000
.logic_tile 30 10
000000000000000000000010101001011000101000000000000000
000000000000000000000010001111101101100100000000000000
001000000000000011000111000000000000000000000000000000
000000000000001001100100000000000000000000000000000000
010000000000001001000110011001111011101000000000000000
010000000000000001100010001111111101100100000000000000
000000100000001111000011000001101011101100000000000000
000001000000000001100110011111001010001100000000000000
000000000000000000000000011001111111111111000000000000
000000000000000000000011111101111111010111000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000000000000000011011100000000011000000000000
000000000000000000000011110101000000000010000001000000
000000000000000000000110010101000000000001110100000100
000000000000000000000011110101101011000011110000000000
.logic_tile 31 10
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000100100000
000000000000100000000000001011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 11
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000001011110000100000000000000
000000000000000000000000001011111001000000000000000010
.logic_tile 5 11
000000000000000000000000000000000000000000000101000000
000000000000000000000000000011000000000010000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000011000000000000000000000010000100100000
010000000000000000100000000101000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000000000000000000000010001000000000000000000100000000
000000000000000000010000000001000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 11
000000000000000000000110000111100000000000001000000000
000000000000000000000011100000100000000000000000001000
001000000000001001100110010000000001000000001000000000
000000000000000001000010000000001101000000000000000000
010000000000000000000000000000001000001100111100000101
010000000000000000000000000000001101110011000000000001
000000000000000000000000000000001000001100111100000001
000000000000000000010000000000001001110011000000000001
000000000000000000000000010000001001001100111110000000
000000000000010000000010000000001000110011000000000000
000010100000000000000110000000001001001100111110000001
000000000000000000000100000000001000110011000000000001
000000000000000000000000000000001001001100111100000000
000000000110000000000000000000001001110011000000000011
110000000000000000000000000000001001001100110100000010
100000000000000000000010110000001001110011000000000011
.logic_tile 7 11
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 11
000000000000000111100000001000000000000000
000000010000010000100000001001000000001000
001000000000000111100011111000000000001000
000001000000100000000011101001000000000000
000000000000000111000000001000000000000100
000000000000000000000000000101000000100000
000000100000000111000000000000000000101000
000001000000000111000000000001000000000000
000010100000101000000000000011100000000001
000001000001000111000000000011100000000000
000000000000000101100010101111100000000010
000000000000001001000000000001000000010000
000001000000000101000000000011100000000000
000000000000000000000000000101000000010000
110000000000000001000000001111000000001100
010000001110000000000000000101000000000000
.logic_tile 9 11
000000000000000000000000000000000000000010000000000001
000000000000001011000000000001000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000100000001000000000010001000000000000000000100000000
000000000000000000000100001011000000000010000000100000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
110000001110000000000000000000000000000000000000000000
100000001000000000000000000000000000000000000000000000
.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000010
.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000001000000000011011000001100000010000000
000001000000000000100000000101101101101100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000001000000000111010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 13 11
000000000110101011100010000011111000000011110001000000
000000000000010011000011010101101000000011100000000000
001000000000010101000011110011011011001100000000000000
000000000000000111100010000011111001101100000000000010
010001100000001111000010000101001011001100000000000000
010000100000001111000111110111101100101100000010000000
001000000000001111100111100011011010001100000000000000
000000000000000001100111010011011110101100000000000000
001000000000001011100000010001001011001100000000000000
000000000000001011000011000111001000101100000000000000
000010100000000000000011100101111010001100000000000000
000000000000000011000000000011011111101100000000000000
000000000000000011100110001001011011111100110100000000
000000000111011011000011001001101110111110110010000000
000000000000000001000000001101001111111100110100100010
000000000010000000100010011101111111111110110000000001
.logic_tile 14 11
000000000000001011100111010111011100110000000000000000
000010001000000111100011100001001111010000000000000000
001000001001011101100110010101100001000000100000000000
000000001100100001000010000111001011000000110000100000
010000000110101111100011011001011011101000000000000000
010000000001000001100011111101001110100100000000000000
000000001110001101000111001011111101111100110101000000
000000000000001011100011001101101111111110110000000000
000000000110000000000111011011011000111100110100100000
000000000000000111000010000001101100111110110000000000
000000000000001001000000000011001010101111110101000010
000000000000001111000010010101111011111111110000000001
000010100000001000010111101011001000111100110100000000
000001000000000101000000001001111100111110110000000010
000000000000000111000000001011101011111100110100000000
000000001100000000100011101001101111111110110000000001
.logic_tile 15 11
000000000000001001100011010111011000011110000000000000
000000000000001111000111111011111000011101000000000000
001000000001001000000011110111001010101000000000000000
000000000000101011000010001001001100100100000000000000
010000000000001111100010110101100001000000010000000000
010000000000000001100110000011001101000000000000000000
000000000000001001100011101111011000101000000000000000
000000000000000111000000001011101110100100000000000000
000000000000001001000011111101001011000011010000000100
000000000000001011100111100111011100000011000000000000
000000000000001101000110001101111000101110000000000000
000000000000000111100010010011111001011110000000000000
000000000000001111000111110011011111010110000000000000
000000000000001111100011000111101011110110000000000000
001000000000000101000000010101101011110011110100000000
000000000000001011100011110001011111010011110010000000
.logic_tile 16 11
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000100000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
100000000101000000000000000000000000000000000000000000
000100000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000100001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000100000
000000000010010000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
.logic_tile 17 11
000000100000001011000111101011111010000010000000000010
000001000000011111000111100001101011000011000000000000
001100000000001111100000000000000000000000000000000000
000101000000000011000000000000000000000000000000000000
110000000000000000010110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000001000000000000001111100101000000000000000
000000000000000001000000000001001001100100000000000000
000000000000000000000011001001001100101000000000000000
000000000000000000000000000001011000100100000000000000
000000001100000000000010000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000001110000000000000001000000000000000000100000000
000000000110000000000000000001000000000010000000100000
.logic_tile 18 11
000000000000100000000110010000000000000000000000000000
000000000001010000000011100000000000000000000000000000
001000001110000101100111111111001100111000000000000000
000001000000000000100010100001011001110000000000000000
010000100000000001100000011101111000101000000000000000
010000000000000000000010001101111111100100000000000000
000000000000000000000110000011101111000000110000000000
000001000000000000000010000011111101101000110000000000
000100000001000011000000010000000000000000000000000000
000000000000100000110011000000000000000000000000000000
000000100001100001100110011001111101101000000000000000
000101000000001001000011111011101000100100000000000000
000000000000000111000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000001110101000000
000000000000000000000000000011001011000011110000000000
.logic_tile 19 11
000000000000000111100000001001011000101000000000000000
000000000000000000100000001111011111100100000000000000
001000000000000001110111100011001011101100000000000000
000000001010000000000000001011001010001100000000000000
010000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000001011100011100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000100000000000000000111101111011111111111000000000000
000000000000000111000100000101011111010111000000000000
000000000000000000000110011011111011101000000000000000
000000000000000000000010011011111111100100000000000000
000101000000001001100111100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000110010111000001000001110100000100
000000000000010000000011110101001000000011110000000000
.logic_tile 20 11
000000000000000011100000001001111101101000000000000000
000010000000000000100000001101111100100100000000000000
001001000000001000000010100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000001001000110000000000000000000000000000000
000000000000000001010000000000000000000000000000000000
000000000000001000000110011101001111111000000000000000
000000000110100011000010000101001011110000000000000000
000000000000001000000000001001001111101000000000000000
000000000110001011000000001101001000100100000000000000
000000000000000001000010000000000000000000000000000000
000001000100001001100000000000000000000000000000000000
000000000000000011100000000001111101000000110000000000
000000000000001001000000000011101011101000110000000000
000000000000101000000000001101000000000001110100000100
000000000001000001000000000111101010000011110000000000
.logic_tile 21 11
000000000000000011100110001001011001101000000000000000
000000000000100000100010110111001100100100000000000000
001000000000000011100000001101000000000001000001000110
000000000000000000100000000011100000000000000000000000
110000000000101000000010000000000000000000000000000000
110000000001000001000000000000000000000000000000000000
000000000000001101100000001111111011111000000000000000
000000000000000001100000000111101010110000000000000000
000000000000000000000000000001011101000000110000000000
000000000000000000000000000111001110101000110000000000
000000000000001011100000000001000000000001110100000100
000000000000001011100000001001101010000011110000000000
000000001010000001000010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000001100111000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 22 11
000000000000010101100111110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
001000000001010001100111100011101101111000000000000000
000000000000100000000111000001011000110000000000000000
010000000010001101100000000000000000000000000000000000
010000000010001111000000000000000000000000000000000000
001000000111001000000110010000000000000000000000000000
000000001010100001000010000000000000000000000000000000
000000000000000011000000011101011110101000000000000000
000000000000001111100011001101011010100100000000000000
000000000000001000000110000001101101000000110000000000
000000000000001001000000000011101101101000110000000000
000000000000000001100000001001011000101000000000000000
000000000000000000000000001101111100100100000000000000
000000000100000000010000001111000001000001110100000000
000000000000000000000010010101001011000011110000100000
.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000111000000000010000010000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 24 11
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000001000000
001000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000001000000000000000000000000000000000101000100
000000000000100000000000000111000000000010000000000100
.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 11
000000000000000111100000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000100100010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000000011000000000010000001100000
.logic_tile 27 11
000000000000010011100011100111000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000000111100000000101000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000001000000011100000000001000000001000000000
000000000000001011000100000000001110000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101000000000000000000000
000001000001101000000111110101000000000000001000000000
000010000000001111000110110000001101000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101000000000000000000000
000011100000000000000000000101000000000000001000000000
000011100000000111000000000000001100000000000000000000
000010100000000011000000000101000000000000001000000000
000001000000000000100000000000101001000000000000000000
.logic_tile 28 11
000000000000011111100111110001100000000000001000000000
000000000000000111000111000000000000000000000000001000
000000000000001111100000010000000000000000001000000000
000000000000001111100011100000001000000000000000000000
000000000001110000000000000000000000000000001000000000
000000000001010000000011100000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000001000000100000000000000000000001000000001000000000
000010100000010000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000101110000000000000000000
000001000000100000000000000000000000000000001000000000
000010000001011111000000000000001000000000000000000000
000010000000000000000000000001100000000000001000000000
000000000000000000000000000000101011000000000000000000
.logic_tile 29 11
000010100000001011100111101011001001111111000000000000
000001000100001111100100001011111011010111000000000000
001100000000000000000110011001111000101000000000000000
000000000000001001000011111001011000100100000000000000
010000000000001011000011100000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000001011000110010000000000000000000000000000
000000000000001011100010000000000000000000000000000000
000001000000000001100010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000000000000000101011010101100000000000000
000000000000000000000010010001001010001100000000000000
000000000000000000000000001011011010101000000000000000
000000000000000000000000001101101000100100000000000000
000000000000000001100000000111100001000001110100000000
000000000000000000000000000011001011000011110000000100
.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 12
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000100000000001011110011000000000000
000000000000000001000011000000001001001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000000111100000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000111000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
.logic_tile 5 12
000000000000000000000010001001111001000010000000000000
000000000000000000000010010001011001000000000000000001
001000000000001101100110111111001000010000000000000000
000000000000000101000010100011011110000000000000000010
110000000000000000000000000000000000000010000000000000
010000000000000000000000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000011110000000000000000000000000000
000000000000000001100000010000001100000011110000000000
000000000000000000000010000000000000111100000000000000
000000000000000111000000000000000001011010010100000000
000000000000001101000000000000001101100101100000000110
110000000000000000000000000011100000001111000100000000
100000000000000000000000000000101001110000110010000000
.logic_tile 6 12
000000000000010101000010000101100000000000001000000000
000000000000000000100110000000101111000000000000001000
001000000000000000000010000101101000001100111100000000
000000000000000000000100000000101011110011000001000000
110000000000100001000010100011001001001100111100000000
010000000000001101100110110000101101110011000000000001
000000000000000101000011110001001000001100111100000000
000000000000000101000010100000101010110011000000000100
000000000000000000000110100101101000001100111100000000
000000000000000000000111000000001010110011000000000001
000000000100000000000000000101101001001100111110000000
000000000000000000000011000000001001110011000000000000
000000000000000000000111000001001000001100111110000000
000000000000000000000000000000101011110011000000000000
110000000000000011000000000111101000001100110100000000
100000100000000000000000000000001000110011000000000001
.logic_tile 7 12
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000000011000000000010000000000010
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000010
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.ramt_tile 8 12
000001000000000000000110101011000000000000
000000100000101011000000000101100000000000
001000000000000101100111100011000000001000
000000000000000111000000000101100000000000
000100000000001111100000001001100000000110
000100001110001111100000001111000000000000
000000000000000111100000001111100000000010
000000000000000000100000000011000000000000
000000000001010001000110110111000000000001
000000000000100000110010100101000000000000
000000000000000011100000011001000000000010
000000000000000000100010101001000000000000
000010100000001011100000000001000000000010
000001001110000101000000000111100000000000
010000000000000101100111000011100000000010
010000000000000000000100000011100000000001
.logic_tile 9 12
001000000000000000000000001000000000000000000100100000
000000000000000000000000000011000000000010000000000000
001100000000000000000000011000000000000000000100000010
000000000000000000000010111011000000000010000000000000
000000000000000000000010000000000000000000000100100000
000000000000000011000000001101000000000010000000000000
001000000000000001000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000000100000000000001000000000000000000100000000
000000000001010000000000001001000000000010000000100000
000000000000000001000111000000000000000000000100000000
000000000000000011000100001111000000000010000000100000
000000000000000000000000001000000000000000000100000000
000000000000000000000010010101000000000010000000100000
110000000000000000000000001000000000000000000100000100
100000000000000000000000000011000000000010000000000000
.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000001100000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100001
000000000000000000000000000101000000000010000000000000
110000000001010000000000000000000000000000000000000000
100010000000000000010000000000000000000000000000000000
.logic_tile 11 12
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000001111000000000010000000000100
000000000000000000000010000000000000000000000101000010
000000000010000000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000100000001101000000000000000000000000000000000000
000000000001110111000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001111110001100000000100000
000000000000000000000000000101001000001000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 13 12
000000000000000111000110011111001001000011010000000000
000000000000000001100011100001111011000011110000000000
001000000000000000000011110000000000000000000000000000
000000001110000111000111100000000000000000000000000000
010000000000001000000010000101001011001000000000000000
110000001000010001000110111111101101001100000000000000
000000000000001000000110001001100000000000010000000000
000000000000001111000010111011101000000000110000000000
000001000000000111000111010011001100110011110000000000
000010000000000111100010000011011001010010100000000000
000000000000001111100110011111001111000011010000000000
000000001110000001000010001101011110000011000000000000
000000101110000011000010011101111000101000000000000000
000001000110000000100111011101011000100100000000000000
000000000000001000000000001011101100110011110100000001
000000000000000101000000000011011111010011110000000010
.logic_tile 14 12
000000000000001001000010010011001011110011110000000000
000000001000001001100110000001011101010010100000100000
001000000000000001100110000011001101110011110000000000
000010000000001011000010010101101111010010100000000000
110000000010001000000000011001100000000000000000000000
110010100000001001000011001111100000000001000000000000
000010000000000001100110000101100000000000100000000000
000001001010000000000010100101001000000000110000000000
000000000000000011100000011101101001111111000000000000
000000000000001111000011010011111001010111000000000000
000000000000001011100111011111100001000001000000000000
000000001110000111000110100111001101000011000000000000
000000000000001000000111000001100001000000100000000000
000000000000000011000000000001001011000000110000000010
000000000000001011000010110001101001111100110100000000
000000000000000111000010100111011100111110110000000000
.logic_tile 15 12
000000000000000000000010101111100000000000010000000000
000010000010001111000010001101101100000000110000000000
001000001110000011100110010001011101110011110000000000
000000001000000011100011001011011011010010100000000000
010000000000001001100011000101011011001000000000000000
010010000000000001000010111011101010001100000001000000
000000000000101001100110010111101010000100000000000000
000000000001010001000010001111011001001100000000000000
000000000000001111100111000011101011000011010000000000
000000000000000011000111100111001011000011110000000000
000000000000001001000000001001111110011000000000000000
000000000000000111100011111001011110010100000000000000
000000000000000011100000001011000000000011100010000000
000000001010001001000010001001001000000011000000000000
000000000000000111000011111101011101110011110100000001
000000000000000000100111100001001100010011110000100000
.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000000000000000001111011101000111100001000000
000000000000000000010000000001111111000111010000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000010000000000000
000000000000000000000000001001101000000011000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000100000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
.logic_tile 17 12
000000001110000001100111001001011100101000000000000000
000000000000000000000000001101101010100100000000000000
001100001110001000000010001011011100101000000000000000
000100000000000001000100001101101110100100000000000000
110000001100001011010000000000000000000000000000000000
110000000000000001100010010000000000000000000000000000
000000000000000001100110010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000000010101011101111000000000000000
000000000000000011000010110101111010110000000000000000
000000000110000011100010001011001101000000110000000000
000000000000000111000000001001101011101000110000000000
000000000000001000000010000000000000000000000000000000
000000000000000011010100000000000000000000000000000000
000001000000000000000000000001100000000001110101000010
000000100000000000000000000101001000000011110000000000
.logic_tile 18 12
000000000000000111100110000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101100000001101001100101000000000000000
000000000000000000100000000011101111100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000100000000000111000000010011101010101000000000000000
000100000000000000000011010001101111100100000000000000
000001000000000000000000010000000000000000000000000000
000010101110000000000011010000000000000000000000000000
000000000000000001100000000101111110000010000000000000
000000000000000000000000000001001001000011000000000100
.logic_tile 19 12
000010000000000111000111110001011110101100000000000000
000001000000010111000111001101111101001100000000000000
001000000000001000000000011001001100101000000000000000
000000000000001011000010001101001111100100000000000000
010100000000000001100010001001001111111111000000000000
010000000000000001000000000011011001010111000000000000
000000000000000000000000011001101110101000000000000000
000000001110000000000010001101001010100100000000000000
000100001000000000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000001011011000000000000000000000000000000000000
000000000000001001000110000111000000000001110100000000
000000000110000001100010011111001010000011110001000000
000000000000000000010000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 20 12
000010000000001011100111010101111001101100000000000000
000000000000000001100011111101011010001100000000000000
001000000000000000000111110000000000000010000001000000
000000001000000000000010100111000000000000000000000000
010000100000000001000111000000000000000000000000000000
010001000000010000100000000000000000000000000000000000
000000000000000001100110011011111110101000000000000000
000000000000000001000010001011101001100100000000000000
000000000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100110010001101011111111000000000000
000000000000000000000010100011101101010111000000000000
000010000000101000000000001001011100101000000000000000
000001000001010011000000001101001010100100000000000000
000000000000000011000000000001000001000001110100000000
000000000000000000100000001011001011000011110000000010
.logic_tile 21 12
000010000000001000000010010000000000000000000000000000
000011101100001111000111110000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
110000000000000000000010001101101000101000000000000000
110000000000000000010100000101011000100100000000000000
000000000001001101000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000001010000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
.logic_tile 22 12
000000000000001001100111000001111000101100000000000000
000000000000000001000010000111011011001100000000000000
001000000000000011100111011001111000101000000000000000
000001000000001001000111111011101100100100000000000000
110000000010000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010111101101001111111000000000000
000000000000000000000010001111111101010111000000000000
000000000000000001100111100000000000000000000000000000
000000000100000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001100011001001001100101000000000000000
000000000000000000100100001111111001100100000000000000
000000000000000000000110000001000001000001110100000000
000000000000000000000011000001001011000011110000100000
.logic_tile 23 12
000000000000001111100111101000000000000010000000000000
000000000000001011100110000011000000000000000010000010
001000000000000001100110000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000101100000111100110000000000000000000000000000000
000000000010100000100010010000000000000000000000000000
000000000000001000000110010111011001101100000000000000
000000000000000001000010000001111010001100000000000000
000000001000000000000000000101011101111111000000000000
000000000000001111000000000001101011010111000000000000
000000000000000001000110101001001101101000000000000000
000000000000000111100100001001101100100100000000000000
000000001010000000000010001001011100101000000000000000
000000000000000000000000001101111010100100000000000000
000000000010010000000000001101000001000001110100000100
000000001100100000000000001101101000000011110000000000
.logic_tile 24 12
000000001100000000000111000000000000000000000000000000
000000000000000101000110000000000000000000000000000000
001010100000000000000000000001011010101100000001000000
000001000000000000000010111001011101001100000000000000
110000000100000111100000000000000000000000000000000000
100000000000000000100010010000000000000000000000000000
000000000000000000000111110001011111111111000000000000
000000000000000000000111110111101011010111000000000000
000000000000100000000110000101011101101000000000100000
000000000000000000000000000101101110100100000000000000
000000000010000111100000001001101110101000000001000000
000000000000000000100000001101111001100100000000000000
000000000001111000000011100000000000000000000000000000
000000000001101011000000000000000000000000000000000000
000000000000001011100000001000000000000000000100000000
000000000000001101100000000111000000000010000001000000
.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000100000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000010100110000000000000000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001011000010110000000000000000000000000000
000000000000000000000111011101001100101000000000000000
000000000000000000000111111111011111100100000000000010
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000100000000000000000111100000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000010001001100001000001110100000000
000000000000000000000000001101101010000011110001000000
.logic_tile 27 12
000000000000000111000000000111100000000000001000000000
000000000000000000000010000000001011000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000001100000000000000000000
000001000000000000000010100111100000000000001000000000
000010000000001011000100000000001001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000010000000000000000001000000000000000000000
001010100010000111000000000000000001000000001000000000
000101001100000000000000000000001101000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000111000011010000001110000000000000000000
000100000000000011000000000000000000000000001000000000
000100000000010001000000000000001110000000000000000000
001000000001000000000000000000000000000000001000000000
000000000000100111000000000000001010000000000000000000
.logic_tile 28 12
000000000000000011100011110001100000000000001000000000
000000001110000000000011110000101111000000000000010000
000000000000010111000111110101100001000000001000000000
000000000000100000000011110000101000000000000000000000
000000001001010000000000000001100000000000001000000000
000000000000100000010000000000101101000000000000000000
000000000000010000000111100101100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000100000011000000010000000001000000001000000000
000100001110000000000011000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000100000000010100000000000000000001000000000
000000000000010000000100000000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 29 12
000100000000000111100000010101100001000000001000000000
000000000000000111100011110000001000000000000000001000
000000000000000111000010010001000000000000001000000000
000100000100001001000111110000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000001010000000000010000000101001000000000000000000
000000000000001101100000000011100001000000001000000000
000000000001000111100000000000001000000000000000000000
000000000000001000000011100011100001000000001000000000
000000000000001101000111100000101010000000000000000000
000000000000000001000011000011000001000000001000000000
000000000000000011100100000000101100000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000010000000011000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 30 12
000010000001001000000000000000000000000010000110000010
000001000000100001000010000001000000000000000000000100
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 13
000000000000000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000001101000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
.logic_tile 5 13
000000000000000000000000000000000000000000000100000100
000000000000000000000010000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000111000000000010000000000000
000000000000000000000000010000000000000010000100000010
000000000000000000000011001011000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
.logic_tile 6 13
000000000000000011100000001000000000000010000000000000
000000000100001001000000000001000000000000000000000000
001000000000001001100000001000000000000010000000000000
000000000000000001000000001101000000000000000000000000
010010100001010000000011101000000000000010000000000000
110001000000000000000000001101000000000000000000000000
000000000000000000010110011000000000000010000000000000
000000000000000000000010000001000000000000000000000000
000000000001000000000000000000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000011010111000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
.logic_tile 7 13
000000000000000001000010000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001001001000000010000001000000
010000000000000000000000001011011101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000010000010000000
000000000000000000000110001011000000000000000000000000
000000000000000011100000001000000000000000000100000000
000000000000000000100010000011000000000010000010000010
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000001011000000000010000000100000
.ramb_tile 8 13
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100100000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 13
000000000000100000010110101101001111110011000000000000
000000000001010000000100001101101100000000000000000010
000000000000000001100011110111000000000000110000000000
000000000000000000000010111111001010000000000000000000
000001000000000001100111110000000000000010000000000000
000000100000001011000111010011000000000000000000000100
000000000001000011100010000000000000000010000000000000
000000000000000000100100001001000000000000000000000100
000000000000101000000011011011111000110000000000000000
000000100001011011000011010101001010000000000000000000
000011100000000001100111000011001011110011000000000000
000010100000001001100000001011111101000000000000000000
000000000000001001100111100111111001110011000000000000
000000000000001001100110011111111001000000000000000000
000000000000000000010000010000000000000010000000000000
000000000000000000000010010111000000000000000000000100
.logic_tile 10 13
000011000001000001100111111011011011110011000000000000
000001100000100000000111001111011110000000000000000000
001000000000000000010000011101100000000011000000000000
000000000000000000000010101011000000000000000000000000
110000001100001011100110000000000000000010000000000000
010000000000000001000000000111000000000000000000100000
000000100000001111100111110101101010110000000000000000
000001000000000101100011101001101000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000001000000000000000111001101011000100000000000000010
000000100000000000000100000101111010000000000000000000
001000000001000011100000000000000000000000000100100000
000000000000000000100000001001000000000010000001000000
000000000000000011100110100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
.logic_tile 11 13
000000000110000000000111000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100111000001000000000001000010000001
000000000001010000100100000001100000000000000010000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000011000000000011000010000000
000000000000000000000100001101101010000001000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 13
000000000000000001000000001001100000000001000000000000
000000000000000000100010000011000000000000000000000000
001000000000001001100010100101011110001100000001000000
000000000000000101000100000001101011001000000000000000
010000000000000111100110111001100000000001000000000000
010000000000000000100110000011100000000000000000000000
000000000000001001100000011000000000000010000000000000
000000000000000101000010001011000000000000000000000100
000000000001000011100000000011111111101101010100000000
000000000000000000100000000101001000001100000010000000
000000000000000111000110101101100000000000000100000000
000000000010000001000000000101000000000001000000000000
000000000000000000000000000011011011101101010100000000
000000000000000000000000000101011000001100000000000000
110010000000001011000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
.logic_tile 13 13
000000000000000111000010101001011010001000000000000000
000000000010001011000111011001101010001100000000000000
001000000000001001100011100111011101101000000000000000
000001000000000011000010010101001100100100000000000000
110000000001010001100000001101011011001111110000000000
010000001010101001000010001101111101000110100000000000
000000000000001111100011110000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000010001111001000011010000000000
000000000000000000000011000001101010000011110000000000
000000000000001001000000010001000000000000010000000000
000000000000001011000010000101101111000000110000000000
000000100000001111000010000001000000000001000000000001
000000000000000111100011101111000000000000000010000000
110010100000000000000010001111111000101101010100000010
100001000000001111010100000111101110001100000000000000
.logic_tile 14 13
000000000000000101000010000111001101101000000000000000
000000000000000111000111011001001010100100000000000000
001000000001000011100111001111101100000011100000000000
000001000010001001000100000101001111000011110000000000
110000000000001001100010111101100000000000000000000000
010001000000000101000010001111000000000001000000000000
000000000000001011100000001001001011110100000000000000
000000000000001011100011001011101111110000000000000000
000000000000001111000000010011101011110011110110000000
000000000000000001000011011101001110010011110010000100
000000000000100101100010001111101111001111110101100000
000000000001010000000000000001011001101111110000000001
000100000000001000000110011101101010111100110100000000
000000000000001111000011000101111000111110110000100000
000000000001000001000110100111111000001111110100000010
000000000000000000000010100001001001101111110010000000
.logic_tile 15 13
000001000000000001100111010111000000000010000001000000
000000000000001001000011001101000000000000000001000000
000000000000000000000111101101100001000011000000000000
000000000000001001000100001001001101000001000000000000
000000000000001000000111000001011101001111110000000000
000000000000000001000100000001101100000110100000000000
000000000000000001000000011111100000000001000000000000
000000000000000000100010001101100000000000000000000000
000000000000100111100010000111000000000000000000000101
000000000001010101000111101001100000000001000000100010
000000000000001111100010100111001101110011110000000000
000000000000000111100000000101011110010011110000000000
000000000000000011100110001011000000000010000010100000
000000000000000101110011100001001100000000000000100000
000000000000000000000111000111000000000000010000000000
000000000000000011000000001011101000000000110010100000
.logic_tile 16 13
000000100000000000000000000000000000000000000000000000
000000100000100001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000110010011000001000000010000000000
000000000000001001000010000001001011000000110000000000
000000000000000000000010110011000000000011000000000000
000000000000000000000110101011101011000010000000000000
000100000000000101100011010000000000000000000000000000
000000001110000000100010110000000000000000000000000000
000100000001010000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001011101010101100000000000001
000000000000000000000000001101011010111100000000000000
.logic_tile 17 13
000000000000000111000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000111100000000011000000000100
000000000000000000000000000001101010000001000000000000
110000000000000000000000001111000000000001000000000000
000000000000001101000000000101000000000000000000000001
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000110000000
000000000000000111000000001001000000000010000000000010
000000000000000000010010000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 18 13
000000000000001001000000000001011101101000000000000000
000000000000000001000000000011001011100100000000000000
000000000000000000000011100011011101101000000000000000
000000000000001001000000000001001001100100000000000000
000000100000000001000000000011001100000010000000000000
000000000000000000100011000101101000000011000000000000
000000000000000001100011110000000000000000000000000000
000000000000000000010010000000000000000000000000000000
000000000000000001100111101011011011000010000000000000
000000000000001111000000000001111010000011000000000000
000100100000001011100000000001111111101000000000000000
000100000000101011000000001101001001100100000000000000
000000000000000000000000001101011111101000000000000000
000000000000000000000000000001101011100100000000000000
000000001110001011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 19 13
000000000000000000000000010000000000000000000000000000
000000100000001001000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110011101001100101000000000000000
110000000000000001000010001101001000100100000000000000
000000000000001111000110001001011111101100000000000000
000000000000000001000000000011101010001100000000000000
000000000000000111010010001101001101111111000000000000
000000000000000000000100000101011011010111000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000001110000101000100000000000000000000000000000000
000000000000000011000000000101000000000001110110000000
000000000000000000100000000111101011000011110000000000
.logic_tile 20 13
000001000000100000000000011101001111101000000000000000
000000000000010000000011001101111110100100000000000000
001000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000100000000
010000000000000000000010001001000000000010000000000000
000010000000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000000100000000011100000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
.logic_tile 21 13
000000000000001101000110011111111011111111000000000000
000000000000000001100010001001101011010111000000000000
001000000000000001100111100000000000000000000000000000
000000001110000111000011000000000000000000000000000000
011000000000000101000000000101011000101100000000000000
000000000000000000100010010101111000001100000000000000
000000000001001011100110001011111000101000000000000000
000000000000101011000000001011101000100100000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000110011101101101101000000000000000
000000000000000000000010101011001010100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000010001000001000001110100000000
000000000000000000000010111001101000000011110010000000
.logic_tile 22 13
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000010000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000001000001
000000000000010000000010000001000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 13
000010000000001000000000000000000000000000000000000000
000001000000000011000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000100000000000000000000000000000000000010000000000001
000100000000000000000000000001000000000000000000000001
000000000000000111100000001000000000000010000001000000
000000000000000000000000000011000000000000000010000000
000000000000000000000000000000000000000010000000000001
000000000000000000000000001001000000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 13
000000000000000000000111011000000000000000000100000000
000000000000000000000011000101000000000010000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000000000000000000000001001000000000010000000000000
.logic_tile 27 13
000000000000000000000000000000001000111100000000000000
000010100000000000000000000000000000111100000000010000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000001110000000000000000000000000000000000000000000
000000001110000000000000000000000000000010000000000000
000000000000000000000000000111000000000000000001000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 13
000000000000000011100110000000001000111100000000000000
000000000000000111100011100000000000111100000000010000
001000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001010100011100000000000000000000000000000000000
010000000001000000100000000000000000000000000000000000
000000000000000000000110011101011100101000000000000000
000000000000000000000010001011001101100100000000000000
000000000000010011100111000001001101000000110000000010
000001000000100111100000000001011011101000110000000000
000000000000000000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110101001101100101000000000000000
000000000001010000000100001101101100100100000000000000
000000000000000000000000001111000000000001110100000010
000000000000000000000000001101101001000011110000000000
.logic_tile 29 13
000000000000000111100000000111000001000000001000000000
000000000000001001100010000000101001000000000000010000
000000000000001000000000010111100000000000001000000000
000000000000001011000011110000001000000000000000000000
000000000000011000000000000011000001000000001000000000
000000000000001111000000000000001000000000000000000000
001000000000000000000000000001000001000000001000000000
000000000000000000000011000000001011000000000000000000
000000000000000001000000000000000000000000001000000000
000000000000100000100000000000001001000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000111110000001010000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001101000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000010000100000000000001101000000000000000000
.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 13
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 14
000000000000001000000000000000000000000000000000000000
000000000000001111000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000000000010000000000000
010000000000000000000000000011000000000000000000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000001010000000000000000101000000000010000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000011000000000010000000000000
.logic_tile 6 14
000000000000010000000000011000000000000010000000000000
000000001010000000000011000101000000000000000000000010
001000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
000000000000001001100000001000000000000010000000000000
000000000000000001000000000101000000000000000000000010
000000000000000011000000000000000000000000000100000000
000000000000000000100000001111000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000100000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 14
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000100100000
110000000000000000000000001001000000000010000000000011
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100001110100000000000000000000000000000
000100000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 14
000100000000001111100111001000000000000010000000000000
000100000000001111100010010101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000111000000000000000000000010000000000010
000000000000000000000000001001000000000000000000000000
000000000000001011100000001000000000000010000000000000
000000000000000011000000000101000000000000000000000100
000000001100000000000011100000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000001010000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000100
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
.logic_tile 10 14
000000000000000000000000011000000000000010000000000001
000000000000000000000011110001000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000010000000000000
000000000001010000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 11 14
000010000000000000000000001000000000000010000000000000
000000000000000000000011001111000000000000000000000001
001010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 14
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
001000000000000001100000001000000000000010000000000000
000000000000000101000000001101000000000000000000000000
110000001110000101100000000000000000000010000000000000
110000000000000000100000000101000000000000000000000000
001000000000000101000110101000000000000010000000000000
000000000000000000000110100001000000000000000000000000
000000000000101000000000001000000000000010000000000000
000000000001000111000000000101000000000000000000000100
000000000001010000000000000101111111101101010100000000
000000000000100000000000001111101110001100000000100000
000000000000000000000010010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000001001100110000011011111101101010100000000
100000000000001001000000001111011110001100000000000000
.logic_tile 13 14
000100000000000000000010010011001011000000110000000000
000101101000001001000010110001011100101000110000000000
001010100000001111100110001000000000000010000000000000
000000000100001001100010101111000000000000000000000000
010000000000000001000011111001101100000001110010000000
110000001010000000100011101001111100000000110000000000
000100000000001111100111100001101001001111110000000000
000000000000000001100010101101011011000110100000000000
000000000000001011000010101001011011101101010100000000
000000000000000001000000000101101110001100000000000100
000000000000000011100000001101001001101101010101000000
000000000000000111100000000001011100001100000000000000
001000000000000000000000001111011111101101010100100000
000000001000000000000010010101111110001100000000000000
110000000000000011100110011101111111101101010100000000
100000000000000000100010000001111100001100000000100000
.logic_tile 14 14
000010101110000111100010101011111101110100000000000001
000001000000000111100111011101011100110000000000000000
000010000000101011000010011011111000000011100000100000
000000000000010001100110011101101011000011000000000000
000000101110001011100110001111101100000011100000000001
000000000000001111000011010111101001000011000000000000
000000000000000001100111101011011111101000000000000000
000000000000001111010110010011011000100100000000000000
000010000001011111100111100011001001000001110000000000
000001000000101111000000000001111010000000110000000000
000000000000001011000110001101011011000000110000000000
000000000000001111000011101001011011101000110000000000
000000000000100111000000000001101011111100110000000000
000000000001110000000000000111101001010100110001000000
000000000000000011000111001101101010000011100000000000
000000000000000000000011100101111000000011110000000000
.logic_tile 15 14
000011100000010001100110000111111000000110100000000000
000011100000100001000010110011111000001111110000000000
001000000000101011100010000101011111110100000000000000
000000000001010001000111011111111101110000000000000000
110000000000001011100010101111011011101000000000000000
010000000100000001000000001111001001100100000000000010
000000000000001001000111010101111000101100000000000000
000000000000001111000111111011111010001100000000000000
000000000000011011100010110101100001000010100000000000
000000000000000101010011110111101100000010010000000000
000000000000000001100110100101111000000100000000000000
000000000000001001000000000001001001000000000000000000
000000000101010111100000010011001110111100110000000000
000000000000001111100011101001011010010100110000000000
000000000000000111000110011111100001000011000100000000
000000000000000000100011100001001100000011010000000001
.logic_tile 16 14
000010101110001000000010101111000000000000000000000001
000000000000000011000110110111101000000000010000000001
000010000000001000000010101001100001000000100000100010
000000000001010001000100001101001111000000110001000000
000000000000001000000000000001100000000001000000000101
000000000000000001000000001001100000000000000001000000
000001000000000000000000011111100000000000100000000000
000000000000000000000010000011101010000000110000000101
000100000000001000000000010111000000000010000000000000
000100000000000011000011111011001001000011000000000000
000100000010000111000000001111100000000000110000000000
000100000000000000000000000011101010000000100000000010
000000000000000000000010110001001010000010000000000000
000000000110000101000011111111101100000000000000000000
000000000000000101000111101001000000000000000000100001
000000000000000000000111101001100000000001000000000010
.logic_tile 17 14
000000000000000001100111010101000001000000000000000000
000010101010000001000110110101001110000000010000000000
001010000000000101000000000001000001000000110010000000
000000000000000000100000001111001000000000010000000000
110000000000000011100000011011011011000010000000000000
010000001010001101000010111101001010000011000000000010
000000000100001001100011100001000000000011000000000000
000000000000010001000000001111001001000001000000000000
000000000000000101000011011011111110101000000000000000
000000000000001111100011101101001001100100000000000000
000000001100000111000000001101111110101000000000000000
000000000000000000000000000011111011100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000001100001011100110100011000000000011000100000000
000000000000001101100100000001001101000011010010000000
.logic_tile 18 14
000001000000000101100000000001100001000011000110000000
000010000000000000000010100101001010000011010000000000
001000000000000011100000010000000000000000000000000000
000000000000000101100011010000000000000000000000000000
110100000110000101100000000011100000000011000100000000
010100000000001001000000000101001001000011010000000001
000000000000000011100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000101000001000011000110000000
000000000000000000000010000101001000000011010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000001100001000011000100000000
000000100000000000000000000001101011000011010000000010
.logic_tile 19 14
000100000000000111100000010001011001101000000000000000
000000000000000000100011011101001001100100000000000000
001000000000001111100000010101001101101000000000000000
000000000100000001000010110001101011100100000000000000
010100000000001001100111001000000000000010000000000010
010100000000000001000100001011000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000010000000000000010111101010000010000000000000
000000000000001111000011111101101010000011000000000000
000010100000001000000000010011100001000011000100000100
000000000000000111000011001111001110000011010000000000
000000000000000000000000010001000001000011000100000001
000000001100000000010011111011001000000011010000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000010010000000000000000000000000000
.logic_tile 20 14
000100100000000011100111000000000000000000000000000000
000001001100000000000100000000000000000000000000000000
000000100000000001000000010000000000000000000000000000
000000001100000000100010000000000000000000000000000000
000000000000000011100111010001011000101000000000000000
000000000000000000000110001101001110100100000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111101011000010000000000000
000000001000000000000000001101111001000011000000000000
000001000001000111100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000101100000000001011100101000000000000000
000000000000000000000000000101101110100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010011100000000000000000000000000000
.logic_tile 21 14
000000000000000011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001100000000000000000000000001000000000001000001000100
000100000000000000000000000001000000000000000000000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000110100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000010000001101000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 14
000000000000000111000111110000000000000000000000000000
000000000000000111000111110000000000000000000000000000
001000000000000011100000001001011011101100000000000000
000000000000001001100000000101001110001100000000000000
010000000000000001100011111001011100101000000000000000
110000000000000000000010001101011001100100000000000000
000000000000000101010110010000000000000000000000000000
000000000000001001100010000000000000000000000000000000
000010000000000000000010100001001001111111000000000000
000000000000000000000011001011011011010111000000000000
000000100000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001001101101101000000000000000
000001000000000000000000001101011000100100000000000000
000000000000001000000000001101000000000001110100000000
000000000000000001000000001101001011000011110000000000
.logic_tile 23 14
000100000000001000000000001011011100111000000000000000
000000000000000001000011100011101010110000000000000000
001000000000000001100010101101111111000000110000000000
000100000000000000000100001111011101101000110000000000
010010000000000001100010111011011001101000000000000000
010001000000000000000110001101011111100100000000000000
000000000001000001000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000000001100000000000010100000000000000000000000000000
000000000000001101000110001011001011101000000000000000
000000000000000011100000001011111110100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011101001000000000001110100000010
000000000000000011000110000001001011000011110000000000
.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000010000000000000
000000000000000000000000001011000000000000000010000010
110000000000000000000000001000000000000000000100000000
100000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 14
000000000000000111000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000010000000000001
100000000000000000000000000001000000000000000010000010
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
.logic_tile 27 14
000000000000001001000000000101011110010000000001000000
000000000000001001000010001001011000000000000000000000
000000000000000000000000000111100000000011000001000000
000000000000000000000000001101100000000010000000100010
001000000000000001100110000111100000000000010000000000
000000000000000101000010010101001011000000110000000000
000000000000000000000000000001011111010011110000000001
000000000000000000000000001101011111000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011110000000000000010000000000011
000000000000000101000010110001000000000000000000000010
.logic_tile 28 14
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011010010100000100
000100001100000000000000000000001000100101100000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 29 14
000000000000000000000000000000001000111100000000000010
000000000000000000010000000000000000111100000000010000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010000000000000000000110001101100000000000010000000000
110000000000000000000000001001101011000000110000000000
000000000000000000000000011011100000000011000000000100
000000000000000011000010000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000001011000010000000000000000000000000000000
000000000000000000000000000000000001011010010100000000
000000000000000000000000000000001101100101100010000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 30 14
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000010000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000100000101
000000000000000000000000001001000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 14
000010000000001000000000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000010000001000010
010000000000000000000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100100000
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 15
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000001100000000000011110111000000000000000000100000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000010
.logic_tile 5 15
000000000001010000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001010000000000000000000000000000000000000000100000000
000001000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000100100000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 15
000010100000010000000000000000000000000010000010000100
000000000110100000000000000011000000000000000000100000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 15
000000000001001000000000010000000000000000000101000000
000000000000101111000011001001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 15
000000000000000000000000000011100001000000001000000000
000000000000100000000000000000101000000000000000001000
000001000000001000000000000001101000001100111000000000
000000100000001001000010010000101010110011000000000100
000000000000000101000000000011101001001100111000000000
000000000000000101000000000000001010110011000000000101
000000000000000101000010110111101001001100111000000000
000000000000000101000011000000101010110011000000000001
000000000000001111100000000111001000001100111000000000
000000000010000011000000000000101010110011000000000000
000000000001010111000010000011001000001100111000000000
000000000000100001000000000000001100110011000000000001
000000000000000000000000010111101001001100111000000010
000000000000000000000011110000101011110011000000000000
000000000000000000000110100011101001001100111000000000
000000000010000000000110000000001011110011000000000000
.logic_tile 10 15
000000001110000000000011000101111001110011000000100000
000000000000000000000000001101011011000000000000000000
000000000000000111000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000001100001001111000000000100
000000000000000000000000000000001000110000110000000000
000000000101010000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000001
000001000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
.logic_tile 12 15
000000000000000001100011100001000001000000001000000000
000000000000000111100010100000101001000000000000001000
000000000000000111100000010011000000000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000101000010100011100000000000001000000000
000000000000000101000000000000101011000000000000000000
000000000000000111000000000111100000000000001000000000
000000000000000000010000000000001111000000000000000000
000000000000001111000110100011000000000000001000000000
000000000000001011100000000000001010000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000100000000001010000000000000000000
000001000001000000000000010001100000000000001000000000
000000100000100000000010100000001001000000000000000000
000000000000000111000000000001000000000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 13 15
000000000000000000000000011011111100000110100000000000
000000000000000001000011000101011010001111110000000000
001010100000010000000000001011100000000000100000000100
000001000001010000000000001101001010000000110000000000
010100000001001011000111000000000000000010000000000000
010100000000000001000010011101000000000000000000000000
000000000000000111000110011000000000000010000000000000
000000000000000101100010000101000000000000000000000000
000000000000001000000000001111100000000000100000000010
000000000000000011000000001101001110000000110000000000
000010000000001001000110101000000000000010000000000000
000000000000001011000100001101000000000000000000000000
000000000000001111000000000101100000000000000100000000
000000000000000011000000000011100000000001000000000000
110000000000001000000000000001011010101101010100000000
100000000000001011000000001101011110001100000000000000
.logic_tile 14 15
000001000000000000000000000000000000000000000000000000
000010000000010000000011000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001001000001000010000001100101
000000000000000111000000000101101000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 15
000000000000000000000110000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010100000000111100111110011100000000011000000000000
000001100000000000000011011001000000000010000000000010
000000001000000111100000000111001100000110100000000000
000000000000000000000000000011001111001111110000000000
000010100000000000000000001001000000000001000000000000
000001000000000000000000000011100000000011000000100001
000000000000001011000000001111011000000110100010000000
000000000000000011000000001001011111001111110000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100111011000000110100000000010
000000000000000101000000000101001111001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 15
000000000000001000000011101001011101000100000000000000
000000000000000001000110001011101011000000000000000000
001000000000010000000010101001000000000000000001000110
000000000100000000000010111011000000000001000000000000
010000000000001000000111001001011101000010000000000000
110000000010000001000011011011101011000000000000000000
001000000000000011100010110111100000000001000001000000
000000000000000000000110000101100000000000000000000100
000001000000000101100000001011101101000111110000000010
000000000000000000000000001001101011000011110000000001
000000100001000011100110011111100000000011000000000000
000001000000100000100010101001000000000010000000000001
000000000000000000000000001111000000000001000000000000
000000100000000101000000000101000000000000000000000000
110000000000010011100110001001000000000011010100000000
100000000000100000000000001101101011000011110000000000
.logic_tile 17 15
000000000000000001100010101001000000000000000000000000
000000000000000000000000001101000000000001000000000000
001000000010001001000110111001100000000010000000000000
000000000000000001100011100001100000000000000000000000
010000000000000000010111101111101100010000000001000100
110000000000000000000100001101101101000000000000000110
000000000000100001000110111001100000000000000011000100
000000001111010000100011101001000000000001000000000010
000000000000000001100000001011111011000100000000000000
000000000000000000000011100101111101000000000000000000
000001000000000000000010101001100001000011010000000000
000010000000000000000110110001101001000011110010000000
000000100000000000000000000000000000000000000100000001
000001000000000000000000000000000000000010000000000000
110000000000000000000011101111100000000001000100000000
100000000110000000000010111101101001000011000010000000
.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 15
000000000000001011000010001001001011101000000000000000
000000000000000001100000000001101010100100000000000000
001000000000000000000000000001111011101000000000000000
000000100000001001000000001001011011100100000000000000
110000001000000000000010010001001100000010000000000000
110000000010001011000110001101001000000011000000000000
000000000001000001000111001001100000000011000100000000
000000000000100000000110000011001011000011010000000001
000000000000000001100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 20 15
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 15
000000000000001000000000010001111100101000000000000000
000000000000000001000011111001111101100100000000000000
000010100000000000000110000000000000000000000000000000
000001001100000000000100000000000000000000000000000000
000000000000000000000000011101111010101000000000000000
000000000000000000000010001101011101100100000000000000
000000000000001000000110000000000000000000000000000000
000010100000000111000111110000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
000010000000000101100011100000000000000010000000000000
000001001100000000000000000011000000000000000000000010
000000000000000000000000001011101010000010000000000000
000000000000000000000000001101011000000011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 15
000000000000000101000000000101011001000100000000000100
000000000000000000100011000111111001000000000000000000
000000000000000001100111001101000001000000000001000010
000000000000001001000110111101001111000000010000000000
000000000000000101000000011011000001000010010000000000
000000000000000000100010001011101111000001010000000000
000000000000000000000000000001100000000001000000000100
000000000000000000000010110001100000000000000001000001
000000000000001000000111100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000001011000000000000000000100110
000000000000000000000010101101000000000001000000000100
000000000000001001000000000001100001000000010001000010
000000000001000101000000001001001000000000110000000000
000000000000000000000010100001100000000001000001000000
000000000000000000000010100111100000000000000000000000
.logic_tile 23 15
000000000000000101100000001011000001000000000000000000
000100000000000000000000001001001011000000010000100000
000010100000100000000010100000000000000000000000000000
000001100000010000000110110000000000000000000000000000
000000001000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101101000000000000000001000110
000000000000000000010110111001000000000001000010000001
000000000000000101000000001101100000000000000001100000
000000001110000000100000001101101011000000010000000000
000000000001010000000000000000000000000010000000000001
000000000010100000000000001111000000000000000010000000
000000000000100000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000110000000000000101100000000001000011000000
000000000000100000000000000001100000000000000000000001
.logic_tile 24 15
000000000000000111100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000001111000000000010000111001011101000000000000000
000000000000100000000100000111111001100100000000000000
000000000000000000000110100101101100000010000000000000
000000000000001001000000001111101001000011000001000000
000000000000000000000011000101111100110011110000000000
000000000000000000000111010101101000110111110000000100
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000010011100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 15
000000000000000001000111001001000000000001000000000100
000000000000000000100000000111000000000000000000100000
000000000000001011100000001000000000000010000000000001
000000000000001111000000000001000000000000000010000010
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000100000000000000011011001101000000000000000
000000000000000000000000001001001111100100000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010000000000000000000000000000000
.logic_tile 27 15
000000000000000011000111100111011000000110100000000000
000000000000000011100010100101101000001111110000000100
001000000000001001000110010101111100000110100000000010
000000000000010111100011110001001010001111110000000000
010000000001000011000000000101001000000110100000000000
010000001110000011100011000101111000001111110000000100
000000000000001011100000000001111110000110100000000000
000100000000001111000000000001111010001111110000000100
000000000000000000000011110101111110000110100000000100
000000000000000000000110100101011000001111110000000000
000000000000011101100000000001101100000110100000000010
000000000000100101000000000001011010001111110000000000
000000000000000000000000000011011100000110100000000100
000000000000000000000010010101101000001111110000000000
110000000000000000000110111000000000000010000100000000
100000001010000000000010101001000000000000000000000000
.logic_tile 28 15
000000000000000000000110010101100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000001011001100110110000000001000000001000000000
000000000000100001000010000000001001000000000000000000
110010100000000000000000000000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111110000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000100000000000000000000000000001000110011000000000000
001010100000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000100000000001001110011000000000000
110000000000000000000000000000001001001100111100000000
100000000000000000000000000000001101110011000000000000
.logic_tile 29 15
000000000000000000000110010101100000000000001000000000
000000000000100000000010000000100000000000000000001000
001000000000001001100110010000000000000000001000000000
000000000000000001000010000000001100000000000000000000
010000000000000000000010100000001000001100111100000000
110000000000000000000000000000001001110011000001000000
000000000000000000000000000000001000001100111101000000
000010000000000000000010100000001001110011000000000000
000000000000000001000000000000001001001100111110000000
000000000100000000100000000000001000110011000000000000
001000000010000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000001000000
110000000000000000000000000000001001001100111100000000
100000001100000000000000000000001001110011000001000000
.logic_tile 30 15
000000000000010000000000000000000000000000000000000000
000000000000100000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001000000000000000000110000000
000000000000000000100000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 16
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100011000000000
000000001000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000001000000000111000000000000000000000000
.logic_tile 2 16
100000000000000000000000001011000000000000000100000000
000100000000000000000000000001100000000001000000000001
011000000000000000000000001111100000000000000100000000
000000000000001001000000000101000000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 3 16
000000000000000101100000000111000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000001101100110100000001000001100111000000000
000000000000000101000010110000001111110011000000000000
000000000000000000000110110000001000001100111000000000
000000000000000000000011010000001110110011000000000000
.logic_tile 4 16
100000000000000000000000011001100000000000000100000010
000000000000000000000010100111100000000001000000000000
011000000001001000000110111001000000000000000100000000
000000000000000101000010100011100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000000000100000000
000000000000000000000000000011100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000011100000001001100000000000000100000000
100010100000000000000000000011000000000001000000000100
.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 16
000000000000010001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000010000010000010
000000000000000000000000000011000000000000000000000000
110000000000000011000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000100000000000000000000000000000000000000000100000100
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000010011000101000000000010000000000100
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 16
000010000000000000000000001000000000000010000001000000
000000000000000000000011101011000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000110000000
110000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 16
000000000000000000000111000011101001001100111000000001
000000000000000111000000000000001000110011000000010000
000000000000001000000000000011001000001100111000000000
000000000000000011000000000000101100110011000000000001
000000000000000011100000000101001001001100111000000000
000000000000000001000000000000001011110011000000000000
000000000000000000000110010011101001001100111000000000
000000000000000011000111010000101011110011000000000000
000000000000000001000000000000001000001100111000000000
000000000000000000100010010000001010110011000000000100
000000000000000111000000000000001000001100111010000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000010
.logic_tile 10 16
000101000001000000000000000101100000000000001000000000
000100100000000000000000000000001011000000000000001000
000000000000000001000000000111000000000000001000000000
000000000000000000100010010000001010000000000000000000
000000000000000000000010000111000001000000001000000000
000000000000000111000100000000101010000000000000000000
000000000000000111000011100111000001000000001000000000
000000000000000101000010100000101000000000000000000000
000001000000000000000000000111100001000000001000000000
000010101000000000000000000000001001000000000000000000
000100000000000000000111000111100001000000001000000000
000000000000000000000100000000001101000000000000000000
000010000000000001100110010111100001000000001000000000
000001000000000000100110010000101011000000000000000000
000000000000001001100110010111100001000000001000000000
000000000000001001100110010000101011000000000000000000
.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000101000000000001000001000010
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 16
000000001110000011100000000011100001000000001000000000
000000000000000000100011100000001100000000000000010000
000000000000000001100000000101100000000000001000000000
000000000000001101100010110000001000000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000000011000000000000101101000000000000000000
000000000000000001000000000001000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000010000000001000000001000000000
000001000000100000000010100000001000000000000000000000
000000000000001001000000000000000000000000001000000000
000000000000000101100000000000001010000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001000000000000000000000
.logic_tile 13 16
000000000000000000000000011000000000000010000000000000
000000000000000000000011011101000000000000000000000000
001010000001110011100000011101000000000000100000100000
000001000001100000100010001101101010000000110000000000
110000000000001000000011010000000000000010000000000000
110000000000101111000111011001000000000000000000000000
000000000000000011100010110101000000000000100000100000
000000000000000000100010001101101100000000110000000000
000000001110000001000000001000000000000010000000000000
000000000000000000100000001001000000000000000000000000
000000000000000011100010001111101001101101010100000000
000000000010000001100000001011011000001100000000100000
000000000000000000000011101011111011101101010100000000
000000000000000000000000000011011010001100000000000000
110110100000000111100000000000000000000000000000000000
100101000000000000000000000000000000000000000000000000
.logic_tile 14 16
001010100000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001000000000001001100000000000010000000010
000000000000100011000000001111001100000000110000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000010100000000000000100000000000000000000000000000000
.logic_tile 15 16
000001000000000000000011100111100000000001000000000011
000010100000000000000000000101100000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000001111001000000110100000000000
000000000110000000000000000101011011001111110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
.logic_tile 16 16
000000000000000001100110011101100001000000100000100000
000000000000000101000010000101101011000000000001000100
001000000000000001100011010011000001000000010000000000
000100001000000000000011010101001100000000110000000000
110000000000000001000000000111000000000010000000000000
110000000000000101100000000101000000000000000000000000
000000000000000001100110010001011111001010000000000000
000000000000000000100010001111101101001001000000000000
000000000000001000000000000000000000000000000000000000
000000000110001101000000000000000000000000000000000000
000001000000000111000010000001011110001100000000000000
000110000001000000000000001111101000001101010000000000
000000000000001000000011110001000000000011000100000000
000000000000000001000011110001100000000010000000000110
110000000001010111000000001001100001000011010100000001
100000000000100000000000001001101000000011110000000000
.logic_tile 17 16
000000000000000000000000000001100001000000010000000101
000000000000000101000000000001101001000000000001000011
001000000000000000000110111101111100100000000000000010
000010100000000000000010101101111010110000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000001100110110000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000010000111000000000001000000100001
000000001110000000000010000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000010000000000000000000000000000000000
.logic_tile 18 16
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000001101000000000111000000000000000000000000
.logic_tile 19 16
000010000001010001000000011011101010101101010100000000
000001000000100000000011110101101101001100000010000001
001000000000000101100000001101001010101101010100000000
000000001110000000100000000001101111001100000000000100
110000000000001001100011000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000001000000001101100000010000000000000000000000000000
000010000001010001100010000000000000000000000000000000
000010000000000000000000011001011010101101010100000000
000000000000000000000011100101001101001100000001000000
000000000001010101100010001001011110101101010100000000
000000000000100000100100000001101111001100000000000100
000000000000000000000010011011111010101101010110000000
000000000000000000000011100101011101001100000000000010
000000000000000001100000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
.logic_tile 20 16
000010000000001000000000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
001000000000000000000000011001001011101101010100000100
000000000100000000000010111101001101001100000000000100
010000000000000001100011011111001011101101010110000000
010000000001000000000010001001111111001100000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111100000000000000000000000000000
000000000001100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000010111101101011011101101010100000100
000000000000000000000100001101111101001100000011000000
.logic_tile 21 16
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100000000000000000001000000000000010000001000000
000001001010000000000000000011000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001000001100000010001001110101000000000000000
000000001100000000100010001011111100100100000000000000
000010000000000011000011000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000011110011001110101000000000000000
000000000000000000000011011001111110100100000000000000
000000000000000000000000000101101011000010000000000000
000000000000000000000000001011011011000011000000000000
.logic_tile 22 16
000000001000000000000011000001000001000000010000000000
000000000000001101000100001101101111000000000000000001
001100000000001001100010101111100000000010000000100000
010100000000001001000011011011000000000000000000000000
110000000000001101000010101001011001000100000000000000
010000000000000001100000001001101111000000000000000000
000000000000001001000110001111111110000010000000000000
000000000000000001100100001011011001000000000000000000
000000000000000000000000011101011111010110100000000000
000000000110000000000011011101011010100110100000000000
000000001010000000000110001101101010100011110100000000
000000000000000000000000001111001010000011110000000000
000000000000000000000000001001111010111011110100000000
000000000000000000000000000001101000111111110000000010
110000000000000001100110110000000000000000000100100000
100000000000000000000010110000000000000010000000000000
.logic_tile 23 16
000000000000001001000110011111100000000000100000000000
000000000000000001100011100001101110000000110000000000
001010100001001011100111100000000000000000000000000000
000000001010100111000000000000000000000000000000000000
110000000000001101100111111101100000000000000000000000
110000000011010001000010001101101010000000010000000000
000000000000000011100110011011100000000000010000000000
000000000100000000000010001011101011000000000000000000
000001000000000000000000011111100000000000100000000000
000010000000001101000010000001101101000000110000000000
000000001010001001100010001011001010010111000000000000
000000000100000001000110010001011000000011000000000000
000000000000000011100111000101011101111011110100100000
000000000000000000100100001001001100111111110000000000
110000000000000000000000001001011010111101110100000000
100000001100000000000010011001001001111111110000000000
.logic_tile 24 16
000000001010001000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
001000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000110000000000000000000000000000000
000000000000100000000011000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000101100100000000000000111100000000000000010000000
000001000000010000000000001111100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000100000000000000000110001001011010101101010100100010
000000000000000000000100001101011101001100000000000010
.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.logic_tile 27 16
000010100001011000000111010000000000000000000000000000
000001000000101111010110000000000000000000000000000000
000100000000001111000010111001101111000110100000000000
000100000000001111100011100011111101001111110000000100
000000000100011000000000000111111001000110100000000000
000000000000100111000000001011001110001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001111000110100000000100
000100000000000000000011010111001111001111110000000000
000000000000001111000011011001111101000110100000000100
000000000000000101000110100011011101001111110000000000
000000000000001000000110101001101000101100000000000000
000000000000000101000000001111111001001100000000000010
000000001110110111000011001001011101000110100000000000
000000000000000111000100000011001101001111110001000000
.logic_tile 28 16
000000000000001001100110010000001000001100111100000000
000000001100000001000010000000001000110011000000010000
001000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000100000
110000000000000000000000000000001000001100111100000000
110000000000000000000000000000001001110011000000000001
000000000000100000000000000000001000001100111100000000
000000000001010000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000100000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000010
000000000000000000000000000000001000110011000000000000
000000000000000000000011100000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000000001001001100110100000000
100000000110000000000000000000001001110011000000100000
.logic_tile 29 16
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000001010000
001000000000001001100110010000001000001100111100100000
000000000000000001000010000000001000110011000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000000000001000000000000000000001000001100111100000000
000000000000100000000000000000001001110011000001000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010110000001000110011000001000000
000100000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000001000000
110000000000000000000000000000001001001100110100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000001000001000000
000000000000000000000000000011100000000000000000000000
000000000000000111100000000000000000000000000100100000
000000000000000000100010011011000000000010000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 16
000000000000000000000000000000000000000000000101000000
000000000000000000000010111011000000000010000000000010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 17
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 17
100000000100000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
011000000000000000000000000111100000000000000100000000
000000000000000000000000001111000000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000001011100000000001000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000001111000000000001000000000000
000000000000001000000110100011000000000000000100000001
000000000000000101000010101011100000000001000000000000
000000000000001000000000000011100000000000000110000000
000000000000000101000000001111000000000001000000000000
000010100000000101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
110000000000000101100000000111000000000000000100000000
100000000000000000000000001111000000000001000000000000
.logic_tile 3 17
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001011110011000000010000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001101100000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001000000000000000001001001100110000000000
000000000000000101000000000000001110110011000000000000
.logic_tile 4 17
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000110110001100000000000000100100000
000000000000000000000010101111100000000001000000000000
000000000000000000000000010101000000000000000100000100
000000000000000000000010101011100000000001000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000010111011100000000001000000000100
000000000000010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001001100000000001000000100000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 17
000001001000001101000000011000000000000010000000000010
000000000010000001000011100011000000000000000000000000
001000000000000011100000000000000000000000000101000000
000000000000000000000000000001000000000010000010000000
010001000001000000000000000000000000000000000100000000
010000000000100000000000000001000000000010000010000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 17
000000000000000000000000011000000000000010000010000000
000000000000000000000011111001000000000000000000000000
001000000000000111100110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000011000000000000010000001000000
000000000000000000100011101001000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000110000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000001000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001101000000000010000000000000
.ramb_tile 8 17
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000001100010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 17
000010000000000011000010010000001000111100000000000000
000111100000000101100111010000000000111100000000010000
000000000000001011000010110111011001000000000000000000
010000000000001011100010000111011101110000000000000000
000000001110000111100010101000000000000010000000000000
000000000000001011100010101011000000000000000000000000
000000000000000101000000011111111011110011110000000000
000000000000001111010011101001001000010010100000000000
000000000000001011100000001001011010100001010000000000
000000000000001101100000000001011001110011110000000000
000000000000001000000110001101011100110000000000000000
000000000000000001000011001111101010000000000000000000
000000000000000111100110000011001010110011000000000000
000000000000000011100000000001011010010010000000000000
000000000000000011100000001011001110110000000000000000
000000000000000000100011000101011001100000000000000000
.logic_tile 10 17
000011000000000111100010000111000000000000001000000000
000001000000000000000100000000001011000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000001100010011000111110111000001000000001000000000
000000000000100000000010100000101010000000000000000000
000000100000000011000010100111000000000000001000000000
000001000000000000100100000000101011000000000000000000
000000100001110011000000000111100000000000001000000000
000000001011110000000000000000001010000000000000000000
000000100100100000000000000111100000000000001000000000
000000000011000000000000000000001000000000000000000000
000000000001001001100110010111100001000000001000000000
000000001110101001100110010000101011000000000000000000
000000001110001001100110010111100000000000001000000000
000000000000001001100110010000101001000000000000000000
.logic_tile 11 17
000000000000000000000000000000000000000010000000000000
000010000000000000010000000011000000000000000000000100
000000000000001111100000000101101011110011110000000000
000000000000001011000000000111001000010010100000000000
000000000000000111100000001000000000000010000010000000
000000000000000000100000000001000000000000000000000000
000000000000000111100000001000000000000010000010000000
000000000000000000100000000001000000000000000000000000
000000000000000101100000000000000000000000000000000000
000100000000001111100011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000011000000000000110000100000
000000000000001111010000001011001110000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 17
000000000000000011100000000000001000111100000000000000
000000000000000000100010000000000000111100000000010100
001000000000000000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000001110000000110001011100000000000100000000100
000000000001100000000000001001001010000000110000000000
000000000001000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000001000000000000010000000000000
000000100000000000000000000111000000000000000000000000
110000000000000101100000000101100000000000000100000000
100000000001010000000000000001100000000001000000000000
.logic_tile 13 17
000000000000000000000000001001100000000000100000000100
000000000100001101000000000101001000000000110000000000
001000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001101100000000000000100000000
000000000000000000000000000101000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000010000000000000000000000000000000000
.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001100000110100000100000
000000000000000000000000001001011000001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 15 17
000000100000001000000011100000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101001001000110100000000100
000000000000001001000000001001011101001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000110101001011110000110100000000000
000000000000000000000100001101011110001111110000100000
.logic_tile 16 17
000000000000001001000110010000000000000000000000000000
000000000000001001100011100000000000000000000000000000
001000000000000000000011011111100001000011000001000000
000000000000001001000111111011101011000010010000000000
011000001110011000000000000011001011000011010000000000
010000000000001011000011000001111000000011110000000000
000000000000000001100000010011101100000011100000000000
000000000000000000000010000011011000000011000000000000
000000000000000011000111010000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000010100000001001000010100001111101110011010000000000
000001000000001111000111000101101100010011110000000000
000000001110010000000000001001101001001011110110000001
000000000000100000000000001011111010001111110001000000
000000000001100000000010000000000000000000000000000000
000000001101110000000000000000000000000000000000000000
.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000100000000000000010000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101100000000000000100000000
000000000000000000000000001111000000000001000000000100
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001011000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 17
000000000000001000000111110000000000000000000000000000
000000000000000011000111110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000011100000000000000000000000000000
010000000000000111100000000000000000000000000000000000
010000000000000000100011010000000000000000000000000000
000000000000000000000110000001001100111000000000000010
000000000000000000000000001101011001111100000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000100000000000111000010000000000000000000000000000000
000100000100001001000000000000000000000000000000000000
000000000000000000000000010011101111111000000000000000
000000000000001001000011000101111001111100000010000000
000000000000000000000000001011111010101101010100000000
000000000000000000000000000011011110001100000000000100
.logic_tile 20 17
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011100000000000000000000000000000
010000001100000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000000000001000000000000000000000000000000000000
000101000000000000100010010000000000000000000000000000
000000000000000001000000000001011011101101010100100000
000000000000001001100000000111111101001100000000000000
000000000000000000000000000101011011101101010100100100
000000000000000000000000000111111100001100000000000000
.logic_tile 21 17
000000000100000000000011000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000001000111100101011110000010000000000000
110000000000001111000110000101101111000011000000000001
000000000000001000000011100101011011101000000000000000
000000000000000011000000000101011111100100000000000000
000000000000010000000000010101001111101000000000000000
000000000000100000000010100101001101100100000000000000
001000000001000000000000010001000001000011000100000000
000000000000100000000010111111101010000011010000000010
000000000000001011100110010001000000000011000100000000
000000000000000011000010101011101110000011010000100000
000010100000011000000000010001100001000011000100100000
000000000000000001000010111111101001000011010000000000
.logic_tile 22 17
000000000000100001100010100101000000000001000001000000
000000000000010000000010101101000000000000000000000001
000000000000000101000000000011000000000011010000000000
000000000000000000100010100111001101000011000000000000
000000000000100000000010100001000000000000000000000001
000000000000000001000000001011000000000001000000000100
001000000010000000000000010001000000000000000000000000
000000000000000000000010000101100000000001000000100110
000000000000001000000110011001000000000000000011000101
000000000000001011000010111001100000000001000000000000
000011100000000000000000000011111101101100000010000001
000010100000001111000011001011101011111100000000100010
000000000000000000000000000001000000000010000000000000
000000000000000001000000001011100000000000000000000000
000000000000000000000000001011100000000001000010000000
000000000000000000000000000001000000000000000000100100
.logic_tile 23 17
000000000100001011100111111011100000000000000000000000
000000000100001111000010001001100000000001000000000000
001110100000001000000111000111111001000011100000000000
000100000000000001000110010001001010000011000000000000
010000000000000001000111000001001101111111000000000000
110000000000000011100100000101111110010111000000000000
000000000000001000000111000111101111111100000000000000
000000000000000101000000000011101101011100000000000000
000001000100001111000010001001011000111000000000000000
000000000000000001100100001011111100110000000000000000
000000000100000000000110000000000000000000000000000000
000000000110000000000010010000000000000000000000000000
000000000000000001100110001001100000000010000001000000
000000000000000000000010101101101000000000000000000100
000010100000000111100010000001001110110111110100100001
000000000000000000100000001111111010110011110000000000
.logic_tile 24 17
000000000100000111000111111001111001000011100010000000
000000000000000000000111111001101101000011110000000000
001000000000001001000011110101100001000001010000000000
000000000000000011100011110011101111000001100000000000
010000000000000001100000000000000000000000000000000000
010000001010001111000000000000000000000000000000000000
000000001101001101000110010111000000000011010000000000
000000000000000001000010001111101000000011000000000000
000100000000000101100110001001001011000011100000000000
000100000000000000100000000101101011000011000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000011010000000000000000000000000000
000001000000000011100111010111101101000111110000000000
000000000000000000000111000111111000001111110000000000
000000000000000000000000011101000001000011010100000001
000000000000000000000011001101001010000011000000000000
.ramb_tile 25 17
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 17
000000000000000001100110010011101001000011100000000000
000000000000000011000010000001111101000011000000000000
001000000000000001100111111011100000000000000000000001
000000000000000111000111111101100000000001000000000000
110000000000001001000011000111101100000000110000000000
010000000000000001100000000111001111000001110000000000
000000000000001000000110011011111000111000000000000000
000000000000000111000011110011001000110000000000000000
001000000000001111000000011111000000000001000000000000
000000000000001111100011111001000000000000000000000000
000000000000001001000111011101101011000000110000000000
000000000010001011000110001101111010000001110000000000
000000000000000111100010000001101010111011110100100010
000000000000001011000000001001101010111111110000000000
000000000000001000000000011001001101111011110100000000
000000000000000001000011111111001000110011110001000000
.logic_tile 27 17
000000000000000000000110010000000000000000000000000000
000000000000001001000011100000000000000000000000000000
001000000000000000000010000001001100101100000000000000
000000001000000011000100001011001010001100000001000000
010000000000001000000011001101001100000011100000000000
010000000000001011000010011101101111000011110000000000
000000000000000000000110001101111001000000110000000000
000000000000000000000000001001101100000001110000000000
000101000000001011100111010111001111101100000000100000
000000000000000111000010000111101101001100000000000000
000000000000000101100110010000000000000000000000000000
000100000000000000000010110000000000000000000000000000
000000000110001111100011000000000000000000000000000000
000000000110010111000110100000000000000000000000000000
000000000000000000000000001101001100111011110101000000
000000001100000000000000001011111001110011110000000000
.logic_tile 28 17
000000000000000001000111111011011100101100000000000001
000000000000000000100111110011101011001100000000000000
001001000000001001000111010101101010000110100000100000
000000000000000001100011110001101001001111110000000000
010000000000000111100110011001111101101100000000000000
010000000000001001000010010011001000001100000001000000
000000000000000001100110010101101110000110100000000000
000000000000001011100110000001001001001111110000000000
000000000000000000000010000101001011000110100000000000
000000000000000000000110011011101001001111110000000000
000000000000001111100010001011111111101100000000000000
000000000000001111100011010101101011001100000000000000
000001000000000011000000000111011001000110100000000000
000010100000001001000000001011011001001111110000000000
110000000000000111100000001000000000000000000100100101
100000000110000000100000001011000000000010000000000000
.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000111000011101011101010000011010000000000
000000000000001001000000000001101111000011000000000100
010000000000000001000110000101101110000011010000000000
110000000000001101100010000001001101000011000000000000
000000000000000101000000001001101010000011010000000000
000000000000001001100000001001001111000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101000000000011101010000011010000000000
000000000000000000000010010101101111000011000001000000
000000000000001000000000001101001110000011010000000000
000000000000000011000010100101101101000011000001000000
110000000000000000000000001000000000000000000100000010
100000000000000000000000000011000000000010000000000100
.logic_tile 31 17
000000000001010000000000001011101100000011010000000000
000000000000000000000010110111001001000011000000100000
001000000000000000000000001011101110000011010000000000
000000000000000111000000000111001011000011000000000010
010000000000000000000110001011101100000011010000000000
110000000000000000000010110001001001000011000000000000
000000000000000101000000000011001110000011010000000000
000000000000000000100000000111001011000011000000000000
000000000000000011100000001000000000000000000110100000
000000000000001011000000000101000000000010000000000000
000100000000001001000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000010000000000011100000000000000000000000000000000000
000001000000001101000000000000000000000000000000000000
110000000001010101000000000000000000000000000000000000
100000000000001101100000000000000000000000000000000000
.logic_tile 32 17
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 17
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001000001000011010000000001
000000000000000000000000001111101110000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000011010010000000000
000000000000000000000000000000001011100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
.logic_tile 3 18
000000000000000011100011101011101000110011110000000000
000000000000001011100110001111011100010010100000000000
000000000000001011100110010011101110110011000000000000
000000000000000001000011111101111101000000000000000000
000001000001001001100110010111111011100000000000100000
000010100000000001000011110101111000000000000000000010
000000000000001001100111101001011111110011110000000000
000000000000001011000110010101111100010010100000000000
000000000000001001100111111011001011110000000000000000
000000000000001111100010101001001010000000000000000000
000000000000001111100010100001011011110011000000000000
000000001010001001100010001111011000000000000000000000
000000000000000000000110010001111110100000000000000000
000000000000000000000110011101101101000000000000000000
000000000000001000000110011011101100110011110000000000
000000000000000101000110001011001000010010100000000000
.logic_tile 4 18
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000100
001000000000000000000110001000000000000010000000000010
000000000000001001000000001001000000000000000000000000
010000000000000000000111111011001011000100010000000000
110000000000000000000111011011011100100010000000000000
000000000000000111100000011000000000000010000000000100
000000000001010001100011000011000000000000000000000000
000000000000000101100000000111111010000100010000000000
000000000000100000000011101111111101100010000000000000
000000000001100101100000000000000000000010000000000000
000000000000110011000010100111000000000000000000000001
000000000000001000000010101000000000000000000100000000
000000000000000101000000000101000000000010000000000000
000000000001000000000000011000000000000000000100000000
000000000000100000000010000101000000000010000001000000
.logic_tile 5 18
000000000000000000000000001000000000000000000110000000
000000000000001111000010000101000000000010000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
110000000000000000000000000000000000000000000110000000
010000000010000000000000000001000000000010000000000100
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000010100011000000000010000000000000
000010100000000101000010001000000000000000000100000000
000001000000000101000100001111000000000010000001000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001001000000000010000000000100
000000000000000000000000001000000000000000000100000000
000000000000000000000010101011000000000010000001000000
.logic_tile 6 18
000100000000000001000000000000000000000000000100000000
000100000000000000000011111111000000000010000011000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
010000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000010000000000000000001000000000010000010100000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 18
000000000000001000000000000000000000000000000101000000
000000000000001111000000000001000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 18
000000000000101000000000001101011011110011000000000000
000000000001010001000000001011001001000000000000000000
001000000000100101000011111001001011011111110000000000
000010000001011101000010001111001000111111110000000000
110000000000001101000000001000000000000000000100000000
110000000000000011000000000001000000000010000000100001
000000000000001011100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000001000000000000000000100100000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000010011111000000000010000000000000
000000000000000000000111001000000000000000000100000000
000000000000000000000011001111000000000010000000000000
000000000000100000000111111000000000000000000100000000
000000000001010000000110101001000000000010000000000010
.logic_tile 10 18
000000000000000111100111010111001000000000000001000001
000000000000000000000111000111001010100000000000010000
000000000000101011100110110000000000000010000000000000
000001000001000001000011000001000000000000000000000010
000000000000001101100011001000000000000010000000000000
000000000000000011000100000101000000000000000000000010
000000000000101101100011011000000000000010000000000100
000000000001000101000010100101000000000000000000000000
000000000000000000000111001001111001001100110000000000
000000000000000000010011101101011001000000000000000000
000000000000000001100000000011001000010010000000000000
000000000000000000000000000101111101110011000000000000
000000000000001101100000000001011101110000000000000000
000000000000001001100000001101101000000000000000000000
000000000000000000000000001000000000000010000000000000
000000001000000000000000001101000000000000000000000000
.logic_tile 11 18
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 18
000000000000001111000000000001001100000110100000000000
000000000000000111100010011001011000001111110000000000
000000000000000000000111101101011100000110100000000100
000000000000000000000100001001011010001111110000000000
000100000000001111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101001011110000110100000000010
000000000000000000000000001111001000001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
.logic_tile 13 18
000100000000010000000110100101101101000110100000000000
000000000000100111000100000001011010001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111111000110100000100000
000000000000000000000000000011001010001111110000000000
000000000000001111100000000000000000000000000000000000
000000001110000111100000000000000000000000000000000000
000000000000001000000011101101101001000110100000000000
000000000000000011000000000111011010001111110000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
.logic_tile 14 18
000000000000000000000000001001111100001001010000000000
000000000000000000000010000001011001001111110000000000
001000000000001001100111110000000000000000000000000000
000000000000001111000111010000000000000000000000000000
110000000000001001000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
000010000000001000000111110000000000000000000000000000
000001000000000001000110000000000000000000000000000000
000000000000000000000010000011111100000011110000000000
000000000000000000010110000000100000111100000000000000
000000000000001011000110000011111011111111000000000000
000000000000000001000000001011011101010111000000000000
000000000000000000000000000101111001111111000000000000
000000000000000000000000000101011111010111000000000000
000000000000000000000110001001100000000011000100000000
000000000000000000000000001101101010000011010000000110
.logic_tile 15 18
000000000000000001100110010001001111111111000000000000
000000000000000000000011010111011011010111000000000000
001000000000000000000000000101100000001111000000000000
000000001110000000000000000000100000110000110000000000
010000000000001000000000000001001111111111000000000000
010000000100000001000000001111011011010111000000000000
000000000000000011000110001011011010001001010000000000
000000000000000000100000000011111110001111110000000000
000010100000010000000000010000000000000000000000000000
000000001000010000000010000000000000000000000000000000
000010100001010001000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000011100111010000000000000000000000000000
000000000110000011000111100000000000000000000000000000
000000001001000000000000000101100000000011000100000100
000000000000000000000000000101001001000011010000000000
.logic_tile 16 18
000000000000000000010000000101011000000110100000000100
000000000000001001000000000001001011001111110000000000
001000000011010111100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
110000000000001000000111000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011000000000000000000000000000000
001000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
.logic_tile 17 18
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000011000101000000000000000010000000
000000000000000000000100000111000000000001000001000000
000000000000000000000000001111100000000001000010000000
000000000000000000000000001101100000000000000000000100
000001000001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000001000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010000000000000000010010000000000000000000000000000
.logic_tile 18 18
000000000010101101000110000001011001111111000000000001
000000000000001101100010001111011000010111000000000000
001010000000000001100111101001111011111111000000000000
000001000000001011000110110011111101010111000000000010
010000000000001101000011100111101000010100100000000000
110000000000011101100110011001111000111100110000000000
000110000000001000000111101101011011111111000000000000
000101000000000001000110110011011111010111000000000000
000000000000001000000000010101111001111111000000000000
000000000000001011000010001111111111010111000000000000
000000000001000101000110010111111100010100100000000000
000000000000000000000011101101111010111100110000000000
000000000000001001000111100111000000000011000100100000
000000000000001011000000000111001101000011010000000001
000000000000000000010110011011000001000011000100000000
000000000000000000000010000101001000000011010000100000
.logic_tile 19 18
000000000110101011000110001111011011000010000000000000
000000000000011111100011011101101110000011000000000000
001000000000100000000000010000000000000000000000000000
000000000101001011000011110000000000000000000000000000
110000001100001000000000011001001111111111000000000000
110000000010000001000010001011101011010111000000000000
000001000000001101000110000101101100000011110000000000
000000000000000001100000000000110000111100000000000000
000100000000000011100111100011000001000001000000000000
000100000000000000000110101001101000000011000000000000
000000000010000000000000010001011000100001010000000000
000000000010000000000011110001001100110011110000000000
000000000001000000000010011001001111111111000000100000
000000000000001111000111000101101011010111000000000000
000000000100000001100000000001100000000011000100000000
000000000000000000000000001101101010000011010000100000
.logic_tile 20 18
000000000000001111100000001001001111101000000000000000
000000000000001011100010011011001100100100000000000001
001000000001010111100000010001001100111000000001000000
000000000000100000100011111011011100111100000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000011010000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000110000000000000000010000000000000000000000000000000
000000100000000001000111100000000000000000000000000000
000000000000001111000111110000000000000000000000000000
000001000000000001100000011011001001000010000000000000
000010000000001001000011101111011011000011000000000000
000000000000000000000011101111101011101000000000000000
000000000001000001000000001001111100100100000000000000
000001000000000000000000011001100001000011000100000100
000000000000100000000011100001101100000011010000000000
.logic_tile 21 18
000100000000000111100000010000000000000000000000000000
000100000000000001100010010000000000000000000000000000
001000000000000011000000000111111011101000000000000000
000001000000000000100000000011101100100100000000000000
010001000000000001100010011011011001101000000000000000
110010000000000000000010001111001110100100000000000000
000010000000010011100010000101101010000010000000000000
000000000000000000100000000011101011000011000000000000
000000000100000011100000000011100000000011000100000100
000000000000000000000000001001101111000011010000000000
000000000000000101100011100000000000000000000000000000
000010000000000000100100000000000000000000000000000000
000000100001000000000110000001000000000011000100000010
000001001000000000010000001001001000000011010000000000
001000001110000101100011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
.logic_tile 22 18
000000000000100011000110011011000001000010000001000000
000000000000010001000010001101001110000000000001000000
001000000000000001000110010011011001111111000000000000
000010001000000101100011100111111001010111000000000000
110000000000001001100010100011011011111100000000000000
110000000000000001000000000001111111011100000000000000
000001000000001000000111011011001111111000000000000000
000000000000000111000010000011101110110000000000000000
000000000000000101100011101001100000000000000000000000
000000000000000000100110001001100000000001000000000000
000000100000000111100000001101000000000011010000000000
000101000000001001000000000001101010000011110000100010
000100000000000101100011101001101001000011100000000000
000100000000000101100000000011111000000011000000000000
001000000000101011000110001101001000110111110100000000
000000001010000001000000000101011000110011110001000000
.logic_tile 23 18
000000000000000111100000001111101111000011100000000000
000000000000000011000010010101111001000011110000000001
001000000000000101000111100011101011010011110000000000
000000100000000011100010011011111001110011110000000000
110000001100000101000110010111111001111100000001000000
010000000010000000100011000011101011011100000000000000
000000000001001001100110001111000000000011010000000000
000000000000100001000010101011101011000011000000000000
000000000000001001100011100011111010000000110000000000
000000001110000011000111101111011000000001110000000000
000001001010101001100010011011101001111011110100000000
000110100000001001000011110011011010110011110000100000
000000001010000000000011110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000010101011000111011110110000011
000000000000000000000011100011001000110011110000000000
.logic_tile 24 18
000000000000000111100000010001011010000011100000000000
000000000000000000100011001011011100000011000000000000
001000000000000000000111110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
010000000000001000000111010111000000000010000000000000
110000001110000001000011011001100000000000000001000100
000000101100000000000000010000000000000000000000000000
000010000000001111000010000000000000000000000000000000
000000001010000000000000011101001011111100000000100000
000000000000000111000011110011101001011100000000000000
000010100000000000000111110000000000000000000000000000
000000000000001001000111100000000000000000000000000000
000000001100000000000000001101111101101000000000000000
000000000000000000000011111001011101100100000000000000
110000000000000000000000001000000000000000000100000010
100000000000000000000000001001000000000010000000000000
.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 18
000000000000001111100000001011101010010011110000000000
000000000000001011100011001001111000110011110000000001
001000000000000000000000011111100001000001010001000000
000000000000001011000011111111101011000001100000000000
110000000000000011000000011101100000000011010000000000
110000000000001101000010001011101010000011000000000000
000000000000001001100010010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000001010001000111001111001011000011100000000000
000000000000100000100100000011101011000011110000000000
000000000000000000000011111011101110000000110000000000
000000000000001111000111001101001000000001110000000000
000000100000001001000010011011011011111011110110000000
000000000000000101000011100011101010110011110000000000
000000000000000000000110010001011000111011110100000000
000000000000000000000010000011101110110011110001000000
.logic_tile 27 18
000010100000000011100111011011101100101100000000000000
000000000000000000000011010001011010001100000000000000
001001000000000000000010101111101110101100000000000000
010000000000000111000100000101111001001100000000000100
010000000000000011100110001011001101101100000000100000
110000000000000000100000000001011010001100000000000000
000000000000000011100000001011000001000011010000000000
000000000000000111000011011001101101000011000000000000
000000000001000111100111001101101100101100000000100000
000000001010100000000110010001111001001100000000000000
000000000000000101100111001011101110101100000000100000
000000000000000000000110010101111000001100000000000000
000000000000000000000111001111101101101100000000000001
000000000000000000000100000001011110001100000000000000
110000000000001011000110101000000000000010000100000010
100010000000000101000011001111000000000000000000000000
.logic_tile 28 18
000000000000000000000110010011100000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000000001001100110110000000001000000001000000000
000000000000000001000010000000001001000000000000000000
010000000000000000000111000000001000001100111100000000
110000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000011010000001001110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000100100000000000000010100000001001001100111100000000
000001000000000000000100000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000001000000
110000000000000000000000000000001001001100111100100000
100000000000000000000000000000001011110011000000000000
.logic_tile 29 18
000100000001011000000000000000000000000000000000000000
000100000010100111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000001000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 30 18
000000000000000000000000000101111110010000000000000000
000000000000000000000010010111111001000000000000000000
001000000000000000000010010111111100000011010000000000
000000000000000000000110001101101111000011000000000100
010000000000000000000110011011011110000000000000000000
110000000000000000000010001001011001100000000010000000
000000000000000000000010010011011100000011010000000000
000000000000000000000110001101101111000011000000000000
000000000000000011000000000101111111010000000000000000
000000000000000000100010100111111011000000000000100010
000000000000000101100000001111011101000000000000000000
000000000000000001000011011101011001100000000000100000
000000000000000011000000010000011110011010010000000000
000000000000000000100010100000010000100101100000000000
110000000000000000000010101000000000000000000100100010
100000000000000000000011010011000000000010000000100000
.logic_tile 31 18
000000000000000111100010000001000000000011000000100000
000000000000000000100011001011100000000010000001000000
001000000000000000000000000001101100000011010001000000
000000000000000000000010110001101011000011000000000000
010000000000000000000010010111100000000001000000000000
010000000000000000000110001101100000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000000000000000000011000000000001000000000000
000000000000000000000000001001100000000000000000100000
000000000000000000000000001000000000000000000101100000
000000000000000000000000000101000000000010000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 19
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000101000000000010000100000000
000000000000000000000000001101000000000000000000000010
110000000000000001100000010000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 3 19
000000000000001000000000010101111000110011000000000000
000000000000001111000011110101101001000000000000000000
000000000000000001000011010001101100000100000000000001
000000000000000000100110111101101010100000000000000000
000000000000000101100000010001100000000000000000000000
000000000000000001000010000001100000000011000000000000
000000000110000000000000011000000000000010000000000000
000000000000000000000011111011000000000000000000000001
000000000110001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 19
000000000000000001100000011000000000000010000000000010
000000000000000000100011110111000000000000000000000000
001000000000001000000110001000000000000010000000000000
000100000000001001000110101001000000000000000000000100
010000000000000001000000001000000000000010000000000000
010000000000000000100000001001000000000000000000000100
000000000000000000000000000000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000110101000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000101110000001000000000000000000100000000
000000000000000000000011101111000000000010000000100000
.logic_tile 5 19
000000000000000111000000000000000000000000000000000000
000000000000000000100011100000000000000000000000000000
001000000000000001100000001000000000000000000101000001
000000000000000000100000001101000000000010000000000000
110000000000000000000010000000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000100000000000000000000000000000000010000100000000
000001000000000000000010001011000000000000000000000000
000000100000000000000110110000000000000000000100000000
000000000000000000000010101101000000000010000001000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
.logic_tile 6 19
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000001001100000000001000000100000
010000000000001101000000001011000000000000000000000010
010000000000000111100011100101000000000001000000000000
110000000000000000000110110101100000000000000001000001
000000000000000000000000001000000000000000000101000100
000000000000000000000000000011000000000010000000000100
000010000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000000000000
000000000000000101100011110000000000000000000100000010
000000000000000001000010100001000000000010000000000010
000000000000000000000000001000000000000000000100000000
000000000000000000000010010011000000000010000000100010
000000000000000000000000000000000000000000000100000010
000000000000000000000000001111000000000010000000000000
.logic_tile 7 19
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001111000000001111000000000001000010000000
000000000000101111000000000001100000000000000000000000
010000000000000000000000001111100000000001000000100000
010000000000000000000000000001000000000000000001000000
000000000000000001000000010000000000000000000100000000
000000000000000000100010001001000000000010000000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001000000000000000000100000001
000000000010000000100000001101000000000010000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000100000101000000000010000000000100
000000000000000000000000001000000000000000000101000000
000000000000001101000000000011000000000010000000100000
.ramb_tile 8 19
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 19
000000000000001000000000000000000000000000000100100000
000000000000001111000011000001000000000010000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 19
000000000000000001100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000001000000000000010000000000010
000000000000000000000000001111000000000000000000000000
010010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000101000010
000000100000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000010110000000000000000000000000000
.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100100000
000000000000001101000000000111000000000010000000000000
.logic_tile 13 19
000000000000000000000111100101111001001001010000000000
000000000000000000000111101101011100001111110000000000
001000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001001001000011000000000000000000000000000000
010000000000000001000100000000000000000000000000000000
000000000001011001100011000101101111111111000000000000
000000000000100001000000001001001001010111000000000000
000000000000000111000110001001101101111111000000000000
000000000000000000000000000111001111010111000000000000
000000000000000000000000000111111010000011110000000000
000000000000001001000000000000110000111100000000000000
000000000000000111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000101000110000101000000000011000110000000
000000000000000000000000001011001010000011010000000001
.logic_tile 14 19
000000001100001000000111100001100000000000001000000000
000000000000001111000100000000100000000000000000001000
000000000000000000000110000001000001000000001000000000
000000000100000000000100000000001110000000000000000000
000010100000000000000011100011101000111100001000000000
000000000000000000000000000000101110111100000000000000
000000000000000000000010100101101001111100001000000100
000000000000000000000100000000101110111100000000000000
000000000000000000000111100011001000111100001000100000
000000000000000000000100000000101110111100000000000000
000000000000000000000010100101001001111100001000000010
000000001110000000000100000000101110111100000000000000
001000000000100001000000000001001000111100001000000000
000000000000000000100000000000101110111100000000000000
000000000000000000000010100111101000000011110000000000
000000000000001001000000000000100000111100000000000000
.logic_tile 15 19
000000000000000000000000011111111001001001010000000000
000000000000000000000010001101011111001111110000000000
001000000001001001110110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000001000000000010001111010000011110000000000
110000000000000001000010000000110000111100000000000000
000010000001001000000011010000000000000000000000000000
000000001110101011000110100000000000000000000000000000
000100000000000111100000001101001101111111000000000000
000000000000000000100000000111101101010111000000000000
000000000000000000000000001001001111111111000000000000
000000000000000000000011110101101001010111000000000000
000000000000000111100011000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
000000000000001101000110101001100000000011000110000000
000000000000000001100100000001001010000011010000000100
.logic_tile 16 19
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000001011100001100000100000000
000100000000000000000000000111101101001000000001000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000101011010000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001001000000000000000000000101000000000000000100000000
000000000000000000000000001011000000000001000011000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 19
000000000000100000000111001001111100110011010000000000
000000000000011001010011100111111100010011110000000000
001000000000001000000010100001101010000011110000000000
000000000000000001000110100000100000111100000000000000
010000000001011011110111100000000000000000000000000000
110000000000100001100000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000100000000001101100000000011101100000011100000000000
000100000000000111000000000001101001000011000000000000
000010000000000011100110000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000001100000000000000000000001011010000011110000000000
000010100000000000000000000000100000111100000000000000
000000000000000101100000001011111000001011110100000000
000000000000000000000000000011001010001111110010000000
.logic_tile 19 19
000000000001011011100111011001111010000010000000000000
000000000000000001100111001111111011000000000000000000
000000000000001001000110110011111000000001110000000000
000000000000001111100010000001111100000011110000000000
000000000000000000000111000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001011100110100101101001111000000000000000
000000000000000001000010110101011000111100000000000100
000000000000001011100111001011001000000010000000000000
000000000000001011000000000001111100000000000000000000
000000000000000111100000001001000000000001000001100010
000000000000000000100011110101000000000000000000000000
000000000001000000000000001011100001000011000000000000
000000000000000000000000001111001011000010010000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 20 19
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000111100011100011100001000000001000000000
000000000000000000100010010000101000000000000000000000
000000000000100000000000000011101001111100001000000000
000000000000000000000000000000101010111100000000000000
000000000000000111100000000011001001111100001000000000
000000000000000000100000000000001000111100000000000000
000000000010001111100000000011001001111100001000100000
000000000000000011000000000000001010111100000000000000
000000000000100000010110010111101001111100001000000000
000000000001000000000111100000101000111100000000000000
000000000000000000010000000001101001111100001010000000
000000000000000000000000000000101010111100000000000000
000000000000100000000010100001101000000011110000000000
000000000000000000000100000000100000111100000000000000
.logic_tile 21 19
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000001100110101101101111111111000000000000
000000001100000000000000001101101101010111000000000000
110000000001001001100000011001111101111111000000000000
110000000000001001000010000011101111010111000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000001010101000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000011100110000111101010010100100000000000
000000000000001001100010000011101010111100110000000000
000000000000100111000010000000000000000000000000000000
000000000001010000000100000000000000000000000000000000
000000000000000000000110000011100001000011000110000000
000000000000000000000000001101101000000011010000000100
.logic_tile 22 19
000000000000001001100110011011001010101000000000000000
000000000000000001000010001011101110100100000000000000
001000000000001111100000010011101101101000000000000000
000000000000001011000011111101001100100100000000000000
110000000000000000000000011101011000101000000000000000
110000000000000001000011110011101110100100000000000000
000000000000001001100010000011111001101000000000000000
000000000000001011000000001011111100100100000000000000
000000000001011000000010001011101000000010000000000000
000100000000101111000000001101111000000011000000000000
000000000000000001000011100111101000000010000000000000
000000000000001001000010101111111000000011000000000000
000000000000000001000011101101000001000011000100000000
000000000000000000000010000001101010000011010010000000
000000000000001000000011101011100001000011000101000000
000000000000010001000000000101101110000011010000000000
.logic_tile 23 19
000000000000001011100110100111100000000000100000000000
000000000000001101000111000011101001000000000000000011
001000000000000000000110011011100000000001010000000000
000000000000000000000010001001001101000001100000000000
010001001100000011100111000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
000001000000001000000110001101111100101000000000000000
000000000000010011000000000011111101100100000000000000
000001001110001011100010010001111010000000110000000000
000010000000001111000011111011101000000001110000000000
000000000000100011000000000011101110000011100000000000
000000000000000001000011000011011000000011000000000000
000000000000000000000110001111001001000011100000000000
000000000000001111000000001101011110000011110000000000
000100000000001001000000001101011001111011110100000000
000100000000000001000011001001011110110011110000000000
.logic_tile 24 19
000000000000000111000010011001001000101100000000000000
000000000000000111100011111001011000001100000000000000
001000000000001001100111011111111001000011100000000000
000000000000001101000111101011001001000011110000000000
010010000000001111100111110000000000000000000000000000
110000000000000001100110110000000000000000000000000000
000000000000000000000110010111111001000011100001000000
000000000000000000000011001101001001000011110000000000
000001100000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000110001101101010000000110000000000
000000000000000000000000001101101010000001110000000000
000000000001010001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000001001001111111011110100000000
000000000000000000000000001011101000110011110000000001
.ramb_tile 25 19
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 19
000000000000000001000000001001000000000001000011000001
000000000000000000000011011001000000000000000000000010
001000000000001000000110001101101100000011100000000000
000000000000001011000011101101001010000011110000000001
110000000000000000000110011001101100000000110000000000
010000000000000001000010001011101110000001110000000000
000000000000000111100000011001111101000000110000000000
000000000000000000000010001111001100000001110000000000
000000000000001111100010000000000000000000000000000000
000000000000000001100110010000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
000000000000000101100000011111001100111011110100000010
000000000000000000000011110001111011110011110000100000
000000000000000000000000001001101000111011110101000000
000000000000000000000011111001111011110011110000000000
.logic_tile 27 19
000000100000000001000111010111111011101100000001000000
000001000000000000100011010101111011001100000000000000
001000000000000011100110000111111000101100000000000000
000000000000000000000011101001111000001100000000000000
010010000000000011100000000000000000000000000000000000
010001001100000000100000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000000000000000000011011001101100000000000000
000000000000000000000000001001011000001100000000000000
000010100000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
110100000000000000000110110000000001011010010100000000
100110000000000000000010100000001001100101100001000000
.logic_tile 28 19
000000000000001001100110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001000000010001001100110010000001000001100111100000010
000000000000000001000010000000001000110011000000000000
110000000000000000000000000000001000001100111100000000
110000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111100000010
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000110000000000000000000001000110011000000100000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000010
000000000000010000000011100000001001001100111100000000
000000000000100000000000000000001001110011000000000000
110000000001000000000000000000001001001100110100000000
100000000000000000000000000000001001110011000000000000
.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100000000001000000000010
000000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 19
000000000000000000000000000101100000000000000000100000
000000000000001001000000000111101000000000010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 19
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111000001000000000000100000
000000000000001111000000000001001101000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001101000000000000100000000010
000000000000000101000000001011001100000001000000000010
000000000000000000000000000001000000000010000000000000
000000000000000000000000000011001110000000010000100100
.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 20
000000000000000000000010100101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000010000000001000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000001000000110000000000001000000001000000000
000000000000001011000100000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000101000010100000001011000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 5 20
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010100000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 20
000000000001001001100110010001000000000001000000000100
000000000000001101000111010001000000000000000000000000
001000000000010001100110011111011011000000000001000000
000000000000000000000010001101001001100000000000000000
010000000000000000000010001001111000010000000000000000
010000000000000000000000001001101110000000000000000000
000100000000000001100110011001111010000000000001000000
000100000000000000000010001001101100100000000000000000
000000000000000101100000000101111001100000000000000000
000000000000000000000000000111101011000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000101100000000000000000000000000100000000
000000001100000000000000001101000000000010000000000000
110000000110000000000000001000000000000000000100000000
100000000000010000000000001011000000000010000000000000
.logic_tile 7 20
000000000000000000000000010000000000000000000000000000
000000000100000000000011110000000000000000000000000000
001000000110000001100000011001101101100000000000000000
000000000000000000000010000101111000000000000000000000
010000000000000111000000001000000000000000000100000000
010000000000000000000010111111000000000010000000000000
000000000000001101000000001000000000000000000101000000
000000000000000001000010111101000000000010000000000000
000000000001000000000000011000000000000000000100000000
000000000000000000000010000101000000000010000000000000
000000100000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000001000000100000000000000000000000000000000100000000
000010100001000000000000000101000000000010000000000000
110000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
.ramt_tile 8 20
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
.logic_tile 9 20
000010100000000011000000001001000000000001000010000001
000001000000000000100000001011000000000000000010000100
001000000000001000000000001101100000000001000000000000
000000000000000111000000001111000000000000000001000100
110010000000000000000000001000000000000000000100000001
110001000000000000000000000001000000000010000000000100
000001000000000011000000000000000000000000000100000100
000010000000000000100000001011000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000111100110100000000000000000000100100001
000000000000000000000000000111000000000010000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
.logic_tile 10 20
000000000000000000000011101001001010000000000001000000
000000000000000000000010000101111010100000000000000000
000000000000001000000110000111100000000001000000000000
000000000000000001000000000011100000000000000000000000
000000000000000001100000000011101001100011110000000000
000000000000000000000010010111011000000011110010000000
000000000000000011000000001111100000000000010000000000
000000000000000000100000001001001001000000000000000100
000000000000000101100000000011100000000010000000000000
000000000000000000000000001001100000000000000000000000
000000000110000001000110100111101010000000000000000100
000000000000000000100000001101001001100000000000000100
000000000000000101100000000001001011100000000000000100
000000000000000000000000000101111010000000000000000000
000000000000000001000110101001000000000000000000000000
000000000000000000100000001011101100000000010000000000
.logic_tile 11 20
000000000000000000000000000111000000000011000000000000
000100000000000000000010010101000000000010000000000001
001000000000000001100110000101000000000010000000000000
000000000000000000000000001101100000000000000000000000
010000000000000001100110010000000000000000000100000000
010000000000000000000010000000000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000010000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011001111101011011000000100000000
000000000000000000000100001001101000001000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000011001101101011001000000100000000
100000000000000000000100001011101000011000000000000000
.logic_tile 12 20
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 20
000000000000000000000010011101111111111111000000000000
000000000000000000010011000111001011010111000000000000
001000000000001000000011010001111101111111000000000000
000000000000000001000110000011001101010111000000000000
010000000000001001100000010000000000000000000000000000
010000000000000001000010010000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000111000000000011101010000011110000000000
000000000000000111100011110000110000111100000000000000
000010100000001111100110000011100001000000010000000010
000001001110000011100000001001001100000000000000000000
000000000000000000000000000101011100001001010000000000
000000000000000000000010010011011101001111110000000000
000000000000001101100000000101011001110011110100000000
000000000000000011000000001111011001110111110000000000
.logic_tile 14 20
000000000000001001100010001101001001111111000000000000
000000000000000001000110000101111111010111000000000000
001000000000000011100110101001011110001001010000000000
000100000010000000000000001011011010001111110000000000
010000000000010001000110010001111100000011110000000000
010000000000001001000010000000000000111100000000000000
000000000000001001100011111101111111000010000000000000
000000000000000001000010001111111001000000000000000000
000000000000000000000111110111001100000010000000000000
000000000000000000000011011011011111000000000000000000
000000000000001101100010001101000000000001000000000010
000000000001001011100100000101100000000000000000000010
000000000000000000000010000101001001111111000000000000
000000000000001001000000000101111111010111000000000000
000000000000000000000110001011100000000011000100000010
000000000000000000000010001101001000000011010000000000
.logic_tile 15 20
000100000000000011100110001011111111111111000000000000
000000000000000000000000000101101011010111000000000000
001000100100100000000110000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000001101100110000111101111111111000000000000
000000000000000001000000000001101001010111000000000000
000100000000000000000000011101011001001001010000000000
000000000000000000000011001011011100001111110000000000
000010000000001000000110000000000000000000000000000000
000001000000001101000110010000000000000000000000000000
000000000000000001000111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000110000111000001000011000100000000
000000000000001001000100001001101010000011010001000000
.logic_tile 16 20
000000000000000011100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000011000000000000010000000100
000000000000000000000000000011001000000000110001000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000001001100000000000100000000010
000000000110000000000000000111001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
.logic_tile 17 20
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110010000000001000000000000000000000000000000000000000
110000000000001101000000000000000000000000000000000000
000000100000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000110000100
000000000000000000000000000101100000000001000000000000
.logic_tile 18 20
000000000000001001100000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
001000001000001001100010000001101001111111000000000000
000000000000000001000100000111011101010111000000000000
110000001010000000000000011101111001111111000000000000
110000000000000000000010110101011011010111000000000000
000000000100001001100110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000010011100000001111000000000000
000000001110100000000010000000100000110000110000000000
000000000000000000000110000101101101010100100000000000
000000000001000000000000001101111110111100110000000000
000000000000001000010111000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000001000001000011000110000000
000000000000001011000000000001001000000011010000000000
.logic_tile 19 20
000000000000000111100000001111011101111111000000000000
000000000000101001100010000101111011010111000000000000
001000000000000101000110011011111111111111000000000000
000000000000000000000010000001001011010111000000000000
110000000000001111100110000001101010010100100001000000
110000000000000001100010010011101001111100110000000000
000010000000000101000110010001101110010100100000000000
000001000000000011000010000111101011111100110000000000
000010000000000000000010010111011101111111000000000000
000001000000001111000111110001111011010111000000000000
000000000000001000000010000011111111111111000000000000
000000000000000101000100001011001011010111000001000000
000000000000100001100010010001000000000011000100000000
000000000000001111000010101011001011000011010000000010
000000000000001001010000001101000001000011000100000000
000000000000000001100000000111001010000011010000100000
.logic_tile 20 20
000000100000001000000010100000000000000000000000000000
000010000000001011000000000000000000000000000000000000
001000000000000101000110110001011001111000000000000100
000000000000000000000011111101011100111100000000000000
010000000000000111100011100001111000000011110000000000
110000000000100000000010010000100000111100000000000000
000000000010000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000011000000001000000000000101101000000011110000000000
000001000000000111000000000000110000111100000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000011000000000000000000000000000000
000000000000000000010000000011001010001100000100000000
000000000000000000000000000111001111101100000010000000
.logic_tile 21 20
001000000000001001100110010011111000101000000000000000
000000000000000111010011111111101001100100000000000000
001000000000001111100000000101011011110011110000000000
000000000000000001000011011101001010010011110000000000
010000000000001111100111110101101101001111110000000000
110000000000000001000111111001111101000111110000000000
000010100000000111000000011001000001000000110000000000
000001000000001101000011000001101110000000010000000000
000000100000001000000111001011011000101000000000000000
000001000000000101000000001001101001100100000000000000
000000000000000000000111100001000000000011000100000000
000000000000000101000011101001001000000011010000000000
000101000000000000000111011111101111110011110100000000
000100000000000000000110001001011000110111110000000010
000000000000000000000000001011101100110011110100000000
000000000000000101000011011111001010110111110000000100
.logic_tile 22 20
000000000000000000000000010101111000001111110000000000
000000000000000000000010000011001010000111110000000000
001000001010000011000000001101100000000000000001000001
000000000000000000000000000111000000000001000000000000
010000000000100001000000001011100000000011000000000000
010000000001000000010000000101000000000010000000000010
000000000000001011100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100100100
000000000000001001000000000011000000000010000000000000
000100000000000001000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
.logic_tile 23 20
000000000000001000000110001101101110000011100000000000
000000000000001111000011100001111000000011000000000000
001000000000011101100000001101100000000000000000000000
000000000000001011100010011011000000000001000000000000
010000000000000001100011101111111100111000000000000000
010000000000000101000111010111101010110000000000000000
000000000000000001000000010111011101111111000000000000
000000000000000000100010000101111011010111000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011100010001001101101111100000000100000
000000000000000001000110010001101011011100000000000000
000000000000000000000111011001001010110111110100000001
000000000000000000000110000011111011110011110000000000
000000000000000111100000000000000000000000000000000000
000000000110000000100011010000000000000000000000000000
.logic_tile 24 20
000000000001000001010110001111101101111100000000000000
000000000000000000100011101001101110011100000000000000
001000000000001000000010011111111101000011100000000000
000000000000001011000110111001001100000011000000000000
010010100000001111100000001101100000000000000000000000
010001000000000001000000001011100000000001000000000000
000000000001000111000010110101111101111111000000000000
000000000000000000100010000111111011010111000000000000
000000000000010001100111010001001100111000000000000000
000000000000100000000010000101011101110000000000000000
000000001110001111000000010000000000000000000000000000
000001000000010001100011010000000000000000000000000000
000000000000001000000000001001001011110111110100000000
000000000000001001000000000001101010110011110000000111
000000000000000001000000010000000000000000000000000000
000000100000000000100011000000000000000000000000000000
.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 20
000000000000000000000000000000000000000000000100000000
000000000000001011000011100001000000000010000000000100
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000000000110
000000000000000000000000001101100000000001000001000100
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 20
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000001000000000001000000000010
000000000000000000000000001001000000000001000000000000
000000000000000000000000000001000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 20
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000000000010101001000000000000000000000000
000000000000001101000100000101000000000001000000000010
010000000000000000000110000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010101001100000000001000000000000
000000000000001101000100001001000000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 20
000000000000000000000000000101000000000001000100000000
000000000000000000000000000011100000000000000010000000
001010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 21
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 21
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001110000000000000010000
000000000010001000000111000000000001000000001000000000
000000000000001011000100000000001011000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000110000000000010000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000011000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000010100000000011000000010000000001000000001000000000
000001000000000000000010010000001111000000000000000000
.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011101000000000000000000100000010
010000000000000000000000001111000000000010000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000010000001101000000000010000000000000
000000000000000000010110101000000000000000000100000000
000000000000000000000000000011000000000010000010000000
.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000010001000000000000000000100100010
000000000000000000000100000101000000000010000000000000
010000100000000000000000000000000000000000000100000001
010000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000010000000000000000000000000100000000
000000000000000000000000000011000000000010000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000100
.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000001000000000000000000100100000
000000000000000000000000001101000000000010000000100000
010000000000000001100000001000000000000000000100000000
010000000000000000000000001111000000000010000000000110
000000000000000000000000010000000000000000000000000000
000000000010000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000100000001
000000000000000000000000000101000000000010000000000011
000000000000000000000111000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
.ramb_tile 8 21
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 21
000000000111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
.logic_tile 12 21
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000001001000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010011000000000000100000000000
010000000000000000000010000001001001000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000000111000011100011000001000010010000100000
000001000000000000100011101001101100000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000011100101011011011110000100000100
000000000000000000000000001111111100011101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 15 21
000000000000000000010000001000000000000010000000000000
000000000000000000000000000001000000000000000000100000
001000100000001000010110001000000000000010000000000000
000000000000000001000000001101000000000000000000000000
010000000000000000000011101000000000000010000000000000
110000000000000000000000000101000000000000000000000000
000001000000000001100000011000000000000010000000000000
000000100000000111000010001001000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000001110000000000000001000000000000000000100000000
000000000100000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 21
000000000000001000000000001001111101101000000000000000
000000000000000001000000001001111111100100000000000000
001000000000000111000110010000000000000000000000000000
000000000001010000000010000000000000000000000000000000
110000000000000011000000011111111101101000000000000000
110000000000000000100010001101111111100100000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000010001111111000111101110100000010
000000000000000000000000001001001000111100110000000000
000010100000000000000011011011101010111101110100000000
000001000000000101000110101001001011111100110000000000
.logic_tile 18 21
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000011000111011011111111101000000000000000
000000000000001101100010001101011100100100000000000000
010010000000000011100011101101111101101000000000000000
110000000000000000100000001001111110100100000000000000
000000000000000000010000001011111111101000000000000000
000000000000001101000011010111111100100100000000000000
000000000000000000000000001101111000111101110100000000
000000000000000000000000000011001111111100110000000000
000000000000001011100111010000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000100001010000000110001101111000111101110100000000
000000000000000000000000001001011001111100110000000000
000000000000001011100111001001101010111101110100100000
000000000000000001110100001101001000111100110000000000
.logic_tile 19 21
000000000010000000000000011111001101101000000000000000
000000000000000000000011010101011100100100000000000000
001000000000000001100000011101101110111000000000000000
000000000000000111000010000011101011111100000000000000
010000000000001000000110001011001111110000000000000000
010000000000000001000010000011101000111000000000000000
000000000000000001100111011101101111101000000000000000
000000000000000111000011011111011110100100000000000000
000000000000000001100011110101100000000001000100000000
000000000000000000000010001011100000000011000001000000
000000000000000111000000001001111100111101110100000000
000000000000000111100011000001011010111100110000000000
000000000001001101000011101101101100111101110100000000
000000001010101111100000001001001011111100110000000000
000000000000000000000000010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
.logic_tile 20 21
000000000001100001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000010000000100000000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000100000000000000111011001111000000010000000
000000000000000001000000001101011111111100000000000000
000000000000100000000110110001011011111000000000100000
000000000001000000000010100001011111111100000000000000
.logic_tile 21 21
000000000000000000000111010000000000000000000000000000
000010100000001111000111110000000000000000000000000000
001000000000001000010111110011101011001111110000000000
000000000000000001000011101011001001000111110000000000
010000000000000011100110010011111110101000000000000000
010000000000000000100010000001111111100100000000000000
000000000010100001100111100001101101001100000000000000
000000000000000001000000001011101100101100000000000000
000000000000001001100111101011000001000010000000100000
000000000000001011000000001001101011000011000000000000
000000000000000001000010011101011000101000000000000000
000010000000000111110011100101011101100100000000000000
000000000000000000000111101111101101110011110100000000
000000000000000000000000001011001010110111110000000000
000000000000001000000000010001101010111100110100000000
000000000000000101000011011001011011111110110000000000
.logic_tile 22 21
000000000000001000000000000011101101101000000000000000
000000000000000001000000000011111100100100000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000110000000000000000000000000000000000000000000
000001000000001000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000000000000000000000011101111100001000000100000000000
000000000000001011000100001011001110000000110000000000
000000000001000000000010011011111110001111110000000000
000000000000000101000111010111111111000111110000000000
000000000000000000000111100101111000110011110100000000
000000000000000000000011110011001000110111110000000010
000000000000000011100010000000000000000000000000000000
000000000000000101100100000000000000000000000000000000
.logic_tile 23 21
000000000000001000000110001111101100001100000000000000
000000001100001111010000000001111000101100000000000000
001000000000000111000000001011101100001100000000000000
000000000000001101000000000001101010101100000000000000
110000000000001001100000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000101100010000011011111101000000000000000
000000000000001011100100001111001000100100000000000000
000000000000000000000010010101101000111100110100000000
000000000000001011000110111011011010111110110001000000
000000000000000000000000010000000000000000000000000000
000000000000000000010011100000000000000000000000000000
000000000010001000000010011101101111111100110100000000
000000000000000001000110111101001010111110110001000000
000000000000100001000000010000000000000000000000000000
000000000001010000000011100000000000000000000000000000
.logic_tile 24 21
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000101000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111101101101000000001000000
000000000000000000000000000011001101100100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111000111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 27 21
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001011010010000000000
000000000000000000000000000000001101100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001101000000000001000101000000
100000000000000000000000001001100000000000000000000000
.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 21
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000001000000000001000000001100110000000000
000000000000000011000011110000100000110011000000000000
110000000000001000000010101000000000000010000000000000
110000000000001111000100001001000000000000000000000100
000000000000000101000000001001100000000011010000000000
000000000000001101100010110001101010000011110000000000
110000000000000000000000000101111011000010000000000000
000000000000000000000000001101011010000000000000000000
000000000000000001100000001001100000000000000100000010
000000000000000000000000000011000000000001000010000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 31 21
000000000000001000000110010111111000010000000000000000
000000000000001001000010001101001001000000000000000010
000000000000000001100111111000000000000010000000000000
000000000000000000000110001001000000000000000000000100
000000000000001000000111111011000000000010000000000000
000000000000001001000110000111100000000000000000000000
001000000000000101100000001101111100000000000000000000
000000000000000000000011001101001010100000000000000000
000000000000000000000010100111101000010000000000000000
000000000000000000000010101011111001000000000000000000
000000000000000000000000000001011101010000000000000000
000000000000000101000010101111011001000000000000000000
000000000000000000000000000001111110000010000000000000
000000000000000000000010101101101000000000000000000000
000000000000000101000000000011111000010000000000000000
000000000000000101000010101111111011000000000000000000
.logic_tile 32 21
000000000000000011000010100001000000000000001000000000
000000000000000101100100000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000010110000001111000000000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001000110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000001101100000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011100000001010110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001001110011000000000000
.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 22
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 22
000000000000001000000000000000001000111100000000000000
000000000000001011000000000000000000111100000000010000
000010100000000000000000000001000000000000100000000000
000000000000000000000000000101001100000000110000000100
000000000000101000000000000000000000000000000000000000
000000000111010001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
.logic_tile 5 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000110000000000000010000000000000000000100000010
000000000000000000000011010101000000000010000000000000
010000000000001000000010001000000000000000000110000010
010000000000001111000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000100000000
000000001110000000000000001101000000000010000000000100
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 22
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000001000000000000000000100000010
000000000000000000000000001011000000000010000001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101101011110000000100100100
000000000000000000000000000011001110111001010000000000
000000100000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 22
000000000000000000000000000101100000001111000000000000
000000000000000000000000000000000000110000110001000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
.logic_tile 10 22
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000101000000000000000101000000
000100000000000000000000000101000000000001000000000000
.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 22
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 22
000000000000001001000000001000000000000010000000000000
000000001000000001000000001101000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000001000000001111000100000100
000000000000000000000000000000001000110000110001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 22
000000000000001011100010100111000000000000001000000000
000000000000000101000010000000001000000000000000001000
001000000000100000000010010011001000001100111111000000
000000000001011001000111010000101011110011000000000000
010110100000000101000010000001101000001100111100000000
010100001000000000000010100000101100110011000000000100
000000000000000011100000000001101000001100111100000000
000000001100000000000000000000001111110011000000000100
000001000000001001000110100011001001001100111100000001
000000100000000101000011100000001010110011000010000001
000010000000010000000000000101001000001100111100000001
000000000000100000000000000000101001110011000000000100
000000100000000000000000010001001000001100111100000100
000000000110000001010010100000001010110011000000000000
000000100000000000000000000001101000001100111100000100
000000000000000000000000000000101101110011000001000000
.logic_tile 16 22
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
001000000000001001100110011000000000000010000000000000
000100000000000001000010001001000000000000000000000000
010000000000000111100111101000000000000010000000000000
110000000000000000100100001001000000000000000000000000
000000000001000000000000001000000000000010000000000000
000000000000100000000000000001000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 22
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010001111100111000000000100111
000000000000000000000011011001111110111100000001000001
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000000001111011110000100000000000100
010000000000000000000000001001011011000000000000000010
000010000000001000000000000000000000000000000000000000
000000000000001101000011010000000000000000000000000000
000001000000001000000000001001100001000000100000000000
000000000000001011000000000011001011000000000010000001
001000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
.logic_tile 19 22
000100000001000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000001011111100100000000000000010
000000000000000000100000001011101001110000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101111100000000000000000100001
000000000000000000000010101111101100000000010000100001
.logic_tile 20 22
000001000000000000000000000011000000000001000010000001
000000000000000000000000001101100000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000010101001100000000000100001000000
000000000000100001000100001001101100000000000000000101
000000000000000011100011101101101101011000000000000010
000100000000000000100000001101001001010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 22
000000000001000111000000000000000000000000000000000000
000000000000100001100011010000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110001111011010110000000000000000
000000000000000000000011010011011001111000000000000001
000000000000001000000000000011011001111111000000000000
000000000000000001000010111111111111010111000000000000
000000000000000000000000010001100000000001010000000000
000000000000000000000011001101101000000001100000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000000000000000000000001111011011111100000000000000
000000100000001111000010010011001101011100000000000100
000000000000000000000000010011100000000011100000000000
000000000000000000000011010001101011000011000000000000
.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001111000000000001000000000111
000000000000000000000000001111100000000000000001100000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000011100001000000000110100000000000000000000000000000
000011100010100000000000000000000000000000000000000000
.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000001010111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000001000000000000
000000000000000000000000000011000000000000000011100001
.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
110000000000001011000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000000000110000000
000000000000000000000000001101000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 22
000000000000000001100000000001000000000000001000000000
000000000000000001100000000000000000000000000000001000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000101001000111100001000000000
000000000000001001010000000000001111111100000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000111101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000110110011001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000110110111001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000001000000000000000001000111100000000000010
000000000000000101000000000000000000111100000000000000
.logic_tile 31 22
000000000000000000000110011000000000000010000000000000
000000000000000000000010100111000000000000000000000000
000000000000000000000000000000001000011010010000000100
000000000000000000000000000000011001100101100000000010
000000000000000000000000000000000000000010000000000000
000000000000001001000000001111000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
000000000000000000000000010000000000000010000000000100
000000000000000000000010101011000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110101000000000000010000000000000
000000000000000000000000001011000000000000000000000000
000000000000001101100000000000000000000010000000000000
000000000000000101000000000101000000000000000000000000
.logic_tile 32 22
000000000000001000000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000001100000000001000100000000
000000000000001001000000000001000000000000000000000000
000000000000000000000010100101100000000001000100000000
000000000000000101000000000101100000000000000000000000
000000000000000000000000000001000000000001000100000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000001100000000001000100000000
000000000000000000000000000101100000000000000000000000
000000000000000000000000000101100000000001000100000000
000000000000000000000000000001000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010001000000000000000000101000010
000000000000000001000000001011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 23
000000000000000001100010000001001100000011110000000000
000000000000000000000100000000000000111100000000000000
001000000000000000000110011000000000000010000000000000
000000000000000000000011111001000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000001000000110001011011011000100000000000000
000001000000001001000000000101111110000000000000000000
000000000000001011000000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000110000000000000001001101100001001010100000000
000000000000001101000000001001101001001111110000000000
.logic_tile 7 23
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000000001001000000000001000001000000
000000000000000000100000000101100000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000011000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000101010000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001000000000000010000000000101
000000000000000000000000001001000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 10 23
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000001101000000000001000000000000
000000000000001001000010011101100000000000000000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011011111000000010000000000000
000000000000000000000010001011101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000111111111000010000000000000
000000000000000000000000001001101001000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000001001000011010000000000000000000000000000
.logic_tile 11 23
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000001000000000000010000000000000
110000000000000000010000000001000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001000010000000000000000000000000000000
000000000000100000100100000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
.logic_tile 15 23
000000000000000001100111110001101000001100111110100000
000000000000000011100111110000001101110011000000010001
001000000000001011100000000011101000001100111101000000
000001000000000011100010010000001011110011000000000000
010000000000000000000011110101101000001100111101000101
010000000000001101000010100000101111110011000000000100
000000100000000000000000010001101000001100111110000000
000001000000000000000010110000101000110011000001000000
000000000000001101100011110001001000001100111110000001
000000000000000101000110100000101000110011000001000000
000000000000000000000000000001101000001100111100000010
000000000000000111000000000000001010110011000000000100
000000000000000000000110100011001000001100111100100001
000000000000000000000000000000101100110011000001000000
000000000000000000000000000101001000001100110100000000
000000000000000000000000000000101100110011000000100100
.logic_tile 16 23
000000000000000000000000001000000000000010000000000000
000000000000000000000000000001000000000000000000000000
001000000000001001100110011000000000000010000000000000
000000000000100001000010000001000000000000000000000000
110100000000000000000000001000000000000010000000000000
110100000000000000000000001001000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001001000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000010000001000000
110000000000000000000000001111000000000000000000000000
000001000000000000000000000000000000000000000100000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 23
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
.logic_tile 19 23
000000000000000000000010101111101001000011100000000010
000000000000000001000100001111111000000011000000000010
000000000000000000000000000001000000000001000000100001
000000000000001101000000000111000000000000000000100001
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000110000000000010100000000000000000000000000000
.logic_tile 20 23
000000000000011101000110000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
001000000001011000000110001111101100001010000000000000
000000000100100001000000000101101000001001000000000000
110000000001010101000000011111001001100001010000000000
110000000000100101100010001111011110100011010000000000
000000000000000001100110011001011101010000000000000000
000000000000001101000010001001001100000000000000000000
000000000010000001100010101101100000000000000000000000
000000000000100111000100001101100000000001000000000000
000000000000001001000000001001100000000001000001000000
000000000000001011100000000111000000000000000000000110
000000000000000000000110101011001101111011110100000000
000000000000000111000100000001101010110011110001000100
110000000000000011100110100101000000000011010100000000
100000000000001101100000000101001011000011110000000000
.logic_tile 21 23
000000001000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000010000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000011001000000000000000000000000
000000000000000000000010101101000000000001000000000000
000000000001000011100011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000001011000000000011000000000001
000000000000000000000000000101001000000001000000000010
000000000000000000000000001101000000000010000000000000
000001000000000000000000001001101101000011000000000000
.logic_tile 22 23
000000000000000001100010001011011110101000000000000000
000000000000000111000110001001011100100100000000000000
001000000000001001100111111001000001000011000000000000
000000000000000001000110000101101001000001000000000000
110000000000000000000110011101001111000010000000000000
010000000000001001000010000001001011000000000000000000
000000000000001000000111101001111100110000000000000000
000000000000000111000110011011101001111000000000000000
000000000000001011100010100001100001000000010000000000
000000000000000111000011110001001110000000110000000000
000000000000000000000011101111001101000000110000000000
000000000000001001000100001101001110101000110000000000
000000000000001011100000000101000000000011000100000010
000000000000000001000000001101100000000010000000000000
000010100010000111000000010011000000000011000100000100
000001000000000011100011101011001000000011010010000000
.logic_tile 23 23
000000000000000001000110001011001001000011010000000000
000000000000000001000000001001011110000011110000000000
001000000000000101000110000111011001000010000000000000
000000000000001001100110011101001100000000000000000000
110000000000000000000000011101101111001100000000000000
010000000000000000000010001101101101101100000000000000
000000000000001001100110011001000000000000010000000000
000000000000000001000110001101001000000000110000000000
000000000000001001100000001111000001000011000000000000
000000000000000001000010010101101100000001000000000000
000000000000000001000000011101100001000011000100100000
000000000000001111100011000001101010000011010000000010
000100000010001111000000011001100000000011000100000010
000000000000001111000011001111101100000011010000000001
000000000000000001000010100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
.logic_tile 24 23
000000000011010000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
001000100000101001100011110000000000000000000000000000
000000000011000001000010000000000000000000000000000000
110000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000100000000010101011000000000000010000000000
000000000001010111000000001011001001000000110000000000
001000000000001000000000011101111111000010000000000000
000000000000000011000011011001001110000000000000000000
000000000000000000000110001001101011000011010000000000
000100000000010000000000001111011101000011110000000000
000000000100000111000000011011101110001100000000000000
000000000000000000000010111101111110101100000000000010
000100000000001011100000011101100001000011000100000000
000100000000000011100011001001101000000011010000000010
.ramb_tile 25 23
000000100000000011100111001000000000000000
000001010000000000100100001101000000000000
001000000000001101100011110111000000000000
000000000000000111100011010101000000000100
000000000000001001000010000000000000000000
000000000000000011100100001011000000000000
000000000000000000000111101101000000100000
000000000000000000000100000001000000000000
000000000000000000000000011000000000000000
000000000000000000000011100001000000000000
000000000000000000000000010101000000010000
000000000000000001000011011001100000000000
000000100000010001000000001000000000000000
000001000000000000000000001011000000000000
110000000000000000000000000001100001000000
010000001000000000000000000001101001000000
.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 23
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 23
000000000000001000000110000101100000000000001000000000
000000000000001001000100000000000000000000000000001000
000000000000000001000000010011100001000000001000000000
000000000000000000100010010000101101000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000010010000001011000000000000000000
000000000000001000000110000011100000000000001000000000
000000000000001011000100000000101001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000001000111100000000001000000001000000000
000000000000000000000110000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
.logic_tile 31 23
000000000000000000010000000101000000000000001000000000
000000100000000000000010100000100000000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000010110000000000000000001000000000
000000000000000101000011010000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000100000000000000000000001000111100000000000000
000000000000000000000000000000000000111100000000000000
.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 23
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000001100000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 24
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 24
000000000000000101100000000011000000000000001000000000
000000000000000000100011010000000000000000000000001000
000000000000000101100000000000000001000000001000000000
000000000000000000100011000000001011000000000000000000
000000000000001001000000000000000000000000001000000000
000000000000000111100000000000001001000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000010110000001000000000000000000000
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000000000000000010000000000000000000000001000000000
000000010000000000000000000000001010000000000000000000
.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 5 24
000000000000000111000110010001011110000011110000000000
000000000000000000000011100000110000111100000000000000
001000100000001000000000000001101100000011110000000000
000001000000100001000000000000010000111100000000000000
010000000000000111000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000100000001000000000000101001100110000000100000000
000001000000000001000000001011101000111001010010000000
000000000000001001100011000101101100110000000100000000
000000010000000001000110101111001010111001010000000000
000100000000000000000000000000000000000000000000000000
000100001110000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000100000000000000000010100000000000000000000000000000
.logic_tile 6 24
000000000000000111100110100111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000101000110100001001001111100001000000000
000000000000000001000100000000001011111100000000000000
000000000001010000000010000101001000111100001000000100
000000000000100000000000000000001010111100000000000000
000000000000000000000111100011001001111100001010000000
000000010000000000000100000000101011111100000000000000
000000000000100000000000010011101000111100001000000000
000000000001000000000010100000101010111100000000000010
000000000000000000000000000001001001111100001000000000
000000000000000001000000000000101011111100000000000000
000100000000000000000110100111101000111100001000000000
000000010000000000000000000000101010111100000000000000
.logic_tile 7 24
000010100000000111000010010000000000000010000000000001
000000000000000000000010001111000000000000000000000100
001010000000000111000110110000000000000010000001000001
000000000000000000000010000101000000000000000000000100
110000000000001000000111010011111000000011110000000000
010000000000001011000110100000110000111100000000000000
000000000000001111000110010000000000000010000011000000
000000000000001111000010000001000000000000000000100100
000000000001000000000000010101101010000011110000100000
000000011010000000000011100000010000111100000000000000
000100000000000001000110000001101010000011110000000001
000000100000000001000000000000110000111100000000000000
000000000000000000000111001101101001110000000100000000
000000000000000000000100000011111010111001010010000000
000000100000000000000000001101101001110000000101000000
000000010000000000000000000011111000111001010000000000
.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 24
000010100000001111100000010000000000000010000001000000
000001000000000011000011010101000000000000000000000000
001000001110000000000011110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000111100000001111101010000010000000000000
010000000000000000000011001111011000000000000000000000
000000000000000111000011111011011010000000000000000010
000000000000001011000010001101101000100000000000000000
000000000000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000000000000000000000000111111000000011110000000000
000000001100000000000011100000110000111100000000000000
000000000000000000000000001101111011110000000100000000
000000001100000000000000001011101011111001010001000000
000000000110001001100110001111111111110000000110000000
000000000000000111000011101111101001111001010000000000
.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000001000000
000000000000000000000000001011000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000100000
000000000000000000000000000011000000000000000000000000
.logic_tile 11 24
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001011101011110011110000000000
000000000000001101100000001101011000110010100001000000
000010000000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
000011100000000000100010110000000000000000000000000000
000000000000000000000000001011101001001110100000100000
000000010000000000000000000001011101001111110000000000
000000000000000011100000000000000000000000000000000000
000000000000001001100010010000000000000000000000000000
000000000000000000000000001011101001001110100001000000
000000000000000000000000000101011110001111110000000000
000000000000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
.logic_tile 12 24
000010100000001001000110000000000000000000000000000000
000000000000000011100010000000000000000000000000000000
001000000000001111000011101101101001000110000000000000
000000000000001011000000000011011000000101000000000000
110000000000001001100011000000000000000000000000000000
010000000000000111000110010000000000000000000000000000
000000000000000101000000000001001110001110100000000000
000000000000001101100000001011011010001111110000000000
000000000000001000000010101101101011000110000000000000
000000010000000011000111100011011000000101000000000000
000000000000000101000111101111000000000011000100000010
000000000000000101000100000111001001000011010000000000
000000000000100111000111000001000000000011000100000010
000010000000000000000000000101001011000011010000000000
000000000000001000000000001011000001000000100100000000
000000010000000001000000001001001101000000110000100000
.logic_tile 13 24
000000000000000000000000001011100000000011000100000100
000000000000000011000000001101001000000011010000000000
001000000000001001000000010000000000000000000000000000
000000000000001111100011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000000100000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000010
000000000000000000000000000000000000000010000000000000
000001000000000000010000001001111000110001010100000000
000000010000000000000000000001011101110000000000100000
.logic_tile 14 24
000000000000001001100110000000000001001100110000000000
000000000000001111000000000000001101110011000000000000
001000000000001000000000000000000001001100110000000000
000000001100000001000000000000001100110011000000000000
010000000000001000000010011101101101000110000000000000
110001000000000001000110000001111110000101000000000000
000000000000000001100000010111001110001110100000000000
000000000000000000000010000001011100001111110000000000
000000000000000011100111010000000000001100110000000000
000000010000001001000011110000001101110011000000000000
000000000000000001000000000001000001000000110000000000
000000000000000000000010000101001110000000100000000000
000000000000100111100111100000000000001100110000000000
000000000000000000000000000000001100110011000000000000
000000000000000111000000000101100000000011000100100001
000000000000000101000000001101001001000011010000000000
.logic_tile 15 24
000000000000000001100110000000000000000010000000000000
000000000000001011000010010011000000000000000000000000
001000000000000111000000011011101001001110100000000000
000000000000001101000011111101011010001111110000000000
110000000000000001000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000001000000001000000000011101011000000110000000000000
000000000000001011000011010001111110000101000000000000
000000000000001000000000000011100001000000110000100000
000000010000000101000000000101001000000000100000000000
000000000010001111000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000100000000001101000000000000000000000000000000000000
000000000000000000000000000001000000000011000100000010
000000000110000000000000001001001000000011010000000000
.logic_tile 16 24
000000000000010000000000000000000000000000000100000000
000000000000100000000000000000000000000010000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011100000000001000001000000
000000000000000111000000000101100000000000000001000001
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 24
000100100001011000000000000000000000000000000000000000
000101000000001001000010000000000000000000000000000000
001000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011100000000000110100000000
000000010000000000000011110001001001000000010000100000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 24
000000000000000001100000011001000000000000000000000000
000000000000000000000011011111000000000001000001000110
001000000000000001100110011101111001000100000000000000
010000000000000000000010000001111011000000000000000000
010000000000000000000110000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000001000000110011001100001000000100001000000
000100000000000001000110011001101000000000000010000000
000000100000000000000000001001100001000010000000000000
000001010000000000000000001111001001000000000000000010
000000000100000000000010011101000000000001010100000000
000000000000000000000110100101101111000001100000000000
000000100000000000000000011011100001000001000100000000
000001000010000000010010101001101101000011000000000000
110000000000000000000110000000000000000000000100000000
100000011010000000000000000000000000000010000000000000
.logic_tile 20 24
000000000000000011100110101111000000000011000010000100
000010000000010001000000001001000000000010000000000000
000000000000001001100010110001000001000000100000000000
000000000100000101000010110011001000000000110000000000
000000000000000111000110000101000000000000010000000000
000000000000001001000000000111001011000000000000000000
000000000000000111000000001101000000000001000000000000
000000001010000000000000001001000000000000000000000000
000000001100000011100110001011000000000001000010000000
000000010000000000000010010001100000000000000000000110
000000000000000000000000000101000000000001000000100000
000000000000000000000000001001100000000000000011000000
000000000000001011100000001001011000110011110000000000
000000000000001001000000000101001101010010100000000000
000000000000000000010000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 21 24
000000000000101001100010100011011010000010000000000000
000000000000001111000011100101011011000011000000000000
001000000000001101000111111001001100111010000000000000
000000000010000111100011101001001011101010000000000000
010000000000001101000110001011111011110000000000000000
010000000000000001100011011011101100010000000000000010
000000000000001001100110010101111001110000000000000000
000000000000000111000010000111111110111000000000000000
000000000000011111100000000011001110101000000000000000
000000010000100011100000000111001111100100000000000000
000000000000000001000110011101101100011110110000000000
000000001000000111000111110011101000101110110000000000
000000000000001001000010101001000001000000010000000000
000000000000000011000100000001101111000000000000000000
000000000000001000000110001101111010001111110100000010
000000000000000001000100000001101010101111110000000000
.logic_tile 22 24
000000001001000001100010000001100000000011100000000000
000000000000001001000011100001001101000011110000000000
001000000000001011000011110101101101110000000000000000
000001000000000011000110001001001010111000000000000000
010000100000101111100011100001101001101000000000000001
010001000000000001000000001101111011100100000000000000
001000000001001111000111101101000000000010100000000000
000000000000000001000011011111001001000001100000000001
000000001010000000000010010001101001101000000000000000
000000010000001111000111100101011011100100000000000000
000000000000000000000010001111000000000000010001100000
000000000000000000000100001101001111000000110000000000
000000000000000001000110001011011100011110000000000000
000000000000000000000110001111111111011101000000000000
000000000000000000000011110001111000111111110100000000
000000010001010000000111110001011010011111110001100000
.logic_tile 23 24
000010100000000000000000010000000000000000000000000000
000001000000001001000011100000000000000000000000000000
000000000000000101100000000111100000000000000001000000
000000000000100000000011011111000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000001000000010101001011111010010100000000000
000001000000000001000100000001111010110011110000000000
000000000000000001100000001101001100000011000000000000
000000010000000000000000001001101110000001000000000000
000000000000000000000000001001011011010010100000000000
000000000000000000000000000001011010110011110000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100011000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
.logic_tile 24 24
000010000000001000000000001001100000000011000000000000
000001000000000011000000000111000000000010000001000000
000000000100000111000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000010100000000001010000000000000000000000000000000000
000001100000101000000010000001000000000001000001000000
000001100000000001000011010101000000000011000000000100
000000000000000000000000000111000001000010000000000000
000100010000000000000000000101101001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011000000010000000000000000000000000000
000001001000000000100010010000000000000000000000000000
000000000000000001000000001101101111010010100000000000
000100010000000000000000001101101010110011110000000000
.ramt_tile 25 24
000000000000000000000010000000000000000000
000000010100000001000110010001000000000000
001000000000000011000000000111000000100000
000000010000000011100000000011000000000000
110010100000000011100000001000000000000000
110000000000010000000000001101000000000000
000000000000000000000010000101000000100000
000000000000000000000100001001000000000000
000001000000000011100000010000000000000000
000010110000000000100011011011000000000000
000000000000000001000111011001000000000000
000000000000001001000011010011100000001000
000000000000000111000111101000000000000000
000000000010000000100000001011000000000000
010000000001000000000000001011100001000000
010000000000000000000000000001001101001000
.logic_tile 26 24
000000000001010000000111110001000000000010000000000000
000000001100100000000111000101101111000000000000000000
001000000000000000000000000111111010010010100000000000
000000000110000000000000001101111010110011110001000000
010000000000011011000000000000000000000000000000000000
010000000110100001100011000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000000010000000000000000000110100000
000000010000000000000010111011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110001000000000000000110000000000000000000000000000000
100000110000000000000100000000000000000000000000000000
.logic_tile 27 24
000000000000000000000000000011100000000000001000000000
000000000000001011000011100000000000000000000000001000
001000001110001001100110010001100000000000001000000000
000000000000000001000010000000101010000000000000000000
010000000000100000000110000111001000111100001000000000
010000000000001011000010010000001000111100000000000010
000000000000000000000110010101101000000011110000000000
000000000000000000000010000000100000111100000000000000
000000000000000000000110101001111101010000000000000000
000000010000000000000000001001111101000000000000000000
000000000000000101100110111001100000000000010100000010
000000010000000000000010100001001011000000110000000000
000000000000001000000110101101100000000000000100000000
000000000000000101000000001111101111000000110000000000
000000000000100000000110100101000000000001000100000000
000000010001000000000000001011100000000000000000000000
.logic_tile 28 24
000000000000000000000000001000000000000010000000000000
000000000000000000000011101001000000000000000000000000
001000000000001011100110010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
010000000000001000000000010101011000000011110000000000
010000000000000001000010000000000000111100000000000000
000000000001001000000000001011000000000000000000000000
000000000000000101000000000101000000000001000000100001
000000000000000000000000000011100000001111000000000000
000000010000000011000000000000000000110000110000000000
000000000000001001100000001000000000000010000000000000
000000000000000001000011001001000000000000000000000000
000000000000000000000000001101011110000011100100000000
000000000000000011000000000001111100000011000000000000
000000000000000000000000001011111100000011100100000000
000000010000000000000011000101011110000011000000000000
.logic_tile 29 24
000000000000000000000000000111100000000000110000000010
000010000000001111000000000001001010000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
.logic_tile 30 24
000000000000000000000000001101001000000000000000100000
000000000000000000000000001101001100100000000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 31 24
000000000000001000000000001000000000000010000000000000
000000000000000001000000000011000000000000000010000000
001010000000000000000000010000000000000000000000000000
000100000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000001000000000001001100000000010000110000010
000000000000001101000000000111100000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 24
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000001010000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 25
000000000000000000000011010011100000000000001000000000
000000000000001001000111100000101001000000000000010000
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001100000000000000000000
000000000000001011000000000000000000000000001000000000
000000000000000111000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000101100010000000000000000000001000000000
000000000000000000100100000000001100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 3 25
000000000000000111100111100001000000000000001000000000
000000000000000000100000000000000000000000000000001000
000000000000001111000000010000000000000000001000000000
000000000000001011000010110000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000111100000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000010000000000000000000000001100000000000000000000
.logic_tile 4 25
000000000000000000000111100011100000000000001000000000
000000000000001001000000000000000000000000000000001000
000000100001000111000000000000000001000000001000000000
000001000000001111000000000000001101000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000001000010000000000000000000001000000000
000000000010000000000100000000001001000000000000000000
000000001110000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000010000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 5 25
000000000000000011000000000001111110000011110000000000
000000000000000000000010010000100000111100000000000001
001100000000000000000110010001111110000011110000000000
000100000000000000000010000000100000111100000000000000
110000000000000011000110001101111011000010000001000000
010000001000000000000000001101101010000000000000000000
000000000000001001100110010101111100000011110000000000
000100000000000001000010000000010000111100000000000000
000000000000000001100000000101111100110000000100000000
000000010000001011000011100011011010111001010000000000
000000000000000000000110110101101010110000000100000000
000000000000000000000010100111011000111001010000000000
000000000000000000000000000101101100110000000100000000
000000010000001011010000000011101010111001010000000000
000001000000001101100000000101101000110000000100000000
000000110000000101000000000111111000111001010000000000
.logic_tile 6 25
000000000001000000000000000011101000111100001000000000
000000000000000000010000000000101110111100000000010000
000000000000001101100110110101001001111100001000000000
010000000000000101000010100000001100111100000010000000
000000000000000111100000000111101000111100001000000000
000000000000000000000000000000001110111100000000000000
000000001011010000000000000011101001111100001000000000
000000000000100000000000000000101100111100000000000000
000000000000000000000000000001101000111100001000000000
000000010000000000000000000000101110111100000000000000
000000000000100001000110110001101001111100001000000000
000000000001000000100010100000101100111100000000000000
000000000000000001000000000001101000111100001000000000
000000000000000000100000000000001110111100000000000000
000000001100001000000000000001101000000011110000000000
000000000000001001000000000000000000111100000000000000
.logic_tile 7 25
000000000000000001000110111101100000000000100000000000
000000000000001011000010001111101000000000000001000000
001000000000001011000110000001111010000011110001000000
000000001110001111000000000000010000111100000000000000
010000000000001001000011110001101010000011110000000000
110000000000000101000011100000100000111100000000000000
000000000001001011000111110000000000000010000001000011
000000000000100001000010001101000000000000000000000000
000000000001010000000111100101101000000011110000000000
000000010000100000000100000000110000111100000000000000
000000000000000000000000000000000000000010000000100000
000000000000000000000000000001000000000000000000000100
000000000000000000000000000101111011110000000100000000
000000000000000000000000000101101010111001010000000000
000000000000100000000110000111101001110000000100000000
000000000000000000000000001011111000111001010000000000
.ramb_tile 8 25
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
.logic_tile 9 25
000000000000000000000000001000000000000010000001000000
000000000000000000000000001011000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000100000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111000111111010110000000100000000
000000011110000000000100001111111010111001010001000000
000000000000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
.logic_tile 11 25
000000100000000000000010000011000000000000001000000000
000000000000001011000010010000000000000000000000001000
000000000000000000000011100000000000000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000000001000001100111000000000
000000000010000000000010010000001000110011000000000000
000000000000000001000000000000001000001100111000000000
000000000000000000100011110000001001110011000000000000
000000100000000011100000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000001010000000000000000000001001001100111000000000
000000100000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000001100000000000000000000001001110011000000000000
000000001010000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
.logic_tile 12 25
000000000000000001000000010111000000000000001000000000
000000000010000000000011110000100000000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000000000000000111100011101000111100001000000000
000000000000000000000100000000001111111100000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000011100111000000001000001100111000000000
000000010000100000100100000000001001110011000000000000
000000000001010001000000000000001000001100111000000000
000000000000100000000010000000001100110011000000000000
000000000000000000000111010000001000001100111000000000
000000000010000000000011000000001011110011000000000000
000000000001000000000000000000001000001100110000000010
000000000000100000000000000000000000110011000000000000
.logic_tile 13 25
000000000000000000010000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001001000000010000000001000000001000000000
000000000000000111100010100000001000000000000000000000
000000000000000101000000000000001001001100111000000000
000000000000000000100000000000001000110011000000000000
000000000000000000000111110011101001111100001000000000
000000000000000000000110000000001101111100000000000000
000000000000000011100000000000001001001100111000000000
000000010000000000000000000000001011110011000000000000
000000000000000000000011100000001001001100111000000000
000100000000001001000100000000001111110011000000000000
000000000000001000000000000000001000001100110000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000001001101010000110000000000000
000000000000000000000011111101101110000101000000000000
.logic_tile 14 25
000000000000000000000000000011000000000000000000000000
000000000000000001000011100001000000000001000001000100
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000111101001001110100000000000
000000000000000000000000000101111110001111110000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
.logic_tile 15 25
000000000000001011100111010000000000000000000000000000
000000000000000101100010000000000000000000000000000000
001000100100001001100011100000000000000000000000000000
000101000000010001000000000000000000000000000000000000
110000000000000011100111000011100001000000110000000000
010000000000000000100100001111001000000000100000000000
000000000000000000000000011101011101001110100000000000
000000000010000001000010001011011111001111110000000000
000000000001011000000000010111100000000010000000000001
000000010000000011000011010011000000000000000001000000
000001000010000001000010001011011100001110100000000000
000000000000000000100110000101011001001111110000000000
000000000000000000000010000001011000000110000000000000
000000000000000000000100001101011000000101000000000000
000000000000110000000000001001000001000011000101000010
000000000000000001000010011101101000000011010000000000
.logic_tile 16 25
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 25
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000001011100000000000110000000000
000000000000000000000000000011101111000000100000000100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000001000000011000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000100000000000000000000000001100001000000100001000000
000000000000000000000000000001001000000000000000000000
.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 25
000000000100000001000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010011010000000000000000000000000000000000000000000
000000000000000000010000000001000000000000000000000000
000000000000000000000000000001000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 25
000000000000001000000111010101000000000000010000000000
000000000000001111000011011001101000000000110000000000
001001000001001011000000010001011000000010110000000000
000000001100100111000010001101111101000000110000000000
010000000000000001100111011011100001000011000000000000
110000000000000000000111001111001011000010010001000000
000000000000001011100110000001100000000000000001000000
000000000000000111100000001111000000000001000000000001
000000000000000000000010000111000000000001000000000000
000001010000000000000000000111100000000000000000100010
000000000000000001000000001111111011110011010000000000
000000000110000000000000000101111100010011110000000010
000000001100001001000110010111011111000001110000000000
000000000000001001000111011111001010000011110000000000
000000000000001000000010101101101010100011110100000010
000000000000000111000100000001101001110011110000000000
.logic_tile 21 25
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000001011000000000001000000000001
000000000000000101000011000011100000000000000000000000
000000001000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000101000000001101100000000010000010000000
000000000000000000100011000111001011000011000000000000
000000000000100000000000001101100000000000010000000001
000000011001010000000011101011101001000000110000000000
000000000000001111000010011111100001000011000000000000
000000000000001011100111010111001111000001000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000001001100000000001000010000110
000000000000001111000000011001111101111000000000000000
000000000000001001100010001011001100111100000000000100
.logic_tile 22 25
000010000000000001100000011001000000000010000000000000
000001001000001001000011111111000000000000000000000000
001000000000001111100000011011011011110000000000000000
000010100000000001100011101111011000111000000000000000
010000000000000111100110000011100001000000010010000000
010000001000001101100010110001101010000000110000000000
000000000000000001000110011101111111010111110000000000
000000000000000000000010001101101110100111110000000000
000000100000000101100111101011001111000011010000000000
000000010010000111000100001001111101000011000000000000
000000000000001001000111101101011001010011110000000000
000000000000001111000110010111001100110011110000000000
000000000000001011100000011011001011111100110100000000
000000000000000001100011100011001111111110110001000000
000000000000000001100010000111001010001111110100000010
000000010010000001000010001101011110101111110000000000
.logic_tile 23 25
000001000000000001000011110101101000001111110000000000
000000000001010001000010100001111001000110100000000000
001000000000001001100011100101000000000001000000100000
000000000000000001000011001011001110000011000000000000
110001000000001111100000011001100001000001000000000000
010000001110010001000010101101101101000011000000000000
000000000000100000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000100000000110101101100000000000000000000000
000011011111010000000010001011100000000001000000000000
000000000000000000000000010101111000001111110000000000
000000000000000000000011110001111011000110100000000000
000000000000001000000000010101011001111110110100000010
000000000000000111000010000101011000111100110000000000
001000000000000000000000001101000000000010110100000000
000000010000000000000000000001001111000000110000000000
.logic_tile 24 25
000010100000001001000000010101100000000000000000000000
000011000000000001100010001101100000000001000000000000
001000000000001011000111001101000000000011000000000000
000000000000000001100011110101001000000001000000000000
110000000000000101100110011101011111000010000010000000
010000001110000111000010001011011001000000000000000000
000000000000000111100111110101100000000000110000100000
000000000000001011000010110101101110000000010000000000
000000000000100101100000011011001010000001110000000000
000010110001000000000011110011011000000000110000000000
000000000000001111100010111001000001000000110010000000
000000000000001111110011010011101001000000100001100100
000100000000001001100000001011100000000011000110100000
000010000000000011000000000101101110000011010000000000
000100000000000000000110001111111001111100010101000010
000000010000000000000011010001101100111100110000000000
.ramb_tile 25 25
000010100000001111010000000000000000000000
000000010000000011000010001111000000000000
001000000000001111100000010001100000000000
000000000000001111000011010011000000000000
000000000000000000000010001000000000000000
000000000000000000000100001101000000000000
000000000000000011100111000001000000000000
000010000000000000100100000001100000000100
000001001000010011100111001000000000000000
000010010000100000100100001011000000000000
000000000000000011100000000101000000000000
000000000000000000100011111011100000001000
000000000000100000000011101000000000000000
000000000000010000000100001001000000000000
010000000000000000000000001001000001000000
110000000000000000000000000001001100000000
.logic_tile 26 25
000000100000001001100111111111101001011000010000000000
000001000110000001010111110011011101011000100000000000
001000000110000001100110011111100000000011000000000000
000000000000000000000011110001001110000001000000000000
010010100000000000000000001001100000000000000000000000
010000000000000000000000000111100000000001000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000001000000000011011111110010011100000000000
000100010000001111010010001001111000100011100000000000
000000000000001111100111111111000000000011000100000000
000000000000001111000010000011101000000011010010000000
000000000000000000000010100101111011110011110100000100
000000000000000001000100000011101111111011110000000000
000000000000001111100010011101101100111100110100000000
000000001000001011100010000011111110111101110000000000
.logic_tile 27 25
000010000000001000000010000001000001000000010000000100
000000000000000011000111010001101110000000110000000000
001000000000000000000000000111100000000001000000000000
000000000000000000000000001001000000000000000010000010
010000000000001001000000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000010000000000111100000000101000001000000010000100000
000000000000000000100000000101001100000000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000101100000000001110100000100
000000000000000000100000001011101010000000110000100000
.logic_tile 28 25
000000000000000000000000000011100000000000000000000010
000000000110000000000000000011001101000000010000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000111000010100000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 29 25
000000000000001000000000000101011001000000000000000000
000000000000000001000010111001101110100000000000000000
000000000000000001000000000001000000000011000000000000
000000000000000000100000001111001101000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000111000000000001000000000010
000000010000000000000100000001100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
.logic_tile 31 25
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 25
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 26
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 26
000000000000000000000000000000001000111100000000000100
000000001100000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 26
000000000000000111100000000111000001000000001000000000
000000000010000000100011100000101101000000000000010000
000000000000000011000000000011000001000000001000000000
000000000000000000000011100000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000101100000000000000001000000001000000000
000000000000000000100000000000001100000000000000000000
000000000001000000000000010000000000000000001000000000
000000000000000000000011000000001001000000000000000000
000000000000000001000010000000000000000000001000000000
000000000000000000000110000000001000000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000000000000011000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
.logic_tile 4 26
000000000000000000000000010001100001000000001000000000
000000000000000000000011100000101001000000000000010000
000000100110000111000111110000000001000000001000000000
000001000000000000000111010000001011000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000000000000111100101100001000000001000000000
000000000000000000000111000000101000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000100000000011100000001101000000000000000000
000010100000000000000111000000000001000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001111000000000000001101000000000000000000
.logic_tile 5 26
000000100000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000001000011110000000000000000001000000000
000000000100000000100111100000001111000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000001010000010000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000001000000001000000011100000000000000000001000000000
000000100000000111000100000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000010000000000001101000000000000000000
000010100000001000000000010000000001000000001000000000
000000000000000101000011000000001001000000000000000000
000000000000000011000000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
.logic_tile 6 26
000000000000000011100000001000000000000010000000000000
000000000000000000000000000011000000000000000001000100
001000000000000000000000001000000000000010000001000000
000000000000000000000000001101000000000000000001000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000001000000000000000010000000000000000000100000000
000000000000000000000011010001000000000010000000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000101
000000000000000011000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000011000110100000000000000000000100000001
000000000000000000000100000111000000000010000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000000011000000000010000000000000
.logic_tile 7 26
000000000000001000000000000011100000000000001000000000
000000000000001011000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000001001000000000000001100000000000000000000
000000000000001000000010110000000001000000001000000000
000000000000000101000011010000001000000000000000000000
000000001110000000000000010000000001000000001000000000
000010000000000000000011010000001011000000000000000000
000000000000000011100000000000000000000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000110000000011100000000000000000001000000000
000000000000100000000100000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000110000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 26
000000000000000011100000010000000000000000000100000001
000000000000000000000011010101000000000010000001000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 26
000000000000000000000000000000001000001100110010000000
000000000000000000000000000000000000110011000000010000
000000000000001111100000001001101011111100000010000000
000000000000001011000000001011011000011100000000000011
000000000000000000000011000000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000001100000001101001100001110100000000000
000100000000000000000000001101001111001111110000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 26
000000000000000001100010000011011101000110100000100000
000000000000000000000111100111011101001111110000000000
001000000000000011100111011001101100000110100000000000
000000000000001011000111011001011001001111110000000000
010000000000000101100010100000001011011010010000000000
010000000000000000000010100000011001100101100000000000
000000000000001000000010100101001111000110000000000000
000000000000000101000100001111101111000101000000000000
000000000000000111000110011011101110111001110000000000
000000000000000000000010010111001010111010110000000000
000000000000000111000010000101100000000011000101000000
000000000000001001000111101011101000000011010000000000
000001000000000101100000010111111011000011110100000010
000010100000001101000010100101101100100011110000000000
000000000000001101010000001001100001000011010101000000
000000000000000001100011100001001110000011000000000000
.logic_tile 13 26
000001000000000000000010111001100000000000000000000000
000000100000001101000010100001000000000001000000000100
001000000000001111000011101101000000000000000000100000
000000000000001111000000000111000000000001000001000011
010001000000001111000011100000001001011010010000000000
110000100000000001000010100000011101100101100000000000
000000000000001000000000001001011110001010000000000000
000000000000000001000000000101001010001001000000000000
000000000000000000000000000101000000000010100000000000
000000000000000000000000001001101010000010010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000001001000000001111011001110001010101000000
000000000000001101000010001001101111110011110000000000
.logic_tile 14 26
000000000000000001100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001111001010000110000000000000
000000000000000000000000001101001010000101000000000000
010000000000010101100010000000000000000000000000000000
110000000000100101000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100001100000000000000000000000000000000000000000000
000000000000001001000000001011100001000000110000000000
000000000000000011100000000011001010000000100000000000
000001000000000001000000000000000000000000000000000000
000010100000000000100000000000000000000000000000000000
000000000000000000000000000101100000000011000100100000
000000000000000000000000000001001001000011010000000000
.logic_tile 15 26
000000000000011001100010101101000001000000110000000000
000000000000100001000010001011001100000000100000000000
001000000000001000000000011001111000000110000000000000
000000000000001111000011011011101110000101000000000000
010010100000000011100111000111111111001110100000000000
110000000000001001000000001001101110001111110000000000
000000000100001000000000000101011001110000000000000000
000000000000000001000000000111001101110001010000000000
000100000000000000000000011101000001000000100000000000
000100000000000000000010001001001100000000110000000000
000000000000000000000010000001000000000011000101000000
000000000000000001000011100001001001000011010000000000
000000000000001000000110000101100000000011000100100010
000100001100001001000000001111001101000011010000000000
000000000000001011100000000000000000000000000000000000
000000000000001111100011100000000000000000000000000000
.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 26
000000000000001000000110010000000000000000000000000000
000000000000101111000010000000000000000000000000000000
001000000000011000000110000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000001110001000000000001011000000000000000000000000
010000000100001011000000000001100000000001000000000000
000000000000001000000000011001001101101000110000000000
000000000110000001000010000101001001110100110000000000
000000000000100000000011011101011011101100000000000000
000000000001001111000011011111011100001100000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000001100000001111000000000000
000000000000000000000000000000100000110000110000000000
000000000000000000000010001001001000101000110100000010
000000000000000000000000001001011001000000110000000000
.logic_tile 20 26
000000000000000000000110010001001011111111000000000000
000000000110000101000010000101101101010111000000000000
001000000000001111100000010000000000000000000000000000
000000000000001011100010010000000000000000000000000000
110000000000000011100010100001001011111111000000000000
010000000000000001000010011101101101010111000000000000
000000000000001000000000010011101100000011110000000000
000000000000000001000010000000100000111100000000000000
000000000000001000000000001101111000010010100000000000
000000000000001011000011101001101001110011110000000000
000000000000000000000000010111100000000000000010000000
000000000000000000000010001101000000000001000000000001
000000000010001000000000001111011010110111110100000010
000000000000000001000000000001001000110011110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 26
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000011000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000101000000000001000000000000
000000000000000011000000001111000000000000000000000101
000000100001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000000000010000100
000000000000000000000000001001000000000001000000100000
000000000000000000000110000000000000000000000000000000
000100000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 26
000000000000000001100000001011000000000000010000000000
000000000000000000000010001001001010000000110000000000
001000000000000000000000010111100000000001000000000000
000000000000000000000011001101100000000000000000000000
010000000000000111100000010101100000000010000000000000
010000000000000000100010100111100000000000000000000001
000000000000001000000000010000000000000000000000000000
000000000000010001000011000000000000000000000000000000
001000000000000011000000001001011011111000010100100000
000000000000000000100000001011001110010100010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000100000000000000100000000000000000000000000000000000
110000000000000111100010100000000000000000000000000000
100000000000000000100000000000000000000000000000000000
.logic_tile 23 26
000000000000000000000000000101011101110000000100000000
000000000100001001000000000001001101111001010001100000
001000000000000001000000001101011101110000000100000010
000000000010000000100000000001001111111001010001000000
111000001000001001100110010101001101110000000100000001
010000001010000001000010000001111101111001010000000100
000000000000000000000000001101011111110000000100000001
000000001100000000000000000001111111111001010000000100
000010000000000000000110110000000000000000000000000000
000001000000000000000011000000000000000000000000000000
001000000000001101100000000000000000000000000000000000
000010100000000101010011100000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
100000000000000000000011100000000000000000000000000000
.logic_tile 24 26
000000000000000000000110100011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001010000000000000000000
000000000000001101100000010000001001001100111000000000
000000001110000101000010100000001010110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000001011100000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000010100000001000001100111000000000
000000000000000000010100000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
.ramt_tile 25 26
000000000001010011000000001000000000000000
000000010000101011000010001101000000000000
001010000000000101100000010101000000100000
000000011010001001100011010001100000000000
110010100000000000000010000000000000000000
010001001110000000000100000001000000000000
000000000010000011000111101111000000000000
000000001100000000100011011101100000000000
000000000000000000000111001000000000000000
000000000010000000000111110101000000000000
000000000001010000000000001001100000000000
000000000000101111000000000111000000000001
000000100000000000000010001000000000000000
000000001000000000000000001001000000000000
110010000000000000010000000001000001000000
010000000000001001000000001011101000000000
.logic_tile 26 26
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000010000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000010000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
.logic_tile 27 26
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 26
000000000000000000000010100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
001000000000000000000111010000000000000000000000000000
000000000000000101000110000000000000000000000000000000
010000000000000101000110001001000000000001000000000000
010000000000000000000000000011100000000000000000000000
000000000000001001100000011011011111100000000000000000
000000000000000001000010000011011011000000000000000000
000000000000001000000000000000000001011010010000000000
000000000000001011000000000000001001100101100000000000
000000000000001001000111001101011011111000010100000000
000000000000000101100000001001101101010100010000000000
000000000000000000000000001101111010101101010100000000
000000000000000000000000000001011010001100000000000010
110000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 30 26
000000000000000000000000001000000000000010000000000000
000000000000000000000000000111000000000000000000000000
001000000000000101100000001000000000000010000000000000
000000000000000000000010111101000000000000000000000010
010000000000000000000011101000000000000010000000000000
110000000000000000000000001101000000000000000000000000
000000000000000101000110011000000000000010000000000000
000000000000001101100010000001000000000000000000000000
000000000000000001100000001011111101000010000000000000
000000000000000000100000001011011011000000000000000000
000000000000001001100010111101111110101101010100000000
000000000000001001000110000111001100001100000000000100
000000000000000001100000001101111010101101010100000000
000000000000000000100000000011011110001100000000100000
110000000000001001100000001001111010101101010100000000
100000000000001001000000000111111100001100000000000000
.logic_tile 31 26
000000000000000000000110110101100000000000001000000000
000000000000000000000010100000000000000000000000001000
000000000000000000000010100011000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000001101000111000000000000000000001000000000
000000000000000101100010110000001010000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000001101000000000000001011000000000000000000
000000000000001000000000000000000000000000001000000000
000000000000000011000000000000001011000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 27
000000000000000000000000000000001000111100000000000100
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 27
000000000000000000000000000000001000111100000001000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 27
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101110000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000001100000000011100001000000001000000000
000000000000000000100000000000101111000000000000000000
000000000000000000000000010000000000000000001000000000
000000001100000001000010110000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011110000001101000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001101100000000000000000000000001000000000
000000000000000101000000000000001010000000000000000000
000000000000000000000110100000000001000000001000000000
000000000000001011000000000000001110000000000000000000
.logic_tile 6 27
000000000000000111100000001000000000000010000000000000
000000000000000000100000001011000000000000000001000100
000000000000000000000011101000000000000010000000000000
000000000000000000000110101001000000000000000001000100
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000100000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000100
000010000000000000000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
000001000000000000000000001000000000000010000000000000
000010100000000000000000001001000000000000000000000100
000000000000000000000000000000000000000010000000000000
000000001110000000000000000001000000000000000001000001
.logic_tile 7 27
000000000000000001000000010000000000000000001000000000
000000000000000000000011000000001010000000000000010000
000000000000100011100000000000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000001101100000000000000001000000001000000000
000000000000000101000011000000001011000000000000000000
000000000001010000000110110000000000000000001000000000
000000000000100000000011110000001010000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000001100000000000000000000000001000000000
000000000000000000100000000000001110000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 27
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001101000000000000001000000000000010000001000010
000000000000100000000011100111000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010111100000000000000
000000000000000000000000000111111001011100000010000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000001000000001101000000000000000001000001
.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000100000000101100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000010011001011011010010000000000
000010000000010111000011110111111000101010100010000000
000000000100000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000010100000000000000000000000000000000
000000001010000000000000001001000000000010000001000000
000010100000000000000000000001101010000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.logic_tile 11 27
000000000000001000000000011101101010011100000000100001
000000000010001111000010001001101101111100000001000010
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000111100000010111000000000011000000000000
000000000000001011100010000001100000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000101000001000001010000000000
000000000000000000000000001101001110000001100000000000
000000000000000000000000010101000000000000000010000000
000000000000000000000011111001000000000001000000000000
000000000000100000000000000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
.logic_tile 12 27
000000000000000111000010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000001100000000101000000010000000000000000000000000000
000001100000001101100011010000000000000000000000000000
000000000000000111000000001011100000000000110000100000
000000000000000000100000000001001010000000100000000000
000001000000010000000000001001100000000000110000000000
000000000000000000000000000001101000000000100000000001
000010100001000000000000000000000000000000000000000000
000001001000100000000000000000000000000000000000000000
000000100010000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000110000000000
000000000000000000000000001001101000000000100000000000
.logic_tile 13 27
000000000000000000010000000000001110011010010000000000
000000001110000000000000000000011010100101100000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001000000000001111000001000000110000000100
000000000000000111000000001111101010000000100000000000
000000000000010000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001110000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 27
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000011000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011000010000000010000100
000000000000010000000000000001011000110000000001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 27
000000000000000000000111100001000000000011010100000000
000000000000000000000100000111101101000011110000000100
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 27
000000000000000001000000000011100000001111000000000000
000000000000000000000010110000100000110000110000000000
001000000000001000000111000001000000000011000000000000
000000000000001011000100001011101000000001000000100000
110000000000000000000000010001001011011110000101000000
110000000000000000000010001001011000101110000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000101101101110000000100000100
000000000000000000000000000011101001111001010000000001
.logic_tile 18 27
000000000000001001100000000001101100000011110000000000
000000000000000001000010000000010000111100000000000000
001000000000001001100000001001001110111000000000000000
000000000000001111000000000011001011110000000000000000
110000000000010000000110011001100000000000000000000000
010000000000100000000010001111000000000001000000000000
000000000000000000000000001001001000000001110000000000
000000000000000000000000001011011011000000110000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000010001001101010111101110100000000
000000000000000000000100000001011000111100110000000010
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
.logic_tile 19 27
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000010100101100000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000111000101101000111100001000000001
000000000000000000000100000000101111111100000000000000
000000000000000001000000010101001000111100001000000000
000000000000000000100010010000101101111100000000000000
000000000000000000010011000111101000111100001000000100
000000000000000000000100000000101111111100000000000000
000001000000000000000110110111101000111100001000000000
000000000000000000000010100000001101111100000000000000
000000000000000000000011000011101000111100001010000000
000000000000000000000100000000101111111100000000000000
000000000000000101000000000011101000000011110001000000
000000000000000000000010100000100000111100000000000000
.logic_tile 20 27
000000000000001011000110011001001011111000000000000000
000000000000000001000010001001011000110000000000000000
001000000000000001100011101101101010111000000000000000
000000000000001101000110011101001001110000000000000000
110000000000000111000110001001111000000001110000000000
010000000000000000000011101101011011000000110000000000
000000000000000001100010001111100000000000000000000000
000000001010000001000110010011100000000001000000000000
000000001110000001100000011001011001000001110000000000
000000000000000000000011001101011000000000110000000000
000000000010001001000110010111101110000011110000000000
000000000000001111100010000000100000111100000000000000
000000000000000111100000001101111110111101110100000100
000000000100000000100000001011001000111100110000000100
000000000000001000000110001011101000111101110100000000
000000000000000001000000001011011100111100110000000100
.logic_tile 21 27
000000000000010001000000010000000000000000000000000000
000000000000000001100011000000000000000000000000000000
001010100000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000001000000000110
000000000000000000000000001001000000000000000000000000
000000000000000000000000000001001011111100110100000000
000010000000000000000000001011001011111100100000100010
.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000010000000
000000000000000000000000001001000000000000000000000000
.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000001011010010000000000
000000000000000000000000000000001001100101100000000000
010000000000000001100010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000101101010110000000110000001
100000000000000000000000000111101101111001010000000000
.logic_tile 24 27
000000000000000000000000000000001001001100110000000000
000000000000000000000010100000001001110011000000010000
001000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001000000111000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000001000000001001100000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000001000000000001101111010110000000100000000
000000000000001011000000000111011100111001010000000010
000000000000000111100000001101101000110000000100000000
000001000000000000100000000011011110111001010000000010
000000000000001000000000001111101010110000000100000000
000000000000001011000000000111101100111001010000000010
110000000000000111100000010000000000000000000000000000
100000000000000000100010000000000000000000000000000000
.ramb_tile 25 27
000000000000000001000000000000000000000000
000000010000000000100000000111000000000000
001000000000000000000000000101100000000100
000000000000000000000000000011000000000000
000010000000000000000111001000000000000000
000000000000000000000000001011000000000000
000000000000000001000010001011000000000010
000000000000000000000111101111000000000000
000010000000000111000000001000000000000000
000001000000000101000000000011000000000000
000000000000001111000000000101100000000000
000000000000001011000010010001100000010000
000000000000000001000010100000000000000000
000000000000000000100100001101000000000000
110000000000000011100000001111000001000000
110000000000000000100010011101101100010000
.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101000000000011010010100000
000000000000001011000000001101001100000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 27
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000101000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000011010000000000000000000000000000
110000000000000000000111010000000000000000000000000000
000000000000000001100110001001111011010000000000000000
000000000000000000000010101101101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000001000000000001111011010101101010100100000
000000000000001101000000000111101011001100000000000000
000000000000000000000110111111011110101101010101000000
000000000000000000000010100011111001001100000000000000
110000000000001000000110111111111010101101010101000000
100000000000001101000010000111111011001100000000000000
.logic_tile 30 27
000000000000000011000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000101100111010000000001000000001000000000
000000000000000000000110100000001100000000000000000000
000000000000000011100000000000001001001100111000000000
000000000000100000000000000000001001110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000011100000000000000000000000001000001100111000000000
000011100000000000000000000000001010110011000000000000
000000000000000001100000000000001001001100111000000000
000000000000000000100000000000001001110011000000000000
000000000000000000000000000000001001001100111000000000
000000000010000000000000000000001011110011000000000000
000000000000000000000000010000001000001100110000000000
000000000000000000000010010000001000110011000000000000
.logic_tile 31 27
000000000000000000000000000000001000111100000010000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000010000000000000
000000000000000000000011010101000000000000000000000000
000000000000000000000111101000000000000010000000000000
000000000000000011000111001001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001101000000000000000000000000
.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 28
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010000101111100110011000000000000
000000000000000000000000001101111001010010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001101110011000000000000
000000000000000000000000001101111001010010000000100000
.logic_tile 5 28
000000000000000011100111000011001001111100000001000000
000000000000000000100000001111001001011100000000010000
000000000000000000000000010000000000000010000000000000
000000000000000000000010110001000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000111000000000000000000000010000000000000
000000000000000000010000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100010000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001001000000000000000000000000
.logic_tile 6 28
000000000000000111000111000101100000000000001000000000
000000000000100000100000000000000000000000000000001000
000000000000000011100000010000000000000000001000000000
000000000000000000100011010000001000000000000000000000
000100000000001000000000000000000001000000001000000000
000100000000000011000000000000001001000000000000000000
000000000000001000000110100000000000000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010110000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 7 28
000000000000000000000000001101101000011100000010000000
000000000000001111000011111001001000111100000000010000
000000000000000111100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001111110010000000000000000
000000000000000111000000000011001001000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010000000001001000000000000000000000000000000000000
.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 28
000000000000001000000000000101100000000000000000000000
000000000000000001000000000011000000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010001000000000000010000000000000
000000000000000000000000000101000000000000000001000000
000000000000001101100000000001001011000000000001000000
000000000000000001100000000011011100100000000000000000
001000000000000001000000001111100000000010000010000000
000000000000000111000000001001001111000000000000000000
000000000000000001000011001111000000000010000010000000
000000000000000000100000001011000000000000000000000000
000000000011000001000011100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000011001000001000000010000000001
000000000000001001000011101111001000000000000000000001
.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 28
000001000000000111100111100001100000000000001000000000
000010000000000000100100000000000000000000000000001000
000000000000000111000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
001010100000000000000000000001001001111100001000000000
000001000000000000000011010000001100111100000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000111100011100000001000001100111000000000
000000000000000111000000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000001001000000000000001011110011000000000000
000010000000000000000000000000001001001100111000000000
000001000000000000000000000000001110110011000000000000
000000000000000011100000000000001000001100111000000000
000000000000000000100000000000001001110011000000000010
.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 28
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000001100011100000000000000000000000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000001000000000000000100000100
000000000000000000000000000101100000000001000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 28
000010000000000000000010100011000000000000001000000000
000001000000000000000100000000100000000000000000001000
001000000000000001000010110111100000000000001000000000
010000000000001011100111100000101011000000000000000000
000000000100001000000000010111101001111100001000000000
000000000000001111000011110000101010111100000000000000
000000000000001111100110000111101000000011110000000000
000000000000000001100000000000000000111100000000000000
000000000000000111000010000011101000000011110000000000
000000000000000000100100000000110000111100000000000000
000000000000000000000110011011100001000000010000000000
000000000000000000000010000001101001000000000000000000
000000000000000000000000001101100001000010100000000000
000000000000000000000000001101001000000001100000000000
000000000000000101100110110011111000110110100100000000
000000000000000000000010100011111010110000000000100000
.logic_tile 17 28
000000000000000111100110100101101010000011110000000000
000000000000000000100010000000110000111100000000000000
001000000001000000000111001111000000000001000000100000
000000000000000000000000000101100000000000000000000000
010000000000001001100110011001000000000001000000000000
010000000000000001000010100101000000000000000010000000
000000000000001101100111010111111111000010000001000000
000000000000000001000010001011101011000000000000000000
000000000000000001100111000001000001000000000010000010
000000000000000000000110011101001010000000010000000010
000000000000000000000000000101001111111101110100000000
000000000000000000000000001001001110111100110000000000
000000000000000101100110101101101010110000000100000000
000000000000000000000000001101101010111001010000000000
000000000000001001100110001011011110110100100100000000
000000000000000111000000001001111100101000100000000000
.logic_tile 18 28
000000000000000011000110011000000000000010000000000101
000000000000000000100010001101000000000000000000000000
001000001100001000000110011101011011000100000000000000
000000000000000001000010001101001001001100000000000000
010000000000000111100000001001100000000010000000000000
010000000000000000100000001001100000000011000000000000
000000000000000101100110011001100000000000000000100000
000000000000000000000010001001100000000001000001000000
000000000000000000000000000001000000000001000000000000
000000000000000000000000000101000000000000000001000000
000000000000000000000000011101100000000010000000000010
000000000000000000000010111101100000000000000000000000
000000000000000000000000001001000001000000110100000000
000000000000000000000000000001101101000001110000000000
000000000000000000000000000101101011000001000100000000
000000000000000000000000000001101011010001000000000000
.logic_tile 19 28
000000000000000001000000011111111011101100000000000000
000000000000000000100010001111001001001100000000000000
000000000000000001110111110000000000000000000000000000
000000000000001001000010000000000000000000000000000000
000010001010000000000110001001101100000010000000000000
000001000000000000000010010001101111000000000000000000
000000000000001101000111110101111010000011110000000000
000000000000000001000010000000100000111100000000000000
000010100000000001000000000111111100000011110000000000
000001000000000000100000000000100000111100000000000000
000000000000101011100000000011111110000010000000000000
000000000000000011000010011111101011000000000000000000
000000000000000000000010000001100000000001000000000011
000000000000000000000011001001000000000000000001100000
000000000000001001100010010011101011101100000000000000
000000000000000011100110100001011011001100000000000000
.logic_tile 20 28
000000000000000111000010000011000000000000000000000000
000000000000000001000011100101000000000001000000000000
001000000000001001100000011111000000000000000000000000
000000000000001011000010000101000000000001000000000001
010000001100001011100110011011101001101000110000000000
010000000000000101010010001101011110110100110000000000
000000000001011001000110110001111011101000110000000000
000000000100100011100010000101001011110100110000000000
000000000000001111000010000001000000000000000000000000
000000001010000001000100000001000000000001000000000000
000000000000000001000000001001101100101000110110000000
000000000000000000100000000001001011000000110000000000
000010000000000111000000001011101100101000110100000000
000001000000000000000000001001011011000000110000000100
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 28
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000011000010000000
000000000000000000000000000001001100000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 28
000000000000000000000011001000000000000000000100000000
000000000000000000000000000101000000000010000000000010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000110100000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000101000000000000000000000000000100000000
000000000000000000100000001001000000000010000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 28
000000000000000000000111000000000000000000
000000010000000001000100000001000000000000
001000000001000000000000000101100000000000
000000010000100000000000000011000000100000
110000000000000011100010000000000000000000
110000000000000000000100001101000000000000
000000000000000011000000000101000000000000
000000000000000000000000001011000000000000
000000000000000011100010010000000000000000
000000000000000000100110100111000000000000
000000000000000000000000011111100000000100
000000000000001111000011010111000000000000
000100000000001011100111101000000000000000
000100000000001011000000001011000000000000
110000000000000101100000000011000000000010
010000000000000001010000001001101110000000
.logic_tile 26 28
000000000001000111000000000000000000000000000100000000
000000000000101001000000001101000000000010000000100000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000100000
110010101110000000000111100000000000000000000100000000
110000001010000000000000000001000000000010000000000100
000000000000000000000000000000000000000000000101000000
000000000000000000000000001111000000000010000000000010
000000000000000000000000001000000000000000000100000100
000000000000000000000000000111000000000010000000100000
000000100000000000000110100000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 28
000000000000000000000011100001000000000001000001000000
000000000000000000000000000011100000000000000000000000
001000000000000101000010100000000000000000000000000000
000000000000001101100100000000000000000000000000000000
110000000000000111100010100011001110111001010100000000
010000000000000000100100001101011111110000000000000000
000000000000000101100000001111001010111001010110000000
000000001000000000100010111101001101110000000000000000
000000000000001101000010111011011110111001010100100000
000000000000000101000011110001011111110000000000000000
000000000000000000000000001111011010111001010100000000
000000000000000000000000001001001101110000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000100000000111001111011110111001010100000000
000000000000000000000111100001011101110000000000000000
.logic_tile 28 28
000000000000001101000010111001111011000100000000000100
000000000000000001100110000101111000000000000000100000
001000000000001111000110001011111011000100000001000000
000000000000000001000011101001101010000000000000000000
010000000000000001100000001101111000110111110000000000
010000000000000000000000000001101000110011110000000000
000000000000001001100110011101111001000010000000000100
000000000000000001000010000011101011000000000000000010
000000000000000000000011000000000000000000000100000000
000000001100000000000000000000000000000010000000000000
000000001100000001100000010111000000000001110100000000
000000000000000000000010001001101101000000110000000000
000000000000000000000011101001000000000001000100000000
000000000000000000000000001001000000000011000000000000
110000000000000000000000000101000000000001000100000000
100000001010000000000000001001000000000011000000000000
.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 28
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 28
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 29
000001000000000111100011110101111110100000000000000000
000000100000000001100010001001101000000000000000000000
000000000000001001000111100011101101000000000001000001
000000000000001011100111100001001010110000000000000100
000000000000001001000111000011111001110011000000000000
000000000000000011000011100101101010000000000000000000
000000000000001011100110010001111001000100010000000000
000000000000000001100010001001011001100010000000000000
000000000000001000000110000111101101100000000000000000
000000000000000001000000001101111011000000000000000000
000000000000001011000111000000000000000000000000000000
000000000000000011000110010000000000000000000000000000
000000000000000101000111000011101011110011000000000000
000000000000000001000000000111011101000000000000000000
000000000000001011100000010111011110110011000000000000
000000000000000101100010100101101110000000000000000000
.logic_tile 5 29
000000000000001001000010001000000000000010000000000000
000000000010000111100000000001000000000000000000000000
000000000000001111100000001000000000000010000000000000
000000000000001011010000000111000000000000000000000000
000000000000000001000010000000000000000010000000000000
000000000000000000100010110001000000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000011011011000000000000000000000000
000000000000000000000000001001011101110011000000000000
000000000000000000000000000111101100000000000000000000
000000000000001001000110101000000000000010000000000000
000000000000001101100100000001000000000000000000000000
000000000000000000000000000001001010000100010000000000
000000000000000000000000001101011010100010000000000000
000000000000001101100000001000000000000010000000000000
000000000000001101100000001101000000000000000000000000
.logic_tile 6 29
000000000000001101100110110000000000000000001000000000
000000000000000101000010100000001001000000000000010000
000000000000000000000110100000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000011101100000000000000001000000001000000000
000000000000000011000000000000001001000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
.logic_tile 7 29
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000100000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000100010000000
000000000000000000000000000011001011000000110000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 29
100000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 29
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000000000110011000000010010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 29
000000000000001000000110011011100001000011000000000000
000000000000000001000010001001001011000010010000000000
001000000000000001100000011001000001000010100000000000
000000000000000000000010001101101100000001100000000000
000000000000001001100000000101100000001111000000000000
000000000000000001000000000000100000110000110000000000
000000000000000000000110011111100001000010100000000000
000000000000000000000010000001001100000001100000000000
000000000000001000000000000001000000000000010000000000
000000000000000011000000000001101010000000000000000001
000000000000000011100000000011000000000010000100000000
000000000000000000100000001001000000000000000000000000
000000000000001000000000000111000000000010000100000000
000000000000000011000000000101000000000000000000000000
000000000000000101100000000011000000000010000100000000
000000000000000000000000000101000000000000000000000000
.logic_tile 16 29
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000010101100001000000001000000000
000000000000000000000010000000101100000000000000000000
000000000000001000000111010101001001111100001000000000
000000000000001011000010000000001101111100000000000000
000000000000000101100110110101001001111100001000000000
000000000000000000000010100000101100111100000000000000
000000000000000011100000000011001001111100001000000000
000000000000000000000000000000001101111100000000000000
000000000000000001000010000101101000000011110000000000
000000000000000000000110000000000000111100000000000000
000000000000000000000000000101001010000011110000000000
000000000000000000000000000000010000111100000000000000
000000000000000000000000000001100001000010100000000010
000000000000000000000000000101101101000001100000000000
.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000010000001011000000000000000000000000
000000000000000000000000000011000000000001000000000000
010000000000000001100110000000000000000000000000000000
010000000000001001000000000000000000000000000000000000
000000000000000000000000000101001010011110000100000000
000000000000000000000000000101011100011101010000000000
000000000000000111000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000001000010000110
000000000000000001000000000101000000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 29
000000000000000111000000000000000000000000000000000000
000000000000000000100011000000000000000000000000000000
001000000000001011100010010000000000000000000000000000
000000000000000001100111100000000000000000000000000000
010000000000000000000110000000000000000000000000000000
010000001000000000000100000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000001010000000000001001100001000000000000000000
000000000000100000000000001011001001000000110000000000
000000000000000000000000010001101011111001010101000000
000000000000000000000010000001111011110000000000000000
000000000000000000000000001001100001000001110111000000
000000000000000000000000001101101000000000110000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 25 29
000000000000000111000000001000000000000000
000000010000000000000000000111000000000000
001000000000001111000000000101000000000100
000000000000001011000000000001000000000000
000000000000000111100111101000000000000000
000000000010000000100000001011000000000000
000000000000000011100000000011000000000010
000000000000000000100000000011000000000000
000000000000001001000000001000000000000000
000000000000000101100000000001000000000000
000000000000001000000111001011100000000000
000000000000000101000110001111000000000000
000000000000000000000111000000000000000000
000000000000000000000000001111000000000000
010000000000000001000000011101000001000000
110000000000000000000011101011101000000001
.logic_tile 26 29
000000000000000000000000000000000000000000000100000100
000000000000000000000000001101000000000010000000000000
001000100000001011000000000000000000000000000100000000
000001000000001011100000001101000000000010000000000100
110000000000000101000010101000000000000000000100000000
110000001100001101100110110101000000000010000000000100
000000000000000101000000000000000000000000000110000000
000010000000000000100010110101000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000100
000010100000000000000000001000000000000000000100000100
000001000000000000000000001101000000000010000000000000
000010100000000000000011101000000000000000000110000000
000001000000000000000000000001000000000010000000000000
000000000000000000000000001000000000000000000100000100
000000000000000000000000000001000000000010000000000000
.logic_tile 27 29
000000100000000000000011000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000010100000000000000000001000000000
000000000000100101000000000000001001000000000000000000
000000000000000011000010100000001000001100111000000000
000000000000000000000010100000001010110011000001000000
000000000000000000000000000000001000001100111000000000
000011100000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000001100000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000001101000000000000001000110011000000000000
.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001001111011010000000010000000
000000000000000101000010101101011000000000000000000000
000000000000001000000000001101101011000100000000000000
000000000000001011000000000101101000000000000010000000
000000000000000101000010101001111011000100000001000001
000000000000000101000010100001111010000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000001001111010010000000000100100
000000000000000000000000001101011010000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 30
100000000000000001100000000011100000000000000100000011
000000000000000000100000000101000000000001000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000001100000000001000000000010
000000000000000000000000000111100000000000000100000010
000000000000000000000000000101100000000001000001000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110110111100000000000000110000000
100000000000000000000010100001100000000001000000000010
.logic_tile 4 30
000000000000000111100110100011000000000000001000000000
000000001000000000100000000000000000000000000000001000
000000000000001000000110100000000000000000001000000000
000000000000000101000000000000001000000000000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101100000010000001001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000001010000000000000000001001001100111000000000
000000000000100000000000000000001000110011000000000000
000010100000000000000110100000001001001100111000000000
000001001010000000000000000000001001110011000000000000
.logic_tile 5 30
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000001000000000000011000000000000000100000000
000000000000000101000000000011100000000001000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000010010100111100000000001000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000010000000000000000000000000000
000000100000000000100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000110000000000000000000000000000000000
110000000000000000000000000001100000000000000100000000
100000000000000000000000000011000000000001000010000100
.logic_tile 6 30
000000000000000101100000000000001000111100000000000000
000000000000000000000000000000000000111100000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100111100000000000011010010000000000
000000000000000000000100000000001010100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000011010000100000
000000000000000111000000001101001100000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 30
100010100000001000000000000101000000000010000101000000
000001000000000011000000000001000000000000000001000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000010000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000001100000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000000001001100000000010100000000000
000000000000000000000000001001001001000001100000000010
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000001111000000011110000000000
000000000000000000000000000000100000111100000000000000
000000000000000000000000000011000000000010000100000000
000000000000000000000000001011100000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 30
000000000000000000000010000000000000000010000000000000
000000000000000000000100001101000000000000000000000000
001000000000001001000110000111111010000011110000000000
000000000000000001100000000000010000111100000000000000
110000000000000001100110010101101000000011110000000000
010000000000000000000110000000110000111100000000000000
000000000000000001000011110000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000111000000000001111100000011110000000000
000000000000000000000011110000100000111100000000000000
000000000000000001000000001111101010110000000100000000
000000000000000000100000000001001100111001010000000010
000000000000000111000000001101101010110000000100000000
000000000000000000000000000101111110111001010000000000
000000000000000001100110001111111000110000000110000000
000000000000000000000000000001101100111001010000000100
.logic_tile 20 30
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
001000000001000000000110010000000000000000000000000000
000000000000100000010010000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000010000000000000
000000000000000000000010101001000000000000000000000000
000000000000000000000010100101111000010000000000000000
000000000000000000000110000001111011000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000001001100000011110000000000
000000001010000000000000000000110000111100000000000000
000000000000000000000000001011111001001001010100000000
000000000000000000000000001001111100001111110000000000
.logic_tile 21 30
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011010000011110000000010
000000000110000000000000000000010000111100000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 30
000000000000001000000000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000011010010001000000
000000000000000000000000000000001000100101100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 30
000000000000000000000000010000000000000000
000000010000000000000010010011000000000000
001000000000000000000000011101100000010000
000000010000000000000011010101000000000000
110000000000001011100010000000000000000000
110000000000001011000000001101000000000000
000000000000001001100110000111100000000000
000000000000000011100100001011100000000000
000000000000000000000010000000000000000000
000000000000000001000000000101000000000000
000000000000000001000000001001000000000000
000000000000001111100000000011100000000000
000100000000000000000111111000000000000000
000100000000000000000011001001000000000000
110000000000000000000010000101100000010000
010000000000000000000000001111101010000000
.logic_tile 26 30
000000000000000000000110101111001011111001010100000000
000000000010000011000000000011111001110000000000000000
001000000000000011000111011011111111111001010100000000
000000000000001111000011100011101101110000000000000000
010000001110000000000111110111001001111001010100000000
110000000000000000000111001011111001110000000000000000
000000000000000101100000001011111001111001010100000000
000000000000000000000000001111101101110000000000000000
000000000000000101100000010111011001111001010110000000
000000000000000000010010100001111001110000000001000000
000000000000001101100010000011111011111001010100000000
000000000000000101000110010011101101110000000000000000
000000000000000000000110100111011001111001010100000000
000000000000000000000010011111101001110000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
.logic_tile 27 30
000000000000001101100000010000001000001100111000000000
000000000000000101000010100000001111110011000000010000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000001011000000110100000001000001100111000000000
000000000000100101000000000000001011110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000010000000000000000001110110011000000000000
.logic_tile 28 30
000000000000000101000010101001011010111001010100000000
000000000000000000000000001101011011110000000001000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001101000010100000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000011000110110101011010111001010100000010
000000000000000000000010110101001001110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 31
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000001101000000000000000100000000
000000000000000000000000001011000000000001000000000010
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111100000000000000100000000
000000000000000000000000001011000000000001000000000010
000000000000001000000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000001011000000000001000000000010
110000000000001101100000001011000000000000000100000000
100000000000000101000000001011000000000001000000000010
.logic_tile 4 31
000000000110000000000110100000001001001100111000000000
000000000000000000000000000000001011110011000000010000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000101100000000000001000001100111010000000
000000000000000000000000000000001010110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001101100110100000001001001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000100000000000000010000001001001100110000000000
000000000000000000000010100000001111110011000000000000
.logic_tile 5 31
100000000000000000000000001101100000000000000100000000
000000000000000000000000000001100000000001000000000010
011000000000001000000110101101000000000000000100000000
000000000000000111000000000101100000000001000000000010
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000011101000000000000000100000100
000000000000000111000010100101000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001100000000000000100000000
000000000000000000000000000001100000000001000000000010
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000100
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 31
000000000000000000000000010111111110000011110000000000
000000000000000000010011110000100000111100000000000000
001000000000001011100000010000000000000000000000000000
000000000000000001100011100000000000000000000000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100011100000000000000000000000000000
000000000000000000000000000011111100000011110000000000
000000000000000000000000000000010000111100000000000000
000000000000000001100110101111111001110000000100000000
000000000000000000000000001101001000111001010010000000
000000000000000000000000001111101011110000000101000000
000000000000000000000000001001101010111001010000000010
000000000000001001100000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
.logic_tile 19 31
000000000000000000000000000111100000000000001000000000
000000000000000101000000000000100000000000000000001000
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000000000000110000101101000111100001000000001
000000000000000000000100000000101111111100000000000000
000000000000000101000111100101001000111100001000000000
000000000000000000000110100000101101111100000000000000
000000000000000000000011000001101000111100001000000000
000000000000000000000000000000001111111100000000000000
000000000000000000000110100101101000111100001000000000
000000000000000000000000000000001101111100000000100000
000000000000000000000011000011101000111100001000000000
000000000000000000000000000000101111111100000000000000
000000000000000000000000010101101000111100001000000000
000000000000000000000010100000101101111100000000000000
.logic_tile 20 31
000000000000000000000000010011101111000010000000000000
000000000000000011000010000001111011000000000000000000
001000000000000011100110000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
110000000000001101000010000001111010000011110000000000
010000000000000001100000000000110000111100000000000000
000000000000001000000110010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000001000000000010011100000001111000000000000
000000000000001011000011110000000000110000110000000000
000000000000000001000111000001101011100000000000000100
000000000000000000000100000101001000000000000000100000
000000000000001000000000010011111010110000000100000000
000000000000001011000011101101001100111001010000000010
000000000000000000000000011101101000110000000100000000
000000000000000000000011101111111110111001010000000000
.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000101000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011100000000000000100000010
000000000000000000000011001101100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 31
000000000000000001000110000101000000001111000000000000
000000000000000000100000000000100000110000110000000000
001000000000001001100010110000000000000000000000000000
000000000000000001000111010000000000000000000000000000
110000000000001000000110011000000000000010000000000000
010000000000000001000010000001000000000000000000000000
000000000000000000000110011101111001010000000000100000
000000000000000000000010000001101011000000000000000000
000000000000000101100000010101001101000011100100000000
000000000000000000100011011101001001000011000000000000
000000000000000000000000000001111001010000000100000000
000000000000000000000000001001011000001000000000000000
000000000000000000000000000001101101000011100100000000
000000000000000000000000001101101001000011000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000001001101000000000010000000000
.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 18 32
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 19 32
000000000000001000000000000011001000111100001000000000
000000000000001101000000000000101100111100000000010010
000000000000000000000000010001101000111100001000000000
000000000000000000000011100000101110111100000000000001
000000000000000000000000000111101000111100001001000000
000000000000000000000011010000101100111100000000000000
000000000000000000000000010001001000111100001001000000
000000000000000000000011000000001110111100000000000000
000000000000000000000011100101001000111100001000100000
000000000000000011000100000000101100111100000000000000
000000000000000000000000000111101000111100001000000000
000000000000000000000000000000101110111100000000000000
000000000000000000000000000101101000111100001000000000
000000000000000011000000000000101100111100000000000010
000000000000000101100110110111101000000011110000000000
000000000000000000000010100000000000111100000000000000
.logic_tile 20 32
000000000000000101100010001011101000000010000000100000
000000000000001001100010000101011000000000000000000000
001000000000001101100011000111001011000010000000000000
000000000000000001000011010001111011000000000000000000
010000000000000011100110110101111000000011110000000000
010000000000000000000110000000110000111100000000000000
000000000000000011000110110011001010000011110000000000
000000000000000000100010000000100000111100000000000000
000000000000000000000000000011111000000011110000000000
000000000000000000000010000000000000111100000000000000
000000000000000111100011101111111011110000000100000001
000000000000000000100110011111011101111001010000000000
000000000000000000000011101101101011110000000100000000
000000000000000000000100001011111111111001010000000000
000000000000000001100011101001111001110000000100100000
000000000000000000000110011111101101111001010000000000
.logic_tile 21 32
000000000000000000000000000001111010000011110000000000
000000000000000000000011010000100000111100000000000000
001000000000000000000110010001101000000011110000000000
000000000000000000000010000000110000111100000000000000
110000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000010000000001011000010000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001101101010110000000101000000
000000000000000000000011101111011111111001010000100000
000000000000000000000110111101101101110000000101000000
000000000000000000000111111011101011111001010000000000
000000000000000000000110001111101100110000000100100000
000000000000000000000011101111101111111001010000000000
.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 28 32
000000000000000111100000010101000000000000001000000000
000000000000000000100010000000100000000000000000001000
000000000000000001100000000101100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000111100000000001101000111100001000000000
000000000000000000100010100000001010111100000000000000
000000000000000101000010100101101000000011110000000001
000000000000000000000010100000100000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000111101000000011110000000000
000000000000000000000000000000010000111100000000000000
.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 1 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 3 33
000000000000000010
000100000000000000
000000110000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001011000000010
000000001000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 4 33
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000001110000010000
001001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 5 33
000000111000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 6 33
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 7 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 16 33
000001110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 17 33
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 24 33
000001111000000000
000100000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
.ram_data 25 23
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 27
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 25
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 25 29
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
.sym 1 SCLK$2$2
.sym 2 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 3 $abc$45565$auto$rtlil.cc:1969:NotGate$45381$2
.sym 4 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 5 inst_dout_eventdata.running$2
.sym 6 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 7 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 8 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 1665 $abc$45565$auto$rtlil.cc:1969:NotGate$45073
.sym 1742 $abc$45565$auto$rtlil.cc:1969:NotGate$45073
.sym 1748 CLK_i$2
.sym 1856 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379
.sym 5813 event_send_count_scl[3]
.sym 5814 event_send_count_scl[5]
.sym 5941 RSTn_i$2
.sym 5942 $false
.sym 5943 $false
.sym 5944 $false
.sym 5949 event_send_count_scl[13]
.sym 5950 event_send_count_scl[0]
.sym 5951 event_send_count_scl[8]
.sym 5952 event_send_count_scl[11]
.sym 5953 event_send_count_scl[12]
.sym 5955 event_send_count_scl[9]
.sym 6084 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40937
.sym 6086 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[0]
.sym 6219 event_send_count_scl[1]
.sym 7163 $abc$45565$auto$alumacc.cc:491:replace_alu$4696[15]
.sym 8165 event_send_count[7]
.sym 9002 $auto$alumacc.cc:474:replace_alu$4789.C[2]
.sym 9003 $auto$alumacc.cc:474:replace_alu$4789.C[3]
.sym 9004 $auto$alumacc.cc:474:replace_alu$4789.C[4]
.sym 9005 $auto$alumacc.cc:474:replace_alu$4789.C[5]
.sym 9006 $auto$alumacc.cc:474:replace_alu$4789.C[6]
.sym 9007 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[7]
.sym 9123 bram_freeze_countdown[2]
.sym 9125 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[6]
.sym 9126 bram_freeze_countdown[1]
.sym 9127 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[2]
.sym 9128 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[4]
.sym 9129 bram_freeze_countdown[4]
.sym 9130 bram_freeze_countdown[6]
.sym 10109 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[2]
.sym 10110 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[3]
.sym 10111 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[4]
.sym 10112 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[5]
.sym 10113 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[6]
.sym 10114 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[7]
.sym 10181 $0\transmit_trig_scl[0:0]
.sym 10182 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[3]
.sym 10183 $false
.sym 10184 $false
.sym 10187 $0\transmit_trig_scl[0:0]
.sym 10188 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[5]
.sym 10189 $false
.sym 10190 $false
.sym 10227 $true
.sym 10228 inst_dout_eventdata.running$2
.sym 10229 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 10230 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[8]
.sym 10231 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[9]
.sym 10232 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[10]
.sym 10233 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[11]
.sym 10234 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[12]
.sym 10235 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[13]
.sym 10236 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[14]
.sym 10237 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[15]
.sym 10310 $0\transmit_trig_scl[0:0]
.sym 10311 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[13]
.sym 10312 $false
.sym 10313 $false
.sym 10316 $0\transmit_trig_scl[0:0]
.sym 10317 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[0]
.sym 10318 $false
.sym 10319 $false
.sym 10322 $0\transmit_trig_scl[0:0]
.sym 10323 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[8]
.sym 10324 $false
.sym 10325 $false
.sym 10328 $0\transmit_trig_scl[0:0]
.sym 10329 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[11]
.sym 10330 $false
.sym 10331 $false
.sym 10334 $0\transmit_trig_scl[0:0]
.sym 10335 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[12]
.sym 10336 $false
.sym 10337 $false
.sym 10346 $0\transmit_trig_scl[0:0]
.sym 10347 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[9]
.sym 10348 $false
.sym 10349 $false
.sym 10350 $true
.sym 10351 inst_dout_eventdata.running$2
.sym 10352 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 10353 $abc$45565$new_n3682_
.sym 10354 $abc$45565$new_n4020_
.sym 10355 $0\transmit_trig_scl[0:0]
.sym 10356 $abc$45565$new_n4021_
.sym 10357 $abc$45565$new_n3680_
.sym 10358 $abc$45565$new_n3681_
.sym 10359 $abc$45565$new_n4022_
.sym 10360 $abc$45565$new_n3684_
.sym 10433 $0\transmit_trig_scl[0:0]
.sym 10434 event_send_count_scl[0]
.sym 10435 RSTn_i$2
.sym 10436 $false
.sym 10445 $false
.sym 10446 $false
.sym 10447 event_send_count_scl[0]
.sym 10448 $false
.sym 10476 $abc$45565$new_n3686_
.sym 10477 $abc$45565$new_n3685_
.sym 10478 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5083[10]_new_
.sym 10479 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[11]
.sym 10556 $0\transmit_trig_scl[0:0]
.sym 10557 event_send_count_scl[1]
.sym 10558 $false
.sym 10559 $false
.sym 10596 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40937
.sym 10597 inst_dout_eventdata.running$2
.sym 10598 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 10605 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[15]
.sym 10850 transmit_trig_scl
.sym 11127 $true
.sym 11164 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]$6
.sym 11165 $false
.sym 11166 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]
.sym 11167 $false
.sym 11168 $false
.sym 11170 $auto$alumacc.cc:474:replace_alu$4694.C[2]
.sym 11172 $false
.sym 11173 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.sym 11176 $auto$alumacc.cc:474:replace_alu$4694.C[3]
.sym 11178 $false
.sym 11179 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.sym 11182 $auto$alumacc.cc:474:replace_alu$4694.C[4]
.sym 11184 $false
.sym 11185 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.sym 11188 $auto$alumacc.cc:474:replace_alu$4694.C[5]
.sym 11190 $false
.sym 11191 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.sym 11194 $auto$alumacc.cc:474:replace_alu$4694.C[6]
.sym 11196 $false
.sym 11197 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.sym 11200 $auto$alumacc.cc:474:replace_alu$4694.C[7]
.sym 11202 $false
.sym 11203 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.sym 11206 $auto$alumacc.cc:474:replace_alu$4694.C[8]
.sym 11208 $false
.sym 11209 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.sym 11250 $auto$alumacc.cc:474:replace_alu$4694.C[8]
.sym 11287 $auto$alumacc.cc:474:replace_alu$4694.C[9]
.sym 11289 $true$2
.sym 11290 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.sym 11293 $auto$alumacc.cc:474:replace_alu$4694.C[10]
.sym 11295 $false
.sym 11296 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.sym 11299 $auto$alumacc.cc:474:replace_alu$4694.C[11]
.sym 11301 $false
.sym 11302 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.sym 11305 $auto$alumacc.cc:474:replace_alu$4694.C[12]
.sym 11307 $false
.sym 11308 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.sym 11311 $auto$alumacc.cc:474:replace_alu$4694.C[13]
.sym 11313 $false
.sym 11314 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.sym 11317 $auto$alumacc.cc:474:replace_alu$4694.C[14]
.sym 11319 $false
.sym 11320 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.sym 11323 $auto$alumacc.cc:474:replace_alu$4694.C[15]
.sym 11325 $false
.sym 11326 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.sym 11329 $abc$45565$auto$alumacc.cc:491:replace_alu$4696[15]$2
.sym 11331 $false
.sym 11332 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.sym 11414 $abc$45565$auto$alumacc.cc:491:replace_alu$4696[15]$2
.sym 11460 $abc$45565$auto$alumacc.cc:491:replace_alu$4683[15]
.sym 11829 event_send_count[5]
.sym 11832 event_send_count[3]
.sym 11833 event_send_count[6]
.sym 11836 event_send_count[7]
.sym 11953 event_send_count[10]
.sym 11955 event_send_count[13]
.sym 11958 event_send_count[12]
.sym 11959 event_send_count[8]
.sym 12426 $abc$45565$auto$wreduce.cc:455:run$4521[5]
.sym 12427 $abc$45565$auto$wreduce.cc:455:run$4521[4]
.sym 12428 $abc$45565$auto$wreduce.cc:455:run$4521[3]
.sym 12429 $abc$45565$new_n1974_
.sym 12430 $abc$45565$auto$wreduce.cc:455:run$4521[6]
.sym 12431 my_uart.rx_clk_divider[3]
.sym 12432 my_uart.rx_clk_divider[4]
.sym 12433 my_uart.rx_clk_divider[5]
.sym 12587 my_uart.rx_clk_divider[6]
.sym 12589 $abc$45565$auto$wreduce.cc:455:run$4521[8]
.sym 12590 $abc$45565$auto$ice40_ffinit.cc:141:execute$44909
.sym 12591 my_uart.rx_clk_divider[8]
.sym 13077 bram_freeze_countdown[5]
.sym 13078 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[3]
.sym 13079 bram_freeze_countdown[3]
.sym 13083 bram_freeze_countdown[7]
.sym 13084 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[5]
.sym 13113 $true
.sym 13150 bram_freeze_countdown[0]$2
.sym 13151 $false
.sym 13152 bram_freeze_countdown[0]
.sym 13153 $false
.sym 13154 $false
.sym 13156 $auto$alumacc.cc:474:replace_alu$4789.C[2]$2
.sym 13158 bram_freeze_countdown[1]
.sym 13159 $true$2
.sym 13162 $auto$alumacc.cc:474:replace_alu$4789.C[3]$2
.sym 13164 bram_freeze_countdown[2]
.sym 13165 $true$2
.sym 13166 $auto$alumacc.cc:474:replace_alu$4789.C[2]$2
.sym 13168 $auto$alumacc.cc:474:replace_alu$4789.C[4]$2
.sym 13170 bram_freeze_countdown[3]
.sym 13171 $true$2
.sym 13172 $auto$alumacc.cc:474:replace_alu$4789.C[3]$2
.sym 13174 $auto$alumacc.cc:474:replace_alu$4789.C[5]$2
.sym 13176 bram_freeze_countdown[4]
.sym 13177 $true$2
.sym 13178 $auto$alumacc.cc:474:replace_alu$4789.C[4]$2
.sym 13180 $auto$alumacc.cc:474:replace_alu$4789.C[6]$2
.sym 13182 bram_freeze_countdown[5]
.sym 13183 $true$2
.sym 13184 $auto$alumacc.cc:474:replace_alu$4789.C[5]$2
.sym 13186 $auto$alumacc.cc:474:replace_alu$4789.C[7]
.sym 13188 bram_freeze_countdown[6]
.sym 13189 $true$2
.sym 13190 $auto$alumacc.cc:474:replace_alu$4789.C[6]$2
.sym 13193 $false
.sym 13194 bram_freeze_countdown[7]
.sym 13195 $false
.sym 13196 $auto$alumacc.cc:474:replace_alu$4789.C[7]
.sym 13200 $abc$45565$new_n2003_
.sym 13201 bram_freeze_countdown[0]
.sym 13202 $abc$45565$new_n1995_
.sym 13203 $abc$45565$new_n2001_
.sym 13204 $abc$45565$new_n2005_
.sym 13205 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[0]
.sym 13206 $abc$45565$new_n1999_
.sym 13207 $abc$45565$new_n2009_
.sym 13274 $abc$45565$auto$ice40_ffinit.cc:141:execute$44977
.sym 13275 $false
.sym 13276 $false
.sym 13277 $false
.sym 13286 $false
.sym 13287 bram_freeze_countdown[6]
.sym 13288 $false
.sym 13289 $auto$alumacc.cc:474:replace_alu$4789.C[6]
.sym 13292 $abc$45565$auto$ice40_ffinit.cc:141:execute$44969
.sym 13293 $false
.sym 13294 $false
.sym 13295 $false
.sym 13298 $false
.sym 13299 bram_freeze_countdown[2]
.sym 13300 $false
.sym 13301 $auto$alumacc.cc:474:replace_alu$4789.C[2]
.sym 13304 $false
.sym 13305 bram_freeze_countdown[4]
.sym 13306 $false
.sym 13307 $auto$alumacc.cc:474:replace_alu$4789.C[4]
.sym 13310 $abc$45565$auto$ice40_ffinit.cc:141:execute$44981
.sym 13311 $false
.sym 13312 $false
.sym 13313 $false
.sym 13316 $abc$45565$auto$ice40_ffinit.cc:141:execute$44989
.sym 13317 $false
.sym 13318 $false
.sym 13319 $false
.sym 13323 $abc$45565$auto$ice40_ffinit.cc:141:execute$44981
.sym 13324 $abc$45565$auto$ice40_ffinit.cc:141:execute$44985
.sym 13325 $abc$45565$auto$ice40_ffinit.cc:141:execute$44989
.sym 13326 $abc$45565$auto$ice40_ffinit.cc:141:execute$44977
.sym 13327 $abc$45565$auto$ice40_ffinit.cc:141:execute$44997
.sym 13570 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[8]
.sym 13576 $abc$45565$new_n3422_
.sym 13694 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[10]
.sym 13695 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[11]
.sym 13696 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[12]
.sym 13697 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[13]
.sym 13698 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[14]
.sym 13699 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[15]
.sym 13815 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31]
.sym 13818 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[12]
.sym 13822 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[11]
.sym 13940 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[14]
.sym 13942 pretrigger_sample[12]
.sym 13944 pretrigger_sample[8]
.sym 14065 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[15]
.sym 14068 pretrigger_sample[11]
.sym 14184 event_send_count_scl[7]
.sym 14185 event_send_count_scl[2]
.sym 14187 event_send_count_scl[6]
.sym 14191 event_send_count_scl[4]
.sym 14220 $true
.sym 14257 event_send_count_scl[0]$2
.sym 14258 $false
.sym 14259 event_send_count_scl[0]
.sym 14260 $false
.sym 14261 $false
.sym 14263 $auto$alumacc.cc:474:replace_alu$4748.C[2]
.sym 14265 $false
.sym 14266 event_send_count_scl[1]
.sym 14269 $auto$alumacc.cc:474:replace_alu$4748.C[3]
.sym 14270 $false
.sym 14271 $false
.sym 14272 event_send_count_scl[2]
.sym 14273 $auto$alumacc.cc:474:replace_alu$4748.C[2]
.sym 14275 $auto$alumacc.cc:474:replace_alu$4748.C[4]
.sym 14276 $false
.sym 14277 $false
.sym 14278 event_send_count_scl[3]
.sym 14279 $auto$alumacc.cc:474:replace_alu$4748.C[3]
.sym 14281 $auto$alumacc.cc:474:replace_alu$4748.C[5]
.sym 14282 $false
.sym 14283 $false
.sym 14284 event_send_count_scl[4]
.sym 14285 $auto$alumacc.cc:474:replace_alu$4748.C[4]
.sym 14287 $auto$alumacc.cc:474:replace_alu$4748.C[6]
.sym 14288 $false
.sym 14289 $false
.sym 14290 event_send_count_scl[5]
.sym 14291 $auto$alumacc.cc:474:replace_alu$4748.C[5]
.sym 14293 $auto$alumacc.cc:474:replace_alu$4748.C[7]
.sym 14294 $false
.sym 14295 $false
.sym 14296 event_send_count_scl[6]
.sym 14297 $auto$alumacc.cc:474:replace_alu$4748.C[6]
.sym 14299 $auto$alumacc.cc:474:replace_alu$4748.C[8]
.sym 14300 $false
.sym 14301 $false
.sym 14302 event_send_count_scl[7]
.sym 14303 $auto$alumacc.cc:474:replace_alu$4748.C[7]
.sym 14308 event_send_count_scl[14]
.sym 14309 event_send_count_scl[10]
.sym 14311 event_send_count_scl[15]
.sym 14343 $auto$alumacc.cc:474:replace_alu$4748.C[8]
.sym 14380 $auto$alumacc.cc:474:replace_alu$4748.C[9]
.sym 14381 $false
.sym 14382 $false
.sym 14383 event_send_count_scl[8]
.sym 14384 $auto$alumacc.cc:474:replace_alu$4748.C[8]
.sym 14386 $auto$alumacc.cc:474:replace_alu$4748.C[10]
.sym 14387 $false
.sym 14388 $false
.sym 14389 event_send_count_scl[9]
.sym 14390 $auto$alumacc.cc:474:replace_alu$4748.C[9]
.sym 14392 $auto$alumacc.cc:474:replace_alu$4748.C[11]
.sym 14393 $false
.sym 14394 $false
.sym 14395 event_send_count_scl[10]
.sym 14396 $auto$alumacc.cc:474:replace_alu$4748.C[10]
.sym 14398 $auto$alumacc.cc:474:replace_alu$4748.C[12]
.sym 14399 $false
.sym 14400 $false
.sym 14401 event_send_count_scl[11]
.sym 14402 $auto$alumacc.cc:474:replace_alu$4748.C[11]
.sym 14404 $auto$alumacc.cc:474:replace_alu$4748.C[13]
.sym 14405 $false
.sym 14406 $false
.sym 14407 event_send_count_scl[12]
.sym 14408 $auto$alumacc.cc:474:replace_alu$4748.C[12]
.sym 14410 $auto$alumacc.cc:474:replace_alu$4748.C[14]
.sym 14411 $false
.sym 14412 $false
.sym 14413 event_send_count_scl[13]
.sym 14414 $auto$alumacc.cc:474:replace_alu$4748.C[13]
.sym 14416 $auto$alumacc.cc:474:replace_alu$4748.C[15]
.sym 14417 $false
.sym 14418 $false
.sym 14419 event_send_count_scl[14]
.sym 14420 $auto$alumacc.cc:474:replace_alu$4748.C[14]
.sym 14423 $false
.sym 14424 $false
.sym 14425 event_send_count_scl[15]
.sym 14426 $auto$alumacc.cc:474:replace_alu$4748.C[15]
.sym 14430 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[0]
.sym 14431 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[8]
.sym 14432 $abc$45565$new_n3687_
.sym 14433 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[6]
.sym 14434 $abc$45565$new_n3688_
.sym 14435 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[9]
.sym 14436 scl_output_freq[12]
.sym 14437 scl_output_freq[8]
.sym 14504 event_send_count_scl[9]
.sym 14505 scl_output_freq[9]
.sym 14506 scl_output_freq[3]
.sym 14507 event_send_count_scl[3]
.sym 14510 scl_output_freq[6]
.sym 14511 event_send_count_scl[6]
.sym 14512 scl_output_freq[8]
.sym 14513 event_send_count_scl[8]
.sym 14516 $abc$45565$new_n4020_
.sym 14517 $abc$45565$new_n4022_
.sym 14518 $abc$45565$new_n3680_
.sym 14519 $abc$45565$new_n3685_
.sym 14522 event_send_count_scl[11]
.sym 14523 scl_output_freq[11]
.sym 14524 scl_output_freq[9]
.sym 14525 event_send_count_scl[9]
.sym 14528 scl_output_freq[13]
.sym 14529 event_send_count_scl[13]
.sym 14530 $abc$45565$new_n3681_
.sym 14531 $abc$45565$new_n3682_
.sym 14534 event_send_count_scl[0]
.sym 14535 scl_output_freq[0]
.sym 14536 scl_output_freq[5]
.sym 14537 event_send_count_scl[5]
.sym 14540 $abc$45565$new_n4021_
.sym 14541 $abc$45565$new_n3684_
.sym 14542 $abc$45565$new_n3687_
.sym 14543 $abc$45565$new_n3688_
.sym 14546 scl_output_freq[11]
.sym 14547 event_send_count_scl[11]
.sym 14548 event_send_count_scl[3]
.sym 14549 scl_output_freq[3]
.sym 14553 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[14]
.sym 14554 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[13]
.sym 14555 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[12]
.sym 14556 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[7]
.sym 14557 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[5]
.sym 14558 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[1]
.sym 14559 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[3]
.sym 14560 scl_output_freq[11]
.sym 14627 event_send_count_scl[1]
.sym 14628 scl_output_freq[1]
.sym 14629 scl_output_freq[14]
.sym 14630 event_send_count_scl[14]
.sym 14633 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5083[10]_new_
.sym 14634 scl_output_freq[15]
.sym 14635 event_send_count_scl[15]
.sym 14636 $abc$45565$new_n3686_
.sym 14639 scl_output_freq[10]
.sym 14640 event_send_count_scl[10]
.sym 14641 $false
.sym 14642 $false
.sym 14645 scl_output_freq[11]
.sym 14646 $false
.sym 14647 $false
.sym 14648 $false
.sym 14786 scl_output_freq[15]
.sym 14787 $false
.sym 14788 $false
.sym 14789 $false
.sym 14922 $abc$45565$auto$alumacc.cc:491:replace_alu$4604[15]
.sym 14923 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40933
.sym 15026 $0\transmit_trig_scl[0:0]
.sym 15027 $false
.sym 15028 $false
.sym 15029 $false
.sym 15042 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40933
.sym 15043 inst_dout_eventdata.running$2
.sym 15044 $false
.sym 15327 $true
.sym 15364 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]$5
.sym 15365 $false
.sym 15366 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]
.sym 15367 $false
.sym 15368 $false
.sym 15370 $auto$alumacc.cc:474:replace_alu$4681.C[2]
.sym 15372 $false
.sym 15373 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.sym 15376 $auto$alumacc.cc:474:replace_alu$4681.C[3]
.sym 15378 $false
.sym 15379 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.sym 15382 $auto$alumacc.cc:474:replace_alu$4681.C[4]
.sym 15384 $false
.sym 15385 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.sym 15388 $auto$alumacc.cc:474:replace_alu$4681.C[5]
.sym 15390 $false
.sym 15391 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.sym 15394 $auto$alumacc.cc:474:replace_alu$4681.C[6]
.sym 15396 $false
.sym 15397 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.sym 15400 $auto$alumacc.cc:474:replace_alu$4681.C[7]
.sym 15402 $false
.sym 15403 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.sym 15406 $auto$alumacc.cc:474:replace_alu$4681.C[8]
.sym 15408 $false
.sym 15409 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.sym 15450 $auto$alumacc.cc:474:replace_alu$4681.C[8]
.sym 15487 $auto$alumacc.cc:474:replace_alu$4681.C[9]
.sym 15489 $true$2
.sym 15490 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.sym 15493 $auto$alumacc.cc:474:replace_alu$4681.C[10]
.sym 15495 $true$2
.sym 15496 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.sym 15499 $auto$alumacc.cc:474:replace_alu$4681.C[11]
.sym 15501 $false
.sym 15502 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.sym 15505 $auto$alumacc.cc:474:replace_alu$4681.C[12]
.sym 15507 $false
.sym 15508 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.sym 15511 $auto$alumacc.cc:474:replace_alu$4681.C[13]
.sym 15513 $false
.sym 15514 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.sym 15517 $auto$alumacc.cc:474:replace_alu$4681.C[14]
.sym 15519 $false
.sym 15520 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.sym 15523 $auto$alumacc.cc:474:replace_alu$4681.C[15]
.sym 15525 $false
.sym 15526 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.sym 15529 $abc$45565$auto$alumacc.cc:491:replace_alu$4683[15]$2
.sym 15531 $false
.sym 15532 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.sym 15537 $abc$45565$auto$alumacc.cc:491:replace_alu$4657[15]
.sym 15614 $abc$45565$auto$alumacc.cc:491:replace_alu$4683[15]$2
.sym 15662 $abc$45565$new_n4035_
.sym 15667 $abc$45565$new_n4039_
.sym 15783 $abc$45565$new_n4041_
.sym 15784 $0\transmit_trig_hist[0:0]
.sym 15785 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5062[4]_new_inv_
.sym 15786 $abc$45565$new_n3557_
.sym 15787 $abc$45565$new_n4040_
.sym 15789 $abc$45565$new_n4032_
.sym 15790 $abc$45565$new_n3556_
.sym 15908 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[2]
.sym 15909 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[3]
.sym 15910 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[4]
.sym 15911 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[5]
.sym 15912 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[6]
.sym 15913 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[7]
.sym 15980 $0\transmit_trig_hist[0:0]
.sym 15981 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[5]
.sym 15982 $false
.sym 15983 $false
.sym 15998 $0\transmit_trig_hist[0:0]
.sym 15999 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[3]
.sym 16000 $false
.sym 16001 $false
.sym 16004 $0\transmit_trig_hist[0:0]
.sym 16005 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[6]
.sym 16006 $false
.sym 16007 $false
.sym 16022 $0\transmit_trig_hist[0:0]
.sym 16023 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[7]
.sym 16024 $false
.sym 16025 $false
.sym 16026 $true
.sym 16027 inst_dout_eventdata.running$2
.sym 16028 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 16029 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[8]
.sym 16030 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[9]
.sym 16031 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[10]
.sym 16032 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[11]
.sym 16033 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[12]
.sym 16034 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[13]
.sym 16035 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[14]
.sym 16036 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[15]
.sym 16109 $0\transmit_trig_hist[0:0]
.sym 16110 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[10]
.sym 16111 $false
.sym 16112 $false
.sym 16121 $0\transmit_trig_hist[0:0]
.sym 16122 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[13]
.sym 16123 $false
.sym 16124 $false
.sym 16139 $0\transmit_trig_hist[0:0]
.sym 16140 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[12]
.sym 16141 $false
.sym 16142 $false
.sym 16145 $0\transmit_trig_hist[0:0]
.sym 16146 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[8]
.sym 16147 $false
.sym 16148 $false
.sym 16149 $true
.sym 16150 inst_dout_eventdata.running$2
.sym 16151 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 16320 event_send_count[6]
.sym 16323 event_send_count[5]
.sym 16505 $auto$alumacc.cc:474:replace_alu$4822.C[2]
.sym 16506 $auto$alumacc.cc:474:replace_alu$4822.C[3]
.sym 16507 $auto$alumacc.cc:474:replace_alu$4822.C[4]
.sym 16508 $auto$alumacc.cc:474:replace_alu$4822.C[5]
.sym 16509 $auto$alumacc.cc:474:replace_alu$4822.C[6]
.sym 16510 $auto$alumacc.cc:474:replace_alu$4822.C[7]
.sym 16613 $false
.sym 16614 my_uart.rx_clk_divider[5]
.sym 16615 $false
.sym 16616 $auto$alumacc.cc:474:replace_alu$4822.C[5]
.sym 16619 $false
.sym 16620 my_uart.rx_clk_divider[4]
.sym 16621 $false
.sym 16622 $auto$alumacc.cc:474:replace_alu$4822.C[4]
.sym 16625 $false
.sym 16626 my_uart.rx_clk_divider[3]
.sym 16627 $false
.sym 16628 $auto$alumacc.cc:474:replace_alu$4822.C[3]
.sym 16631 $abc$45565$auto$wreduce.cc:455:run$4521[3]
.sym 16632 $abc$45565$auto$wreduce.cc:455:run$4521[4]
.sym 16633 $abc$45565$auto$wreduce.cc:455:run$4521[5]
.sym 16634 $abc$45565$auto$wreduce.cc:455:run$4521[6]
.sym 16637 $false
.sym 16638 my_uart.rx_clk_divider[6]
.sym 16639 $false
.sym 16640 $auto$alumacc.cc:474:replace_alu$4822.C[6]
.sym 16643 $abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.sym 16644 $abc$45565$auto$wreduce.cc:455:run$4521[3]
.sym 16645 $false
.sym 16646 $false
.sym 16649 $abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.sym 16650 $abc$45565$auto$wreduce.cc:455:run$4521[4]
.sym 16651 $false
.sym 16652 $false
.sym 16655 $abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.sym 16656 $abc$45565$auto$wreduce.cc:455:run$4521[5]
.sym 16657 $false
.sym 16658 $false
.sym 16659 $true
.sym 16660 SCLK$2$2
.sym 16661 $false
.sym 16662 $auto$alumacc.cc:474:replace_alu$4822.C[8]
.sym 16663 $auto$alumacc.cc:474:replace_alu$4822.C[9]
.sym 16664 $abc$45565$auto$wreduce.cc:455:run$4521[10]
.sym 16665 $abc$45565$auto$wreduce.cc:455:run$4521[9]
.sym 16666 $abc$45565$new_n1976_
.sym 16667 $abc$45565$auto$wreduce.cc:455:run$4521[7]
.sym 16668 my_uart.rx_clk_divider[9]
.sym 16669 my_uart.rx_clk_divider[10]
.sym 16748 $abc$45565$auto$ice40_ffinit.cc:141:execute$44909
.sym 16749 $false
.sym 16750 $false
.sym 16751 $false
.sym 16760 $false
.sym 16761 my_uart.rx_clk_divider[8]
.sym 16762 $false
.sym 16763 $auto$alumacc.cc:474:replace_alu$4822.C[8]
.sym 16766 $abc$45565$auto$wreduce.cc:455:run$4521[6]
.sym 16767 $abc$45565$new_n1971_
.sym 16768 $false
.sym 16769 $false
.sym 16772 $abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.sym 16773 $abc$45565$auto$wreduce.cc:455:run$4521[8]
.sym 16774 $false
.sym 16775 $false
.sym 16782 $true
.sym 16783 SCLK$2$2
.sym 16784 $false
.sym 16785 my_uart.rx_clk_divider[7]
.sym 16791 $abc$45565$auto$ice40_ffinit.cc:141:execute$45009
.sym 16908 $abc$45565$sub$readgrbalpha_top.v:471$2771_Y[2]
.sym 16910 ram_write_wait[2]
.sym 16912 $abc$45565$auto$ice40_ffinit.cc:141:execute$45005
.sym 17228 $abc$45565$auto$ice40_ffinit.cc:141:execute$44985
.sym 17229 $false
.sym 17230 $false
.sym 17231 $false
.sym 17234 $false
.sym 17235 bram_freeze_countdown[3]
.sym 17236 $false
.sym 17237 $auto$alumacc.cc:474:replace_alu$4789.C[3]
.sym 17240 $abc$45565$auto$ice40_ffinit.cc:141:execute$44973
.sym 17241 $false
.sym 17242 $false
.sym 17243 $false
.sym 17264 $abc$45565$auto$ice40_ffinit.cc:141:execute$44993
.sym 17265 $false
.sym 17266 $false
.sym 17267 $false
.sym 17270 $false
.sym 17271 bram_freeze_countdown[5]
.sym 17272 $false
.sym 17273 $auto$alumacc.cc:474:replace_alu$4789.C[5]
.sym 17277 $abc$45565$new_n3424_
.sym 17278 $abc$45565$new_n3425_
.sym 17279 $abc$45565$auto$simplemap.cc:168:logic_reduce$5352_new_inv_
.sym 17280 $abc$45565$new_n2007_
.sym 17281 $abc$45565$new_n1986_
.sym 17282 $abc$45565$new_n1987_
.sym 17283 $abc$45565$auto$ice40_ffinit.cc:141:execute$44993
.sym 17284 $abc$45565$auto$ice40_ffinit.cc:141:execute$44973
.sym 17351 $abc$45565$new_n1997_
.sym 17352 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[5]
.sym 17353 $abc$45565$new_n1996_
.sym 17354 $abc$45565$auto$ice40_ffinit.cc:141:execute$44985
.sym 17357 $abc$45565$auto$ice40_ffinit.cc:141:execute$44997
.sym 17358 $false
.sym 17359 $false
.sym 17360 $false
.sym 17363 $abc$45565$new_n1997_
.sym 17364 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[3]
.sym 17365 $abc$45565$new_n1996_
.sym 17366 $abc$45565$auto$ice40_ffinit.cc:141:execute$44973
.sym 17369 $abc$45565$new_n1997_
.sym 17370 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[4]
.sym 17371 $abc$45565$new_n1996_
.sym 17372 $abc$45565$auto$ice40_ffinit.cc:141:execute$44981
.sym 17375 $abc$45565$new_n1997_
.sym 17376 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[6]
.sym 17377 $abc$45565$new_n1996_
.sym 17378 $abc$45565$auto$ice40_ffinit.cc:141:execute$44989
.sym 17381 $false
.sym 17382 bram_freeze_countdown[0]
.sym 17383 $false
.sym 17384 $false
.sym 17387 $abc$45565$new_n1997_
.sym 17388 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[2]
.sym 17389 $abc$45565$new_n1996_
.sym 17390 $abc$45565$auto$ice40_ffinit.cc:141:execute$44977
.sym 17393 $abc$45565$new_n1997_
.sym 17394 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[0]
.sym 17395 $abc$45565$new_n1996_
.sym 17396 $abc$45565$auto$ice40_ffinit.cc:141:execute$44997
.sym 17400 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405
.sym 17401 $abc$45565$sub$readgrbalpha_top.v:446$2765_Y[0]
.sym 17403 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5306[2]_new_inv_
.sym 17405 $abc$45565$new_n4028_
.sym 17406 $abc$45565$new_n4030_
.sym 17407 $abc$45565$new_n4029_
.sym 17474 $abc$45565$new_n2001_
.sym 17475 pretrigger_sample[4]
.sym 17476 $abc$45565$new_n1989_
.sym 17477 $false
.sym 17480 $abc$45565$new_n2003_
.sym 17481 pretrigger_sample[5]
.sym 17482 $abc$45565$new_n1989_
.sym 17483 $false
.sym 17486 $abc$45565$new_n2005_
.sym 17487 pretrigger_sample[6]
.sym 17488 $abc$45565$new_n1989_
.sym 17489 $false
.sym 17492 $abc$45565$new_n1999_
.sym 17493 pretrigger_sample[2]
.sym 17494 $abc$45565$new_n1989_
.sym 17495 $false
.sym 17498 $abc$45565$new_n2009_
.sym 17499 $abc$45565$sub$readgrbalpha_top.v:446$2765_Y[0]
.sym 17500 $abc$45565$new_n1989_
.sym 17501 $false
.sym 17520 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122
.sym 17521 SCLK$2$2
.sym 17522 $false
.sym 17523 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[0]
.sym 17524 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34191
.sym 17526 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[7]
.sym 17527 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[6]
.sym 17528 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[4]
.sym 17529 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[5]
.sym 17530 waddr[1]
.sym 17646 pretrigger_sample[13]
.sym 17648 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[3]
.sym 17649 pretrigger_sample[0]
.sym 17651 pretrigger_sample[7]
.sym 17726 pretrigger_sample[8]
.sym 17727 $false
.sym 17728 $false
.sym 17729 $false
.sym 17762 pretrigger_sample[8]
.sym 17763 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[10]
.sym 17764 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[11]
.sym 17765 trig
.sym 17769 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5323[3]_new_inv_
.sym 17770 $abc$45565$new_n3415_
.sym 17771 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[9]
.sym 17774 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[16]
.sym 17775 waddr[0]
.sym 17776 delayaddr[0]
.sym 17805 $true
.sym 17842 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[8]$2
.sym 17843 $false
.sym 17844 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[8]
.sym 17845 $false
.sym 17846 $false
.sym 17848 $auto$alumacc.cc:474:replace_alu$4777.C[10]
.sym 17850 $false
.sym 17851 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[9]
.sym 17854 $auto$alumacc.cc:474:replace_alu$4777.C[11]
.sym 17855 $false
.sym 17856 $false
.sym 17857 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[10]
.sym 17858 $auto$alumacc.cc:474:replace_alu$4777.C[10]
.sym 17860 $auto$alumacc.cc:474:replace_alu$4777.C[12]
.sym 17861 $false
.sym 17862 $false
.sym 17863 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[11]
.sym 17864 $auto$alumacc.cc:474:replace_alu$4777.C[11]
.sym 17866 $auto$alumacc.cc:474:replace_alu$4777.C[13]
.sym 17867 $false
.sym 17868 $false
.sym 17869 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[12]
.sym 17870 $auto$alumacc.cc:474:replace_alu$4777.C[12]
.sym 17872 $auto$alumacc.cc:474:replace_alu$4777.C[14]
.sym 17873 $false
.sym 17874 $false
.sym 17875 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[13]
.sym 17876 $auto$alumacc.cc:474:replace_alu$4777.C[13]
.sym 17878 $auto$alumacc.cc:474:replace_alu$4777.C[15]
.sym 17879 $false
.sym 17880 $false
.sym 17881 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[14]
.sym 17882 $auto$alumacc.cc:474:replace_alu$4777.C[14]
.sym 17884 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31]$2
.sym 17885 $false
.sym 17886 $false
.sym 17887 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[15]
.sym 17888 $auto$alumacc.cc:474:replace_alu$4777.C[15]
.sym 17892 pretrigger_sample[4]
.sym 17895 pretrigger_sample[6]
.sym 17896 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[1]
.sym 17969 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31]$2
.sym 17984 pretrigger_sample[12]
.sym 17985 $false
.sym 17986 $false
.sym 17987 $false
.sym 18008 pretrigger_sample[11]
.sym 18009 $false
.sym 18010 $false
.sym 18011 $false
.sym 18019 pretrigger_sample[14]
.sym 18022 pretrigger_sample[5]
.sym 18101 pretrigger_sample[14]
.sym 18102 $false
.sym 18103 $false
.sym 18104 $false
.sym 18113 command_body_msb[4]
.sym 18114 $false
.sym 18115 $false
.sym 18116 $false
.sym 18125 command_body_msb[0]
.sym 18126 $false
.sym 18127 $false
.sym 18128 $false
.sym 18135 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648
.sym 18136 SCLK$2$2
.sym 18137 $false
.sym 18139 pretrigger_sample[15]
.sym 18140 pretrigger_sample[9]
.sym 18236 pretrigger_sample[15]
.sym 18237 $false
.sym 18238 $false
.sym 18239 $false
.sym 18254 command_body_msb[3]
.sym 18255 $false
.sym 18256 $false
.sym 18257 $false
.sym 18258 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648
.sym 18259 SCLK$2$2
.sym 18260 $false
.sym 18335 $0\transmit_trig_scl[0:0]
.sym 18336 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[7]
.sym 18337 $false
.sym 18338 $false
.sym 18341 $0\transmit_trig_scl[0:0]
.sym 18342 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[2]
.sym 18343 $false
.sym 18344 $false
.sym 18353 $0\transmit_trig_scl[0:0]
.sym 18354 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[6]
.sym 18355 $false
.sym 18356 $false
.sym 18377 $0\transmit_trig_scl[0:0]
.sym 18378 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[4]
.sym 18379 $false
.sym 18380 $false
.sym 18381 $true
.sym 18382 inst_dout_eventdata.running$2
.sym 18383 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 18390 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379
.sym 18464 $0\transmit_trig_scl[0:0]
.sym 18465 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[14]
.sym 18466 $false
.sym 18467 $false
.sym 18470 $0\transmit_trig_scl[0:0]
.sym 18471 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[10]
.sym 18472 $false
.sym 18473 $false
.sym 18482 $0\transmit_trig_scl[0:0]
.sym 18483 $abc$45565$add$readgrbalpha_top.v:65$2663_Y[15]
.sym 18484 $false
.sym 18485 $false
.sym 18504 $true
.sym 18505 inst_dout_eventdata.running$2
.sym 18506 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 18507 scl_output_freq[9]
.sym 18508 scl_output_freq[7]
.sym 18509 scl_output_freq[3]
.sym 18511 scl_output_freq[5]
.sym 18512 scl_output_freq[6]
.sym 18513 scl_output_freq[0]
.sym 18514 scl_output_freq[13]
.sym 18581 scl_output_freq[0]
.sym 18582 $false
.sym 18583 $false
.sym 18584 $false
.sym 18587 scl_output_freq[8]
.sym 18588 $false
.sym 18589 $false
.sym 18590 $false
.sym 18593 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[2]
.sym 18594 scl_output_freq[7]
.sym 18595 event_send_count_scl[7]
.sym 18596 event_send_count_scl[2]
.sym 18599 scl_output_freq[6]
.sym 18600 $false
.sym 18601 $false
.sym 18602 $false
.sym 18605 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[4]
.sym 18606 scl_output_freq[12]
.sym 18607 event_send_count_scl[12]
.sym 18608 event_send_count_scl[4]
.sym 18611 scl_output_freq[9]
.sym 18612 $false
.sym 18613 $false
.sym 18614 $false
.sym 18617 command_body_msb[4]
.sym 18618 $false
.sym 18619 $false
.sym 18620 $false
.sym 18623 command_body_msb[0]
.sym 18624 $false
.sym 18625 $false
.sym 18626 $false
.sym 18627 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551
.sym 18628 SCLK$2$2
.sym 18629 $false
.sym 18631 scl_output_freq[15]
.sym 18633 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[4]
.sym 18634 scl_output_freq[10]
.sym 18635 scl_output_freq[14]
.sym 18636 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[2]
.sym 18637 scl_output_freq[1]
.sym 18704 scl_output_freq[14]
.sym 18705 $false
.sym 18706 $false
.sym 18707 $false
.sym 18710 scl_output_freq[13]
.sym 18711 $false
.sym 18712 $false
.sym 18713 $false
.sym 18716 scl_output_freq[12]
.sym 18717 $false
.sym 18718 $false
.sym 18719 $false
.sym 18722 scl_output_freq[7]
.sym 18723 $false
.sym 18724 $false
.sym 18725 $false
.sym 18728 scl_output_freq[5]
.sym 18729 $false
.sym 18730 $false
.sym 18731 $false
.sym 18734 scl_output_freq[1]
.sym 18735 $false
.sym 18736 $false
.sym 18737 $false
.sym 18740 scl_output_freq[3]
.sym 18741 $false
.sym 18742 $false
.sym 18743 $false
.sym 18746 command_body_msb[3]
.sym 18747 $false
.sym 18748 $false
.sym 18749 $false
.sym 18750 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551
.sym 18751 SCLK$2$2
.sym 18752 $false
.sym 18753 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[10]
.sym 18756 trigger_threshold[15]
.sym 18759 trigger_threshold[12]
.sym 18789 $true
.sym 18826 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[0]$2
.sym 18827 $false
.sym 18828 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[0]
.sym 18829 $false
.sym 18830 $false
.sym 18832 $auto$alumacc.cc:474:replace_alu$4602.C[2]
.sym 18834 $false
.sym 18835 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[1]
.sym 18838 $auto$alumacc.cc:474:replace_alu$4602.C[3]
.sym 18840 $false
.sym 18841 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[2]
.sym 18844 $auto$alumacc.cc:474:replace_alu$4602.C[4]
.sym 18846 $false
.sym 18847 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[3]
.sym 18850 $auto$alumacc.cc:474:replace_alu$4602.C[5]
.sym 18852 $false
.sym 18853 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[4]
.sym 18856 $auto$alumacc.cc:474:replace_alu$4602.C[6]
.sym 18858 $false
.sym 18859 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[5]
.sym 18862 $auto$alumacc.cc:474:replace_alu$4602.C[7]
.sym 18864 $false
.sym 18865 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[6]
.sym 18868 $auto$alumacc.cc:474:replace_alu$4602.C[8]
.sym 18870 $false
.sym 18871 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[7]
.sym 18878 histogram_output_freq[15]
.sym 18882 histogram_output_freq[3]
.sym 18883 histogram_output_freq[10]
.sym 18912 $auto$alumacc.cc:474:replace_alu$4602.C[8]
.sym 18949 $auto$alumacc.cc:474:replace_alu$4602.C[9]
.sym 18951 $false
.sym 18952 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[8]
.sym 18955 $auto$alumacc.cc:474:replace_alu$4602.C[10]
.sym 18957 $false
.sym 18958 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[9]
.sym 18961 $auto$alumacc.cc:474:replace_alu$4602.C[11]
.sym 18963 $false
.sym 18964 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[10]
.sym 18967 $auto$alumacc.cc:474:replace_alu$4602.C[12]
.sym 18969 $false
.sym 18970 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[11]
.sym 18973 $auto$alumacc.cc:474:replace_alu$4602.C[13]
.sym 18975 $false
.sym 18976 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[12]
.sym 18979 $auto$alumacc.cc:474:replace_alu$4602.C[14]
.sym 18981 $false
.sym 18982 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[13]
.sym 18985 $auto$alumacc.cc:474:replace_alu$4602.C[15]
.sym 18987 $false
.sym 18988 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[14]
.sym 18991 $abc$45565$auto$alumacc.cc:491:replace_alu$4604[15]$2
.sym 18993 $false
.sym 18994 $abc$45565$auto$alumacc.cc:474:replace_alu$4602.BB[15]
.sym 19000 histogram_output_freq[11]
.sym 19001 histogram_output_freq[9]
.sym 19003 histogram_output_freq[4]
.sym 19076 $abc$45565$auto$alumacc.cc:491:replace_alu$4604[15]$2
.sym 19079 $abc$45565$auto$alumacc.cc:491:replace_alu$4604[15]
.sym 19080 $0\transmit_trig_scl[0:0]
.sym 19081 RSTn_i$2
.sym 19082 $false
.sym 19124 histogram_output_freq[12]
.sym 19127 histogram_output_freq[0]
.sym 19245 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[6]
.sym 19246 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[10]
.sym 19248 inst_dout_scldata.bram_send_countdown[6]
.sym 19249 inst_dout_scldata.bram_send_countdown[10]
.sym 19368 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[12]
.sym 19369 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[13]
.sym 19370 $abc$45565$auto$simplemap.cc:168:logic_reduce$12961[3]_new_inv_
.sym 19371 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[14]
.sym 19372 inst_dout_scldata.bram_send_countdown[15]
.sym 19373 inst_dout_scldata.bram_send_countdown[14]
.sym 19374 inst_dout_scldata.bram_send_countdown[13]
.sym 19375 inst_dout_scldata.bram_send_countdown[12]
.sym 19404 $true
.sym 19441 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]$3
.sym 19442 $false
.sym 19443 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]
.sym 19444 $false
.sym 19445 $false
.sym 19447 $auto$alumacc.cc:474:replace_alu$4655.C[2]
.sym 19449 $false
.sym 19450 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.sym 19453 $auto$alumacc.cc:474:replace_alu$4655.C[3]
.sym 19455 $false
.sym 19456 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.sym 19459 $auto$alumacc.cc:474:replace_alu$4655.C[4]
.sym 19461 $false
.sym 19462 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.sym 19465 $auto$alumacc.cc:474:replace_alu$4655.C[5]
.sym 19467 $false
.sym 19468 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.sym 19471 $auto$alumacc.cc:474:replace_alu$4655.C[6]
.sym 19473 $false
.sym 19474 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.sym 19477 $auto$alumacc.cc:474:replace_alu$4655.C[7]
.sym 19479 $false
.sym 19480 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.sym 19483 $auto$alumacc.cc:474:replace_alu$4655.C[8]
.sym 19485 $false
.sym 19486 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.sym 19527 $auto$alumacc.cc:474:replace_alu$4655.C[8]
.sym 19564 $auto$alumacc.cc:474:replace_alu$4655.C[9]
.sym 19566 $true$2
.sym 19567 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.sym 19570 $auto$alumacc.cc:474:replace_alu$4655.C[10]
.sym 19572 $false
.sym 19573 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.sym 19576 $auto$alumacc.cc:474:replace_alu$4655.C[11]
.sym 19578 $false
.sym 19579 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.sym 19582 $auto$alumacc.cc:474:replace_alu$4655.C[12]
.sym 19584 $true$2
.sym 19585 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.sym 19588 $auto$alumacc.cc:474:replace_alu$4655.C[13]
.sym 19590 $false
.sym 19591 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.sym 19594 $auto$alumacc.cc:474:replace_alu$4655.C[14]
.sym 19596 $false
.sym 19597 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.sym 19600 $auto$alumacc.cc:474:replace_alu$4655.C[15]
.sym 19602 $false
.sym 19603 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.sym 19606 $abc$45565$auto$alumacc.cc:491:replace_alu$4657[15]$2
.sym 19608 $false
.sym 19609 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.sym 19691 $abc$45565$auto$alumacc.cc:491:replace_alu$4657[15]$2
.sym 19737 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 19738 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[3]
.sym 19741 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[0]
.sym 19744 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[4]
.sym 19823 histogram_output_freq[4]
.sym 19824 event_send_count[4]
.sym 19825 histogram_output_freq[7]
.sym 19826 event_send_count[7]
.sym 19853 event_send_count[4]
.sym 19854 histogram_output_freq[4]
.sym 19855 histogram_output_freq[13]
.sym 19856 event_send_count[13]
.sym 19860 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[12]
.sym 19861 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[15]
.sym 19862 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[8]
.sym 19863 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[9]
.sym 19864 $abc$45565$new_n4036_
.sym 19865 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[10]
.sym 19866 $abc$45565$new_n3555_
.sym 19867 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[11]
.sym 19934 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5062[4]_new_inv_
.sym 19935 $abc$45565$new_n4032_
.sym 19936 $abc$45565$new_n4035_
.sym 19937 $abc$45565$new_n4036_
.sym 19940 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[5]
.sym 19941 event_send_count[5]
.sym 19942 $abc$45565$new_n4040_
.sym 19943 $abc$45565$new_n4041_
.sym 19946 histogram_output_freq[8]
.sym 19947 event_send_count[8]
.sym 19948 histogram_output_freq[9]
.sym 19949 event_send_count[9]
.sym 19952 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[6]
.sym 19953 event_send_count[1]
.sym 19954 histogram_output_freq[1]
.sym 19955 event_send_count[6]
.sym 19958 $abc$45565$new_n4039_
.sym 19959 $abc$45565$new_n3555_
.sym 19960 $abc$45565$new_n3556_
.sym 19961 $abc$45565$new_n3557_
.sym 19970 event_send_count[0]
.sym 19971 histogram_output_freq[0]
.sym 19972 histogram_output_freq[3]
.sym 19973 event_send_count[3]
.sym 19976 histogram_output_freq[10]
.sym 19977 event_send_count[10]
.sym 19978 histogram_output_freq[12]
.sym 19979 event_send_count[12]
.sym 19984 event_send_count[0]
.sym 19985 event_send_count[2]
.sym 19990 event_send_count[4]
.sym 20019 $true
.sym 20056 event_send_count[0]$2
.sym 20057 $false
.sym 20058 event_send_count[0]
.sym 20059 $false
.sym 20060 $false
.sym 20062 $auto$alumacc.cc:474:replace_alu$4745.C[2]
.sym 20064 $false
.sym 20065 event_send_count[1]
.sym 20068 $auto$alumacc.cc:474:replace_alu$4745.C[3]
.sym 20069 $false
.sym 20070 $false
.sym 20071 event_send_count[2]
.sym 20072 $auto$alumacc.cc:474:replace_alu$4745.C[2]
.sym 20074 $auto$alumacc.cc:474:replace_alu$4745.C[4]
.sym 20075 $false
.sym 20076 $false
.sym 20077 event_send_count[3]
.sym 20078 $auto$alumacc.cc:474:replace_alu$4745.C[3]
.sym 20080 $auto$alumacc.cc:474:replace_alu$4745.C[5]
.sym 20081 $false
.sym 20082 $false
.sym 20083 event_send_count[4]
.sym 20084 $auto$alumacc.cc:474:replace_alu$4745.C[4]
.sym 20086 $auto$alumacc.cc:474:replace_alu$4745.C[6]
.sym 20087 $false
.sym 20088 $false
.sym 20089 event_send_count[5]
.sym 20090 $auto$alumacc.cc:474:replace_alu$4745.C[5]
.sym 20092 $auto$alumacc.cc:474:replace_alu$4745.C[7]
.sym 20093 $false
.sym 20094 $false
.sym 20095 event_send_count[6]
.sym 20096 $auto$alumacc.cc:474:replace_alu$4745.C[6]
.sym 20098 $auto$alumacc.cc:474:replace_alu$4745.C[8]
.sym 20099 $false
.sym 20100 $false
.sym 20101 event_send_count[7]
.sym 20102 $auto$alumacc.cc:474:replace_alu$4745.C[7]
.sym 20106 event_send_count[14]
.sym 20107 event_send_count[11]
.sym 20109 event_send_count[9]
.sym 20112 event_send_count[15]
.sym 20142 $auto$alumacc.cc:474:replace_alu$4745.C[8]
.sym 20179 $auto$alumacc.cc:474:replace_alu$4745.C[9]
.sym 20180 $false
.sym 20181 $false
.sym 20182 event_send_count[8]
.sym 20183 $auto$alumacc.cc:474:replace_alu$4745.C[8]
.sym 20185 $auto$alumacc.cc:474:replace_alu$4745.C[10]
.sym 20186 $false
.sym 20187 $false
.sym 20188 event_send_count[9]
.sym 20189 $auto$alumacc.cc:474:replace_alu$4745.C[9]
.sym 20191 $auto$alumacc.cc:474:replace_alu$4745.C[11]
.sym 20192 $false
.sym 20193 $false
.sym 20194 event_send_count[10]
.sym 20195 $auto$alumacc.cc:474:replace_alu$4745.C[10]
.sym 20197 $auto$alumacc.cc:474:replace_alu$4745.C[12]
.sym 20198 $false
.sym 20199 $false
.sym 20200 event_send_count[11]
.sym 20201 $auto$alumacc.cc:474:replace_alu$4745.C[11]
.sym 20203 $auto$alumacc.cc:474:replace_alu$4745.C[13]
.sym 20204 $false
.sym 20205 $false
.sym 20206 event_send_count[12]
.sym 20207 $auto$alumacc.cc:474:replace_alu$4745.C[12]
.sym 20209 $auto$alumacc.cc:474:replace_alu$4745.C[14]
.sym 20210 $false
.sym 20211 $false
.sym 20212 event_send_count[13]
.sym 20213 $auto$alumacc.cc:474:replace_alu$4745.C[13]
.sym 20215 $auto$alumacc.cc:474:replace_alu$4745.C[15]
.sym 20216 $false
.sym 20217 $false
.sym 20218 event_send_count[14]
.sym 20219 $auto$alumacc.cc:474:replace_alu$4745.C[14]
.sym 20222 $false
.sym 20223 $false
.sym 20224 event_send_count[15]
.sym 20225 $auto$alumacc.cc:474:replace_alu$4745.C[15]
.sym 20397 event_send_count[4]
.sym 20400 event_send_count[3]
.sym 20583 my_uart.rx_clk_divider[1]
.sym 20584 $abc$45565$auto$wreduce.cc:455:run$4521[2]
.sym 20585 my_uart.rx_clk_divider[2]
.sym 20652 $true
.sym 20689 my_uart.rx_clk_divider[0]$2
.sym 20690 $false
.sym 20691 my_uart.rx_clk_divider[0]
.sym 20692 $false
.sym 20693 $false
.sym 20695 $auto$alumacc.cc:474:replace_alu$4822.C[2]$2
.sym 20697 my_uart.rx_clk_divider[1]
.sym 20698 $true$2
.sym 20701 $auto$alumacc.cc:474:replace_alu$4822.C[3]$2
.sym 20703 my_uart.rx_clk_divider[2]
.sym 20704 $true$2
.sym 20705 $auto$alumacc.cc:474:replace_alu$4822.C[2]$2
.sym 20707 $auto$alumacc.cc:474:replace_alu$4822.C[4]$2
.sym 20709 my_uart.rx_clk_divider[3]
.sym 20710 $true$2
.sym 20711 $auto$alumacc.cc:474:replace_alu$4822.C[3]$2
.sym 20713 $auto$alumacc.cc:474:replace_alu$4822.C[5]$2
.sym 20715 my_uart.rx_clk_divider[4]
.sym 20716 $true$2
.sym 20717 $auto$alumacc.cc:474:replace_alu$4822.C[4]$2
.sym 20719 $auto$alumacc.cc:474:replace_alu$4822.C[6]$2
.sym 20721 my_uart.rx_clk_divider[5]
.sym 20722 $true$2
.sym 20723 $auto$alumacc.cc:474:replace_alu$4822.C[5]$2
.sym 20725 $auto$alumacc.cc:474:replace_alu$4822.C[7]$2
.sym 20727 my_uart.rx_clk_divider[6]
.sym 20728 $true$2
.sym 20729 $auto$alumacc.cc:474:replace_alu$4822.C[6]$2
.sym 20731 $auto$alumacc.cc:474:replace_alu$4822.C[8]$2
.sym 20733 my_uart.rx_clk_divider[7]
.sym 20734 $true$2
.sym 20735 $auto$alumacc.cc:474:replace_alu$4822.C[7]$2
.sym 20739 $abc$45565$new_n1973_
.sym 20741 $abc$45565$new_n1972_
.sym 20742 $abc$45565$auto$simplemap.cc:309:simplemap_lut$20056_new_inv_
.sym 20743 $abc$45565$auto$wreduce.cc:455:run$4521[0]
.sym 20744 my_uart.rx_clk_divider[0]
.sym 20745 $abc$45565$auto$ice40_ffinit.cc:141:execute$45061
.sym 20746 $abc$45565$auto$ice40_ffinit.cc:141:execute$45057
.sym 20775 $auto$alumacc.cc:474:replace_alu$4822.C[8]$2
.sym 20812 $auto$alumacc.cc:474:replace_alu$4822.C[9]$2
.sym 20814 my_uart.rx_clk_divider[8]
.sym 20815 $true$2
.sym 20816 $auto$alumacc.cc:474:replace_alu$4822.C[8]$2
.sym 20818 $auto$alumacc.cc:474:replace_alu$4822.C[10]
.sym 20820 my_uart.rx_clk_divider[9]
.sym 20821 $true$2
.sym 20822 $auto$alumacc.cc:474:replace_alu$4822.C[9]$2
.sym 20825 $false
.sym 20826 my_uart.rx_clk_divider[10]
.sym 20827 $false
.sym 20828 $auto$alumacc.cc:474:replace_alu$4822.C[10]
.sym 20831 $false
.sym 20832 my_uart.rx_clk_divider[9]
.sym 20833 $false
.sym 20834 $auto$alumacc.cc:474:replace_alu$4822.C[9]
.sym 20837 $abc$45565$auto$wreduce.cc:455:run$4521[7]
.sym 20838 $abc$45565$auto$wreduce.cc:455:run$4521[8]
.sym 20839 $abc$45565$auto$wreduce.cc:455:run$4521[9]
.sym 20840 $abc$45565$auto$wreduce.cc:455:run$4521[10]
.sym 20843 $false
.sym 20844 my_uart.rx_clk_divider[7]
.sym 20845 $false
.sym 20846 $auto$alumacc.cc:474:replace_alu$4822.C[7]
.sym 20849 $abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.sym 20850 $abc$45565$auto$wreduce.cc:455:run$4521[9]
.sym 20851 $false
.sym 20852 $false
.sym 20855 $abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.sym 20856 $abc$45565$auto$wreduce.cc:455:run$4521[10]
.sym 20857 $false
.sym 20858 $false
.sym 20859 $true
.sym 20860 SCLK$2$2
.sym 20861 $false
.sym 20866 $abc$45565$new_n1971_
.sym 20936 $abc$45565$auto$ice40_ffinit.cc:141:execute$45009
.sym 20937 $false
.sym 20938 $false
.sym 20939 $false
.sym 20972 $abc$45565$auto$wreduce.cc:455:run$4521[7]
.sym 20973 $abc$45565$new_n1971_
.sym 20974 $false
.sym 20975 $false
.sym 20982 $true
.sym 20983 SCLK$2$2
.sym 20984 $false
.sym 20987 $auto$alumacc.cc:474:replace_alu$4780.C[2]
.sym 20988 ram_write_wait[3]
.sym 21059 $false
.sym 21060 ram_write_wait[2]
.sym 21061 $false
.sym 21062 $auto$alumacc.cc:474:replace_alu$4780.C[2]
.sym 21071 $abc$45565$auto$ice40_ffinit.cc:141:execute$45005
.sym 21072 $false
.sym 21073 $false
.sym 21074 $false
.sym 21083 $abc$45565$auto$rtlil.cc:1969:NotGate$45239
.sym 21084 $abc$45565$sub$readgrbalpha_top.v:471$2771_Y[2]
.sym 21085 $false
.sym 21086 $false
.sym 21105 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368
.sym 21106 SCLK$2$2
.sym 21107 $false
.sym 21108 $abc$45565$sub$readgrbalpha_top.v:471$2771_Y[0]
.sym 21110 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35401
.sym 21111 $abc$45565$auto$rtlil.cc:1969:NotGate$45239
.sym 21112 ram_write_wait[0]
.sym 21114 ram_write_wait[1]
.sym 21237 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368
.sym 21354 $abc$45565$new_n1997_
.sym 21355 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152
.sym 21356 $abc$45565$new_n1993_
.sym 21357 $abc$45565$new_n1990_
.sym 21358 $abc$45565$new_n1996_
.sym 21360 $abc$45565$auto$ice40_ffinit.cc:141:execute$44969
.sym 21428 $abc$45565$auto$ice40_ffinit.cc:141:execute$44969
.sym 21429 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[1]
.sym 21430 $abc$45565$auto$rtlil.cc:1969:NotGate$45239
.sym 21431 $abc$45565$new_n3425_
.sym 21434 $abc$45565$auto$ice40_ffinit.cc:141:execute$44973
.sym 21435 $abc$45565$auto$ice40_ffinit.cc:141:execute$44993
.sym 21436 pretrigger_sample[7]
.sym 21437 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[3]
.sym 21440 $abc$45565$new_n1986_
.sym 21441 $abc$45565$new_n1987_
.sym 21442 $false
.sym 21443 $false
.sym 21446 $abc$45565$new_n1997_
.sym 21447 $abc$45565$sub$readgrbalpha_top.v:487$2778_Y[7]
.sym 21448 $abc$45565$new_n1996_
.sym 21449 $abc$45565$auto$ice40_ffinit.cc:141:execute$44993
.sym 21452 $abc$45565$auto$ice40_ffinit.cc:141:execute$44985
.sym 21453 $abc$45565$auto$ice40_ffinit.cc:141:execute$44989
.sym 21454 $abc$45565$auto$ice40_ffinit.cc:141:execute$44993
.sym 21455 $abc$45565$auto$ice40_ffinit.cc:141:execute$44997
.sym 21458 $abc$45565$auto$ice40_ffinit.cc:141:execute$44969
.sym 21459 $abc$45565$auto$ice40_ffinit.cc:141:execute$44973
.sym 21460 $abc$45565$auto$ice40_ffinit.cc:141:execute$44977
.sym 21461 $abc$45565$auto$ice40_ffinit.cc:141:execute$44981
.sym 21464 $abc$45565$new_n2007_
.sym 21465 pretrigger_sample[7]
.sym 21466 $abc$45565$new_n1989_
.sym 21467 $false
.sym 21470 $abc$45565$new_n1995_
.sym 21471 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[3]
.sym 21472 $abc$45565$new_n1989_
.sym 21473 $false
.sym 21474 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122
.sym 21475 SCLK$2$2
.sym 21476 $false
.sym 21479 $abc$45565$new_n2102_
.sym 21481 $abc$45565$auto$wreduce.cc:455:run$4498[0]
.sym 21482 $abc$45565$new_n2111_
.sym 21484 raddr_start[0]
.sym 21551 $abc$45565$new_n4028_
.sym 21552 $abc$45565$new_n4030_
.sym 21553 $false
.sym 21554 $false
.sym 21557 $false
.sym 21558 $false
.sym 21559 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[0]
.sym 21560 $false
.sym 21569 $abc$45565$auto$ice40_ffinit.cc:141:execute$44981
.sym 21570 pretrigger_sample[4]
.sym 21571 $abc$45565$auto$ice40_ffinit.cc:141:execute$44985
.sym 21572 pretrigger_sample[5]
.sym 21581 $abc$45565$auto$ice40_ffinit.cc:141:execute$44977
.sym 21582 pretrigger_sample[2]
.sym 21583 $abc$45565$new_n3422_
.sym 21584 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5306[2]_new_inv_
.sym 21587 $abc$45565$new_n4029_
.sym 21588 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368
.sym 21589 $abc$45565$new_n3415_
.sym 21590 $abc$45565$new_n3424_
.sym 21593 $abc$45565$auto$ice40_ffinit.cc:141:execute$44989
.sym 21594 pretrigger_sample[6]
.sym 21595 $abc$45565$auto$ice40_ffinit.cc:141:execute$44997
.sym 21596 $abc$45565$sub$readgrbalpha_top.v:446$2765_Y[0]
.sym 21601 raddr_start[1]
.sym 21602 raddr_start[2]
.sym 21603 raddr_start[3]
.sym 21604 raddr_start[4]
.sym 21605 raddr_start[5]
.sym 21606 raddr_start[6]
.sym 21607 raddr_start[7]
.sym 21674 pretrigger_sample[0]
.sym 21675 $false
.sym 21676 $false
.sym 21677 $false
.sym 21680 waddr[0]
.sym 21681 RSTn_i$2
.sym 21682 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152
.sym 21683 $false
.sym 21692 pretrigger_sample[7]
.sym 21693 $false
.sym 21694 $false
.sym 21695 $false
.sym 21698 pretrigger_sample[6]
.sym 21699 $false
.sym 21700 $false
.sym 21701 $false
.sym 21704 pretrigger_sample[4]
.sym 21705 $false
.sym 21706 $false
.sym 21707 $false
.sym 21710 pretrigger_sample[5]
.sym 21711 $false
.sym 21712 $false
.sym 21713 $false
.sym 21716 waddr[1]
.sym 21717 $false
.sym 21718 $false
.sym 21719 $false
.sym 21720 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34191
.sym 21721 SCLK$2$2
.sym 21722 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 21725 waddr[2]
.sym 21726 waddr[3]
.sym 21727 waddr[4]
.sym 21728 waddr[5]
.sym 21729 waddr[6]
.sym 21730 waddr[7]
.sym 21797 command_body_msb[5]
.sym 21798 $false
.sym 21799 $false
.sym 21800 $false
.sym 21809 command_body_lsb[3]
.sym 21810 $false
.sym 21811 $false
.sym 21812 $false
.sym 21815 command_body_lsb[0]
.sym 21816 $false
.sym 21817 $false
.sym 21818 $false
.sym 21827 command_body_lsb[7]
.sym 21828 $false
.sym 21829 $false
.sym 21830 $false
.sym 21843 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648
.sym 21844 SCLK$2$2
.sym 21845 $false
.sym 21847 delayaddr[1]
.sym 21848 delayaddr[2]
.sym 21849 delayaddr[3]
.sym 21850 delayaddr[4]
.sym 21851 delayaddr[5]
.sym 21852 delayaddr[6]
.sym 21853 delayaddr[7]
.sym 21920 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[12]
.sym 21921 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[13]
.sym 21922 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[14]
.sym 21923 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[15]
.sym 21926 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$5270[16]
.sym 21927 pretrigger_sample[9]
.sym 21928 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31]
.sym 21929 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5323[3]_new_inv_
.sym 21932 pretrigger_sample[9]
.sym 21933 $false
.sym 21934 $false
.sym 21935 $false
.sym 21950 $false
.sym 21951 $false
.sym 21952 $false
.sym 21953 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.C[31]
.sym 21956 $false
.sym 21957 $false
.sym 21958 waddr[0]
.sym 21959 $false
.sym 21962 $false
.sym 21963 waddr[0]
.sym 21964 $auto$alumacc.cc:474:replace_alu$4783.BB[0]
.sym 21965 $false
.sym 21966 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152
.sym 21967 SCLK$2$2
.sym 21968 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 21969 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[3]
.sym 21970 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[7]
.sym 21971 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[1]
.sym 21972 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[6]
.sym 21973 trigger_delay_num[3]
.sym 21974 trigger_delay_num[6]
.sym 21975 trigger_delay_num[7]
.sym 21976 trigger_delay_num[1]
.sym 22043 command_body_lsb[4]
.sym 22044 $false
.sym 22045 $false
.sym 22046 $false
.sym 22061 command_body_lsb[6]
.sym 22062 $false
.sym 22063 $false
.sym 22064 $false
.sym 22067 command_body_lsb[1]
.sym 22068 $false
.sym 22069 $false
.sym 22070 $false
.sym 22089 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648
.sym 22090 SCLK$2$2
.sym 22091 $false
.sym 22092 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[4]
.sym 22095 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[5]
.sym 22096 trigger_delay_num[5]
.sym 22097 trigger_delay_num[4]
.sym 22190 command_body_msb[6]
.sym 22191 $false
.sym 22192 $false
.sym 22193 $false
.sym 22208 command_body_lsb[5]
.sym 22209 $false
.sym 22210 $false
.sym 22211 $false
.sym 22212 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648
.sym 22213 SCLK$2$2
.sym 22214 $false
.sym 22215 $abc$45565$auto$ice40_ffinit.cc:140:execute$44932
.sym 22295 command_body_msb[7]
.sym 22296 $false
.sym 22297 $false
.sym 22298 $false
.sym 22301 command_body_msb[1]
.sym 22302 $false
.sym 22303 $false
.sym 22304 $false
.sym 22335 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648
.sym 22336 SCLK$2$2
.sym 22337 $false
.sym 22339 $abc$45565$auto$ice40_ffinit.cc:140:execute$44916
.sym 22341 $auto$alumacc.cc:474:replace_alu$4783.BB[2]
.sym 22342 $auto$alumacc.cc:474:replace_alu$4783.BB[0]
.sym 22461 $abc$45565$auto$ice40_ffinit.cc:140:execute$44920
.sym 22462 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[2]
.sym 22463 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[6]
.sym 22464 trigger_threshold[13]
.sym 22571 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 22572 RSTn_i$2
.sym 22573 $false
.sym 22574 $false
.sym 22584 command_body_msb[3]
.sym 22589 command_body_msb[6]
.sym 22658 command_body_msb[1]
.sym 22659 $false
.sym 22660 $false
.sym 22661 $false
.sym 22664 command_body_lsb[7]
.sym 22665 $false
.sym 22666 $false
.sym 22667 $false
.sym 22670 command_body_lsb[3]
.sym 22671 $false
.sym 22672 $false
.sym 22673 $false
.sym 22682 command_body_lsb[5]
.sym 22683 $false
.sym 22684 $false
.sym 22685 $false
.sym 22688 command_body_lsb[6]
.sym 22689 $false
.sym 22690 $false
.sym 22691 $false
.sym 22694 command_body_lsb[0]
.sym 22695 $false
.sym 22696 $false
.sym 22697 $false
.sym 22700 command_body_msb[5]
.sym 22701 $false
.sym 22702 $false
.sym 22703 $false
.sym 22704 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551
.sym 22705 SCLK$2$2
.sym 22706 $false
.sym 22708 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648
.sym 22709 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551
.sym 22710 command_body_lsb[4]
.sym 22711 command_body_lsb[5]
.sym 22712 command_body_lsb[7]
.sym 22713 command_body_lsb[6]
.sym 22714 command_body_lsb[2]
.sym 22787 command_body_msb[7]
.sym 22788 $false
.sym 22789 $false
.sym 22790 $false
.sym 22799 command_body_lsb[4]
.sym 22800 $false
.sym 22801 $false
.sym 22802 $false
.sym 22805 command_body_msb[2]
.sym 22806 $false
.sym 22807 $false
.sym 22808 $false
.sym 22811 command_body_msb[6]
.sym 22812 $false
.sym 22813 $false
.sym 22814 $false
.sym 22817 $abc$45565$auto$ice40_ffinit.cc:140:execute$44916
.sym 22818 $false
.sym 22819 $false
.sym 22820 $false
.sym 22823 command_body_lsb[1]
.sym 22824 $false
.sym 22825 $false
.sym 22826 $false
.sym 22827 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$28551
.sym 22828 SCLK$2$2
.sym 22829 $false
.sym 22830 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739
.sym 22831 $abc$45565$new_n3401_
.sym 22832 $abc$45565$new_n3397_
.sym 22833 $abc$45565$new_n3392_
.sym 22834 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$31621[1]_new_
.sym 22835 command_head[3]
.sym 22836 command_head[0]
.sym 22837 command_head[2]
.sym 22904 scl_output_freq[10]
.sym 22905 $false
.sym 22906 $false
.sym 22907 $false
.sym 22922 command_body_msb[7]
.sym 22923 $false
.sym 22924 $false
.sym 22925 $false
.sym 22940 command_body_msb[4]
.sym 22941 $false
.sym 22942 $false
.sym 22943 $false
.sym 22950 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863
.sym 22951 SCLK$2$2
.sym 22952 $false
.sym 22954 command_body_msb[5]
.sym 22955 command_body_msb[4]
.sym 22958 command_body_msb[2]
.sym 22960 command_body_msb[7]
.sym 23039 command_body_msb[7]
.sym 23040 $false
.sym 23041 $false
.sym 23042 $false
.sym 23063 command_body_lsb[3]
.sym 23064 $false
.sym 23065 $false
.sym 23066 $false
.sym 23069 command_body_msb[2]
.sym 23070 $false
.sym 23071 $false
.sym 23072 $false
.sym 23073 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784
.sym 23074 SCLK$2$2
.sym 23075 $false
.sym 23077 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[6]
.sym 23156 command_body_msb[3]
.sym 23157 $false
.sym 23158 $false
.sym 23159 $false
.sym 23162 command_body_msb[1]
.sym 23163 $false
.sym 23164 $false
.sym 23165 $false
.sym 23174 command_body_lsb[4]
.sym 23175 $false
.sym 23176 $false
.sym 23177 $false
.sym 23196 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784
.sym 23197 SCLK$2$2
.sym 23198 $false
.sym 23199 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[3]
.sym 23200 inst_dout_scldata.bram_send_countdown[3]
.sym 23202 $abc$45565$new_n1955_
.sym 23206 $abc$45565$auto$ice40_ffinit.cc:141:execute$44905
.sym 23285 command_body_msb[4]
.sym 23286 $false
.sym 23287 $false
.sym 23288 $false
.sym 23303 command_body_lsb[0]
.sym 23304 $false
.sym 23305 $false
.sym 23306 $false
.sym 23319 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784
.sym 23320 SCLK$2$2
.sym 23321 $false
.sym 23324 $auto$alumacc.cc:474:replace_alu$4813.C[2]
.sym 23325 $auto$alumacc.cc:474:replace_alu$4813.C[3]
.sym 23326 $auto$alumacc.cc:474:replace_alu$4813.C[4]
.sym 23327 $auto$alumacc.cc:474:replace_alu$4813.C[5]
.sym 23328 $auto$alumacc.cc:474:replace_alu$4813.C[6]
.sym 23329 $auto$alumacc.cc:474:replace_alu$4813.C[7]
.sym 23396 $false
.sym 23397 inst_dout_scldata.bram_send_countdown[6]
.sym 23398 $false
.sym 23399 $auto$alumacc.cc:474:replace_alu$4813.C[6]
.sym 23402 $false
.sym 23403 inst_dout_scldata.bram_send_countdown[10]
.sym 23404 $false
.sym 23405 $auto$alumacc.cc:474:replace_alu$4813.C[10]
.sym 23414 $abc$45565$new_n1969_
.sym 23415 inst_dout_scldata.bram_send_countdown[6]
.sym 23416 $abc$45565$new_n1967_
.sym 23417 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[6]
.sym 23420 $abc$45565$new_n1969_
.sym 23421 inst_dout_scldata.bram_send_countdown[10]
.sym 23422 $abc$45565$new_n1967_
.sym 23423 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[10]
.sym 23442 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.sym 23443 SCLK$2$2
.sym 23444 $false
.sym 23445 $auto$alumacc.cc:474:replace_alu$4813.C[8]
.sym 23446 $auto$alumacc.cc:474:replace_alu$4813.C[9]
.sym 23447 $auto$alumacc.cc:474:replace_alu$4813.C[10]
.sym 23448 $auto$alumacc.cc:474:replace_alu$4813.C[11]
.sym 23449 $auto$alumacc.cc:474:replace_alu$4813.C[12]
.sym 23450 $auto$alumacc.cc:474:replace_alu$4813.C[13]
.sym 23451 $auto$alumacc.cc:474:replace_alu$4813.C[14]
.sym 23452 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[15]
.sym 23519 $false
.sym 23520 inst_dout_scldata.bram_send_countdown[12]
.sym 23521 $false
.sym 23522 $auto$alumacc.cc:474:replace_alu$4813.C[12]
.sym 23525 $false
.sym 23526 inst_dout_scldata.bram_send_countdown[13]
.sym 23527 $false
.sym 23528 $auto$alumacc.cc:474:replace_alu$4813.C[13]
.sym 23531 inst_dout_scldata.bram_send_countdown[12]
.sym 23532 inst_dout_scldata.bram_send_countdown[13]
.sym 23533 inst_dout_scldata.bram_send_countdown[14]
.sym 23534 inst_dout_scldata.bram_send_countdown[15]
.sym 23537 $false
.sym 23538 inst_dout_scldata.bram_send_countdown[14]
.sym 23539 $false
.sym 23540 $auto$alumacc.cc:474:replace_alu$4813.C[14]
.sym 23543 $abc$45565$new_n1969_
.sym 23544 inst_dout_scldata.bram_send_countdown[15]
.sym 23545 $abc$45565$new_n1967_
.sym 23546 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[15]
.sym 23549 $abc$45565$new_n1969_
.sym 23550 inst_dout_scldata.bram_send_countdown[14]
.sym 23551 $abc$45565$new_n1967_
.sym 23552 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[14]
.sym 23555 $abc$45565$new_n1969_
.sym 23556 inst_dout_scldata.bram_send_countdown[13]
.sym 23557 $abc$45565$new_n1967_
.sym 23558 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[13]
.sym 23561 $abc$45565$new_n1969_
.sym 23562 inst_dout_scldata.bram_send_countdown[12]
.sym 23563 $abc$45565$new_n1967_
.sym 23564 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[12]
.sym 23565 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.sym 23566 SCLK$2$2
.sym 23567 $false
.sym 23568 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.sym 23569 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.sym 23571 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[2]
.sym 23572 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[5]
.sym 23574 histogram_output_freq[13]
.sym 23575 histogram_output_freq[7]
.sym 23604 $true
.sym 23641 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]$4
.sym 23642 $false
.sym 23643 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]
.sym 23644 $false
.sym 23645 $false
.sym 23647 $auto$alumacc.cc:474:replace_alu$4668.C[2]
.sym 23649 $false
.sym 23650 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.sym 23653 $auto$alumacc.cc:474:replace_alu$4668.C[3]
.sym 23655 $false
.sym 23656 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.sym 23659 $auto$alumacc.cc:474:replace_alu$4668.C[4]
.sym 23661 $false
.sym 23662 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.sym 23665 $auto$alumacc.cc:474:replace_alu$4668.C[5]
.sym 23667 $false
.sym 23668 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.sym 23671 $auto$alumacc.cc:474:replace_alu$4668.C[6]
.sym 23673 $false
.sym 23674 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.sym 23677 $auto$alumacc.cc:474:replace_alu$4668.C[7]
.sym 23679 $false
.sym 23680 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.sym 23683 $auto$alumacc.cc:474:replace_alu$4668.C[8]
.sym 23685 $false
.sym 23686 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.sym 23691 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.sym 23692 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.sym 23695 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[7]
.sym 23697 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[13]
.sym 23698 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.sym 23727 $auto$alumacc.cc:474:replace_alu$4668.C[8]
.sym 23764 $auto$alumacc.cc:474:replace_alu$4668.C[9]
.sym 23766 $true$2
.sym 23767 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.sym 23770 $auto$alumacc.cc:474:replace_alu$4668.C[10]
.sym 23772 $false
.sym 23773 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.sym 23776 $auto$alumacc.cc:474:replace_alu$4668.C[11]
.sym 23778 $true$2
.sym 23779 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.sym 23782 $auto$alumacc.cc:474:replace_alu$4668.C[12]
.sym 23784 $false
.sym 23785 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.sym 23788 $auto$alumacc.cc:474:replace_alu$4668.C[13]
.sym 23790 $false
.sym 23791 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.sym 23794 $auto$alumacc.cc:474:replace_alu$4668.C[14]
.sym 23796 $false
.sym 23797 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.sym 23800 $auto$alumacc.cc:474:replace_alu$4668.C[15]
.sym 23802 $false
.sym 23803 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.sym 23806 $abc$45565$auto$alumacc.cc:491:replace_alu$4670[15]
.sym 23808 $false
.sym 23809 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.sym 23888 raw_hist_address[11]
.sym 23889 raw_hist_address[10]
.sym 23890 $abc$45565$new_n3448_
.sym 23891 $abc$45565$auto$alumacc.cc:491:replace_alu$4670[15]
.sym 23894 histogram_output_freq[3]
.sym 23895 $false
.sym 23896 $false
.sym 23897 $false
.sym 23912 histogram_output_freq[0]
.sym 23913 $false
.sym 23914 $false
.sym 23915 $false
.sym 23930 histogram_output_freq[4]
.sym 23931 $false
.sym 23932 $false
.sym 23933 $false
.sym 24011 histogram_output_freq[12]
.sym 24012 $false
.sym 24013 $false
.sym 24014 $false
.sym 24017 histogram_output_freq[15]
.sym 24018 $false
.sym 24019 $false
.sym 24020 $false
.sym 24023 histogram_output_freq[8]
.sym 24024 $false
.sym 24025 $false
.sym 24026 $false
.sym 24029 histogram_output_freq[9]
.sym 24030 $false
.sym 24031 $false
.sym 24032 $false
.sym 24035 histogram_output_freq[11]
.sym 24036 event_send_count[11]
.sym 24037 histogram_output_freq[15]
.sym 24038 event_send_count[15]
.sym 24041 histogram_output_freq[10]
.sym 24042 $false
.sym 24043 $false
.sym 24044 $false
.sym 24047 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[2]
.sym 24048 histogram_output_freq[14]
.sym 24049 event_send_count[14]
.sym 24050 event_send_count[2]
.sym 24053 histogram_output_freq[11]
.sym 24054 $false
.sym 24055 $false
.sym 24056 $false
.sym 24060 $abc$45565$auto$alumacc.cc:491:replace_alu$4609[15]
.sym 24062 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[0]
.sym 24064 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40971
.sym 24140 $0\transmit_trig_hist[0:0]
.sym 24141 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[0]
.sym 24142 $false
.sym 24143 $false
.sym 24146 $0\transmit_trig_hist[0:0]
.sym 24147 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[2]
.sym 24148 $false
.sym 24149 $false
.sym 24176 $0\transmit_trig_hist[0:0]
.sym 24177 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[4]
.sym 24178 $false
.sym 24179 $false
.sym 24180 $true
.sym 24181 inst_dout_eventdata.running$2
.sym 24182 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 24257 $0\transmit_trig_hist[0:0]
.sym 24258 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[14]
.sym 24259 $false
.sym 24260 $false
.sym 24263 $0\transmit_trig_hist[0:0]
.sym 24264 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[11]
.sym 24265 $false
.sym 24266 $false
.sym 24275 $0\transmit_trig_hist[0:0]
.sym 24276 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[9]
.sym 24277 $false
.sym 24278 $false
.sym 24293 $0\transmit_trig_hist[0:0]
.sym 24294 $abc$45565$add$readgrbalpha_top.v:53$2658_Y[15]
.sym 24295 $false
.sym 24296 $false
.sym 24303 $true
.sym 24304 inst_dout_eventdata.running$2
.sym 24305 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 24477 event_send_count[2]
.sym 24785 $abc$45565$auto$ice40_ffinit.cc:141:execute$45061
.sym 24786 $false
.sym 24787 $false
.sym 24788 $false
.sym 24791 $false
.sym 24792 my_uart.rx_clk_divider[2]
.sym 24793 $false
.sym 24794 $auto$alumacc.cc:474:replace_alu$4822.C[2]
.sym 24797 $abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.sym 24798 $abc$45565$auto$wreduce.cc:455:run$4521[2]
.sym 24799 $false
.sym 24800 $false
.sym 24813 $true
.sym 24814 SCLK$2$2
.sym 24815 $false
.sym 24890 $abc$45565$auto$wreduce.cc:455:run$4521[0]
.sym 24891 $abc$45565$auto$wreduce.cc:455:run$4521[2]
.sym 24892 $false
.sym 24893 $false
.sym 24902 $abc$45565$new_n1973_
.sym 24903 $abc$45565$new_n1974_
.sym 24904 $abc$45565$auto$simplemap.cc:309:simplemap_lut$20056_new_inv_
.sym 24905 $abc$45565$new_n1976_
.sym 24908 $abc$45565$auto$ice40_ffinit.cc:141:execute$45057
.sym 24909 $abc$45565$auto$ice40_ffinit.cc:141:execute$45061
.sym 24910 $false
.sym 24911 $false
.sym 24914 $false
.sym 24915 my_uart.rx_clk_divider[0]
.sym 24916 $false
.sym 24917 $false
.sym 24920 $abc$45565$auto$ice40_ffinit.cc:141:execute$45057
.sym 24921 $false
.sym 24922 $false
.sym 24923 $false
.sym 24926 $abc$45565$new_n1971_
.sym 24927 $abc$45565$auto$simplemap.cc:309:simplemap_lut$20056_new_inv_
.sym 24928 $false
.sym 24929 $false
.sym 24932 $abc$45565$auto$wreduce.cc:455:run$4521[0]
.sym 24933 $abc$45565$new_n1971_
.sym 24934 $false
.sym 24935 $false
.sym 24936 $true
.sym 24937 SCLK$2$2
.sym 24938 $false
.sym 25037 $abc$45565$new_n1972_
.sym 25038 $abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.sym 25039 $false
.sym 25040 $false
.sym 25098 $true
.sym 25135 ram_write_wait[0]$2
.sym 25136 $false
.sym 25137 ram_write_wait[0]
.sym 25138 $false
.sym 25139 $false
.sym 25141 $auto$alumacc.cc:474:replace_alu$4780.C[2]$2
.sym 25143 ram_write_wait[1]
.sym 25144 $true$2
.sym 25147 $auto$alumacc.cc:474:replace_alu$4780.C[3]
.sym 25149 ram_write_wait[2]
.sym 25150 $true$2
.sym 25151 $auto$alumacc.cc:474:replace_alu$4780.C[2]$2
.sym 25154 $false
.sym 25155 ram_write_wait[3]
.sym 25156 $false
.sym 25157 $auto$alumacc.cc:474:replace_alu$4780.C[3]
.sym 25182 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368
.sym 25183 SCLK$2$2
.sym 25184 $abc$45565$auto$rtlil.cc:1969:NotGate$45239
.sym 25259 $false
.sym 25260 ram_write_wait[0]
.sym 25261 $false
.sym 25262 $false
.sym 25271 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368
.sym 25272 $abc$45565$auto$ice40_ffinit.cc:141:execute$45001
.sym 25273 $false
.sym 25274 $false
.sym 25277 ram_write_wait[1]
.sym 25278 ram_write_wait[3]
.sym 25279 $abc$45565$auto$ice40_ffinit.cc:141:execute$45001
.sym 25280 $abc$45565$auto$ice40_ffinit.cc:141:execute$45005
.sym 25283 $abc$45565$auto$ice40_ffinit.cc:141:execute$45001
.sym 25284 $false
.sym 25285 $false
.sym 25286 $false
.sym 25295 ram_write_wait[1]
.sym 25296 $false
.sym 25297 $false
.sym 25298 $false
.sym 25305 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35401
.sym 25306 SCLK$2$2
.sym 25307 $abc$45565$auto$rtlil.cc:1969:NotGate$45239
.sym 25309 $abc$45565$new_n2617_
.sym 25311 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34883
.sym 25315 bram_state[1]
.sym 25418 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_
.sym 25419 RSTn_i$2
.sym 25420 $false
.sym 25421 $false
.sym 25431 $abc$45565$new_n2620_
.sym 25436 inst_dout_eventdata.raddr[0]
.sym 25437 inst_dout_eventdata.raddr[4]
.sym 25505 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_
.sym 25506 cs
.sym 25507 $false
.sym 25508 $false
.sym 25511 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_
.sym 25512 $abc$45565$auto$rtlil.cc:1969:NotGate$45239
.sym 25513 RSTn_i$2
.sym 25514 $false
.sym 25517 $abc$45565$auto$ice40_ffinit.cc:141:execute$44997
.sym 25518 cs
.sym 25519 $false
.sym 25520 $false
.sym 25523 $abc$45565$new_n1991_
.sym 25524 $abc$45565$new_n1993_
.sym 25525 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_
.sym 25526 $abc$45565$auto$ice40_ffinit.cc:141:execute$44969
.sym 25529 cs
.sym 25530 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_
.sym 25531 $abc$45565$new_n1991_
.sym 25532 $false
.sym 25541 $abc$45565$new_n1990_
.sym 25542 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[1]
.sym 25543 $abc$45565$new_n1989_
.sym 25544 $false
.sym 25551 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122
.sym 25552 SCLK$2$2
.sym 25553 $false
.sym 25556 $abc$45565$auto$wreduce.cc:455:run$4498[2]
.sym 25557 $abc$45565$auto$wreduce.cc:455:run$4498[3]
.sym 25558 $abc$45565$auto$wreduce.cc:455:run$4498[4]
.sym 25559 $abc$45565$auto$wreduce.cc:455:run$4498[5]
.sym 25560 $abc$45565$auto$wreduce.cc:455:run$4498[6]
.sym 25561 $abc$45565$auto$wreduce.cc:455:run$4498[7]
.sym 25640 raddr_start[4]
.sym 25641 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 25642 $abc$45565$new_n2074_
.sym 25643 $abc$45565$auto$wreduce.cc:455:run$4498[4]
.sym 25652 $false
.sym 25653 $false
.sym 25654 inst_dout_eventdata.raddr[0]
.sym 25655 $false
.sym 25658 raddr_start[0]
.sym 25659 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 25660 $abc$45565$new_n2074_
.sym 25661 $abc$45565$auto$wreduce.cc:455:run$4498[0]
.sym 25670 $false
.sym 25671 waddr[0]
.sym 25672 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[0]
.sym 25673 $false
.sym 25674 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405
.sym 25675 SCLK$2$2
.sym 25676 $false
.sym 25677 $abc$45565$new_n2096_
.sym 25678 $abc$45565$new_n2104_
.sym 25679 $abc$45565$new_n2098_
.sym 25680 $abc$45565$new_n2106_
.sym 25681 $abc$45565$new_n2100_
.sym 25682 inst_dout_eventdata.raddr[6]
.sym 25683 inst_dout_eventdata.raddr[3]
.sym 25684 inst_dout_eventdata.raddr[5]
.sym 25713 $true
.sym 25750 $auto$alumacc.cc:474:replace_alu$4786.C[1]
.sym 25752 waddr[0]
.sym 25753 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[0]
.sym 25756 $auto$alumacc.cc:474:replace_alu$4786.C[2]
.sym 25757 $false
.sym 25758 waddr[1]
.sym 25759 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[1]
.sym 25760 $auto$alumacc.cc:474:replace_alu$4786.C[1]
.sym 25762 $auto$alumacc.cc:474:replace_alu$4786.C[3]
.sym 25763 $false
.sym 25764 waddr[2]
.sym 25765 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[2]
.sym 25766 $auto$alumacc.cc:474:replace_alu$4786.C[2]
.sym 25768 $auto$alumacc.cc:474:replace_alu$4786.C[4]
.sym 25769 $false
.sym 25770 waddr[3]
.sym 25771 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[3]
.sym 25772 $auto$alumacc.cc:474:replace_alu$4786.C[3]
.sym 25774 $auto$alumacc.cc:474:replace_alu$4786.C[5]
.sym 25775 $false
.sym 25776 waddr[4]
.sym 25777 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[4]
.sym 25778 $auto$alumacc.cc:474:replace_alu$4786.C[4]
.sym 25780 $auto$alumacc.cc:474:replace_alu$4786.C[6]
.sym 25781 $false
.sym 25782 waddr[5]
.sym 25783 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[5]
.sym 25784 $auto$alumacc.cc:474:replace_alu$4786.C[5]
.sym 25786 $auto$alumacc.cc:474:replace_alu$4786.C[7]
.sym 25787 $false
.sym 25788 waddr[6]
.sym 25789 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[6]
.sym 25790 $auto$alumacc.cc:474:replace_alu$4786.C[6]
.sym 25793 $false
.sym 25794 waddr[7]
.sym 25795 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[7]
.sym 25796 $auto$alumacc.cc:474:replace_alu$4786.C[7]
.sym 25797 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34405
.sym 25798 SCLK$2$2
.sym 25799 $false
.sym 25836 $true
.sym 25873 waddr[0]$2
.sym 25874 $false
.sym 25875 waddr[0]
.sym 25876 $false
.sym 25877 $false
.sym 25879 $auto$alumacc.cc:474:replace_alu$4742.C[2]
.sym 25881 $false
.sym 25882 waddr[1]
.sym 25885 $auto$alumacc.cc:474:replace_alu$4742.C[3]
.sym 25886 $false
.sym 25887 $false
.sym 25888 waddr[2]
.sym 25889 $auto$alumacc.cc:474:replace_alu$4742.C[2]
.sym 25891 $auto$alumacc.cc:474:replace_alu$4742.C[4]
.sym 25892 $false
.sym 25893 $false
.sym 25894 waddr[3]
.sym 25895 $auto$alumacc.cc:474:replace_alu$4742.C[3]
.sym 25897 $auto$alumacc.cc:474:replace_alu$4742.C[5]
.sym 25898 $false
.sym 25899 $false
.sym 25900 waddr[4]
.sym 25901 $auto$alumacc.cc:474:replace_alu$4742.C[4]
.sym 25903 $auto$alumacc.cc:474:replace_alu$4742.C[6]
.sym 25904 $false
.sym 25905 $false
.sym 25906 waddr[5]
.sym 25907 $auto$alumacc.cc:474:replace_alu$4742.C[5]
.sym 25909 $auto$alumacc.cc:474:replace_alu$4742.C[7]
.sym 25910 $false
.sym 25911 $false
.sym 25912 waddr[6]
.sym 25913 $auto$alumacc.cc:474:replace_alu$4742.C[6]
.sym 25916 $false
.sym 25917 $false
.sym 25918 waddr[7]
.sym 25919 $auto$alumacc.cc:474:replace_alu$4742.C[7]
.sym 25920 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152
.sym 25921 SCLK$2$2
.sym 25922 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 25926 din[1]
.sym 25928 din[5]
.sym 25959 $true
.sym 25996 $auto$alumacc.cc:474:replace_alu$4783.C[1]
.sym 25998 waddr[0]
.sym 25999 $auto$alumacc.cc:474:replace_alu$4783.BB[0]
.sym 26002 $auto$alumacc.cc:474:replace_alu$4783.C[2]
.sym 26003 $false
.sym 26004 waddr[1]
.sym 26005 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[1]
.sym 26006 $auto$alumacc.cc:474:replace_alu$4783.C[1]
.sym 26008 $auto$alumacc.cc:474:replace_alu$4783.C[3]
.sym 26009 $false
.sym 26010 waddr[2]
.sym 26011 $auto$alumacc.cc:474:replace_alu$4783.BB[2]
.sym 26012 $auto$alumacc.cc:474:replace_alu$4783.C[2]
.sym 26014 $auto$alumacc.cc:474:replace_alu$4783.C[4]
.sym 26015 $false
.sym 26016 waddr[3]
.sym 26017 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[3]
.sym 26018 $auto$alumacc.cc:474:replace_alu$4783.C[3]
.sym 26020 $auto$alumacc.cc:474:replace_alu$4783.C[5]
.sym 26021 $false
.sym 26022 waddr[4]
.sym 26023 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[4]
.sym 26024 $auto$alumacc.cc:474:replace_alu$4783.C[4]
.sym 26026 $auto$alumacc.cc:474:replace_alu$4783.C[6]
.sym 26027 $false
.sym 26028 waddr[5]
.sym 26029 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[5]
.sym 26030 $auto$alumacc.cc:474:replace_alu$4783.C[5]
.sym 26032 $auto$alumacc.cc:474:replace_alu$4783.C[7]
.sym 26033 $false
.sym 26034 waddr[6]
.sym 26035 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[6]
.sym 26036 $auto$alumacc.cc:474:replace_alu$4783.C[6]
.sym 26039 $false
.sym 26040 waddr[7]
.sym 26041 $abc$45565$auto$alumacc.cc:474:replace_alu$4783.BB[7]
.sym 26042 $auto$alumacc.cc:474:replace_alu$4783.C[7]
.sym 26043 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$34152
.sym 26044 SCLK$2$2
.sym 26045 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 26048 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$10682[0]_new_
.sym 26050 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[14]
.sym 26051 waveform_transfer_num[6]
.sym 26053 waveform_transfer_num[3]
.sym 26120 trigger_delay_num[3]
.sym 26121 $false
.sym 26122 $false
.sym 26123 $false
.sym 26126 trigger_delay_num[7]
.sym 26127 $false
.sym 26128 $false
.sym 26129 $false
.sym 26132 trigger_delay_num[1]
.sym 26133 $false
.sym 26134 $false
.sym 26135 $false
.sym 26138 trigger_delay_num[6]
.sym 26139 $false
.sym 26140 $false
.sym 26141 $false
.sym 26144 command_body_lsb[3]
.sym 26145 $false
.sym 26146 $false
.sym 26147 $false
.sym 26150 command_body_lsb[6]
.sym 26151 $false
.sym 26152 $false
.sym 26153 $false
.sym 26156 command_body_lsb[7]
.sym 26157 $false
.sym 26158 $false
.sym 26159 $false
.sym 26162 command_body_lsb[1]
.sym 26163 $false
.sym 26164 $false
.sym 26165 $false
.sym 26166 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739
.sym 26167 SCLK$2$2
.sym 26168 $false
.sym 26171 pretrigger_sample[2]
.sym 26243 trigger_delay_num[4]
.sym 26244 $false
.sym 26245 $false
.sym 26246 $false
.sym 26261 trigger_delay_num[5]
.sym 26262 $false
.sym 26263 $false
.sym 26264 $false
.sym 26267 command_body_lsb[5]
.sym 26268 $false
.sym 26269 $false
.sym 26270 $false
.sym 26273 command_body_lsb[4]
.sym 26274 $false
.sym 26275 $false
.sym 26276 $false
.sym 26289 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739
.sym 26290 SCLK$2$2
.sym 26291 $false
.sym 26292 trigger_threshold[7]
.sym 26298 trigger_threshold[4]
.sym 26366 command_body_lsb[5]
.sym 26367 $false
.sym 26368 $false
.sym 26369 $false
.sym 26415 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[15]
.sym 26417 pretrigger_sample[10]
.sym 26495 command_body_lsb[2]
.sym 26496 $false
.sym 26497 $false
.sym 26498 $false
.sym 26507 $abc$45565$auto$ice40_ffinit.cc:140:execute$44916
.sym 26508 $false
.sym 26509 $false
.sym 26510 $false
.sym 26513 $abc$45565$auto$ice40_ffinit.cc:140:execute$44912
.sym 26514 $false
.sym 26515 $false
.sym 26516 $false
.sym 26535 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$32739
.sym 26536 SCLK$2$2
.sym 26537 $false
.sym 26538 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[1]
.sym 26541 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[10]
.sym 26543 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[12]
.sym 26544 trigger_threshold[1]
.sym 26545 trigger_threshold[10]
.sym 26612 command_body_lsb[6]
.sym 26613 $false
.sym 26614 $false
.sym 26615 $false
.sym 26618 $abc$45565$auto$ice40_ffinit.cc:140:execute$44916
.sym 26619 $false
.sym 26620 $false
.sym 26621 $false
.sym 26624 $abc$45565$auto$ice40_ffinit.cc:140:execute$44920
.sym 26625 $false
.sym 26626 $false
.sym 26627 $false
.sym 26630 command_body_msb[5]
.sym 26631 $false
.sym 26632 $false
.sym 26633 $false
.sym 26658 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863
.sym 26659 SCLK$2$2
.sym 26660 $false
.sym 26661 trigger_threshold[0]
.sym 26735 my_uart.rx_data[3]
.sym 26736 $false
.sym 26737 $false
.sym 26738 $false
.sym 26765 my_uart.rx_data[6]
.sym 26766 $false
.sym 26767 $false
.sym 26768 $false
.sym 26781 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849
.sym 26782 SCLK$2$2
.sym 26783 $false
.sym 26785 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26672
.sym 26786 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585
.sym 26787 my_uart.rx_data[3]
.sym 26789 my_uart.rx_data[4]
.sym 26790 my_uart.rx_data[5]
.sym 26791 my_uart.rx_data[0]
.sym 26864 $abc$45565$new_n3390_
.sym 26865 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$31621[1]_new_
.sym 26866 $false
.sym 26867 $false
.sym 26870 $abc$45565$new_n3395_
.sym 26871 $abc$45565$new_n3397_
.sym 26872 $false
.sym 26873 $false
.sym 26876 my_uart.rx_data[4]
.sym 26877 $false
.sym 26878 $false
.sym 26879 $false
.sym 26882 my_uart.rx_data[5]
.sym 26883 $false
.sym 26884 $false
.sym 26885 $false
.sym 26888 my_uart.rx_data[7]
.sym 26889 $false
.sym 26890 $false
.sym 26891 $false
.sym 26894 my_uart.rx_data[6]
.sym 26895 $false
.sym 26896 $false
.sym 26897 $false
.sym 26900 my_uart.rx_data[2]
.sym 26901 $false
.sym 26902 $false
.sym 26903 $false
.sym 26904 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585
.sym 26905 SCLK$2$2
.sym 26906 $false
.sym 26908 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5372[1]_new_inv_
.sym 26909 command_head[7]
.sym 26910 command_head[1]
.sym 26911 command_head[4]
.sym 26912 command_head[6]
.sym 26913 command_head[5]
.sym 26981 $abc$45565$new_n3390_
.sym 26982 $abc$45565$new_n3401_
.sym 26983 $false
.sym 26984 $false
.sym 26987 command_head[0]
.sym 26988 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5372[1]_new_inv_
.sym 26989 command_head[2]
.sym 26990 command_head[3]
.sym 26993 command_head[0]
.sym 26994 command_head[2]
.sym 26995 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5372[1]_new_inv_
.sym 26996 command_head[3]
.sym 26999 command_head[2]
.sym 27000 command_head[0]
.sym 27001 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5372[1]_new_inv_
.sym 27002 command_head[3]
.sym 27005 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$5372[1]_new_inv_
.sym 27006 command_head[0]
.sym 27007 command_head[2]
.sym 27008 command_head[3]
.sym 27011 my_uart.rx_data[3]
.sym 27012 $false
.sym 27013 $false
.sym 27014 $false
.sym 27017 my_uart.rx_data[0]
.sym 27018 $false
.sym 27019 $false
.sym 27020 $false
.sym 27023 my_uart.rx_data[2]
.sym 27024 $false
.sym 27025 $false
.sym 27026 $false
.sym 27027 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379
.sym 27028 SCLK$2$2
.sym 27029 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 27031 my_uart.rx_data[2]
.sym 27032 my_uart.rx_data[6]
.sym 27036 my_uart.rx_data[1]
.sym 27110 my_uart.rx_data[5]
.sym 27111 $false
.sym 27112 $false
.sym 27113 $false
.sym 27116 my_uart.rx_data[4]
.sym 27117 $false
.sym 27118 $false
.sym 27119 $false
.sym 27134 my_uart.rx_data[2]
.sym 27135 $false
.sym 27136 $false
.sym 27137 $false
.sym 27146 my_uart.rx_data[7]
.sym 27147 $false
.sym 27148 $false
.sym 27149 $false
.sym 27150 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849
.sym 27151 SCLK$2$2
.sym 27152 $false
.sym 27157 bram_send_countdown_scl
.sym 27233 $abc$45565$auto$ice40_ffinit.cc:140:execute$44920
.sym 27234 $false
.sym 27235 $false
.sym 27236 $false
.sym 27273 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784
.sym 27274 SCLK$2$2
.sym 27275 $false
.sym 27280 $abc$45565$new_n1950_
.sym 27281 histogram_output_freq[1]
.sym 27350 $false
.sym 27351 inst_dout_scldata.bram_send_countdown[3]
.sym 27352 $false
.sym 27353 $auto$alumacc.cc:474:replace_alu$4813.C[3]
.sym 27356 $abc$45565$auto$ice40_ffinit.cc:141:execute$44905
.sym 27357 $false
.sym 27358 $false
.sym 27359 $false
.sym 27368 bram_send_countdown_scl
.sym 27369 inst_dout_scldata.bram_send_countdown[9]
.sym 27370 inst_dout_scldata.bram_send_countdown[10]
.sym 27371 $abc$45565$auto$ice40_ffinit.cc:141:execute$44905
.sym 27392 $abc$45565$auto$ice40_ffinit.cc:141:execute$44905
.sym 27393 $abc$45565$new_n1969_
.sym 27394 $abc$45565$new_n1967_
.sym 27395 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[3]
.sym 27396 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.sym 27397 SCLK$2$2
.sym 27398 $false
.sym 27399 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.sym 27400 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.sym 27401 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[7]
.sym 27402 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.sym 27403 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[2]
.sym 27404 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[5]
.sym 27405 inst_dout_scldata.bram_send_countdown[5]
.sym 27406 inst_dout_scldata.bram_send_countdown[7]
.sym 27435 $true
.sym 27472 bram_send_countdown_scl$2
.sym 27473 $false
.sym 27474 bram_send_countdown_scl
.sym 27475 $false
.sym 27476 $false
.sym 27478 $auto$alumacc.cc:474:replace_alu$4813.C[2]$2
.sym 27480 inst_dout_scldata.bram_send_countdown[1]
.sym 27481 $true$2
.sym 27484 $auto$alumacc.cc:474:replace_alu$4813.C[3]$2
.sym 27486 inst_dout_scldata.bram_send_countdown[2]
.sym 27487 $true$2
.sym 27488 $auto$alumacc.cc:474:replace_alu$4813.C[2]$2
.sym 27490 $auto$alumacc.cc:474:replace_alu$4813.C[4]$2
.sym 27492 inst_dout_scldata.bram_send_countdown[3]
.sym 27493 $true$2
.sym 27494 $auto$alumacc.cc:474:replace_alu$4813.C[3]$2
.sym 27496 $auto$alumacc.cc:474:replace_alu$4813.C[5]$2
.sym 27498 inst_dout_scldata.bram_send_countdown[4]
.sym 27499 $true$2
.sym 27500 $auto$alumacc.cc:474:replace_alu$4813.C[4]$2
.sym 27502 $auto$alumacc.cc:474:replace_alu$4813.C[6]$2
.sym 27504 inst_dout_scldata.bram_send_countdown[5]
.sym 27505 $true$2
.sym 27506 $auto$alumacc.cc:474:replace_alu$4813.C[5]$2
.sym 27508 $auto$alumacc.cc:474:replace_alu$4813.C[7]$2
.sym 27510 inst_dout_scldata.bram_send_countdown[6]
.sym 27511 $true$2
.sym 27512 $auto$alumacc.cc:474:replace_alu$4813.C[6]$2
.sym 27514 $auto$alumacc.cc:474:replace_alu$4813.C[8]$2
.sym 27516 inst_dout_scldata.bram_send_countdown[7]
.sym 27517 $true$2
.sym 27518 $auto$alumacc.cc:474:replace_alu$4813.C[7]$2
.sym 27522 $abc$45565$new_n1952_
.sym 27523 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[9]
.sym 27524 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[8]
.sym 27525 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.sym 27526 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[11]
.sym 27527 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.sym 27528 inst_dout_scldata.bram_send_countdown[11]
.sym 27529 inst_dout_scldata.bram_send_countdown[8]
.sym 27558 $auto$alumacc.cc:474:replace_alu$4813.C[8]$2
.sym 27595 $auto$alumacc.cc:474:replace_alu$4813.C[9]$2
.sym 27597 inst_dout_scldata.bram_send_countdown[8]
.sym 27598 $true$2
.sym 27599 $auto$alumacc.cc:474:replace_alu$4813.C[8]$2
.sym 27601 $auto$alumacc.cc:474:replace_alu$4813.C[10]$2
.sym 27603 inst_dout_scldata.bram_send_countdown[9]
.sym 27604 $true$2
.sym 27605 $auto$alumacc.cc:474:replace_alu$4813.C[9]$2
.sym 27607 $auto$alumacc.cc:474:replace_alu$4813.C[11]$2
.sym 27609 inst_dout_scldata.bram_send_countdown[10]
.sym 27610 $true$2
.sym 27611 $auto$alumacc.cc:474:replace_alu$4813.C[10]$2
.sym 27613 $auto$alumacc.cc:474:replace_alu$4813.C[12]$2
.sym 27615 inst_dout_scldata.bram_send_countdown[11]
.sym 27616 $true$2
.sym 27617 $auto$alumacc.cc:474:replace_alu$4813.C[11]$2
.sym 27619 $auto$alumacc.cc:474:replace_alu$4813.C[13]$2
.sym 27621 inst_dout_scldata.bram_send_countdown[12]
.sym 27622 $true$2
.sym 27623 $auto$alumacc.cc:474:replace_alu$4813.C[12]$2
.sym 27625 $auto$alumacc.cc:474:replace_alu$4813.C[14]$2
.sym 27627 inst_dout_scldata.bram_send_countdown[13]
.sym 27628 $true$2
.sym 27629 $auto$alumacc.cc:474:replace_alu$4813.C[13]$2
.sym 27631 $auto$alumacc.cc:474:replace_alu$4813.C[15]
.sym 27633 inst_dout_scldata.bram_send_countdown[14]
.sym 27634 $true$2
.sym 27635 $auto$alumacc.cc:474:replace_alu$4813.C[14]$2
.sym 27638 $false
.sym 27639 inst_dout_scldata.bram_send_countdown[15]
.sym 27640 $false
.sym 27641 $auto$alumacc.cc:474:replace_alu$4813.C[15]
.sym 27719 raw_hist_address[7]
.sym 27720 $false
.sym 27721 $false
.sym 27722 $false
.sym 27725 raw_hist_address[14]
.sym 27726 $false
.sym 27727 $false
.sym 27728 $false
.sym 27737 $abc$45565$auto$ice40_ffinit.cc:140:execute$44916
.sym 27738 $false
.sym 27739 $false
.sym 27740 $false
.sym 27743 $abc$45565$auto$ice40_ffinit.cc:140:execute$44932
.sym 27744 $false
.sym 27745 $false
.sym 27746 $false
.sym 27755 command_body_msb[5]
.sym 27756 $false
.sym 27757 $false
.sym 27758 $false
.sym 27761 command_body_lsb[7]
.sym 27762 $false
.sym 27763 $false
.sym 27764 $false
.sym 27765 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784
.sym 27766 SCLK$2$2
.sym 27767 $false
.sym 27842 raw_hist_address[11]
.sym 27843 $false
.sym 27844 $false
.sym 27845 $false
.sym 27848 raw_hist_address[8]
.sym 27849 $false
.sym 27850 $false
.sym 27851 $false
.sym 27866 histogram_output_freq[7]
.sym 27867 $false
.sym 27868 $false
.sym 27869 $false
.sym 27878 histogram_output_freq[13]
.sym 27879 $false
.sym 27880 $false
.sym 27881 $false
.sym 27884 raw_hist_address[10]
.sym 27885 $false
.sym 27886 $false
.sym 27887 $false
.sym 27891 $abc$45565$auto$rtlil.cc:1863:Or$4578_new_inv_
.sym 27895 $abc$45565$new_n3451_
.sym 27927 $true
.sym 27964 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[0]$2
.sym 27965 $false
.sym 27966 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[0]
.sym 27967 $false
.sym 27968 $false
.sym 27970 $auto$alumacc.cc:474:replace_alu$4607.C[2]
.sym 27972 $false
.sym 27973 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[1]
.sym 27976 $auto$alumacc.cc:474:replace_alu$4607.C[3]
.sym 27978 $false
.sym 27979 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[2]
.sym 27982 $auto$alumacc.cc:474:replace_alu$4607.C[4]
.sym 27984 $false
.sym 27985 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[3]
.sym 27988 $auto$alumacc.cc:474:replace_alu$4607.C[5]
.sym 27990 $false
.sym 27991 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[4]
.sym 27994 $auto$alumacc.cc:474:replace_alu$4607.C[6]
.sym 27996 $false
.sym 27997 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[5]
.sym 28000 $auto$alumacc.cc:474:replace_alu$4607.C[7]
.sym 28002 $false
.sym 28003 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[6]
.sym 28006 $auto$alumacc.cc:474:replace_alu$4607.C[8]
.sym 28008 $false
.sym 28009 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[7]
.sym 28016 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[14]
.sym 28020 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40967
.sym 28050 $auto$alumacc.cc:474:replace_alu$4607.C[8]
.sym 28087 $auto$alumacc.cc:474:replace_alu$4607.C[9]
.sym 28089 $false
.sym 28090 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[8]
.sym 28093 $auto$alumacc.cc:474:replace_alu$4607.C[10]
.sym 28095 $false
.sym 28096 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[9]
.sym 28099 $auto$alumacc.cc:474:replace_alu$4607.C[11]
.sym 28101 $false
.sym 28102 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[10]
.sym 28105 $auto$alumacc.cc:474:replace_alu$4607.C[12]
.sym 28107 $false
.sym 28108 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[11]
.sym 28111 $auto$alumacc.cc:474:replace_alu$4607.C[13]
.sym 28113 $false
.sym 28114 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[12]
.sym 28117 $auto$alumacc.cc:474:replace_alu$4607.C[14]
.sym 28119 $false
.sym 28120 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[13]
.sym 28123 $auto$alumacc.cc:474:replace_alu$4607.C[15]
.sym 28125 $false
.sym 28126 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[14]
.sym 28129 $abc$45565$auto$alumacc.cc:491:replace_alu$4609[15]$2
.sym 28131 $false
.sym 28132 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[15]
.sym 28214 $abc$45565$auto$alumacc.cc:491:replace_alu$4609[15]$2
.sym 28223 $false
.sym 28224 $false
.sym 28225 event_send_count[0]
.sym 28226 $false
.sym 28235 $0\transmit_trig_hist[0:0]
.sym 28236 event_send_count[0]
.sym 28237 RSTn_i$2
.sym 28238 $false
.sym 28262 debug_flag
.sym 28554 event_send_count[1]
.sym 29465 $abc$45565$auto$rtlil.cc:1969:NotGate$45239
.sym 29466 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_
.sym 29467 trig
.sym 29468 $false
.sym 29477 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122
.sym 29478 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_
.sym 29479 $false
.sym 29480 $false
.sym 29501 $abc$45565$auto$simplemap.cc:168:logic_reduce$5352_new_inv_
.sym 29502 cs
.sym 29503 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_
.sym 29504 $abc$45565$new_n2617_
.sym 29505 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34883
.sym 29506 SCLK$2$2
.sym 29507 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 29582 $abc$45565$auto$simplemap.cc:168:logic_reduce$5352_new_inv_
.sym 29583 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_
.sym 29584 $false
.sym 29585 $false
.sym 29612 $abc$45565$new_n2076_
.sym 29613 inst_dout_eventdata.raddr[0]
.sym 29614 $abc$45565$new_n2111_
.sym 29615 $false
.sym 29618 $abc$45565$new_n2076_
.sym 29619 inst_dout_eventdata.raddr[4]
.sym 29620 $abc$45565$new_n2102_
.sym 29621 $false
.sym 29628 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423
.sym 29629 SCLK$2$2
.sym 29630 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 29631 inst_dout_eventdata.vdata[15]
.sym 29632 inst_dout_eventdata.vdata[14]
.sym 29633 inst_dout_eventdata.vdata[13]
.sym 29634 inst_dout_eventdata.vdata[12]
.sym 29635 inst_dout_eventdata.vdata[11]
.sym 29636 inst_dout_eventdata.vdata[10]
.sym 29637 inst_dout_eventdata.vdata[9]
.sym 29638 inst_dout_eventdata.vdata[8]
.sym 29667 $true
.sym 29704 inst_dout_eventdata.raddr[0]$2
.sym 29705 $false
.sym 29706 inst_dout_eventdata.raddr[0]
.sym 29707 $false
.sym 29708 $false
.sym 29710 $auto$alumacc.cc:474:replace_alu$4792.C[2]
.sym 29712 $false
.sym 29713 inst_dout_eventdata.raddr[1]
.sym 29716 $auto$alumacc.cc:474:replace_alu$4792.C[3]
.sym 29717 $false
.sym 29718 $false
.sym 29719 inst_dout_eventdata.raddr[2]
.sym 29720 $auto$alumacc.cc:474:replace_alu$4792.C[2]
.sym 29722 $auto$alumacc.cc:474:replace_alu$4792.C[4]
.sym 29723 $false
.sym 29724 $false
.sym 29725 inst_dout_eventdata.raddr[3]
.sym 29726 $auto$alumacc.cc:474:replace_alu$4792.C[3]
.sym 29728 $auto$alumacc.cc:474:replace_alu$4792.C[5]
.sym 29729 $false
.sym 29730 $false
.sym 29731 inst_dout_eventdata.raddr[4]
.sym 29732 $auto$alumacc.cc:474:replace_alu$4792.C[4]
.sym 29734 $auto$alumacc.cc:474:replace_alu$4792.C[6]
.sym 29735 $false
.sym 29736 $false
.sym 29737 inst_dout_eventdata.raddr[5]
.sym 29738 $auto$alumacc.cc:474:replace_alu$4792.C[5]
.sym 29740 $auto$alumacc.cc:474:replace_alu$4792.C[7]
.sym 29741 $false
.sym 29742 $false
.sym 29743 inst_dout_eventdata.raddr[6]
.sym 29744 $auto$alumacc.cc:474:replace_alu$4792.C[6]
.sym 29747 $false
.sym 29748 $false
.sym 29749 inst_dout_eventdata.raddr[7]
.sym 29750 $auto$alumacc.cc:474:replace_alu$4792.C[7]
.sym 29754 inst_dout_eventdata.vdata[7]
.sym 29755 inst_dout_eventdata.vdata[6]
.sym 29756 inst_dout_eventdata.vdata[5]
.sym 29757 inst_dout_eventdata.vdata[4]
.sym 29758 inst_dout_eventdata.vdata[3]
.sym 29759 inst_dout_eventdata.vdata[2]
.sym 29760 inst_dout_eventdata.vdata[1]
.sym 29761 inst_dout_eventdata.vdata[0]
.sym 29828 raddr_start[7]
.sym 29829 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 29830 $abc$45565$new_n2074_
.sym 29831 $abc$45565$auto$wreduce.cc:455:run$4498[7]
.sym 29834 raddr_start[3]
.sym 29835 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 29836 $abc$45565$new_n2074_
.sym 29837 $abc$45565$auto$wreduce.cc:455:run$4498[3]
.sym 29840 raddr_start[6]
.sym 29841 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 29842 $abc$45565$new_n2074_
.sym 29843 $abc$45565$auto$wreduce.cc:455:run$4498[6]
.sym 29846 raddr_start[2]
.sym 29847 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 29848 $abc$45565$new_n2074_
.sym 29849 $abc$45565$auto$wreduce.cc:455:run$4498[2]
.sym 29852 raddr_start[5]
.sym 29853 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 29854 $abc$45565$new_n2074_
.sym 29855 $abc$45565$auto$wreduce.cc:455:run$4498[5]
.sym 29858 $abc$45565$new_n2076_
.sym 29859 inst_dout_eventdata.raddr[6]
.sym 29860 $abc$45565$new_n2098_
.sym 29861 $false
.sym 29864 $abc$45565$new_n2076_
.sym 29865 inst_dout_eventdata.raddr[3]
.sym 29866 $abc$45565$new_n2104_
.sym 29867 $false
.sym 29870 $abc$45565$new_n2076_
.sym 29871 inst_dout_eventdata.raddr[5]
.sym 29872 $abc$45565$new_n2100_
.sym 29873 $false
.sym 29874 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423
.sym 29875 SCLK$2$2
.sym 29876 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 29877 ADCdelayN[15]
.sym 29878 ADCdelayN[14]
.sym 29879 ADCdelayN[13]
.sym 29880 ADCdelayN[12]
.sym 29881 ADCdelayN[11]
.sym 29882 ADCdelayN[10]
.sym 29883 ADCdelayN[9]
.sym 29884 ADCdelayN[8]
.sym 30000 ADCdelayN[7]
.sym 30001 ADCdelayN[6]
.sym 30002 ADCdelayN[5]
.sym 30003 ADCdelayN[4]
.sym 30004 ADCdelayN[3]
.sym 30005 ADCdelayN[2]
.sym 30006 ADCdelayN[1]
.sym 30007 ADCdelayN[0]
.sym 30092 ADC[1]
.sym 30093 $false
.sym 30094 $false
.sym 30095 $false
.sym 30104 ADC[5]
.sym 30105 $false
.sym 30106 $false
.sym 30107 $false
.sym 30120 $true
.sym 30121 SCLK$2$2
.sym 30122 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 30209 ADCdelayN[12]
.sym 30210 ADCdelayN[13]
.sym 30211 ADCdelayN[14]
.sym 30212 ADCdelayN[15]
.sym 30221 ADCdelayN[14]
.sym 30222 $false
.sym 30223 $false
.sym 30224 $false
.sym 30227 command_body_lsb[6]
.sym 30228 $false
.sym 30229 $false
.sym 30230 $false
.sym 30239 command_body_lsb[3]
.sym 30240 $false
.sym 30241 $false
.sym 30242 $false
.sym 30243 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585
.sym 30244 SCLK$2$2
.sym 30245 $false
.sym 30332 command_body_lsb[2]
.sym 30333 $false
.sym 30334 $false
.sym 30335 $false
.sym 30366 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648
.sym 30367 SCLK$2$2
.sym 30368 $false
.sym 30443 command_body_lsb[7]
.sym 30444 $false
.sym 30445 $false
.sym 30446 $false
.sym 30479 command_body_lsb[4]
.sym 30480 $false
.sym 30481 $false
.sym 30482 $false
.sym 30489 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863
.sym 30490 SCLK$2$2
.sym 30491 $false
.sym 30566 ADCdelayN[15]
.sym 30567 $false
.sym 30568 $false
.sym 30569 $false
.sym 30578 command_body_msb[2]
.sym 30579 $false
.sym 30580 $false
.sym 30581 $false
.sym 30612 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$31648
.sym 30613 SCLK$2$2
.sym 30614 $false
.sym 30689 trigger_threshold[1]
.sym 30690 $false
.sym 30691 $false
.sym 30692 $false
.sym 30707 trigger_threshold[10]
.sym 30708 $false
.sym 30709 $false
.sym 30710 $false
.sym 30719 trigger_threshold[12]
.sym 30720 $false
.sym 30721 $false
.sym 30722 $false
.sym 30725 command_body_lsb[1]
.sym 30726 $false
.sym 30727 $false
.sym 30728 $false
.sym 30731 command_body_msb[2]
.sym 30732 $false
.sym 30733 $false
.sym 30734 $false
.sym 30735 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863
.sym 30736 SCLK$2$2
.sym 30737 $false
.sym 30812 command_body_lsb[0]
.sym 30813 $false
.sym 30814 $false
.sym 30815 $false
.sym 30858 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863
.sym 30859 SCLK$2$2
.sym 30860 $false
.sym 30941 $abc$45565$new_n3390_
.sym 30942 $abc$45565$new_n3392_
.sym 30943 $false
.sym 30944 $false
.sym 30947 $abc$45565$new_n3395_
.sym 30948 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$31621[1]_new_
.sym 30949 $false
.sym 30950 $false
.sym 30953 my_uart.rx_data[4]
.sym 30954 $false
.sym 30955 $false
.sym 30956 $false
.sym 30965 my_uart.rx_data[5]
.sym 30966 $false
.sym 30967 $false
.sym 30968 $false
.sym 30971 my_uart.rx_data[6]
.sym 30972 $false
.sym 30973 $false
.sym 30974 $false
.sym 30977 my_uart.rx_data[1]
.sym 30978 $false
.sym 30979 $false
.sym 30980 $false
.sym 30981 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088
.sym 30982 SCLK$2$2
.sym 30983 $false
.sym 31064 command_head[4]
.sym 31065 command_head[5]
.sym 31066 command_head[6]
.sym 31067 command_head[7]
.sym 31070 my_uart.rx_data[7]
.sym 31071 $false
.sym 31072 $false
.sym 31073 $false
.sym 31076 my_uart.rx_data[1]
.sym 31077 $false
.sym 31078 $false
.sym 31079 $false
.sym 31082 my_uart.rx_data[4]
.sym 31083 $false
.sym 31084 $false
.sym 31085 $false
.sym 31088 my_uart.rx_data[6]
.sym 31089 $false
.sym 31090 $false
.sym 31091 $false
.sym 31094 my_uart.rx_data[5]
.sym 31095 $false
.sym 31096 $false
.sym 31097 $false
.sym 31104 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379
.sym 31105 SCLK$2$2
.sym 31106 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 31187 my_uart.rx_data[3]
.sym 31188 $false
.sym 31189 $false
.sym 31190 $false
.sym 31193 my_uart.rx_data[7]
.sym 31194 $false
.sym 31195 $false
.sym 31196 $false
.sym 31217 my_uart.rx_data[2]
.sym 31218 $false
.sym 31219 $false
.sym 31220 $false
.sym 31227 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088
.sym 31228 SCLK$2$2
.sym 31229 $false
.sym 31328 $abc$45565$new_n1969_
.sym 31329 bram_send_countdown_scl
.sym 31330 $abc$45565$new_n1967_
.sym 31331 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[0]
.sym 31350 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.sym 31351 SCLK$2$2
.sym 31352 $false
.sym 31451 $abc$45565$new_n1951_
.sym 31452 $abc$45565$new_n1955_
.sym 31453 $false
.sym 31454 $false
.sym 31457 command_body_lsb[1]
.sym 31458 $false
.sym 31459 $false
.sym 31460 $false
.sym 31473 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784
.sym 31474 SCLK$2$2
.sym 31475 $false
.sym 31550 raw_hist_address[4]
.sym 31551 $false
.sym 31552 $false
.sym 31553 $false
.sym 31556 raw_hist_address[5]
.sym 31557 $false
.sym 31558 $false
.sym 31559 $false
.sym 31562 $false
.sym 31563 inst_dout_scldata.bram_send_countdown[7]
.sym 31564 $false
.sym 31565 $auto$alumacc.cc:474:replace_alu$4813.C[7]
.sym 31568 raw_hist_address[3]
.sym 31569 $false
.sym 31570 $false
.sym 31571 $false
.sym 31574 $false
.sym 31575 inst_dout_scldata.bram_send_countdown[2]
.sym 31576 $false
.sym 31577 $auto$alumacc.cc:474:replace_alu$4813.C[2]
.sym 31580 $false
.sym 31581 inst_dout_scldata.bram_send_countdown[5]
.sym 31582 $false
.sym 31583 $auto$alumacc.cc:474:replace_alu$4813.C[5]
.sym 31586 $abc$45565$new_n1969_
.sym 31587 inst_dout_scldata.bram_send_countdown[5]
.sym 31588 $abc$45565$new_n1967_
.sym 31589 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[5]
.sym 31592 $abc$45565$new_n1969_
.sym 31593 inst_dout_scldata.bram_send_countdown[7]
.sym 31594 $abc$45565$new_n1967_
.sym 31595 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[7]
.sym 31596 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.sym 31597 SCLK$2$2
.sym 31598 $false
.sym 31673 inst_dout_scldata.bram_send_countdown[8]
.sym 31674 inst_dout_scldata.bram_send_countdown[11]
.sym 31675 $abc$45565$auto$simplemap.cc:168:logic_reduce$12961[3]_new_inv_
.sym 31676 $false
.sym 31679 $false
.sym 31680 inst_dout_scldata.bram_send_countdown[9]
.sym 31681 $false
.sym 31682 $auto$alumacc.cc:474:replace_alu$4813.C[9]
.sym 31685 $false
.sym 31686 inst_dout_scldata.bram_send_countdown[8]
.sym 31687 $false
.sym 31688 $auto$alumacc.cc:474:replace_alu$4813.C[8]
.sym 31691 raw_hist_address[6]
.sym 31692 $false
.sym 31693 $false
.sym 31694 $false
.sym 31697 $false
.sym 31698 inst_dout_scldata.bram_send_countdown[11]
.sym 31699 $false
.sym 31700 $auto$alumacc.cc:474:replace_alu$4813.C[11]
.sym 31703 raw_hist_address[12]
.sym 31704 $false
.sym 31705 $false
.sym 31706 $false
.sym 31709 $abc$45565$new_n1969_
.sym 31710 inst_dout_scldata.bram_send_countdown[11]
.sym 31711 $abc$45565$new_n1967_
.sym 31712 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[11]
.sym 31715 $abc$45565$new_n1969_
.sym 31716 inst_dout_scldata.bram_send_countdown[8]
.sym 31717 $abc$45565$new_n1967_
.sym 31718 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[8]
.sym 31719 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.sym 31720 SCLK$2$2
.sym 31721 $false
.sym 31758 $true
.sym 31795 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]$2
.sym 31796 $false
.sym 31797 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]
.sym 31798 $false
.sym 31799 $false
.sym 31801 $auto$alumacc.cc:474:replace_alu$4569.C[2]
.sym 31803 $false
.sym 31804 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.sym 31807 $auto$alumacc.cc:474:replace_alu$4569.C[3]
.sym 31809 $false
.sym 31810 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.sym 31813 $auto$alumacc.cc:474:replace_alu$4569.C[4]
.sym 31815 $false
.sym 31816 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[3]
.sym 31819 $auto$alumacc.cc:474:replace_alu$4569.C[5]
.sym 31821 $false
.sym 31822 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[4]
.sym 31825 $auto$alumacc.cc:474:replace_alu$4569.C[6]
.sym 31827 $false
.sym 31828 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[5]
.sym 31831 $auto$alumacc.cc:474:replace_alu$4569.C[7]
.sym 31833 $false
.sym 31834 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[6]
.sym 31837 $auto$alumacc.cc:474:replace_alu$4569.C[8]
.sym 31839 $false
.sym 31840 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[7]
.sym 31881 $auto$alumacc.cc:474:replace_alu$4569.C[8]
.sym 31918 $auto$alumacc.cc:474:replace_alu$4569.C[9]
.sym 31920 $false
.sym 31921 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[6]
.sym 31924 $auto$alumacc.cc:474:replace_alu$4569.C[10]
.sym 31926 $false
.sym 31927 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.sym 31930 $auto$alumacc.cc:474:replace_alu$4569.C[11]
.sym 31932 $false
.sym 31933 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[5]
.sym 31936 $auto$alumacc.cc:474:replace_alu$4569.C[12]
.sym 31938 $false
.sym 31939 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[11]
.sym 31942 $auto$alumacc.cc:474:replace_alu$4569.C[13]
.sym 31944 $true$2
.sym 31945 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[12]
.sym 31948 $auto$alumacc.cc:474:replace_alu$4569.C[14]
.sym 31950 $false
.sym 31951 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.sym 31954 $auto$alumacc.cc:474:replace_alu$4569.C[15]
.sym 31956 $false
.sym 31957 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[14]
.sym 31960 $abc$45565$auto$alumacc.cc:491:replace_alu$4571[15]
.sym 31962 $false
.sym 31963 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.sym 32042 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8958[1]_new_
.sym 32043 $abc$45565$new_n3451_
.sym 32044 $abc$45565$new_n3443_
.sym 32045 $abc$45565$auto$alumacc.cc:491:replace_alu$4571[15]
.sym 32066 raw_hist_address[8]
.sym 32067 raw_hist_address[9]
.sym 32068 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8944[2]_new_
.sym 32069 raw_hist_address[12]
.sym 32177 histogram_output_freq[14]
.sym 32178 $false
.sym 32179 $false
.sym 32180 $false
.sym 32201 $abc$45565$auto$alumacc.cc:491:replace_alu$4609[15]
.sym 32202 $0\transmit_trig_hist[0:0]
.sym 32203 RSTn_i$2
.sym 32204 $false
.sym 32423 $abc$45565$auto$ice40_ffinit.cc:141:execute$44913
.sym 32424 $false
.sym 32425 $false
.sym 32426 $false
.sym 32631 debug_flag
.sym 33209 $abc$45565$auto$ice40_ffinit.cc:141:execute$45001
.sym 33306 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122
.sym 33309 $abc$45565$new_n3959_
.sym 33311 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_
.sym 33312 bram_state[0]
.sym 33407 $abc$45565$new_n1979_
.sym 33409 $abc$45565$new_n1991_
.sym 33410 $abc$45565$new_n1989_
.sym 33412 write_en
.sym 33413 $abc$45565$new_n1980_
.sym 33414 $abc$45565$auto$ice40_ffinit.cc:141:execute$44965
.sym 33510 $abc$45565$new_n2619_
.sym 33514 bram_ready
.sym 33516 bram_freeze_flg
.sym 33612 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[2]
.sym 33614 inst_dout_eventdata.raddr[7]
.sym 33616 inst_dout_eventdata.raddr[2]
.sym 33619 $false
.sym 33620 $false
.sym 33621 $false
.sym 33622 $false
.sym 33623 $false
.sym 33624 $false
.sym 33625 $false
.sym 33626 $false
.sym 33627 inst_dout_eventdata.raddr[0]
.sym 33628 inst_dout_eventdata.raddr[1]
.sym 33629 $false
.sym 33630 inst_dout_eventdata.raddr[2]
.sym 33631 inst_dout_eventdata.raddr[3]
.sym 33632 inst_dout_eventdata.raddr[4]
.sym 33633 inst_dout_eventdata.raddr[5]
.sym 33634 inst_dout_eventdata.raddr[6]
.sym 33635 inst_dout_eventdata.raddr[7]
.sym 33636 $false
.sym 33637 $false
.sym 33638 SCLK$2$2
.sym 33639 $true
.sym 33640 $true$2
.sym 33641 din[10]
.sym 33642 din[11]
.sym 33643 $false
.sym 33644 $false
.sym 33645 $false
.sym 33646 $false
.sym 33647 din[8]
.sym 33648 din[9]
.sym 33713 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[13]
.sym 33718 din[9]
.sym 33721 $false
.sym 33722 $false
.sym 33723 $false
.sym 33724 $false
.sym 33725 $false
.sym 33726 $false
.sym 33727 $false
.sym 33728 $false
.sym 33729 waddr[0]
.sym 33730 waddr[1]
.sym 33731 $false
.sym 33732 waddr[2]
.sym 33733 waddr[3]
.sym 33734 waddr[4]
.sym 33735 waddr[5]
.sym 33736 waddr[6]
.sym 33737 waddr[7]
.sym 33738 $false
.sym 33739 $false
.sym 33740 SCLK$2$2
.sym 33741 $true
.sym 33742 din[0]
.sym 33743 din[1]
.sym 33744 din[2]
.sym 33745 din[3]
.sym 33746 din[4]
.sym 33747 din[5]
.sym 33748 din[6]
.sym 33749 din[7]
.sym 33750 write_en
.sym 33815 din[3]
.sym 33816 din[8]
.sym 33817 din[6]
.sym 33818 din[7]
.sym 33819 din[10]
.sym 33820 din[4]
.sym 33821 din[0]
.sym 33822 din[11]
.sym 33823 $false
.sym 33824 $false
.sym 33825 $false
.sym 33826 $false
.sym 33827 $false
.sym 33828 $false
.sym 33829 $false
.sym 33830 $false
.sym 33831 delayaddr[0]
.sym 33832 delayaddr[1]
.sym 33833 $false
.sym 33834 delayaddr[2]
.sym 33835 delayaddr[3]
.sym 33836 delayaddr[4]
.sym 33837 delayaddr[5]
.sym 33838 delayaddr[6]
.sym 33839 delayaddr[7]
.sym 33840 $false
.sym 33841 $false
.sym 33842 SCLK$2$2
.sym 33843 $true
.sym 33844 $true$2
.sym 33845 din[10]
.sym 33846 din[11]
.sym 33847 $false
.sym 33848 $false
.sym 33849 $false
.sym 33850 $false
.sym 33851 din[8]
.sym 33852 din[9]
.sym 33917 $abc$45565$new_n3473_
.sym 33918 $abc$45565$new_n3468_
.sym 33919 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[12]
.sym 33920 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[13]
.sym 33921 $abc$45565$new_n3467_
.sym 33922 $abc$45565$new_n3470_
.sym 33923 $abc$45565$new_n3475_
.sym 33924 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[7]
.sym 33925 $false
.sym 33926 $false
.sym 33927 $false
.sym 33928 $false
.sym 33929 $false
.sym 33930 $false
.sym 33931 $false
.sym 33932 $false
.sym 33933 waddr[0]
.sym 33934 waddr[1]
.sym 33935 $false
.sym 33936 waddr[2]
.sym 33937 waddr[3]
.sym 33938 waddr[4]
.sym 33939 waddr[5]
.sym 33940 waddr[6]
.sym 33941 waddr[7]
.sym 33942 $false
.sym 33943 $false
.sym 33944 SCLK$2$2
.sym 33945 $true
.sym 33946 din[0]
.sym 33947 din[1]
.sym 33948 din[2]
.sym 33949 din[3]
.sym 33950 din[4]
.sym 33951 din[5]
.sym 33952 din[6]
.sym 33953 din[7]
.sym 33954 write_en
.sym 34019 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[1]
.sym 34020 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[4]
.sym 34021 $abc$45565$auto$alumacc.cc:474:replace_alu$4777.BB[10]
.sym 34022 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[11]
.sym 34023 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[3]
.sym 34024 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[2]
.sym 34025 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[8]
.sym 34026 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[6]
.sym 34122 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[1]
.sym 34123 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[2]
.sym 34124 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[3]
.sym 34125 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[4]
.sym 34126 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[5]
.sym 34127 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[6]
.sym 34128 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[7]
.sym 34223 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[8]
.sym 34224 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[9]
.sym 34225 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[10]
.sym 34226 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[11]
.sym 34227 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[12]
.sym 34228 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[13]
.sym 34229 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[14]
.sym 34230 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[15]
.sym 34325 $abc$45565$auto$alumacc.cc:491:replace_alu$4759[15]
.sym 34326 $abc$45565$new_n3480_
.sym 34327 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[11]
.sym 34328 $abc$45565$new_n3483_
.sym 34329 $abc$45565$new_n3479_
.sym 34330 $abc$45565$new_n3476_
.sym 34331 $abc$45565$new_n3484_
.sym 34332 $abc$45565$new_n3481_
.sym 34427 $abc$45565$new_n4010_
.sym 34428 $abc$45565$new_n4011_
.sym 34429 trigger_threshold[8]
.sym 34431 trigger_threshold[9]
.sym 34432 trigger_threshold[3]
.sym 34433 trigger_threshold[14]
.sym 34434 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[5]
.sym 34529 command_body_msb[1]
.sym 34533 command_body_msb[0]
.sym 34631 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863
.sym 34632 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784
.sym 34633 command_body_lsb[1]
.sym 34634 command_body_lsb[3]
.sym 34637 command_body_lsb[0]
.sym 34736 trigger_threshold[11]
.sym 34835 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[0]
.sym 34942 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[0]
.sym 35039 inst_dout_scldata.bram_send_countdown[1]
.sym 35041 $abc$45565$auto$simplemap.cc:168:logic_reduce$12961[1]_new_inv_
.sym 35042 $abc$45565$new_n1951_
.sym 35044 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[4]
.sym 35045 inst_dout_scldata.bram_send_countdown[2]
.sym 35046 inst_dout_scldata.bram_send_countdown[4]
.sym 35141 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[15]
.sym 35147 inst_dout_scldata.bram_send_countdown[9]
.sym 35243 histogram_output_freq[14]
.sym 35246 histogram_output_freq[8]
.sym 35348 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[5]
.sym 35350 $abc$45565$auto$rtlil.cc:1832:Not$4667_new_
.sym 35352 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[13]
.sym 35447 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[0]_new_
.sym 35449 $abc$45565$auto$alumacc.cc:474:replace_alu$4607.BB[1]
.sym 35450 $abc$45565$new_n3448_
.sym 35451 $abc$45565$new_n3443_
.sym 35452 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8944[2]_new_
.sym 35454 $abc$45565$new_n3438_
.sym 35553 transmit_trig_hist
.sym 35651 event_send_count[1]
.sym 36743 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40161
.sym 36745 trig
.sym 36853 $abc$45565$auto$rtlil.cc:1969:NotGate$45239
.sym 36854 $abc$45565$sub$readgrbalpha_top.v:471$2771_Y[0]
.sym 36855 $false
.sym 36856 $false
.sym 36863 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35368
.sym 36864 SCLK$2$2
.sym 36865 $false
.sym 36866 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_
.sym 36867 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_
.sym 36868 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209
.sym 36870 bram_state[3]
.sym 36872 bram_state[2]
.sym 36946 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_
.sym 36947 RSTn_i$2
.sym 36948 $false
.sym 36949 $false
.sym 36964 bram_freeze_flg
.sym 36965 $abc$45565$auto$simplemap.cc:168:logic_reduce$5352_new_inv_
.sym 36966 bram_state[1]
.sym 36967 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_
.sym 36976 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_
.sym 36977 bram_state[1]
.sym 36978 $false
.sym 36979 $false
.sym 36982 $abc$45565$auto$rtlil.cc:1969:NotGate$45239
.sym 36983 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_
.sym 36984 $abc$45565$new_n3959_
.sym 36985 cs
.sym 36986 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34883
.sym 36987 SCLK$2$2
.sym 36988 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 37063 $abc$45565$auto$ice40_ffinit.cc:141:execute$44965
.sym 37064 $abc$45565$new_n1980_
.sym 37065 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_
.sym 37066 $false
.sym 37075 $abc$45565$new_n1981_
.sym 37076 bram_state[1]
.sym 37077 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_
.sym 37078 $false
.sym 37081 $abc$45565$new_n1980_
.sym 37082 RSTn_i$2
.sym 37083 $false
.sym 37084 $false
.sym 37093 $abc$45565$auto$ice40_ffinit.cc:141:execute$44965
.sym 37094 $false
.sym 37095 $false
.sym 37096 $false
.sym 37099 bram_state[1]
.sym 37100 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34124[1]_new_
.sym 37101 $abc$45565$new_n1981_
.sym 37102 $false
.sym 37105 $abc$45565$auto$simplemap.cc:168:logic_reduce$5352_new_inv_
.sym 37106 bram_state[1]
.sym 37107 $abc$45565$new_n1979_
.sym 37108 RSTn_i$2
.sym 37109 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122
.sym 37110 SCLK$2$2
.sym 37111 $false
.sym 37192 $abc$45565$new_n1991_
.sym 37193 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9190_new_
.sym 37194 $false
.sym 37195 $false
.sym 37216 $abc$45565$new_n2619_
.sym 37217 bram_ready
.sym 37218 $abc$45565$new_n2620_
.sym 37219 $false
.sym 37228 $abc$45565$new_n2619_
.sym 37229 bram_freeze_flg
.sym 37230 $abc$45565$new_n2620_
.sym 37231 $false
.sym 37232 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34122
.sym 37233 SCLK$2$2
.sym 37234 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 37235 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$6084_Y[1]_new_inv_
.sym 37240 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$6083_Y[1]_new_
.sym 37242 inst_dout_eventdata.raddr[1]
.sym 37315 pretrigger_sample[2]
.sym 37316 $false
.sym 37317 $false
.sym 37318 $false
.sym 37327 $abc$45565$new_n2076_
.sym 37328 inst_dout_eventdata.raddr[7]
.sym 37329 $abc$45565$new_n2096_
.sym 37330 $false
.sym 37339 $abc$45565$new_n2076_
.sym 37340 inst_dout_eventdata.raddr[2]
.sym 37341 $abc$45565$new_n2106_
.sym 37342 $false
.sym 37355 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423
.sym 37356 SCLK$2$2
.sym 37357 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 37365 waveform_transfer_num[7]
.sym 37432 pretrigger_sample[13]
.sym 37433 $false
.sym 37434 $false
.sym 37435 $false
.sym 37462 ADC[9]
.sym 37463 $false
.sym 37464 $false
.sym 37465 $false
.sym 37478 $true
.sym 37479 SCLK$2$2
.sym 37480 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 37487 din[2]
.sym 37555 ADC[3]
.sym 37556 $false
.sym 37557 $false
.sym 37558 $false
.sym 37561 ADC[8]
.sym 37562 $false
.sym 37563 $false
.sym 37564 $false
.sym 37567 ADC[6]
.sym 37568 $false
.sym 37569 $false
.sym 37570 $false
.sym 37573 ADC[7]
.sym 37574 $false
.sym 37575 $false
.sym 37576 $false
.sym 37579 ADC[10]
.sym 37580 $false
.sym 37581 $false
.sym 37582 $false
.sym 37585 ADC[4]
.sym 37586 $false
.sym 37587 $false
.sym 37588 $false
.sym 37591 ADC[0]
.sym 37592 $false
.sym 37593 $false
.sym 37594 $false
.sym 37597 ADC[11]
.sym 37598 $false
.sym 37599 $false
.sym 37600 $false
.sym 37601 $true
.sym 37602 SCLK$2$2
.sym 37603 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 37604 $abc$45565$new_n3474_
.sym 37605 $abc$45565$auto$alumacc.cc:490:replace_alu$4758[0]_new_
.sym 37606 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[9]
.sym 37607 $abc$45565$new_n3471_
.sym 37609 $abc$45565$auto$rtlil.cc:1835:ReduceAnd$4765_new_
.sym 37610 waveform_transfer_num[1]
.sym 37678 ADC[4]
.sym 37679 ADCdelayN[4]
.sym 37680 ADC[7]
.sym 37681 ADCdelayN[7]
.sym 37684 ADC[6]
.sym 37685 ADCdelayN[6]
.sym 37686 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$10682[0]_new_
.sym 37687 $false
.sym 37690 ADCdelayN[12]
.sym 37691 $false
.sym 37692 $false
.sym 37693 $false
.sym 37696 ADCdelayN[13]
.sym 37697 $false
.sym 37698 $false
.sym 37699 $false
.sym 37702 ADC[2]
.sym 37703 ADCdelayN[2]
.sym 37704 $abc$45565$new_n3468_
.sym 37705 $abc$45565$new_n3470_
.sym 37708 ADC[3]
.sym 37709 ADCdelayN[3]
.sym 37710 ADC[8]
.sym 37711 ADCdelayN[8]
.sym 37714 ADC[1]
.sym 37715 ADCdelayN[1]
.sym 37716 ADC[11]
.sym 37717 ADCdelayN[11]
.sym 37720 ADCdelayN[7]
.sym 37721 $false
.sym 37722 $false
.sym 37723 $false
.sym 37727 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[5]
.sym 37731 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[0]
.sym 37801 ADCdelayN[1]
.sym 37802 $false
.sym 37803 $false
.sym 37804 $false
.sym 37807 ADCdelayN[4]
.sym 37808 $false
.sym 37809 $false
.sym 37810 $false
.sym 37813 pretrigger_sample[10]
.sym 37814 $false
.sym 37815 $false
.sym 37816 $false
.sym 37819 ADCdelayN[11]
.sym 37820 $false
.sym 37821 $false
.sym 37822 $false
.sym 37825 ADCdelayN[3]
.sym 37826 $false
.sym 37827 $false
.sym 37828 $false
.sym 37831 ADCdelayN[2]
.sym 37832 $false
.sym 37833 $false
.sym 37834 $false
.sym 37837 ADCdelayN[8]
.sym 37838 $false
.sym 37839 $false
.sym 37840 $false
.sym 37843 ADCdelayN[6]
.sym 37844 $false
.sym 37845 $false
.sym 37846 $false
.sym 37850 $abc$45565$new_n3482_
.sym 37854 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[0]
.sym 37855 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[4]
.sym 37856 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[7]
.sym 37857 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[10]
.sym 37886 $true
.sym 37923 $auto$alumacc.cc:474:replace_alu$4757.C[1]
.sym 37925 ADC[0]
.sym 37926 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[0]
.sym 37929 $auto$alumacc.cc:474:replace_alu$4757.C[2]
.sym 37930 $false
.sym 37931 ADC[1]
.sym 37932 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[1]
.sym 37933 $auto$alumacc.cc:474:replace_alu$4757.C[1]
.sym 37935 $auto$alumacc.cc:474:replace_alu$4757.C[3]
.sym 37936 $false
.sym 37937 ADC[2]
.sym 37938 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[2]
.sym 37939 $auto$alumacc.cc:474:replace_alu$4757.C[2]
.sym 37941 $auto$alumacc.cc:474:replace_alu$4757.C[4]
.sym 37942 $false
.sym 37943 ADC[3]
.sym 37944 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[3]
.sym 37945 $auto$alumacc.cc:474:replace_alu$4757.C[3]
.sym 37947 $auto$alumacc.cc:474:replace_alu$4757.C[5]
.sym 37948 $false
.sym 37949 ADC[4]
.sym 37950 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[4]
.sym 37951 $auto$alumacc.cc:474:replace_alu$4757.C[4]
.sym 37953 $auto$alumacc.cc:474:replace_alu$4757.C[6]
.sym 37954 $false
.sym 37955 ADC[5]
.sym 37956 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[5]
.sym 37957 $auto$alumacc.cc:474:replace_alu$4757.C[5]
.sym 37959 $auto$alumacc.cc:474:replace_alu$4757.C[7]
.sym 37960 $false
.sym 37961 ADC[6]
.sym 37962 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[6]
.sym 37963 $auto$alumacc.cc:474:replace_alu$4757.C[6]
.sym 37965 $auto$alumacc.cc:474:replace_alu$4757.C[8]
.sym 37966 $false
.sym 37967 ADC[7]
.sym 37968 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[7]
.sym 37969 $auto$alumacc.cc:474:replace_alu$4757.C[7]
.sym 38009 $auto$alumacc.cc:474:replace_alu$4757.C[8]
.sym 38046 $auto$alumacc.cc:474:replace_alu$4757.C[9]
.sym 38047 $false
.sym 38048 ADC[8]
.sym 38049 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[8]
.sym 38050 $auto$alumacc.cc:474:replace_alu$4757.C[8]
.sym 38052 $auto$alumacc.cc:474:replace_alu$4757.C[10]
.sym 38053 $false
.sym 38054 ADC[9]
.sym 38055 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[9]
.sym 38056 $auto$alumacc.cc:474:replace_alu$4757.C[9]
.sym 38058 $auto$alumacc.cc:474:replace_alu$4757.C[11]
.sym 38059 $false
.sym 38060 ADC[10]
.sym 38061 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[10]
.sym 38062 $auto$alumacc.cc:474:replace_alu$4757.C[10]
.sym 38064 $auto$alumacc.cc:474:replace_alu$4757.C[12]
.sym 38065 $false
.sym 38066 ADC[11]
.sym 38067 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[11]
.sym 38068 $auto$alumacc.cc:474:replace_alu$4757.C[11]
.sym 38070 $auto$alumacc.cc:474:replace_alu$4757.C[13]
.sym 38071 $false
.sym 38072 $false
.sym 38073 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[12]
.sym 38074 $auto$alumacc.cc:474:replace_alu$4757.C[12]
.sym 38076 $auto$alumacc.cc:474:replace_alu$4757.C[14]
.sym 38077 $false
.sym 38078 $false
.sym 38079 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[13]
.sym 38080 $auto$alumacc.cc:474:replace_alu$4757.C[13]
.sym 38082 $auto$alumacc.cc:474:replace_alu$4757.C[15]
.sym 38083 $false
.sym 38084 $false
.sym 38085 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[14]
.sym 38086 $auto$alumacc.cc:474:replace_alu$4757.C[14]
.sym 38088 $abc$45565$auto$alumacc.cc:491:replace_alu$4759[15]$2
.sym 38089 $false
.sym 38090 $false
.sym 38091 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[15]
.sym 38092 $auto$alumacc.cc:474:replace_alu$4757.C[15]
.sym 38173 $abc$45565$auto$alumacc.cc:491:replace_alu$4759[15]$2
.sym 38176 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[6]
.sym 38177 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[6]
.sym 38178 $abc$45565$new_n3481_
.sym 38179 $abc$45565$new_n3484_
.sym 38182 trigger_threshold[11]
.sym 38183 $false
.sym 38184 $false
.sym 38185 $false
.sym 38188 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[15]
.sym 38189 trigger_threshold[15]
.sym 38190 trigger_threshold[13]
.sym 38191 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[13]
.sym 38194 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[2]
.sym 38195 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[2]
.sym 38196 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[1]
.sym 38197 trigger_threshold[1]
.sym 38200 trigger_threshold[11]
.sym 38201 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[11]
.sym 38202 $abc$45565$new_n3477_
.sym 38203 $abc$45565$new_n3479_
.sym 38206 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[8]
.sym 38207 trigger_threshold[8]
.sym 38208 trigger_threshold[10]
.sym 38209 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[10]
.sym 38212 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[1]
.sym 38213 trigger_threshold[1]
.sym 38214 $abc$45565$new_n3482_
.sym 38215 $abc$45565$new_n3483_
.sym 38219 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1]
.sym 38220 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[0]
.sym 38221 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[3]
.sym 38222 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[9]
.sym 38223 $abc$45565$new_n3486_
.sym 38224 $abc$45565$new_n3489_
.sym 38225 $abc$45565$new_n4009_
.sym 38226 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[14]
.sym 38293 trigger_threshold[12]
.sym 38294 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[12]
.sym 38295 trigger_threshold[14]
.sym 38296 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[14]
.sym 38299 $abc$45565$new_n4009_
.sym 38300 $abc$45565$new_n4010_
.sym 38301 $abc$45565$new_n3476_
.sym 38302 $abc$45565$new_n3480_
.sym 38305 command_body_msb[0]
.sym 38306 $false
.sym 38307 $false
.sym 38308 $false
.sym 38317 command_body_msb[1]
.sym 38318 $false
.sym 38319 $false
.sym 38320 $false
.sym 38323 command_body_lsb[3]
.sym 38324 $false
.sym 38325 $false
.sym 38326 $false
.sym 38329 command_body_msb[6]
.sym 38330 $false
.sym 38331 $false
.sym 38332 $false
.sym 38335 $abc$45565$auto$ice40_ffinit.cc:140:execute$44932
.sym 38336 $false
.sym 38337 $false
.sym 38338 $false
.sym 38339 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863
.sym 38340 SCLK$2$2
.sym 38341 $false
.sym 38343 $abc$45565$auto$ice40_ffinit.cc:140:execute$44912
.sym 38345 $abc$45565$auto$ice40_ffinit.cc:141:execute$44913
.sym 38416 my_uart.rx_data[1]
.sym 38417 $false
.sym 38418 $false
.sym 38419 $false
.sym 38440 my_uart.rx_data[0]
.sym 38441 $false
.sym 38442 $false
.sym 38443 $false
.sym 38462 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849
.sym 38463 SCLK$2$2
.sym 38464 $false
.sym 38465 $abc$45565$new_n3390_
.sym 38466 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$15828[0]_new_
.sym 38467 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33379
.sym 38468 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585
.sym 38469 $abc$45565$auto$simplemap.cc:168:logic_reduce$4925[0]_new_inv_
.sym 38470 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33849
.sym 38471 $abc$45565$new_n3395_
.sym 38472 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$33575[1]_new_inv_
.sym 38539 $abc$45565$new_n3395_
.sym 38540 $abc$45565$new_n3401_
.sym 38541 $false
.sym 38542 $false
.sym 38545 $abc$45565$new_n3395_
.sym 38546 $abc$45565$new_n3392_
.sym 38547 $false
.sym 38548 $false
.sym 38551 my_uart.rx_data[1]
.sym 38552 $false
.sym 38553 $false
.sym 38554 $false
.sym 38557 my_uart.rx_data[3]
.sym 38558 $false
.sym 38559 $false
.sym 38560 $false
.sym 38575 my_uart.rx_data[0]
.sym 38576 $false
.sym 38577 $false
.sym 38578 $false
.sym 38585 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$33585
.sym 38586 SCLK$2$2
.sym 38587 $false
.sym 38680 command_body_msb[3]
.sym 38681 $false
.sym 38682 $false
.sym 38683 $false
.sym 38708 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30863
.sym 38709 SCLK$2$2
.sym 38710 $false
.sym 38711 transmit_trig2_scl
.sym 38718 transmit_timing_scl
.sym 38785 $false
.sym 38786 bram_send_countdown_scl
.sym 38787 $false
.sym 38788 $false
.sym 38835 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8958[1]_new_
.sym 38837 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[2]_new_
.sym 38840 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[3]_new_
.sym 38938 raw_hist_address[0]
.sym 38939 $false
.sym 38940 $false
.sym 38941 $false
.sym 38958 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[2]
.sym 38964 $abc$45565$auto$alumacc.cc:474:replace_alu$4569.BB[1]
.sym 39031 $abc$45565$auto$ice40_ffinit.cc:141:execute$44901
.sym 39032 $false
.sym 39033 $false
.sym 39034 $false
.sym 39043 inst_dout_scldata.bram_send_countdown[4]
.sym 39044 inst_dout_scldata.bram_send_countdown[5]
.sym 39045 inst_dout_scldata.bram_send_countdown[6]
.sym 39046 inst_dout_scldata.bram_send_countdown[7]
.sym 39049 inst_dout_scldata.bram_send_countdown[2]
.sym 39050 $abc$45565$auto$simplemap.cc:168:logic_reduce$12961[1]_new_inv_
.sym 39051 $abc$45565$auto$ice40_ffinit.cc:141:execute$44901
.sym 39052 $abc$45565$new_n1952_
.sym 39061 $false
.sym 39062 inst_dout_scldata.bram_send_countdown[4]
.sym 39063 $false
.sym 39064 $auto$alumacc.cc:474:replace_alu$4813.C[4]
.sym 39067 $abc$45565$new_n1969_
.sym 39068 inst_dout_scldata.bram_send_countdown[2]
.sym 39069 $abc$45565$new_n1967_
.sym 39070 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[2]
.sym 39073 $abc$45565$new_n1969_
.sym 39074 inst_dout_scldata.bram_send_countdown[4]
.sym 39075 $abc$45565$new_n1967_
.sym 39076 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[4]
.sym 39077 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.sym 39078 SCLK$2$2
.sym 39079 $false
.sym 39154 raw_hist_address[15]
.sym 39155 $false
.sym 39156 $false
.sym 39157 $false
.sym 39190 $abc$45565$new_n1969_
.sym 39191 inst_dout_scldata.bram_send_countdown[9]
.sym 39192 $abc$45565$new_n1967_
.sym 39193 $abc$45565$techmap\inst_dout_scldata.$sub$dout_eventdata.v:229$71_Y[9]
.sym 39200 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.sym 39201 SCLK$2$2
.sym 39202 $false
.sym 39277 command_body_msb[6]
.sym 39278 $false
.sym 39279 $false
.sym 39280 $false
.sym 39295 command_body_msb[0]
.sym 39296 $false
.sym 39297 $false
.sym 39298 $false
.sym 39323 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26784
.sym 39324 SCLK$2$2
.sym 39325 $false
.sym 39328 $abc$45565$new_n4016_
.sym 39331 $abc$45565$new_n3446_
.sym 39418 raw_hist_address[9]
.sym 39419 $false
.sym 39420 $false
.sym 39421 $false
.sym 39430 raw_hist_address[10]
.sym 39431 raw_hist_address[11]
.sym 39432 $abc$45565$new_n3448_
.sym 39433 $abc$45565$auto$alumacc.cc:491:replace_alu$4657[15]
.sym 39442 raw_hist_address[13]
.sym 39443 $false
.sym 39444 $false
.sym 39445 $false
.sym 39523 raw_hist_address[12]
.sym 39524 $abc$45565$new_n3443_
.sym 39525 $false
.sym 39526 $false
.sym 39535 histogram_output_freq[1]
.sym 39536 $false
.sym 39537 $false
.sym 39538 $false
.sym 39541 raw_hist_address[9]
.sym 39542 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[0]_new_
.sym 39543 raw_hist_address[8]
.sym 39544 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8958[1]_new_
.sym 39547 raw_hist_address[13]
.sym 39548 raw_hist_address[14]
.sym 39549 raw_hist_address[15]
.sym 39550 $false
.sym 39553 raw_hist_address[10]
.sym 39554 raw_hist_address[11]
.sym 39555 $false
.sym 39556 $false
.sym 39565 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8958[1]_new_
.sym 39566 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[0]_new_
.sym 39567 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8944[2]_new_
.sym 39568 $false
.sym 39670 $0\transmit_trig_hist[0:0]
.sym 39671 $false
.sym 39672 $false
.sym 39673 $false
.sym 39692 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40967
.sym 39693 inst_dout_eventdata.running$2
.sym 39694 $false
.sym 39769 $0\transmit_trig_hist[0:0]
.sym 39770 event_send_count[1]
.sym 39771 $false
.sym 39772 $false
.sym 39815 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40971
.sym 39816 inst_dout_eventdata.running$2
.sym 39817 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 40894 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1]
.sym 40895 $abc$45565$new_n1981_
.sym 40896 RSTn_i$2
.sym 40897 $false
.sym 40906 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1]
.sym 40907 $false
.sym 40908 $false
.sym 40909 $false
.sym 40940 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40161
.sym 40941 SCLK$2$2
.sym 40942 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 40943 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[3]
.sym 40944 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[5]
.sym 40945 $abc$45565$auto$simplemap.cc:168:logic_reduce$10579[1]_new_inv_
.sym 40946 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[4]
.sym 40947 inst_dout_eventdata.bram_send_countdown[3]
.sym 40948 $abc$45565$auto$ice40_ffinit.cc:141:execute$45069
.sym 40950 inst_dout_eventdata.bram_send_countdown[5]
.sym 41017 bram_state[0]
.sym 41018 bram_state[2]
.sym 41019 bram_state[3]
.sym 41020 $false
.sym 41023 bram_state[1]
.sym 41024 bram_state[2]
.sym 41025 bram_state[3]
.sym 41026 bram_state[0]
.sym 41029 bram_state[3]
.sym 41030 bram_state[1]
.sym 41031 bram_state[2]
.sym 41032 RSTn_i$2
.sym 41041 $false
.sym 41042 $false
.sym 41043 $false
.sym 41044 $false
.sym 41053 $false
.sym 41054 $false
.sym 41055 $false
.sym 41056 $false
.sym 41063 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34883
.sym 41064 SCLK$2$2
.sym 41065 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 41067 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[8]
.sym 41068 $abc$45565$new_n2171_
.sym 41069 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[7]
.sym 41070 $abc$45565$new_n2167_
.sym 41071 $abc$45565$new_n2073_
.sym 41072 inst_dout_eventdata.bram_send_countdown[8]
.sym 41073 inst_dout_eventdata.bram_send_countdown[7]
.sym 41189 $abc$45565$new_n2173_
.sym 41191 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[6]
.sym 41192 $abc$45565$new_n2169_
.sym 41194 inst_dout_eventdata.bram_send_countdown[4]
.sym 41195 inst_dout_eventdata.bram_send_countdown[6]
.sym 41386 inst_dout_eventdata.raddr[1]
.sym 41387 raddr_start[1]
.sym 41388 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 41389 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 41416 $abc$45565$new_n2067_
.sym 41417 inst_dout_eventdata.raddr[0]
.sym 41418 inst_dout_eventdata.raddr[1]
.sym 41419 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 41428 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$6083_Y[1]_new_
.sym 41429 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3984.$and$/usr/local/bin/../share/yosys/techmap.v:434$6084_Y[1]_new_inv_
.sym 41430 $false
.sym 41431 $false
.sym 41432 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423
.sym 41433 SCLK$2$2
.sym 41434 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 41442 waveform_transfer_num[0]
.sym 41551 command_body_lsb[7]
.sym 41552 $false
.sym 41553 $false
.sym 41554 $false
.sym 41555 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585
.sym 41556 SCLK$2$2
.sym 41557 $false
.sym 41563 waveform_transfer_num[4]
.sym 41564 $abc$45565$auto$ice40_ffinit.cc:141:execute$44933
.sym 41668 ADC[2]
.sym 41669 $false
.sym 41670 $false
.sym 41671 $false
.sym 41678 $true
.sym 41679 SCLK$2$2
.sym 41680 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 41683 $abc$45565$new_n2646_
.sym 41685 $abc$45565$new_n2633_
.sym 41755 ADC[9]
.sym 41756 ADCdelayN[9]
.sym 41757 ADC[10]
.sym 41758 ADCdelayN[10]
.sym 41761 ADC[0]
.sym 41762 ADCdelayN[0]
.sym 41763 $false
.sym 41764 $false
.sym 41767 ADCdelayN[9]
.sym 41768 $false
.sym 41769 $false
.sym 41770 $false
.sym 41773 ADC[5]
.sym 41774 ADCdelayN[5]
.sym 41775 $abc$45565$auto$alumacc.cc:490:replace_alu$4758[0]_new_
.sym 41776 $abc$45565$new_n3473_
.sym 41785 $abc$45565$new_n3467_
.sym 41786 $abc$45565$new_n3471_
.sym 41787 $abc$45565$new_n3474_
.sym 41788 $abc$45565$new_n3475_
.sym 41791 command_body_lsb[1]
.sym 41792 $false
.sym 41793 $false
.sym 41794 $false
.sym 41801 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585
.sym 41802 SCLK$2$2
.sym 41803 $false
.sym 41804 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[9]
.sym 41808 waveform_transfer_num[2]
.sym 41878 ADCdelayN[5]
.sym 41879 $false
.sym 41880 $false
.sym 41881 $false
.sym 41902 ADCdelayN[0]
.sym 41903 $false
.sym 41904 $false
.sym 41905 $false
.sym 42001 trigger_threshold[4]
.sym 42002 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[4]
.sym 42003 trigger_threshold[7]
.sym 42004 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[7]
.sym 42025 $false
.sym 42026 ADC[0]
.sym 42027 $abc$45565$auto$alumacc.cc:474:replace_alu$4757.BB[0]
.sym 42028 $false
.sym 42031 trigger_threshold[4]
.sym 42032 $false
.sym 42033 $false
.sym 42034 $false
.sym 42037 trigger_threshold[7]
.sym 42038 $false
.sym 42039 $false
.sym 42040 $false
.sym 42043 ADCdelayN[10]
.sym 42044 $false
.sym 42045 $false
.sym 42046 $false
.sym 42056 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 42086 $true
.sym 42123 $auto$alumacc.cc:474:replace_alu$4644.C[1]
.sym 42125 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[0]
.sym 42126 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[0]
.sym 42129 $auto$alumacc.cc:474:replace_alu$4644.C[2]
.sym 42131 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[1]
.sym 42132 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[1]
.sym 42135 $auto$alumacc.cc:474:replace_alu$4644.C[3]
.sym 42137 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[2]
.sym 42138 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[2]
.sym 42141 $auto$alumacc.cc:474:replace_alu$4644.C[4]
.sym 42143 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[3]
.sym 42144 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[3]
.sym 42147 $auto$alumacc.cc:474:replace_alu$4644.C[5]
.sym 42149 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[4]
.sym 42150 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[4]
.sym 42153 $auto$alumacc.cc:474:replace_alu$4644.C[6]
.sym 42155 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[5]
.sym 42156 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[5]
.sym 42159 $auto$alumacc.cc:474:replace_alu$4644.C[7]
.sym 42161 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[6]
.sym 42162 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[6]
.sym 42165 $auto$alumacc.cc:474:replace_alu$4644.C[8]
.sym 42167 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[7]
.sym 42168 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[7]
.sym 42173 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[15]
.sym 42174 $abc$45565$new_n3478_
.sym 42175 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[13]
.sym 42176 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[8]
.sym 42179 $abc$45565$new_n3477_
.sym 42209 $auto$alumacc.cc:474:replace_alu$4644.C[8]
.sym 42246 $auto$alumacc.cc:474:replace_alu$4644.C[9]
.sym 42248 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[8]
.sym 42249 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[8]
.sym 42252 $auto$alumacc.cc:474:replace_alu$4644.C[10]
.sym 42254 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[9]
.sym 42255 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[9]
.sym 42258 $auto$alumacc.cc:474:replace_alu$4644.C[11]
.sym 42260 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[10]
.sym 42261 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[10]
.sym 42264 $auto$alumacc.cc:474:replace_alu$4644.C[12]
.sym 42266 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[11]
.sym 42267 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[11]
.sym 42270 $auto$alumacc.cc:474:replace_alu$4644.C[13]
.sym 42272 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[12]
.sym 42273 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[12]
.sym 42276 $auto$alumacc.cc:474:replace_alu$4644.C[14]
.sym 42278 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[13]
.sym 42279 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[13]
.sym 42282 $auto$alumacc.cc:474:replace_alu$4644.C[15]
.sym 42284 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[14]
.sym 42285 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[14]
.sym 42288 $abc$45565$auto$alumacc.cc:491:replace_alu$4646[15]
.sym 42290 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[15]
.sym 42291 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[15]
.sym 42370 $abc$45565$auto$rtlil.cc:1835:ReduceAnd$4765_new_
.sym 42371 $abc$45565$auto$alumacc.cc:491:replace_alu$4759[15]
.sym 42372 $abc$45565$new_n4011_
.sym 42373 $abc$45565$auto$alumacc.cc:491:replace_alu$4646[15]
.sym 42376 trigger_threshold[0]
.sym 42377 $false
.sym 42378 $false
.sym 42379 $false
.sym 42382 trigger_threshold[3]
.sym 42383 $false
.sym 42384 $false
.sym 42385 $false
.sym 42388 trigger_threshold[9]
.sym 42389 $false
.sym 42390 $false
.sym 42391 $false
.sym 42394 trigger_threshold[0]
.sym 42395 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[0]
.sym 42396 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[5]
.sym 42397 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[5]
.sym 42400 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[2]
.sym 42401 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.BB[2]
.sym 42402 trigger_threshold[3]
.sym 42403 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[3]
.sym 42406 trigger_threshold[9]
.sym 42407 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[9]
.sym 42408 $abc$45565$new_n3486_
.sym 42409 $abc$45565$new_n3489_
.sym 42412 trigger_threshold[14]
.sym 42413 $false
.sym 42414 $false
.sym 42415 $false
.sym 42499 command_body_lsb[0]
.sym 42500 $false
.sym 42501 $false
.sym 42502 $false
.sym 42511 $abc$45565$auto$ice40_ffinit.cc:140:execute$44912
.sym 42512 $false
.sym 42513 $false
.sym 42514 $false
.sym 42539 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26672
.sym 42540 SCLK$2$2
.sym 42541 $false
.sym 42542 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34086
.sym 42543 $abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_
.sym 42544 cmd_state[2]
.sym 42545 cmd_state[3]
.sym 42547 cmd_state[0]
.sym 42549 cmd_state[1]
.sym 42616 command_head[1]
.sym 42617 RSTn_i$2
.sym 42618 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$15828[0]_new_
.sym 42619 cmd_state[0]
.sym 42622 $abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_
.sym 42623 cmd_state[1]
.sym 42624 $false
.sym 42625 $false
.sym 42628 $abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_
.sym 42629 $abc$45565$my_uart.received_new_
.sym 42630 $abc$45565$auto$simplemap.cc:168:logic_reduce$4925[0]_new_inv_
.sym 42631 RSTn_i$2
.sym 42634 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$33575[1]_new_inv_
.sym 42635 $abc$45565$my_uart.received_new_
.sym 42636 RSTn_i$2
.sym 42637 $false
.sym 42640 cmd_state[0]
.sym 42641 cmd_state[1]
.sym 42642 $false
.sym 42643 $false
.sym 42646 cmd_state[0]
.sym 42647 $abc$45565$my_uart.received_new_
.sym 42648 RSTn_i$2
.sym 42649 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$15828[0]_new_
.sym 42652 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$15828[0]_new_
.sym 42653 RSTn_i$2
.sym 42654 command_head[1]
.sym 42655 cmd_state[0]
.sym 42658 cmd_state[1]
.sym 42659 cmd_state[0]
.sym 42660 $abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_
.sym 42661 $false
.sym 42862 transmit_trig_scl
.sym 42863 $false
.sym 42864 $false
.sym 42865 $false
.sym 42904 transmit_trig2_scl
.sym 42905 transmit_trig_scl
.sym 42906 $false
.sym 42907 $false
.sym 42908 RSTn_i$2
.sym 42909 SCLK$2$2
.sym 42910 $false
.sym 42991 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[3]_new_
.sym 42992 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$8953[2]_new_
.sym 42993 $false
.sym 42994 $false
.sym 43003 raw_hist_address[4]
.sym 43004 raw_hist_address[5]
.sym 43005 raw_hist_address[6]
.sym 43006 raw_hist_address[7]
.sym 43021 raw_hist_address[3]
.sym 43022 raw_hist_address[1]
.sym 43023 raw_hist_address[2]
.sym 43024 raw_hist_address[0]
.sym 43035 $abc$45565$new_n3646_
.sym 43038 $abc$45565$new_n3639_
.sym 43040 $abc$45565$new_n3643_
.sym 43114 raw_hist_address[2]
.sym 43115 $false
.sym 43116 $false
.sym 43117 $false
.sym 43150 raw_hist_address[1]
.sym 43151 $false
.sym 43152 $false
.sym 43153 $false
.sym 43159 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[8]
.sym 43160 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[9]
.sym 43161 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[10]
.sym 43162 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[11]
.sym 43163 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[12]
.sym 43164 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[13]
.sym 43280 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[14]
.sym 43281 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 43284 $abc$45565$new_n3648_
.sym 43403 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 43405 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[7]_new_inv_
.sym 43408 $abc$45565$new_n4017_
.sym 43409 $abc$45565$new_n3627_
.sym 43489 raw_hist_address[9]
.sym 43490 raw_hist_address[11]
.sym 43491 $abc$45565$auto$alumacc.cc:491:replace_alu$4657[15]
.sym 43492 raw_hist_address[10]
.sym 43507 $abc$45565$auto$rtlil.cc:1832:Not$4667_new_
.sym 43508 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 43509 $abc$45565$auto$rtlil.cc:1863:Or$4578_new_inv_
.sym 43510 $false
.sym 44530 $auto$alumacc.cc:474:replace_alu$4825.C[2]
.sym 44531 $auto$alumacc.cc:474:replace_alu$4825.C[3]
.sym 44532 $auto$alumacc.cc:474:replace_alu$4825.C[4]
.sym 44533 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[5]
.sym 44534 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[4]
.sym 44535 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][4]_new_inv_
.sym 44651 $abc$45565$new_n2082_
.sym 44652 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[0]
.sym 44653 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][3]_new_inv_
.sym 44654 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][0]_new_inv_
.sym 44655 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[3]
.sym 44656 my_uart.rx_countdown[4]
.sym 44657 my_uart.rx_countdown[0]
.sym 44658 my_uart.rx_countdown[3]
.sym 44898 trig_pulse
.sym 44902 trig2
.sym 45022 $auto$alumacc.cc:474:replace_alu$4798.C[2]
.sym 45023 $auto$alumacc.cc:474:replace_alu$4798.C[3]
.sym 45024 $auto$alumacc.cc:474:replace_alu$4798.C[4]
.sym 45025 $auto$alumacc.cc:474:replace_alu$4798.C[5]
.sym 45026 $auto$alumacc.cc:474:replace_alu$4798.C[6]
.sym 45027 $auto$alumacc.cc:474:replace_alu$4798.C[7]
.sym 45094 $false
.sym 45095 inst_dout_eventdata.bram_send_countdown[3]
.sym 45096 $false
.sym 45097 $auto$alumacc.cc:474:replace_alu$4798.C[3]
.sym 45100 $false
.sym 45101 inst_dout_eventdata.bram_send_countdown[5]
.sym 45102 $false
.sym 45103 $auto$alumacc.cc:474:replace_alu$4798.C[5]
.sym 45106 inst_dout_eventdata.bram_send_countdown[4]
.sym 45107 inst_dout_eventdata.bram_send_countdown[5]
.sym 45108 inst_dout_eventdata.bram_send_countdown[6]
.sym 45109 inst_dout_eventdata.bram_send_countdown[7]
.sym 45112 $false
.sym 45113 inst_dout_eventdata.bram_send_countdown[4]
.sym 45114 $false
.sym 45115 $auto$alumacc.cc:474:replace_alu$4798.C[4]
.sym 45118 $abc$45565$auto$ice40_ffinit.cc:141:execute$45069
.sym 45119 $false
.sym 45120 $false
.sym 45121 $false
.sym 45124 $abc$45565$auto$ice40_ffinit.cc:141:execute$45069
.sym 45125 $abc$45565$new_n2076_
.sym 45126 $abc$45565$new_n2073_
.sym 45127 $false
.sym 45136 $abc$45565$new_n2076_
.sym 45137 inst_dout_eventdata.bram_send_countdown[5]
.sym 45138 $abc$45565$new_n2171_
.sym 45139 $false
.sym 45140 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432
.sym 45141 SCLK$2$2
.sym 45142 $false
.sym 45143 $auto$alumacc.cc:474:replace_alu$4798.C[8]
.sym 45144 $auto$alumacc.cc:474:replace_alu$4798.C[9]
.sym 45145 $auto$alumacc.cc:474:replace_alu$4798.C[10]
.sym 45146 $auto$alumacc.cc:474:replace_alu$4798.C[11]
.sym 45147 $auto$alumacc.cc:474:replace_alu$4798.C[12]
.sym 45148 $auto$alumacc.cc:474:replace_alu$4798.C[13]
.sym 45149 $auto$alumacc.cc:474:replace_alu$4798.C[14]
.sym 45150 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[15]
.sym 45223 $false
.sym 45224 inst_dout_eventdata.bram_send_countdown[8]
.sym 45225 $false
.sym 45226 $auto$alumacc.cc:474:replace_alu$4798.C[8]
.sym 45229 $abc$45565$auto$ice40_ffinit.cc:141:execute$44933
.sym 45230 $abc$45565$new_n2055_
.sym 45231 $abc$45565$new_n2074_
.sym 45232 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[5]
.sym 45235 $false
.sym 45236 inst_dout_eventdata.bram_send_countdown[7]
.sym 45237 $false
.sym 45238 $auto$alumacc.cc:474:replace_alu$4798.C[7]
.sym 45241 $abc$45565$new_n2055_
.sym 45242 waveform_transfer_num[7]
.sym 45243 $abc$45565$new_n2074_
.sym 45244 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[7]
.sym 45247 $abc$45565$new_n2055_
.sym 45248 waveform_transfer_num[3]
.sym 45249 $abc$45565$new_n2074_
.sym 45250 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[3]
.sym 45253 $abc$45565$new_n2074_
.sym 45254 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[8]
.sym 45255 $abc$45565$new_n2076_
.sym 45256 inst_dout_eventdata.bram_send_countdown[8]
.sym 45259 $abc$45565$new_n2076_
.sym 45260 inst_dout_eventdata.bram_send_countdown[7]
.sym 45261 $abc$45565$new_n2167_
.sym 45262 $false
.sym 45263 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432
.sym 45264 SCLK$2$2
.sym 45265 $false
.sym 45266 $abc$45565$auto$simplemap.cc:168:logic_reduce$10579[2]_new_inv_
.sym 45267 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[9]
.sym 45268 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[11]
.sym 45269 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[10]
.sym 45270 inst_dout_eventdata.bram_send_countdown[11]
.sym 45271 inst_dout_eventdata.bram_send_countdown[10]
.sym 45272 inst_dout_eventdata.bram_send_countdown[9]
.sym 45340 $abc$45565$new_n2055_
.sym 45341 waveform_transfer_num[4]
.sym 45342 $abc$45565$new_n2074_
.sym 45343 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[4]
.sym 45352 $false
.sym 45353 inst_dout_eventdata.bram_send_countdown[6]
.sym 45354 $false
.sym 45355 $auto$alumacc.cc:474:replace_alu$4798.C[6]
.sym 45358 $abc$45565$new_n2055_
.sym 45359 waveform_transfer_num[6]
.sym 45360 $abc$45565$new_n2074_
.sym 45361 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[6]
.sym 45370 $abc$45565$new_n2076_
.sym 45371 inst_dout_eventdata.bram_send_countdown[4]
.sym 45372 $abc$45565$new_n2173_
.sym 45373 $false
.sym 45376 $abc$45565$new_n2076_
.sym 45377 inst_dout_eventdata.bram_send_countdown[6]
.sym 45378 $abc$45565$new_n2169_
.sym 45379 $false
.sym 45386 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432
.sym 45387 SCLK$2$2
.sym 45388 $false
.sym 45390 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[0]
.sym 45394 $abc$45565$new_n2177_
.sym 45396 inst_dout_eventdata.bram_send_countdown[0]
.sym 45514 $abc$45565$new_n2375_
.sym 45628 command_body_lsb[0]
.sym 45629 $false
.sym 45630 $false
.sym 45631 $false
.sym 45632 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585
.sym 45633 SCLK$2$2
.sym 45634 $false
.sym 45639 $abc$45565$new_n2371_
.sym 45739 command_body_lsb[4]
.sym 45740 $false
.sym 45741 $false
.sym 45742 $false
.sym 45745 $abc$45565$auto$ice40_ffinit.cc:140:execute$44932
.sym 45746 $false
.sym 45747 $false
.sym 45748 $false
.sym 45755 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585
.sym 45756 SCLK$2$2
.sym 45757 $false
.sym 45758 $abc$45565$new_n2373_
.sym 45759 $abc$45565$new_n2388_
.sym 45760 $abc$45565$new_n2390_
.sym 45761 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[0]
.sym 45762 peak[5]
.sym 45763 peak[13]
.sym 45764 peak[4]
.sym 45844 $abc$45565$auto$alumacc.cc:491:replace_alu$4614[15]
.sym 45845 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_
.sym 45846 $false
.sym 45847 $false
.sym 45856 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$34142[1]_new_inv_
.sym 45857 $abc$45565$auto$alumacc.cc:491:replace_alu$4614[15]
.sym 45858 $abc$45565$new_n1991_
.sym 45859 $false
.sym 45881 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[5]
.sym 45882 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[4]
.sym 45883 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[6]
.sym 45884 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[2]
.sym 45885 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[13]
.sym 45886 peak[2]
.sym 45888 peak[9]
.sym 45955 peak[9]
.sym 45956 $false
.sym 45957 $false
.sym 45958 $false
.sym 45979 command_body_lsb[2]
.sym 45980 $false
.sym 45981 $false
.sym 45982 $false
.sym 46001 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$30585
.sym 46002 SCLK$2$2
.sym 46003 $false
.sym 46237 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 46238 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 46239 $false
.sym 46240 $false
.sym 46250 $abc$45565$auto$alumacc.cc:491:replace_alu$4614[15]
.sym 46253 $abc$45565$new_n2376_
.sym 46254 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[12]
.sym 46256 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[14]
.sym 46257 peak[12]
.sym 46324 trigger_threshold[15]
.sym 46325 $false
.sym 46326 $false
.sym 46327 $false
.sym 46330 trigger_threshold[15]
.sym 46331 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[15]
.sym 46332 trigger_threshold[8]
.sym 46333 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[8]
.sym 46336 trigger_threshold[13]
.sym 46337 $false
.sym 46338 $false
.sym 46339 $false
.sym 46342 trigger_threshold[8]
.sym 46343 $false
.sym 46344 $false
.sym 46345 $false
.sym 46360 $abc$45565$auto$alumacc.cc:474:replace_alu$4644.AA[13]
.sym 46361 trigger_threshold[13]
.sym 46362 $abc$45565$new_n3478_
.sym 46363 $false
.sym 46373 $abc$45565$new_n2377_
.sym 46374 $abc$45565$new_n2389_
.sym 46377 $abc$45565$new_n2372_
.sym 46503 my_uart.rx_data[7]
.sym 46693 $abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_
.sym 46694 RSTn_i$2
.sym 46695 $false
.sym 46696 $false
.sym 46699 cmd_state[2]
.sym 46700 cmd_state[3]
.sym 46701 $false
.sym 46702 $false
.sym 46705 $false
.sym 46706 $false
.sym 46707 $false
.sym 46708 $false
.sym 46711 $false
.sym 46712 $false
.sym 46713 $false
.sym 46714 $false
.sym 46723 cmd_state[1]
.sym 46724 $abc$45565$my_uart.received_new_
.sym 46725 cmd_state[0]
.sym 46726 $abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_
.sym 46735 $abc$45565$my_uart.received_new_
.sym 46736 cmd_state[1]
.sym 46737 cmd_state[0]
.sym 46738 $abc$45565$auto$simplemap.cc:168:logic_reduce$4925[1]_new_inv_
.sym 46739 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$34086
.sym 46740 SCLK$2$2
.sym 46741 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 47112 $abc$45565$new_n3637_
.sym 47114 $abc$45565$new_n3635_
.sym 47115 $abc$45565$new_n3633_
.sym 47116 hist_address[9]
.sym 47117 hist_address[10]
.sym 47118 hist_address[12]
.sym 47191 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[12]
.sym 47192 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 47193 raw_hist_address[13]
.sym 47194 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 47209 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[10]
.sym 47210 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 47211 raw_hist_address[11]
.sym 47212 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 47221 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[11]
.sym 47222 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 47223 raw_hist_address[12]
.sym 47224 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 47236 $auto$alumacc.cc:474:replace_alu$4733.C[7]
.sym 47237 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[8]
.sym 47238 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[9]
.sym 47239 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[10]
.sym 47240 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[11]
.sym 47241 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[12]
.sym 47270 $true
.sym 47307 raw_hist_address[8]$2
.sym 47308 $false
.sym 47309 raw_hist_address[8]
.sym 47310 $false
.sym 47311 $false
.sym 47313 $auto$alumacc.cc:474:replace_alu$4727.C[8]
.sym 47315 $false
.sym 47316 raw_hist_address[9]
.sym 47319 $auto$alumacc.cc:474:replace_alu$4727.C[9]
.sym 47320 $false
.sym 47321 $false
.sym 47322 raw_hist_address[10]
.sym 47323 $auto$alumacc.cc:474:replace_alu$4727.C[8]
.sym 47325 $auto$alumacc.cc:474:replace_alu$4727.C[10]
.sym 47326 $false
.sym 47327 $false
.sym 47328 raw_hist_address[11]
.sym 47329 $auto$alumacc.cc:474:replace_alu$4727.C[9]
.sym 47331 $auto$alumacc.cc:474:replace_alu$4727.C[11]
.sym 47332 $false
.sym 47333 $false
.sym 47334 raw_hist_address[12]
.sym 47335 $auto$alumacc.cc:474:replace_alu$4727.C[10]
.sym 47337 $auto$alumacc.cc:474:replace_alu$4727.C[12]
.sym 47338 $false
.sym 47339 $false
.sym 47340 raw_hist_address[13]
.sym 47341 $auto$alumacc.cc:474:replace_alu$4727.C[11]
.sym 47343 $auto$alumacc.cc:474:replace_alu$4727.C[13]
.sym 47344 $false
.sym 47345 $false
.sym 47346 raw_hist_address[14]
.sym 47347 $auto$alumacc.cc:474:replace_alu$4727.C[12]
.sym 47349 $auto$alumacc.cc:474:replace_alu$4727.C[14]
.sym 47350 $false
.sym 47351 $false
.sym 47352 raw_hist_address[15]
.sym 47353 $auto$alumacc.cc:474:replace_alu$4727.C[13]
.sym 47357 $abc$45565$procmux$3180_Y[12]_new_inv_
.sym 47358 $abc$45565$new_n3631_
.sym 47359 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[7]
.sym 47360 $abc$45565$new_n3629_
.sym 47361 $abc$45565$new_n4018_
.sym 47362 hist_address[8]
.sym 47363 hist_address[13]
.sym 47364 hist_address[6]
.sym 47431 $false
.sym 47432 $false
.sym 47433 $false
.sym 47434 $auto$alumacc.cc:474:replace_alu$4727.C[14]
.sym 47437 raw_hist_address[9]
.sym 47438 raw_hist_address[8]
.sym 47439 $abc$45565$new_n3438_
.sym 47440 $abc$45565$auto$alumacc.cc:491:replace_alu$4696[15]
.sym 47455 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[13]
.sym 47456 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 47457 raw_hist_address[14]
.sym 47458 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 47482 $abc$45565$new_n3634_
.sym 47483 $abc$45565$new_n3638_
.sym 47487 $abc$45565$new_n3630_
.sym 47554 $abc$45565$new_n3438_
.sym 47555 raw_hist_address[8]
.sym 47556 raw_hist_address[9]
.sym 47557 $abc$45565$auto$alumacc.cc:491:replace_alu$4683[15]
.sym 47566 raw_hist_address[8]
.sym 47567 raw_hist_address[9]
.sym 47568 $false
.sym 47569 $false
.sym 47584 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[7]_new_inv_
.sym 47585 $abc$45565$new_n4016_
.sym 47586 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 47587 $false
.sym 47590 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[7]_new_inv_
.sym 47591 $abc$45565$auto$alumacc.cc:491:replace_alu$4683[15]
.sym 47592 $false
.sym 47593 $false
.sym 47605 $auto$alumacc.cc:474:replace_alu$4730.C[7]
.sym 47606 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[8]
.sym 47607 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[9]
.sym 47608 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[10]
.sym 47609 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[11]
.sym 47610 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[12]
.sym 47726 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[13]
.sym 48605 $abc$45565$techmap\my_uart.$1\rx_countdown[5:0][2]_new_inv_
.sym 48606 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][5]_new_inv_
.sym 48609 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[2]
.sym 48611 my_uart.rx_countdown[5]
.sym 48641 $true
.sym 48678 my_uart.rx_countdown[0]$2
.sym 48679 $false
.sym 48680 my_uart.rx_countdown[0]
.sym 48681 $false
.sym 48682 $false
.sym 48684 $auto$alumacc.cc:474:replace_alu$4825.C[2]$2
.sym 48686 my_uart.rx_countdown[1]
.sym 48687 $true$2
.sym 48690 $auto$alumacc.cc:474:replace_alu$4825.C[3]$2
.sym 48692 my_uart.rx_countdown[2]
.sym 48693 $true$2
.sym 48694 $auto$alumacc.cc:474:replace_alu$4825.C[2]$2
.sym 48696 $auto$alumacc.cc:474:replace_alu$4825.C[4]$2
.sym 48698 my_uart.rx_countdown[3]
.sym 48699 $true$2
.sym 48700 $auto$alumacc.cc:474:replace_alu$4825.C[3]$2
.sym 48702 $auto$alumacc.cc:474:replace_alu$4825.C[5]
.sym 48704 my_uart.rx_countdown[4]
.sym 48705 $true$2
.sym 48706 $auto$alumacc.cc:474:replace_alu$4825.C[4]$2
.sym 48709 $false
.sym 48710 my_uart.rx_countdown[5]
.sym 48711 $false
.sym 48712 $auto$alumacc.cc:474:replace_alu$4825.C[5]
.sym 48715 $false
.sym 48716 my_uart.rx_countdown[4]
.sym 48717 $false
.sym 48718 $auto$alumacc.cc:474:replace_alu$4825.C[4]
.sym 48721 my_uart.rx_countdown[4]
.sym 48722 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[4]
.sym 48723 $abc$45565$new_n1972_
.sym 48724 $false
.sym 48730 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][1]_new_
.sym 48731 $abc$45565$new_n2086_
.sym 48732 my_uart.rx_countdown[1]
.sym 48733 my_uart.rx_countdown[2]
.sym 48802 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][4]_new_inv_
.sym 48803 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][3]_new_inv_
.sym 48804 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][0]_new_inv_
.sym 48805 $false
.sym 48808 $false
.sym 48809 my_uart.rx_countdown[0]
.sym 48810 $false
.sym 48811 $false
.sym 48814 my_uart.rx_countdown[3]
.sym 48815 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[3]
.sym 48816 $abc$45565$new_n1972_
.sym 48817 $false
.sym 48820 my_uart.rx_countdown[0]
.sym 48821 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[0]
.sym 48822 $abc$45565$new_n1972_
.sym 48823 $false
.sym 48826 $false
.sym 48827 my_uart.rx_countdown[3]
.sym 48828 $false
.sym 48829 $auto$alumacc.cc:474:replace_alu$4825.C[3]
.sym 48832 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][4]_new_inv_
.sym 48833 $abc$45565$new_n3577_
.sym 48834 $false
.sym 48835 $false
.sym 48838 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][0]_new_inv_
.sym 48839 $abc$45565$new_n3577_
.sym 48840 $false
.sym 48841 $false
.sym 48844 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][3]_new_inv_
.sym 48845 $abc$45565$new_n3577_
.sym 48846 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13007[0]_new_
.sym 48847 $false
.sym 48848 $true
.sym 48849 SCLK$2$2
.sym 48850 $false
.sym 48853 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13007[0]_new_
.sym 48855 $abc$45565$new_n3577_
.sym 48857 $abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.sym 49054 trig2
.sym 49055 trig
.sym 49056 $false
.sym 49057 $false
.sym 49078 trig
.sym 49079 $false
.sym 49080 $false
.sym 49081 $false
.sym 49094 $true
.sym 49095 SCLK$2$2
.sym 49096 $false
.sym 49097 $abc$45565$new_n1981_
.sym 49098 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[2]
.sym 49099 $abc$45565$new_n2499_
.sym 49100 inst_dout_eventdata.bram_send_countdown[1]
.sym 49102 $abc$45565$auto$simplemap.cc:168:logic_reduce$10579[0]_new_inv_
.sym 49103 $abc$45565$my_uart.received_new_
.sym 49104 $abc$45565$new_n3957_
.sym 49133 $true
.sym 49170 inst_dout_eventdata.bram_send_countdown[0]$2
.sym 49171 $false
.sym 49172 inst_dout_eventdata.bram_send_countdown[0]
.sym 49173 $false
.sym 49174 $false
.sym 49176 $auto$alumacc.cc:474:replace_alu$4798.C[2]$2
.sym 49178 inst_dout_eventdata.bram_send_countdown[1]
.sym 49179 $true$2
.sym 49182 $auto$alumacc.cc:474:replace_alu$4798.C[3]$2
.sym 49184 inst_dout_eventdata.bram_send_countdown[2]
.sym 49185 $true$2
.sym 49186 $auto$alumacc.cc:474:replace_alu$4798.C[2]$2
.sym 49188 $auto$alumacc.cc:474:replace_alu$4798.C[4]$2
.sym 49190 inst_dout_eventdata.bram_send_countdown[3]
.sym 49191 $true$2
.sym 49192 $auto$alumacc.cc:474:replace_alu$4798.C[3]$2
.sym 49194 $auto$alumacc.cc:474:replace_alu$4798.C[5]$2
.sym 49196 inst_dout_eventdata.bram_send_countdown[4]
.sym 49197 $true$2
.sym 49198 $auto$alumacc.cc:474:replace_alu$4798.C[4]$2
.sym 49200 $auto$alumacc.cc:474:replace_alu$4798.C[6]$2
.sym 49202 inst_dout_eventdata.bram_send_countdown[5]
.sym 49203 $true$2
.sym 49204 $auto$alumacc.cc:474:replace_alu$4798.C[5]$2
.sym 49206 $auto$alumacc.cc:474:replace_alu$4798.C[7]$2
.sym 49208 inst_dout_eventdata.bram_send_countdown[6]
.sym 49209 $true$2
.sym 49210 $auto$alumacc.cc:474:replace_alu$4798.C[6]$2
.sym 49212 $auto$alumacc.cc:474:replace_alu$4798.C[8]$2
.sym 49214 inst_dout_eventdata.bram_send_countdown[7]
.sym 49215 $true$2
.sym 49216 $auto$alumacc.cc:474:replace_alu$4798.C[7]$2
.sym 49220 $abc$45565$auto$simplemap.cc:168:logic_reduce$10579[3]_new_inv_
.sym 49221 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[13]
.sym 49222 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[14]
.sym 49223 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[12]
.sym 49224 inst_dout_eventdata.bram_send_countdown[12]
.sym 49225 inst_dout_eventdata.bram_send_countdown[13]
.sym 49226 inst_dout_eventdata.bram_send_countdown[14]
.sym 49227 inst_dout_eventdata.bram_send_countdown[15]
.sym 49256 $auto$alumacc.cc:474:replace_alu$4798.C[8]$2
.sym 49293 $auto$alumacc.cc:474:replace_alu$4798.C[9]$2
.sym 49295 inst_dout_eventdata.bram_send_countdown[8]
.sym 49296 $true$2
.sym 49297 $auto$alumacc.cc:474:replace_alu$4798.C[8]$2
.sym 49299 $auto$alumacc.cc:474:replace_alu$4798.C[10]$2
.sym 49301 inst_dout_eventdata.bram_send_countdown[9]
.sym 49302 $true$2
.sym 49303 $auto$alumacc.cc:474:replace_alu$4798.C[9]$2
.sym 49305 $auto$alumacc.cc:474:replace_alu$4798.C[11]$2
.sym 49307 inst_dout_eventdata.bram_send_countdown[10]
.sym 49308 $true$2
.sym 49309 $auto$alumacc.cc:474:replace_alu$4798.C[10]$2
.sym 49311 $auto$alumacc.cc:474:replace_alu$4798.C[12]$2
.sym 49313 inst_dout_eventdata.bram_send_countdown[11]
.sym 49314 $true$2
.sym 49315 $auto$alumacc.cc:474:replace_alu$4798.C[11]$2
.sym 49317 $auto$alumacc.cc:474:replace_alu$4798.C[13]$2
.sym 49319 inst_dout_eventdata.bram_send_countdown[12]
.sym 49320 $true$2
.sym 49321 $auto$alumacc.cc:474:replace_alu$4798.C[12]$2
.sym 49323 $auto$alumacc.cc:474:replace_alu$4798.C[14]$2
.sym 49325 inst_dout_eventdata.bram_send_countdown[13]
.sym 49326 $true$2
.sym 49327 $auto$alumacc.cc:474:replace_alu$4798.C[13]$2
.sym 49329 $auto$alumacc.cc:474:replace_alu$4798.C[15]
.sym 49331 inst_dout_eventdata.bram_send_countdown[14]
.sym 49332 $true$2
.sym 49333 $auto$alumacc.cc:474:replace_alu$4798.C[14]$2
.sym 49336 $false
.sym 49337 inst_dout_eventdata.bram_send_countdown[15]
.sym 49338 $false
.sym 49339 $auto$alumacc.cc:474:replace_alu$4798.C[15]
.sym 49348 $abc$45565$new_n2060_
.sym 49349 $abc$45565$new_n2175_
.sym 49350 inst_dout_eventdata.bram_send_countdown[2]
.sym 49417 inst_dout_eventdata.bram_send_countdown[8]
.sym 49418 inst_dout_eventdata.bram_send_countdown[9]
.sym 49419 inst_dout_eventdata.bram_send_countdown[10]
.sym 49420 inst_dout_eventdata.bram_send_countdown[11]
.sym 49423 $false
.sym 49424 inst_dout_eventdata.bram_send_countdown[9]
.sym 49425 $false
.sym 49426 $auto$alumacc.cc:474:replace_alu$4798.C[9]
.sym 49429 $false
.sym 49430 inst_dout_eventdata.bram_send_countdown[11]
.sym 49431 $false
.sym 49432 $auto$alumacc.cc:474:replace_alu$4798.C[11]
.sym 49435 $false
.sym 49436 inst_dout_eventdata.bram_send_countdown[10]
.sym 49437 $false
.sym 49438 $auto$alumacc.cc:474:replace_alu$4798.C[10]
.sym 49441 $abc$45565$new_n2074_
.sym 49442 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[11]
.sym 49443 $abc$45565$new_n2076_
.sym 49444 inst_dout_eventdata.bram_send_countdown[11]
.sym 49447 $abc$45565$new_n2074_
.sym 49448 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[10]
.sym 49449 $abc$45565$new_n2076_
.sym 49450 inst_dout_eventdata.bram_send_countdown[10]
.sym 49453 $abc$45565$new_n2074_
.sym 49454 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[9]
.sym 49455 $abc$45565$new_n2076_
.sym 49456 inst_dout_eventdata.bram_send_countdown[9]
.sym 49463 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432
.sym 49464 SCLK$2$2
.sym 49465 $false
.sym 49467 $abc$45565$new_n2054_
.sym 49468 $abc$45565$new_n2067_
.sym 49469 $abc$45565$new_n2076_
.sym 49470 $abc$45565$new_n2066_
.sym 49471 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432
.sym 49472 $abc$45565$new_n2055_
.sym 49473 $abc$45565$auto$ice40_ffinit.cc:141:execute$45065
.sym 49546 $false
.sym 49547 inst_dout_eventdata.bram_send_countdown[0]
.sym 49548 $false
.sym 49549 $false
.sym 49570 $abc$45565$new_n2055_
.sym 49571 waveform_transfer_num[0]
.sym 49572 $abc$45565$new_n2074_
.sym 49573 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[0]
.sym 49582 $abc$45565$new_n2076_
.sym 49583 inst_dout_eventdata.bram_send_countdown[0]
.sym 49584 $abc$45565$new_n2177_
.sym 49585 $false
.sym 49586 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432
.sym 49587 SCLK$2$2
.sym 49588 $false
.sym 49589 $abc$45565$new_n2469_
.sym 49590 $abc$45565$new_n2392_
.sym 49591 $abc$45565$new_n2366_
.sym 49592 $abc$45565$new_n2379_
.sym 49593 $abc$45565$new_n2383_
.sym 49594 $abc$45565$new_n2352_
.sym 49595 inst_dout_eventdata.tx_data_tmp_2byte[10]
.sym 49596 inst_dout_eventdata.tx_data_tmp_2byte[11]
.sym 49675 $abc$45565$new_n2353_
.sym 49676 inst_dout_eventdata.vdata[12]
.sym 49677 $abc$45565$new_n2376_
.sym 49678 $abc$45565$new_n2068_
.sym 49712 $abc$45565$new_n2434_
.sym 49714 $abc$45565$new_n2431_
.sym 49715 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[4]_new_
.sym 49716 $abc$45565$new_n2429_
.sym 49717 $abc$45565$new_n2470_
.sym 49718 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[4]_new_
.sym 49719 inst_dout_eventdata.tx_data_tmp_2byte[4]
.sym 49810 inst_dout_eventdata.vdata[13]
.sym 49811 $abc$45565$new_n2353_
.sym 49812 $abc$45565$new_n2373_
.sym 49813 $abc$45565$new_n2372_
.sym 49835 $abc$45565$new_n2411_
.sym 49836 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[6]_new_
.sym 49837 $abc$45565$new_n2432_
.sym 49839 $abc$45565$new_n2414_
.sym 49840 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[6]_new_
.sym 49841 $abc$45565$new_n2402_
.sym 49842 peak[0]
.sym 49909 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 49910 peak[13]
.sym 49911 $false
.sym 49912 $false
.sym 49915 inst_dout_eventdata.vdata[9]
.sym 49916 $abc$45565$new_n2353_
.sym 49917 $abc$45565$new_n2390_
.sym 49918 $abc$45565$new_n2389_
.sym 49921 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 49922 peak[9]
.sym 49923 $false
.sym 49924 $false
.sym 49927 peak[0]
.sym 49928 $false
.sym 49929 $false
.sym 49930 $false
.sym 49933 $abc$45565$new_n2646_
.sym 49934 ADC[5]
.sym 49935 $abc$45565$new_n2633_
.sym 49936 peak[5]
.sym 49939 $abc$45565$new_n2633_
.sym 49940 peak[13]
.sym 49941 $false
.sym 49942 $false
.sym 49945 $abc$45565$new_n2646_
.sym 49946 ADC[4]
.sym 49947 $abc$45565$new_n2633_
.sym 49948 peak[4]
.sym 49955 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209
.sym 49956 SCLK$2$2
.sym 49957 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 49958 $abc$45565$new_n2443_
.sym 49959 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[1]
.sym 49960 $abc$45565$new_n2442_
.sym 49961 $abc$45565$new_n2412_
.sym 49962 peak[7]
.sym 49963 peak[6]
.sym 49964 peak[1]
.sym 49965 peak[3]
.sym 50032 peak[5]
.sym 50033 $false
.sym 50034 $false
.sym 50035 $false
.sym 50038 peak[4]
.sym 50039 $false
.sym 50040 $false
.sym 50041 $false
.sym 50044 peak[6]
.sym 50045 $false
.sym 50046 $false
.sym 50047 $false
.sym 50050 peak[2]
.sym 50051 $false
.sym 50052 $false
.sym 50053 $false
.sym 50056 peak[13]
.sym 50057 $false
.sym 50058 $false
.sym 50059 $false
.sym 50062 $abc$45565$new_n2646_
.sym 50063 ADC[2]
.sym 50064 $abc$45565$new_n2633_
.sym 50065 peak[2]
.sym 50074 $abc$45565$new_n2646_
.sym 50075 ADC[9]
.sym 50076 $abc$45565$new_n2633_
.sym 50077 peak[9]
.sym 50078 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209
.sym 50079 SCLK$2$2
.sym 50080 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 50081 $abc$45565$new_n2356_
.sym 50082 $abc$45565$new_n2355_
.sym 50083 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[3]
.sym 50084 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[7]
.sym 50085 $abc$45565$new_n2380_
.sym 50086 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[15]
.sym 50087 peak[15]
.sym 50088 peak[11]
.sym 50117 $true
.sym 50154 $auto$alumacc.cc:474:replace_alu$4612.C[1]
.sym 50156 ADC[0]
.sym 50157 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[0]
.sym 50160 $auto$alumacc.cc:474:replace_alu$4612.C[2]
.sym 50162 ADC[1]
.sym 50163 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[1]
.sym 50166 $auto$alumacc.cc:474:replace_alu$4612.C[3]
.sym 50168 ADC[2]
.sym 50169 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[2]
.sym 50172 $auto$alumacc.cc:474:replace_alu$4612.C[4]
.sym 50174 ADC[3]
.sym 50175 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[3]
.sym 50178 $auto$alumacc.cc:474:replace_alu$4612.C[5]
.sym 50180 ADC[4]
.sym 50181 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[4]
.sym 50184 $auto$alumacc.cc:474:replace_alu$4612.C[6]
.sym 50186 ADC[5]
.sym 50187 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[5]
.sym 50190 $auto$alumacc.cc:474:replace_alu$4612.C[7]
.sym 50192 ADC[6]
.sym 50193 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[6]
.sym 50196 $auto$alumacc.cc:474:replace_alu$4612.C[8]
.sym 50198 ADC[7]
.sym 50199 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[7]
.sym 50204 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[11]
.sym 50205 $abc$45565$new_n2393_
.sym 50206 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[10]
.sym 50207 $abc$45565$new_n2384_
.sym 50208 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[8]
.sym 50209 peak[10]
.sym 50210 peak[8]
.sym 50240 $auto$alumacc.cc:474:replace_alu$4612.C[8]
.sym 50277 $auto$alumacc.cc:474:replace_alu$4612.C[9]
.sym 50279 ADC[8]
.sym 50280 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[8]
.sym 50283 $auto$alumacc.cc:474:replace_alu$4612.C[10]
.sym 50285 ADC[9]
.sym 50286 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[9]
.sym 50289 $auto$alumacc.cc:474:replace_alu$4612.C[11]
.sym 50291 ADC[10]
.sym 50292 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[10]
.sym 50295 $auto$alumacc.cc:474:replace_alu$4612.C[12]
.sym 50297 ADC[11]
.sym 50298 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[11]
.sym 50301 $auto$alumacc.cc:474:replace_alu$4612.C[13]
.sym 50303 $false
.sym 50304 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[12]
.sym 50307 $auto$alumacc.cc:474:replace_alu$4612.C[14]
.sym 50309 $false
.sym 50310 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[13]
.sym 50313 $auto$alumacc.cc:474:replace_alu$4612.C[15]
.sym 50315 $false
.sym 50316 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[14]
.sym 50319 $abc$45565$auto$alumacc.cc:491:replace_alu$4614[15]$2
.sym 50321 $false
.sym 50322 $abc$45565$auto$alumacc.cc:474:replace_alu$4612.BB[15]
.sym 50327 $abc$45565$new_n2367_
.sym 50332 peak[14]
.sym 50404 $abc$45565$auto$alumacc.cc:491:replace_alu$4614[15]$2
.sym 50419 peak[12]
.sym 50420 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 50421 $abc$45565$new_n2377_
.sym 50422 $false
.sym 50425 peak[12]
.sym 50426 $false
.sym 50427 $false
.sym 50428 $false
.sym 50437 peak[14]
.sym 50438 $false
.sym 50439 $false
.sym 50440 $false
.sym 50443 $abc$45565$new_n2633_
.sym 50444 peak[12]
.sym 50445 $false
.sym 50446 $false
.sym 50447 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209
.sym 50448 SCLK$2$2
.sym 50449 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 50450 $abc$45565$new_n2368_
.sym 50452 $abc$45565$new_n2381_
.sym 50454 $abc$45565$new_n2385_
.sym 50524 peak_hist[12]
.sym 50525 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 50526 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 50527 hist_address[12]
.sym 50530 peak_hist[9]
.sym 50531 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 50532 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 50533 hist_address[9]
.sym 50548 peak_hist[13]
.sym 50549 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 50550 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 50551 hist_address[13]
.sym 50573 $abc$45565$new_n2193_
.sym 50576 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[4]_new_inv_
.sym 50577 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[4]_new_inv_
.sym 50578 $abc$45565$auto$wreduce.cc:455:run$4503[4]
.sym 50580 inst_dout_eventdata.dout_countdown[4]
.sym 50689 RS232_RX_i$2
.sym 50690 $false
.sym 50691 $false
.sym 50692 $false
.sym 50693 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088
.sym 50694 SCLK$2$2
.sym 50695 $false
.sym 50696 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[2]_new_inv_
.sym 50697 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[2]_new_inv_
.sym 50700 $abc$45565$auto$wreduce.cc:455:run$4503[2]
.sym 50701 $abc$45565$new_n1967_
.sym 50702 $abc$45565$new_n2202_
.sym 50703 inst_dout_eventdata.dout_countdown[2]
.sym 50821 $abc$45565$new_n1949_
.sym 50823 $abc$45565$new_n1969_
.sym 50825 $abc$45565$auto$ice40_ffinit.cc:141:execute$44901
.sym 51188 hist_address[11]
.sym 51194 hist_address[15]
.sym 51195 hist_address[14]
.sym 51268 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[10]
.sym 51269 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[10]
.sym 51270 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 51271 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 51280 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[9]
.sym 51281 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 51282 raw_hist_address[10]
.sym 51283 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 51286 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[9]
.sym 51287 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[9]
.sym 51288 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 51289 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 51292 $abc$45565$new_n3633_
.sym 51293 $abc$45565$new_n3634_
.sym 51294 $abc$45565$new_n3635_
.sym 51295 $false
.sym 51298 $abc$45565$new_n3637_
.sym 51299 $abc$45565$new_n3638_
.sym 51300 $abc$45565$new_n3639_
.sym 51301 $false
.sym 51304 $abc$45565$new_n3436_
.sym 51305 $abc$45565$procmux$3180_Y[12]_new_inv_
.sym 51306 $abc$45565$new_n3646_
.sym 51307 $false
.sym 51308 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.sym 51309 SCLK$2$2
.sym 51310 $false
.sym 51313 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[7]
.sym 51314 $auto$alumacc.cc:474:replace_alu$4736.C[8]
.sym 51315 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[9]
.sym 51316 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[10]
.sym 51317 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[11]
.sym 51318 $abc$45565$new_n3641_
.sym 51347 $true
.sym 51384 raw_hist_address[9]$2
.sym 51385 $false
.sym 51386 raw_hist_address[9]
.sym 51387 $false
.sym 51388 $false
.sym 51390 $auto$alumacc.cc:474:replace_alu$4733.C[7]$2
.sym 51392 $true$2
.sym 51393 raw_hist_address[10]
.sym 51396 $auto$alumacc.cc:474:replace_alu$4733.C[8]
.sym 51398 $true$2
.sym 51399 raw_hist_address[11]
.sym 51400 $auto$alumacc.cc:474:replace_alu$4733.C[7]$2
.sym 51402 $auto$alumacc.cc:474:replace_alu$4733.C[9]
.sym 51403 $false
.sym 51404 $false
.sym 51405 raw_hist_address[12]
.sym 51406 $auto$alumacc.cc:474:replace_alu$4733.C[8]
.sym 51408 $auto$alumacc.cc:474:replace_alu$4733.C[10]
.sym 51409 $false
.sym 51410 $false
.sym 51411 raw_hist_address[13]
.sym 51412 $auto$alumacc.cc:474:replace_alu$4733.C[9]
.sym 51414 $auto$alumacc.cc:474:replace_alu$4733.C[11]
.sym 51415 $false
.sym 51416 $false
.sym 51417 raw_hist_address[14]
.sym 51418 $auto$alumacc.cc:474:replace_alu$4733.C[10]
.sym 51420 $auto$alumacc.cc:474:replace_alu$4733.C[12]
.sym 51421 $false
.sym 51422 $false
.sym 51423 raw_hist_address[15]
.sym 51424 $auto$alumacc.cc:474:replace_alu$4733.C[11]
.sym 51427 $false
.sym 51428 $false
.sym 51429 $false
.sym 51430 $auto$alumacc.cc:474:replace_alu$4733.C[12]
.sym 51434 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[1]_new_
.sym 51435 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 51436 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[8]
.sym 51437 $abc$45565$new_n3624_
.sym 51438 $abc$45565$new_n3626_
.sym 51441 hist_address[7]
.sym 51508 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 51509 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[12]
.sym 51510 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 51511 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[12]
.sym 51514 raw_hist_address[9]
.sym 51515 $abc$45565$auto$alumacc.cc:491:replace_alu$4696[15]
.sym 51516 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[1]_new_
.sym 51517 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[8]
.sym 51520 $false
.sym 51521 $false
.sym 51522 raw_hist_address[11]
.sym 51523 $auto$alumacc.cc:474:replace_alu$4733.C[7]
.sym 51526 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[8]
.sym 51527 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[8]
.sym 51528 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 51529 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 51532 $abc$45565$new_n4017_
.sym 51533 raw_hist_address[8]
.sym 51534 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 51535 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 51538 $abc$45565$new_n3629_
.sym 51539 $abc$45565$new_n3630_
.sym 51540 $abc$45565$new_n3631_
.sym 51541 $false
.sym 51544 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 51545 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 51546 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[13]
.sym 51547 $abc$45565$new_n3648_
.sym 51550 raw_hist_address[7]
.sym 51551 $abc$45565$auto$alumacc.cc:491:replace_alu$4696[15]
.sym 51552 $abc$45565$new_n4018_
.sym 51553 $false
.sym 51554 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.sym 51555 SCLK$2$2
.sym 51556 $false
.sym 51557 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[7]
.sym 51560 $abc$45565$new_n3642_
.sym 51643 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[9]
.sym 51644 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 51645 $abc$45565$new_n3436_
.sym 51646 $false
.sym 51649 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[10]
.sym 51650 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 51651 $abc$45565$new_n3436_
.sym 51652 $false
.sym 51673 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[8]
.sym 51674 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 51675 $abc$45565$new_n3436_
.sym 51676 $false
.sym 51716 $true
.sym 51753 raw_hist_address[8]$3
.sym 51754 $false
.sym 51755 raw_hist_address[8]
.sym 51756 $false
.sym 51757 $false
.sym 51759 $auto$alumacc.cc:474:replace_alu$4730.C[7]$2
.sym 51761 $false
.sym 51762 raw_hist_address[9]
.sym 51765 $auto$alumacc.cc:474:replace_alu$4730.C[8]
.sym 51767 $true$2
.sym 51768 raw_hist_address[10]
.sym 51769 $auto$alumacc.cc:474:replace_alu$4730.C[7]$2
.sym 51771 $auto$alumacc.cc:474:replace_alu$4730.C[9]
.sym 51772 $false
.sym 51773 $false
.sym 51774 raw_hist_address[11]
.sym 51775 $auto$alumacc.cc:474:replace_alu$4730.C[8]
.sym 51777 $auto$alumacc.cc:474:replace_alu$4730.C[10]
.sym 51778 $false
.sym 51779 $false
.sym 51780 raw_hist_address[12]
.sym 51781 $auto$alumacc.cc:474:replace_alu$4730.C[9]
.sym 51783 $auto$alumacc.cc:474:replace_alu$4730.C[11]
.sym 51784 $false
.sym 51785 $false
.sym 51786 raw_hist_address[13]
.sym 51787 $auto$alumacc.cc:474:replace_alu$4730.C[10]
.sym 51789 $auto$alumacc.cc:474:replace_alu$4730.C[12]
.sym 51790 $false
.sym 51791 $false
.sym 51792 raw_hist_address[14]
.sym 51793 $auto$alumacc.cc:474:replace_alu$4730.C[11]
.sym 51795 $auto$alumacc.cc:474:replace_alu$4730.C[13]
.sym 51796 $false
.sym 51797 $false
.sym 51798 raw_hist_address[15]
.sym 51799 $auto$alumacc.cc:474:replace_alu$4730.C[12]
.sym 51877 $false
.sym 51878 $false
.sym 51879 $false
.sym 51880 $auto$alumacc.cc:474:replace_alu$4730.C[13]
.sym 52369 CLK_i$2
.sym 52523 $abc$45565$new_n2032_
.sym 52526 my_uart.tx_clk_divider[0]
.sym 52528 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[0]
.sym 52530 $abc$45565$auto$ice40_ffinit.cc:141:execute$45045
.sym 52682 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[5]
.sym 52683 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[4]
.sym 52684 $abc$45565$new_n2033_
.sym 52685 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[6]
.sym 52686 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[3]
.sym 52687 my_uart.tx_clk_divider[4]
.sym 52688 my_uart.tx_clk_divider[5]
.sym 52689 my_uart.tx_clk_divider[3]
.sym 52756 my_uart.rx_countdown[2]
.sym 52757 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[2]
.sym 52758 $abc$45565$new_n1972_
.sym 52759 $false
.sym 52762 my_uart.rx_countdown[5]
.sym 52763 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:93$2820_Y[5]
.sym 52764 $abc$45565$new_n1972_
.sym 52765 $false
.sym 52780 $false
.sym 52781 my_uart.rx_countdown[2]
.sym 52782 $false
.sym 52783 $auto$alumacc.cc:474:replace_alu$4825.C[2]
.sym 52792 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][5]_new_inv_
.sym 52793 $abc$45565$new_n3577_
.sym 52794 $false
.sym 52795 $false
.sym 52802 $true
.sym 52803 SCLK$2$2
.sym 52804 $false
.sym 52805 my_uart.tx_clk_divider[6]
.sym 52806 my_uart.tx_clk_divider[1]
.sym 52807 $abc$45565$auto$simplemap.cc:309:simplemap_lut$20094_new_inv_
.sym 52809 $abc$45565$new_n2031_
.sym 52810 $abc$45565$auto$ice40_ffinit.cc:141:execute$45049
.sym 52812 $abc$45565$auto$ice40_ffinit.cc:141:execute$45041
.sym 52891 my_uart.rx_countdown[0]
.sym 52892 $abc$45565$new_n1972_
.sym 52893 my_uart.rx_countdown[1]
.sym 52894 $false
.sym 52897 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][1]_new_
.sym 52898 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][5]_new_inv_
.sym 52899 $abc$45565$techmap\my_uart.$1\rx_countdown[5:0][2]_new_inv_
.sym 52900 $false
.sym 52903 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13007[0]_new_
.sym 52904 $abc$45565$techmap\my_uart.$6\rx_countdown[5:0][1]_new_
.sym 52905 $abc$45565$techmap$techmap\my_uart.$procmux$4323.$and$/usr/local/bin/../share/yosys/techmap.v:434$8651_Y[0]_new_
.sym 52906 $false
.sym 52909 $abc$45565$techmap\my_uart.$1\rx_countdown[5:0][2]_new_inv_
.sym 52910 $abc$45565$new_n3577_
.sym 52911 $abc$45565$new_n3581_
.sym 52912 $false
.sym 52925 $true
.sym 52926 SCLK$2$2
.sym 52927 $false
.sym 53014 my_uart.recv_state[1]
.sym 53015 my_uart.recv_state[0]
.sym 53016 my_uart.recv_state[2]
.sym 53017 $false
.sym 53026 RS232_RX_i$2
.sym 53027 my_uart.recv_state[1]
.sym 53028 my_uart.recv_state[2]
.sym 53029 my_uart.recv_state[0]
.sym 53038 my_uart.recv_state[0]
.sym 53039 my_uart.recv_state[1]
.sym 53040 my_uart.recv_state[2]
.sym 53041 RS232_RX_i$2
.sym 53051 $abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.sym 53055 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_
.sym 53056 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132
.sym 53057 $abc$45565$new_n3581_
.sym 53058 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_
.sym 53174 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13011[0]_new_inv_
.sym 53176 $abc$45565$new_n2500_
.sym 53177 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41225
.sym 53178 $abc$45565$new_n2080_
.sym 53179 my_uart.recv_state[2]
.sym 53180 my_uart.recv_state[1]
.sym 53181 my_uart.recv_state[0]
.sym 53248 $abc$45565$auto$simplemap.cc:168:logic_reduce$10579[1]_new_inv_
.sym 53249 $abc$45565$auto$simplemap.cc:168:logic_reduce$10579[0]_new_inv_
.sym 53250 $false
.sym 53251 $false
.sym 53254 $false
.sym 53255 inst_dout_eventdata.bram_send_countdown[2]
.sym 53256 $false
.sym 53257 $auto$alumacc.cc:474:replace_alu$4798.C[2]
.sym 53260 $abc$45565$new_n2086_
.sym 53261 $abc$45565$new_n2082_
.sym 53262 my_uart.recv_state[0]
.sym 53263 $false
.sym 53266 $abc$45565$auto$ice40_ffinit.cc:141:execute$45065
.sym 53267 $false
.sym 53268 $false
.sym 53269 $false
.sym 53278 inst_dout_eventdata.bram_send_countdown[0]
.sym 53279 inst_dout_eventdata.bram_send_countdown[2]
.sym 53280 $abc$45565$auto$ice40_ffinit.cc:141:execute$45065
.sym 53281 $abc$45565$auto$ice40_ffinit.cc:141:execute$45069
.sym 53284 my_uart.recv_state[0]
.sym 53285 my_uart.recv_state[1]
.sym 53286 my_uart.recv_state[2]
.sym 53287 $false
.sym 53290 $abc$45565$new_n2499_
.sym 53291 RS232_RX_i$2
.sym 53292 my_uart.recv_state[1]
.sym 53293 my_uart.recv_state[0]
.sym 53298 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41088
.sym 53301 $abc$45565$new_n2494_
.sym 53371 inst_dout_eventdata.bram_send_countdown[12]
.sym 53372 inst_dout_eventdata.bram_send_countdown[13]
.sym 53373 inst_dout_eventdata.bram_send_countdown[14]
.sym 53374 inst_dout_eventdata.bram_send_countdown[15]
.sym 53377 $false
.sym 53378 inst_dout_eventdata.bram_send_countdown[13]
.sym 53379 $false
.sym 53380 $auto$alumacc.cc:474:replace_alu$4798.C[13]
.sym 53383 $false
.sym 53384 inst_dout_eventdata.bram_send_countdown[14]
.sym 53385 $false
.sym 53386 $auto$alumacc.cc:474:replace_alu$4798.C[14]
.sym 53389 $false
.sym 53390 inst_dout_eventdata.bram_send_countdown[12]
.sym 53391 $false
.sym 53392 $auto$alumacc.cc:474:replace_alu$4798.C[12]
.sym 53395 $abc$45565$new_n2074_
.sym 53396 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[12]
.sym 53397 $abc$45565$new_n2076_
.sym 53398 inst_dout_eventdata.bram_send_countdown[12]
.sym 53401 $abc$45565$new_n2074_
.sym 53402 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[13]
.sym 53403 $abc$45565$new_n2076_
.sym 53404 inst_dout_eventdata.bram_send_countdown[13]
.sym 53407 $abc$45565$new_n2074_
.sym 53408 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[14]
.sym 53409 $abc$45565$new_n2076_
.sym 53410 inst_dout_eventdata.bram_send_countdown[14]
.sym 53413 $abc$45565$new_n2074_
.sym 53414 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[15]
.sym 53415 $abc$45565$new_n2076_
.sym 53416 inst_dout_eventdata.bram_send_countdown[15]
.sym 53417 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432
.sym 53418 SCLK$2$2
.sym 53419 $false
.sym 53524 $abc$45565$new_n1981_
.sym 53525 $abc$45565$auto$simplemap.cc:168:logic_reduce$10579[3]_new_inv_
.sym 53526 $abc$45565$auto$simplemap.cc:168:logic_reduce$10579[2]_new_inv_
.sym 53527 $false
.sym 53530 $abc$45565$new_n2055_
.sym 53531 waveform_transfer_num[2]
.sym 53532 $abc$45565$new_n2074_
.sym 53533 $abc$45565$techmap\inst_dout_eventdata.$sub$dout_eventdata.v:229$71_Y[2]
.sym 53536 $abc$45565$new_n2076_
.sym 53537 inst_dout_eventdata.bram_send_countdown[2]
.sym 53538 $abc$45565$new_n2175_
.sym 53539 $false
.sym 53540 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432
.sym 53541 SCLK$2$2
.sym 53542 $false
.sym 53623 $abc$45565$auto$ice40_ffinit.cc:141:execute$45065
.sym 53624 $abc$45565$new_n2065_
.sym 53625 $abc$45565$new_n2055_
.sym 53626 waveform_transfer_num[1]
.sym 53629 $abc$45565$new_n2060_
.sym 53630 $abc$45565$new_n2068_
.sym 53631 $false
.sym 53632 $false
.sym 53635 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 53636 $abc$45565$new_n2067_
.sym 53637 $abc$45565$new_n2065_
.sym 53638 $false
.sym 53641 inst_dout_eventdata.bram_send_countdown[0]
.sym 53642 $abc$45565$new_n2067_
.sym 53643 $abc$45565$auto$ice40_ffinit.cc:141:execute$45065
.sym 53644 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 53647 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423
.sym 53648 RSTn_i$2
.sym 53649 $false
.sym 53650 $false
.sym 53653 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 53654 $abc$45565$new_n2060_
.sym 53655 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 53656 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 53659 $abc$45565$new_n2066_
.sym 53660 $abc$45565$new_n2054_
.sym 53661 $false
.sym 53662 $false
.sym 53663 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$43432
.sym 53664 SCLK$2$2
.sym 53665 $false
.sym 53666 $abc$45565$new_n2472_
.sym 53667 $abc$45565$new_n2436_
.sym 53668 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[0]_new_
.sym 53669 inst_dout_eventdata.tx_data_tmp_2byte[12]
.sym 53670 inst_dout_eventdata.tx_data_tmp_2byte[15]
.sym 53671 inst_dout_eventdata.tx_data_tmp_2byte[0]
.sym 53672 inst_dout_eventdata.tx_data_tmp_2byte[8]
.sym 53673 inst_dout_eventdata.tx_data_tmp_2byte[14]
.sym 53740 $abc$45565$new_n2420_
.sym 53741 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 53742 inst_dout_eventdata.vdata[0]
.sym 53743 $abc$45565$new_n2470_
.sym 53746 $abc$45565$new_n2353_
.sym 53747 inst_dout_eventdata.vdata[8]
.sym 53748 $abc$45565$new_n2393_
.sym 53749 $abc$45565$new_n2068_
.sym 53752 $abc$45565$new_n2353_
.sym 53753 inst_dout_eventdata.vdata[14]
.sym 53754 $abc$45565$new_n2367_
.sym 53755 $abc$45565$new_n2068_
.sym 53758 $abc$45565$new_n2353_
.sym 53759 inst_dout_eventdata.vdata[11]
.sym 53760 $abc$45565$new_n2380_
.sym 53761 $abc$45565$new_n2068_
.sym 53764 $abc$45565$new_n2353_
.sym 53765 inst_dout_eventdata.vdata[10]
.sym 53766 $abc$45565$new_n2384_
.sym 53767 $abc$45565$new_n2068_
.sym 53770 $abc$45565$new_n2353_
.sym 53771 inst_dout_eventdata.vdata[15]
.sym 53772 $abc$45565$new_n2355_
.sym 53773 $abc$45565$new_n2068_
.sym 53776 inst_dout_eventdata.tx_data_tmp_2byte[10]
.sym 53777 $abc$45565$new_n2360_
.sym 53778 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 53779 $abc$45565$new_n2383_
.sym 53782 inst_dout_eventdata.tx_data_tmp_2byte[11]
.sym 53783 $abc$45565$new_n2360_
.sym 53784 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 53785 $abc$45565$new_n2379_
.sym 53786 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258
.sym 53787 SCLK$2$2
.sym 53788 $false
.sym 53789 $abc$45565$new_n2458_
.sym 53790 $abc$45565$new_n2438_
.sym 53791 $abc$45565$new_n2370_
.sym 53792 $abc$45565$new_n2416_
.sym 53793 $abc$45565$new_n2471_
.sym 53794 $abc$45565$new_n2407_
.sym 53795 $abc$45565$new_n2427_
.sym 53796 inst_dout_eventdata.tx_data_tmp_2byte[13]
.sym 53863 $abc$45565$new_n2363_
.sym 53864 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 53865 inst_dout_eventdata.tx_data_tmp_2byte[4]
.sym 53866 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[4]_new_
.sym 53875 $abc$45565$new_n2364_
.sym 53876 $abc$45565$new_n2432_
.sym 53877 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[4]_new_
.sym 53878 $abc$45565$new_n2434_
.sym 53881 inst_dout_eventdata.tx_data_tmp_2byte[4]
.sym 53882 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 53883 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 53884 $false
.sym 53887 $abc$45565$new_n2430_
.sym 53888 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 53889 $abc$45565$new_n2420_
.sym 53890 inst_dout_eventdata.vdata[4]
.sym 53893 $abc$45565$new_n2402_
.sym 53894 peak[0]
.sym 53895 $abc$45565$new_n2471_
.sym 53896 $abc$45565$new_n2364_
.sym 53899 inst_dout_eventdata.tx_data_tmp_2byte[4]
.sym 53900 waveform_transfer_num[4]
.sym 53901 $abc$45565$new_n2068_
.sym 53902 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 53905 $abc$45565$new_n2436_
.sym 53906 $abc$45565$new_n2429_
.sym 53907 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 53908 $abc$45565$new_n2431_
.sym 53909 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258
.sym 53910 SCLK$2$2
.sym 53911 $false
.sym 53912 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[1]_new_
.sym 53913 $abc$45565$new_n2460_
.sym 53914 $abc$45565$new_n2387_
.sym 53915 $abc$45565$new_n3952_
.sym 53916 inst_dout_eventdata.tx_data_tmp_2byte[6]
.sym 53917 inst_dout_eventdata.tx_data_tmp_2byte[1]
.sym 53918 inst_dout_eventdata.tx_data_tmp_2byte[9]
.sym 53919 inst_dout_eventdata.tx_data_tmp_2byte[3]
.sym 53986 $abc$45565$new_n2364_
.sym 53987 $abc$45565$new_n2412_
.sym 53988 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[6]_new_
.sym 53989 $abc$45565$new_n2414_
.sym 53992 inst_dout_eventdata.tx_data_tmp_2byte[6]
.sym 53993 waveform_transfer_num[6]
.sym 53994 $abc$45565$new_n2068_
.sym 53995 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 53998 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 53999 inst_dout_eventdata.tx_data_tmp_2byte[4]
.sym 54000 $abc$45565$new_n2402_
.sym 54001 peak[4]
.sym 54010 $abc$45565$new_n2363_
.sym 54011 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 54012 inst_dout_eventdata.tx_data_tmp_2byte[6]
.sym 54013 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[6]_new_
.sym 54016 inst_dout_eventdata.tx_data_tmp_2byte[6]
.sym 54017 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 54018 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 54019 $false
.sym 54022 $abc$45565$new_n2068_
.sym 54023 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 54024 $false
.sym 54025 $false
.sym 54028 $abc$45565$new_n2646_
.sym 54029 ADC[0]
.sym 54030 $abc$45565$new_n2633_
.sym 54031 peak[0]
.sym 54032 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209
.sym 54033 SCLK$2$2
.sym 54034 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 54035 $abc$45565$new_n3948_
.sym 54036 $abc$45565$new_n3953_
.sym 54037 $abc$45565$new_n3949_
.sym 54038 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[3]_new_
.sym 54039 $abc$45565$new_n2462_
.sym 54040 $abc$45565$new_n2463_
.sym 54041 $abc$45565$new_n3947_
.sym 54042 $abc$45565$new_n2440_
.sym 54109 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 54110 inst_dout_eventdata.tx_data_tmp_2byte[11]
.sym 54111 inst_dout_eventdata.tx_data_tmp_2byte[3]
.sym 54112 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 54115 peak[1]
.sym 54116 $false
.sym 54117 $false
.sym 54118 $false
.sym 54121 $abc$45565$new_n2402_
.sym 54122 peak[3]
.sym 54123 $abc$45565$new_n2443_
.sym 54124 $abc$45565$new_n2364_
.sym 54127 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 54128 inst_dout_eventdata.tx_data_tmp_2byte[6]
.sym 54129 $abc$45565$new_n2402_
.sym 54130 peak[6]
.sym 54133 $abc$45565$new_n2646_
.sym 54134 ADC[7]
.sym 54135 $abc$45565$new_n2633_
.sym 54136 peak[7]
.sym 54139 $abc$45565$new_n2646_
.sym 54140 ADC[6]
.sym 54141 $abc$45565$new_n2633_
.sym 54142 peak[6]
.sym 54145 $abc$45565$new_n2646_
.sym 54146 ADC[1]
.sym 54147 $abc$45565$new_n2633_
.sym 54148 peak[1]
.sym 54151 $abc$45565$new_n2646_
.sym 54152 ADC[3]
.sym 54153 $abc$45565$new_n2633_
.sym 54154 peak[3]
.sym 54155 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209
.sym 54156 SCLK$2$2
.sym 54157 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 54161 $abc$45565$new_n2364_
.sym 54232 peak_hist[15]
.sym 54233 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 54234 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 54235 hist_address[15]
.sym 54238 peak[15]
.sym 54239 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 54240 $abc$45565$new_n2356_
.sym 54241 $false
.sym 54244 peak[3]
.sym 54245 $false
.sym 54246 $false
.sym 54247 $false
.sym 54250 peak[7]
.sym 54251 $false
.sym 54252 $false
.sym 54253 $false
.sym 54256 peak[11]
.sym 54257 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 54258 $abc$45565$new_n2381_
.sym 54259 $false
.sym 54262 peak[15]
.sym 54263 $false
.sym 54264 $false
.sym 54265 $false
.sym 54268 $abc$45565$new_n2633_
.sym 54269 peak[15]
.sym 54270 $false
.sym 54271 $false
.sym 54274 $abc$45565$new_n2646_
.sym 54275 ADC[11]
.sym 54276 $abc$45565$new_n2633_
.sym 54277 peak[11]
.sym 54278 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209
.sym 54279 SCLK$2$2
.sym 54280 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 54285 $abc$45565$new_n2201_
.sym 54355 peak[11]
.sym 54356 $false
.sym 54357 $false
.sym 54358 $false
.sym 54361 peak[8]
.sym 54362 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 54363 $abc$45565$new_n2394_
.sym 54364 $false
.sym 54367 peak[10]
.sym 54368 $false
.sym 54369 $false
.sym 54370 $false
.sym 54373 peak[10]
.sym 54374 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 54375 $abc$45565$new_n2385_
.sym 54376 $false
.sym 54379 peak[8]
.sym 54380 $false
.sym 54381 $false
.sym 54382 $false
.sym 54385 $abc$45565$new_n2646_
.sym 54386 ADC[10]
.sym 54387 $abc$45565$new_n2633_
.sym 54388 peak[10]
.sym 54391 $abc$45565$new_n2646_
.sym 54392 ADC[8]
.sym 54393 $abc$45565$new_n2633_
.sym 54394 peak[8]
.sym 54401 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209
.sym 54402 SCLK$2$2
.sym 54403 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 54406 $abc$45565$new_n2447_
.sym 54478 peak[14]
.sym 54479 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 54480 $abc$45565$new_n2368_
.sym 54481 $false
.sym 54508 $abc$45565$new_n2633_
.sym 54509 peak[14]
.sym 54510 $false
.sym 54511 $false
.sym 54524 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35209
.sym 54525 SCLK$2$2
.sym 54526 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 54527 $abc$45565$new_n2189_
.sym 54531 $abc$45565$auto$wreduce.cc:455:run$4503[5]
.sym 54532 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[5]_new_inv_
.sym 54533 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[5]_new_inv_
.sym 54534 inst_dout_eventdata.dout_countdown[5]
.sym 54601 peak_hist[14]
.sym 54602 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 54603 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 54604 hist_address[14]
.sym 54613 peak_hist[11]
.sym 54614 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 54615 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 54616 hist_address[11]
.sym 54625 peak_hist[10]
.sym 54626 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 54627 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 54628 hist_address[10]
.sym 54652 $auto$alumacc.cc:474:replace_alu$4795.C[2]
.sym 54653 $auto$alumacc.cc:474:replace_alu$4795.C[3]
.sym 54654 $auto$alumacc.cc:474:replace_alu$4795.C[4]
.sym 54655 $auto$alumacc.cc:474:replace_alu$4795.C[5]
.sym 54656 $auto$alumacc.cc:474:replace_alu$4795.C[6]
.sym 54657 $abc$45565$auto$wreduce.cc:455:run$4503[7]
.sym 54724 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.sym 54725 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[4]_new_inv_
.sym 54726 $abc$45565$new_n2065_
.sym 54727 inst_dout_eventdata.dout_countdown[4]
.sym 54742 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 54743 $abc$45565$auto$wreduce.cc:455:run$4503[4]
.sym 54744 inst_dout_eventdata.dout_countdown[4]
.sym 54745 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 54748 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 54749 $abc$45565$auto$wreduce.cc:455:run$4503[4]
.sym 54750 inst_dout_eventdata.dout_countdown[4]
.sym 54751 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 54754 $false
.sym 54755 inst_dout_eventdata.dout_countdown[4]
.sym 54756 $false
.sym 54757 $auto$alumacc.cc:474:replace_alu$4795.C[4]
.sym 54766 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[4]_new_inv_
.sym 54767 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 54768 $abc$45565$new_n2193_
.sym 54769 $false
.sym 54770 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 54771 SCLK$2$2
.sym 54772 $false
.sym 54773 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[3]_new_inv_
.sym 54774 $abc$45565$new_n2197_
.sym 54775 $abc$45565$auto$wreduce.cc:455:run$4503[3]
.sym 54776 $abc$45565$auto$simplemap.cc:168:logic_reduce$10615[0]_new_inv_
.sym 54777 $abc$45565$auto$simplemap.cc:168:logic_reduce$10615[1]_new_inv_
.sym 54778 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 54779 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[3]_new_inv_
.sym 54780 inst_dout_eventdata.dout_countdown[3]
.sym 54847 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 54848 $abc$45565$auto$wreduce.cc:455:run$4503[2]
.sym 54849 inst_dout_eventdata.dout_countdown[2]
.sym 54850 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 54853 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 54854 $abc$45565$auto$wreduce.cc:455:run$4503[2]
.sym 54855 inst_dout_eventdata.dout_countdown[2]
.sym 54856 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 54871 $false
.sym 54872 inst_dout_eventdata.dout_countdown[2]
.sym 54873 $false
.sym 54874 $auto$alumacc.cc:474:replace_alu$4795.C[2]
.sym 54877 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 54878 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 54879 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 54880 $false
.sym 54883 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.sym 54884 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[2]_new_inv_
.sym 54885 $abc$45565$new_n2065_
.sym 54886 inst_dout_eventdata.dout_countdown[2]
.sym 54889 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 54890 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[2]_new_inv_
.sym 54891 $abc$45565$new_n2201_
.sym 54892 $abc$45565$new_n2202_
.sym 54893 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 54894 SCLK$2$2
.sym 54895 $false
.sym 54903 ADCbaseline[0]
.sym 54982 $abc$45565$new_n1950_
.sym 54983 bram_send_countdown_scl
.sym 54984 $abc$45565$new_n1956_
.sym 54985 $false
.sym 54994 $abc$45565$new_n1956_
.sym 54995 $abc$45565$new_n1960_
.sym 54996 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 54997 $false
.sym 55006 $abc$45565$new_n1960_
.sym 55007 $abc$45565$new_n1949_
.sym 55008 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 55009 $abc$45565$auto$ice40_ffinit.cc:141:execute$44901
.sym 55016 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.sym 55017 SCLK$2$2
.sym 55018 $false
.sym 55019 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[0]
.sym 55025 raw_hist_address[0]
.sym 55144 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[9]
.sym 55146 ADCbaseline[9]
.sym 55265 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[0]
.sym 55266 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[0]
.sym 55267 $abc$45565$new_n3592_
.sym 55268 $abc$45565$new_n3596_
.sym 55269 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[0]
.sym 55270 $abc$45565$new_n3595_
.sym 55271 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[0]
.sym 55272 hist_address[0]
.sym 55339 $abc$45565$new_n3641_
.sym 55340 $abc$45565$new_n3642_
.sym 55341 $abc$45565$new_n3643_
.sym 55342 $false
.sym 55375 $false
.sym 55376 $false
.sym 55377 $false
.sym 55378 $false
.sym 55381 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[14]
.sym 55382 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 55383 raw_hist_address[15]
.sym 55384 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 55385 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.sym 55386 SCLK$2$2
.sym 55387 $false
.sym 55388 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 55391 $abc$45565$new_n3608_
.sym 55424 $true
.sym 55461 raw_hist_address[10]$2
.sym 55462 $false
.sym 55463 raw_hist_address[10]
.sym 55464 $false
.sym 55465 $false
.sym 55467 $auto$alumacc.cc:474:replace_alu$4736.C[7]
.sym 55469 $false
.sym 55470 raw_hist_address[11]
.sym 55473 $auto$alumacc.cc:474:replace_alu$4736.C[8]$2
.sym 55474 $false
.sym 55475 $false
.sym 55476 raw_hist_address[12]
.sym 55477 $auto$alumacc.cc:474:replace_alu$4736.C[7]
.sym 55479 $auto$alumacc.cc:474:replace_alu$4736.C[9]
.sym 55481 $true$2
.sym 55482 raw_hist_address[13]
.sym 55483 $auto$alumacc.cc:474:replace_alu$4736.C[8]$2
.sym 55485 $auto$alumacc.cc:474:replace_alu$4736.C[10]
.sym 55486 $false
.sym 55487 $false
.sym 55488 raw_hist_address[14]
.sym 55489 $auto$alumacc.cc:474:replace_alu$4736.C[9]
.sym 55491 $auto$alumacc.cc:474:replace_alu$4736.C[11]
.sym 55492 $false
.sym 55493 $false
.sym 55494 raw_hist_address[15]
.sym 55495 $auto$alumacc.cc:474:replace_alu$4736.C[10]
.sym 55498 $false
.sym 55499 $false
.sym 55500 $false
.sym 55501 $auto$alumacc.cc:474:replace_alu$4736.C[11]
.sym 55504 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[11]
.sym 55505 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[11]
.sym 55506 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 55507 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 55512 $abc$45565$new_n3606_
.sym 55516 $abc$45565$new_n3607_
.sym 55518 hist_address[3]
.sym 55585 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 55586 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 55587 $false
.sym 55588 $false
.sym 55591 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 55592 $abc$45565$auto$rtlil.cc:1832:Not$4667_new_
.sym 55593 $false
.sym 55594 $false
.sym 55597 $false
.sym 55598 $false
.sym 55599 raw_hist_address[13]
.sym 55600 $auto$alumacc.cc:474:replace_alu$4736.C[8]
.sym 55603 $abc$45565$new_n3626_
.sym 55604 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[7]
.sym 55605 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[1]_new_
.sym 55606 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 55609 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[7]
.sym 55610 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[7]
.sym 55611 $abc$45565$auto$rtlil.cc:1832:Not$4667_new_
.sym 55612 $false
.sym 55627 $abc$45565$new_n3627_
.sym 55628 $abc$45565$new_n3624_
.sym 55629 raw_hist_address[8]
.sym 55630 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 55631 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.sym 55632 SCLK$2$2
.sym 55633 $false
.sym 55708 $false
.sym 55709 $false
.sym 55710 raw_hist_address[10]
.sym 55711 $auto$alumacc.cc:474:replace_alu$4730.C[7]
.sym 55726 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[11]
.sym 55727 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 55728 $abc$45565$new_n3436_
.sym 55729 $false
.sym 55758 transmit_trig2_hist
.sym 55761 transmit_timing_hist
.sym 56601 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[2]
.sym 56607 my_uart.tx_clk_divider[2]
.sym 56710 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[0]
.sym 56711 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[2]
.sym 56712 $false
.sym 56713 $false
.sym 56728 $abc$45565$auto$ice40_ffinit.cc:141:execute$45045
.sym 56729 $false
.sym 56730 $false
.sym 56731 $false
.sym 56740 $false
.sym 56741 my_uart.tx_clk_divider[0]
.sym 56742 $false
.sym 56743 $false
.sym 56752 $abc$45565$new_n2031_
.sym 56753 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 56754 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[0]
.sym 56755 $false
.sym 56756 $true
.sym 56757 SCLK$2$2
.sym 56758 $false
.sym 56761 $auto$alumacc.cc:474:replace_alu$4828.C[2]
.sym 56762 $auto$alumacc.cc:474:replace_alu$4828.C[3]
.sym 56763 $auto$alumacc.cc:474:replace_alu$4828.C[4]
.sym 56764 $auto$alumacc.cc:474:replace_alu$4828.C[5]
.sym 56765 $auto$alumacc.cc:474:replace_alu$4828.C[6]
.sym 56766 $auto$alumacc.cc:474:replace_alu$4828.C[7]
.sym 56833 $false
.sym 56834 my_uart.tx_clk_divider[5]
.sym 56835 $false
.sym 56836 $auto$alumacc.cc:474:replace_alu$4828.C[5]
.sym 56839 $false
.sym 56840 my_uart.tx_clk_divider[4]
.sym 56841 $false
.sym 56842 $auto$alumacc.cc:474:replace_alu$4828.C[4]
.sym 56845 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[3]
.sym 56846 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[4]
.sym 56847 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[5]
.sym 56848 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[6]
.sym 56851 $false
.sym 56852 my_uart.tx_clk_divider[6]
.sym 56853 $false
.sym 56854 $auto$alumacc.cc:474:replace_alu$4828.C[6]
.sym 56857 $false
.sym 56858 my_uart.tx_clk_divider[3]
.sym 56859 $false
.sym 56860 $auto$alumacc.cc:474:replace_alu$4828.C[3]
.sym 56863 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 56864 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[4]
.sym 56865 $false
.sym 56866 $false
.sym 56869 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 56870 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[5]
.sym 56871 $false
.sym 56872 $false
.sym 56875 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 56876 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[3]
.sym 56877 $false
.sym 56878 $false
.sym 56879 $true
.sym 56880 SCLK$2$2
.sym 56881 $false
.sym 56882 $auto$alumacc.cc:474:replace_alu$4828.C[8]
.sym 56883 $auto$alumacc.cc:474:replace_alu$4828.C[9]
.sym 56884 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[10]
.sym 56885 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[8]
.sym 56886 $abc$45565$new_n2035_
.sym 56887 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[9]
.sym 56888 my_uart.tx_clk_divider[10]
.sym 56889 my_uart.tx_clk_divider[8]
.sym 56956 $abc$45565$auto$ice40_ffinit.cc:141:execute$45049
.sym 56957 $false
.sym 56958 $false
.sym 56959 $false
.sym 56962 $abc$45565$auto$ice40_ffinit.cc:141:execute$45041
.sym 56963 $false
.sym 56964 $false
.sym 56965 $false
.sym 56968 $abc$45565$auto$ice40_ffinit.cc:141:execute$45041
.sym 56969 $abc$45565$auto$ice40_ffinit.cc:141:execute$45045
.sym 56970 $false
.sym 56971 $false
.sym 56980 $abc$45565$new_n2032_
.sym 56981 $abc$45565$new_n2033_
.sym 56982 $abc$45565$auto$simplemap.cc:309:simplemap_lut$20094_new_inv_
.sym 56983 $abc$45565$new_n2035_
.sym 56986 $abc$45565$new_n2031_
.sym 56987 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 56988 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[6]
.sym 56989 $false
.sym 56998 $abc$45565$new_n2031_
.sym 56999 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 57000 $abc$45565$auto$simplemap.cc:309:simplemap_lut$20094_new_inv_
.sym 57001 $false
.sym 57002 $true
.sym 57003 SCLK$2$2
.sym 57004 $false
.sym 57007 my_uart.tx_clk_divider[9]
.sym 57202 $abc$45565$new_n2082_
.sym 57203 $abc$45565$new_n2086_
.sym 57204 $false
.sym 57205 $false
.sym 57226 my_uart.recv_state[0]
.sym 57227 my_uart.recv_state[2]
.sym 57228 my_uart.recv_state[1]
.sym 57229 $false
.sym 57232 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1]
.sym 57233 RSTn_i$2
.sym 57234 trig_pulse
.sym 57235 $false
.sym 57238 RS232_RX_i$2
.sym 57239 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_
.sym 57240 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_
.sym 57241 $abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.sym 57244 my_uart.recv_state[1]
.sym 57245 my_uart.recv_state[2]
.sym 57246 my_uart.recv_state[0]
.sym 57247 $false
.sym 57252 $abc$45565$auto$simplemap.cc:309:simplemap_lut$20018_new_
.sym 57254 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$26501
.sym 57255 $abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[1]_new_
.sym 57256 my_uart.rx_bits_remaining[1]
.sym 57325 $abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.sym 57326 my_uart.recv_state[0]
.sym 57327 my_uart.recv_state[2]
.sym 57328 my_uart.recv_state[1]
.sym 57337 $abc$45565$auto$simplemap.cc:309:simplemap_lut$20018_new_
.sym 57338 $abc$45565$new_n2086_
.sym 57339 $abc$45565$new_n2501_
.sym 57340 $abc$45565$new_n2082_
.sym 57343 my_uart.recv_state[0]
.sym 57344 my_uart.recv_state[1]
.sym 57345 my_uart.recv_state[2]
.sym 57346 $false
.sym 57349 $abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.sym 57350 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_
.sym 57351 RS232_RX_i$2
.sym 57352 $false
.sym 57355 $abc$45565$new_n2080_
.sym 57356 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13011[0]_new_inv_
.sym 57357 $false
.sym 57358 $false
.sym 57361 $abc$45565$new_n2494_
.sym 57362 my_uart.recv_state[0]
.sym 57363 my_uart.recv_state[2]
.sym 57364 my_uart.recv_state[1]
.sym 57367 my_uart.recv_state[2]
.sym 57368 $abc$45565$new_n3957_
.sym 57369 $abc$45565$new_n2080_
.sym 57370 $abc$45565$new_n2500_
.sym 57371 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41225
.sym 57372 SCLK$2$2
.sym 57373 $false
.sym 57374 $abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[3]_new_
.sym 57375 $abc$45565$auto$wreduce.cc:455:run$4519[0]
.sym 57376 $abc$45565$new_n2501_
.sym 57377 $abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[0]_new_
.sym 57378 $abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[2]_new_
.sym 57379 my_uart.rx_bits_remaining[0]
.sym 57380 my_uart.rx_bits_remaining[2]
.sym 57381 my_uart.rx_bits_remaining[3]
.sym 57454 $abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.sym 57455 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_
.sym 57456 $false
.sym 57457 $false
.sym 57472 RS232_RX_i$2
.sym 57473 $abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.sym 57474 $false
.sym 57475 $false
.sym 57499 $auto$alumacc.cc:474:replace_alu$4816.C[2]
.sym 57500 $abc$45565$auto$wreduce.cc:455:run$4519[3]
.sym 57502 $abc$45565$auto$wreduce.cc:455:run$4519[2]
.sym 57624 $abc$45565$new_n2065_
.sym 57626 $abc$45565$new_n2074_
.sym 57627 $abc$45565$new_n2075_
.sym 57743 $abc$45565$new_n2417_
.sym 57744 $abc$45565$new_n2397_
.sym 57745 $abc$45565$new_n2450_
.sym 57746 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[7]_new_
.sym 57747 $abc$45565$new_n2449_
.sym 57748 $abc$45565$new_n3942_
.sym 57749 $abc$45565$new_n3941_
.sym 57750 inst_dout_eventdata.tx_data_tmp_2byte[7]
.sym 57817 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 57818 $abc$45565$new_n2417_
.sym 57819 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 57820 inst_dout_eventdata.tx_data_tmp_2byte[8]
.sym 57823 $abc$45565$new_n2417_
.sym 57824 $abc$45565$new_n2407_
.sym 57825 inst_dout_eventdata.tx_data_tmp_2byte[12]
.sym 57826 $false
.sym 57829 inst_dout_eventdata.tx_data_tmp_2byte[0]
.sym 57830 waveform_transfer_num[0]
.sym 57831 $abc$45565$new_n2068_
.sym 57832 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 57835 inst_dout_eventdata.tx_data_tmp_2byte[12]
.sym 57836 $abc$45565$new_n2360_
.sym 57837 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 57838 $abc$45565$new_n2375_
.sym 57841 inst_dout_eventdata.tx_data_tmp_2byte[15]
.sym 57842 $abc$45565$new_n2360_
.sym 57843 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 57844 $abc$45565$new_n2352_
.sym 57847 $abc$45565$new_n2472_
.sym 57848 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[0]_new_
.sym 57849 $abc$45565$new_n2473_
.sym 57850 $abc$45565$new_n2469_
.sym 57853 inst_dout_eventdata.tx_data_tmp_2byte[8]
.sym 57854 $abc$45565$new_n2360_
.sym 57855 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 57856 $abc$45565$new_n2392_
.sym 57859 inst_dout_eventdata.tx_data_tmp_2byte[14]
.sym 57860 $abc$45565$new_n2360_
.sym 57861 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 57862 $abc$45565$new_n2366_
.sym 57863 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258
.sym 57864 SCLK$2$2
.sym 57865 $false
.sym 57866 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[5]_new_
.sym 57867 $abc$45565$new_n2419_
.sym 57868 $abc$45565$new_n2422_
.sym 57869 $abc$45565$new_n3946_
.sym 57870 $abc$45565$new_n2425_
.sym 57871 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[5]_new_
.sym 57872 $abc$45565$new_n2420_
.sym 57873 inst_dout_eventdata.tx_data_tmp_2byte[5]
.sym 57940 $abc$45565$new_n2417_
.sym 57941 inst_dout_eventdata.tx_data_tmp_2byte[9]
.sym 57942 $abc$45565$new_n2420_
.sym 57943 inst_dout_eventdata.vdata[1]
.sym 57946 $abc$45565$new_n2417_
.sym 57947 inst_dout_eventdata.tx_data_tmp_2byte[11]
.sym 57948 $abc$45565$new_n2420_
.sym 57949 inst_dout_eventdata.vdata[3]
.sym 57952 $abc$45565$new_n2360_
.sym 57953 inst_dout_eventdata.tx_data_tmp_2byte[13]
.sym 57954 $false
.sym 57955 $false
.sym 57958 $abc$45565$new_n2417_
.sym 57959 $abc$45565$new_n2407_
.sym 57960 inst_dout_eventdata.tx_data_tmp_2byte[14]
.sym 57961 $false
.sym 57964 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 57965 inst_dout_eventdata.tx_data_tmp_2byte[8]
.sym 57966 inst_dout_eventdata.tx_data_tmp_2byte[0]
.sym 57967 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 57970 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 57971 $abc$45565$new_n2364_
.sym 57972 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 57973 $false
.sym 57976 $abc$45565$new_n2417_
.sym 57977 $abc$45565$new_n2407_
.sym 57978 inst_dout_eventdata.tx_data_tmp_2byte[13]
.sym 57979 $false
.sym 57982 $abc$45565$new_n2068_
.sym 57983 $abc$45565$new_n2371_
.sym 57984 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 57985 $abc$45565$new_n2370_
.sym 57986 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258
.sym 57987 SCLK$2$2
.sym 57988 $false
.sym 57989 $abc$45565$new_n2353_
.sym 57990 $abc$45565$new_n2361_
.sym 57991 $abc$45565$new_n2423_
.sym 57992 $abc$45565$new_n2362_
.sym 57993 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 57994 $abc$45565$new_n2409_
.sym 57995 $abc$45565$new_n2363_
.sym 57996 $abc$45565$new_n2360_
.sym 58063 inst_dout_eventdata.tx_data_tmp_2byte[1]
.sym 58064 waveform_transfer_num[1]
.sym 58065 $abc$45565$new_n2068_
.sym 58066 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 58069 inst_dout_eventdata.tx_data_tmp_2byte[9]
.sym 58070 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58071 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 58072 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[1]_new_
.sym 58075 $abc$45565$new_n2360_
.sym 58076 inst_dout_eventdata.tx_data_tmp_2byte[9]
.sym 58077 $false
.sym 58078 $false
.sym 58081 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58082 inst_dout_eventdata.tx_data_tmp_2byte[1]
.sym 58083 $abc$45565$new_n3951_
.sym 58084 $abc$45565$new_n2460_
.sym 58087 $abc$45565$new_n2416_
.sym 58088 $abc$45565$new_n2409_
.sym 58089 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58090 $abc$45565$new_n2411_
.sym 58093 $abc$45565$new_n2458_
.sym 58094 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58095 $abc$45565$new_n3953_
.sym 58096 $abc$45565$new_n3952_
.sym 58099 $abc$45565$new_n2068_
.sym 58100 $abc$45565$new_n2388_
.sym 58101 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 58102 $abc$45565$new_n2387_
.sym 58105 $abc$45565$new_n2438_
.sym 58106 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58107 $abc$45565$new_n3949_
.sym 58108 $abc$45565$new_n3948_
.sym 58109 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258
.sym 58110 SCLK$2$2
.sym 58111 $false
.sym 58112 $abc$45565$new_n2456_
.sym 58113 $abc$45565$new_n2452_
.sym 58114 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[2]_new_
.sym 58115 $abc$45565$new_n2455_
.sym 58116 $abc$45565$new_n2453_
.sym 58117 $abc$45565$new_n2451_
.sym 58118 $abc$45565$new_n3951_
.sym 58119 inst_dout_eventdata.tx_data_tmp_2byte[2]
.sym 58186 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58187 inst_dout_eventdata.tx_data_tmp_2byte[3]
.sym 58188 $abc$45565$new_n3947_
.sym 58189 $abc$45565$new_n2440_
.sym 58192 inst_dout_eventdata.tx_data_tmp_2byte[1]
.sym 58193 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 58194 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 58195 $abc$45565$new_n2462_
.sym 58198 inst_dout_eventdata.tx_data_tmp_2byte[3]
.sym 58199 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 58200 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 58201 $abc$45565$new_n2442_
.sym 58204 inst_dout_eventdata.tx_data_tmp_2byte[3]
.sym 58205 waveform_transfer_num[3]
.sym 58206 $abc$45565$new_n2068_
.sym 58207 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 58210 $abc$45565$new_n2402_
.sym 58211 peak[1]
.sym 58212 $abc$45565$new_n2463_
.sym 58213 $abc$45565$new_n2364_
.sym 58216 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 58217 inst_dout_eventdata.tx_data_tmp_2byte[9]
.sym 58218 inst_dout_eventdata.tx_data_tmp_2byte[1]
.sym 58219 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58222 $abc$45565$new_n2447_
.sym 58223 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 58224 $abc$45565$new_n2363_
.sym 58225 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58228 inst_dout_eventdata.tx_data_tmp_2byte[11]
.sym 58229 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58230 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 58231 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[3]_new_
.sym 58236 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307
.sym 58237 $abc$45565$new_n2467_
.sym 58238 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423
.sym 58239 $abc$45565$new_n2430_
.sym 58241 $abc$45565$new_n2398_
.sym 58327 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 58328 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 58329 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 58330 $false
.sym 58358 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 58362 $abc$45565$new_n2394_
.sym 58456 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 58457 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 58458 $abc$45565$new_n2068_
.sym 58459 $false
.sym 58483 $abc$45565$new_n2410_
.sym 58488 $abc$45565$new_n2421_
.sym 58567 peak_hist[3]
.sym 58568 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 58569 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 58570 hist_address[3]
.sym 58604 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[0]_new_inv_
.sym 58605 $abc$45565$auto$wreduce.cc:455:run$4503[0]
.sym 58606 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[0]_new_inv_
.sym 58607 $abc$45565$new_n2211_
.sym 58611 inst_dout_eventdata.dout_countdown[0]
.sym 58678 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.sym 58679 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[5]_new_inv_
.sym 58680 $abc$45565$new_n2065_
.sym 58681 inst_dout_eventdata.dout_countdown[5]
.sym 58702 $false
.sym 58703 inst_dout_eventdata.dout_countdown[5]
.sym 58704 $false
.sym 58705 $auto$alumacc.cc:474:replace_alu$4795.C[5]
.sym 58708 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 58709 $abc$45565$auto$wreduce.cc:455:run$4503[5]
.sym 58710 inst_dout_eventdata.dout_countdown[5]
.sym 58711 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58714 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 58715 $abc$45565$auto$wreduce.cc:455:run$4503[5]
.sym 58716 inst_dout_eventdata.dout_countdown[5]
.sym 58717 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58720 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[5]_new_inv_
.sym 58721 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 58722 $abc$45565$new_n2189_
.sym 58723 $false
.sym 58724 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 58725 SCLK$2$2
.sym 58726 $false
.sym 58727 $abc$45565$new_n2185_
.sym 58729 $abc$45565$auto$wreduce.cc:455:run$4503[6]
.sym 58731 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[6]_new_inv_
.sym 58732 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[6]_new_inv_
.sym 58734 inst_dout_eventdata.dout_countdown[6]
.sym 58763 $true
.sym 58800 inst_dout_eventdata.dout_countdown[0]$2
.sym 58801 $false
.sym 58802 inst_dout_eventdata.dout_countdown[0]
.sym 58803 $false
.sym 58804 $false
.sym 58806 $auto$alumacc.cc:474:replace_alu$4795.C[2]$2
.sym 58808 inst_dout_eventdata.dout_countdown[1]
.sym 58809 $true$2
.sym 58812 $auto$alumacc.cc:474:replace_alu$4795.C[3]$2
.sym 58814 inst_dout_eventdata.dout_countdown[2]
.sym 58815 $true$2
.sym 58816 $auto$alumacc.cc:474:replace_alu$4795.C[2]$2
.sym 58818 $auto$alumacc.cc:474:replace_alu$4795.C[4]$2
.sym 58820 inst_dout_eventdata.dout_countdown[3]
.sym 58821 $true$2
.sym 58822 $auto$alumacc.cc:474:replace_alu$4795.C[3]$2
.sym 58824 $auto$alumacc.cc:474:replace_alu$4795.C[5]$2
.sym 58826 inst_dout_eventdata.dout_countdown[4]
.sym 58827 $true$2
.sym 58828 $auto$alumacc.cc:474:replace_alu$4795.C[4]$2
.sym 58830 $auto$alumacc.cc:474:replace_alu$4795.C[6]$2
.sym 58832 inst_dout_eventdata.dout_countdown[5]
.sym 58833 $true$2
.sym 58834 $auto$alumacc.cc:474:replace_alu$4795.C[5]$2
.sym 58836 $auto$alumacc.cc:474:replace_alu$4795.C[7]
.sym 58838 inst_dout_eventdata.dout_countdown[6]
.sym 58839 $true$2
.sym 58840 $auto$alumacc.cc:474:replace_alu$4795.C[6]$2
.sym 58843 $false
.sym 58844 inst_dout_eventdata.dout_countdown[7]
.sym 58845 $false
.sym 58846 $auto$alumacc.cc:474:replace_alu$4795.C[7]
.sym 58850 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[7]_new_inv_
.sym 58853 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[7]_new_inv_
.sym 58854 $abc$45565$new_n2181_
.sym 58857 inst_dout_eventdata.dout_countdown[7]
.sym 58924 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 58925 $abc$45565$auto$wreduce.cc:455:run$4503[3]
.sym 58926 inst_dout_eventdata.dout_countdown[3]
.sym 58927 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58930 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.sym 58931 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[3]_new_inv_
.sym 58932 $abc$45565$new_n2065_
.sym 58933 inst_dout_eventdata.dout_countdown[3]
.sym 58936 $false
.sym 58937 inst_dout_eventdata.dout_countdown[3]
.sym 58938 $false
.sym 58939 $auto$alumacc.cc:474:replace_alu$4795.C[3]
.sym 58942 inst_dout_eventdata.dout_countdown[0]
.sym 58943 inst_dout_eventdata.dout_countdown[1]
.sym 58944 inst_dout_eventdata.dout_countdown[2]
.sym 58945 inst_dout_eventdata.dout_countdown[3]
.sym 58948 inst_dout_eventdata.dout_countdown[4]
.sym 58949 inst_dout_eventdata.dout_countdown[5]
.sym 58950 inst_dout_eventdata.dout_countdown[6]
.sym 58951 inst_dout_eventdata.dout_countdown[7]
.sym 58954 $abc$45565$auto$simplemap.cc:168:logic_reduce$10615[1]_new_inv_
.sym 58955 $abc$45565$auto$simplemap.cc:168:logic_reduce$10615[0]_new_inv_
.sym 58956 $false
.sym 58957 $false
.sym 58960 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 58961 $abc$45565$auto$wreduce.cc:455:run$4503[3]
.sym 58962 inst_dout_eventdata.dout_countdown[3]
.sym 58963 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 58966 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[3]_new_inv_
.sym 58967 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 58968 $abc$45565$new_n2197_
.sym 58969 $false
.sym 58970 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 58971 SCLK$2$2
.sym 58972 $false
.sym 58973 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[4]
.sym 58974 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[6]
.sym 58975 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[1]
.sym 58976 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[5]
.sym 58977 ADCbaseline[4]
.sym 58978 ADCbaseline[1]
.sym 58979 ADCbaseline[6]
.sym 58980 ADCbaseline[5]
.sym 59089 $false
.sym 59090 $false
.sym 59091 $false
.sym 59092 $false
.sym 59093 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218
.sym 59094 SCLK$2$2
.sym 59095 $false
.sym 59097 raw_hist_address[1]
.sym 59098 raw_hist_address[2]
.sym 59099 raw_hist_address[3]
.sym 59100 raw_hist_address[4]
.sym 59101 raw_hist_address[5]
.sym 59102 raw_hist_address[6]
.sym 59103 raw_hist_address[7]
.sym 59170 ADCbaseline[0]
.sym 59171 $false
.sym 59172 $false
.sym 59173 $false
.sym 59206 $false
.sym 59207 peak_hist[0]
.sym 59208 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[0]
.sym 59209 $false
.sym 59216 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354
.sym 59217 SCLK$2$2
.sym 59218 $false
.sym 59219 raw_hist_address[8]
.sym 59220 raw_hist_address[9]
.sym 59221 raw_hist_address[10]
.sym 59222 raw_hist_address[11]
.sym 59223 raw_hist_address[12]
.sym 59224 raw_hist_address[13]
.sym 59225 raw_hist_address[14]
.sym 59226 raw_hist_address[15]
.sym 59305 ADCbaseline[9]
.sym 59306 $false
.sym 59307 $false
.sym 59308 $false
.sym 59317 $true$2
.sym 59318 $false
.sym 59319 $false
.sym 59320 $false
.sym 59339 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218
.sym 59340 SCLK$2$2
.sym 59341 $false
.sym 59342 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[13]
.sym 59343 $abc$45565$new_n3600_
.sym 59345 $abc$45565$new_n3598_
.sym 59346 $abc$45565$new_n3599_
.sym 59349 hist_address[1]
.sym 59416 $false
.sym 59417 $false
.sym 59418 raw_hist_address[3]
.sym 59419 $false
.sym 59422 $false
.sym 59423 $false
.sym 59424 raw_hist_address[2]
.sym 59425 $false
.sym 59428 $abc$45565$add$readgrbalpha_top.v:393$2757_Y[0]
.sym 59429 $abc$45565$add$readgrbalpha_top.v:392$2752_Y[0]
.sym 59430 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 59431 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 59434 $abc$45565$add$readgrbalpha_top.v:390$2742_Y[0]
.sym 59435 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 59436 raw_hist_address[1]
.sym 59437 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 59440 $false
.sym 59441 $false
.sym 59442 raw_hist_address[5]
.sym 59443 $false
.sym 59446 $abc$45565$add$readgrbalpha_top.v:391$2747_Y[0]
.sym 59447 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 59448 $abc$45565$new_n3436_
.sym 59449 $false
.sym 59452 $false
.sym 59453 $false
.sym 59454 raw_hist_address[4]
.sym 59455 $false
.sym 59458 $abc$45565$new_n3592_
.sym 59459 $abc$45565$new_n3595_
.sym 59460 $abc$45565$new_n3596_
.sym 59461 $false
.sym 59462 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.sym 59463 SCLK$2$2
.sym 59464 $false
.sym 59467 $abc$45565$new_n3603_
.sym 59468 $abc$45565$new_n3612_
.sym 59469 $abc$45565$new_n3436_
.sym 59470 $abc$45565$new_n3604_
.sym 59471 $abc$45565$new_n3602_
.sym 59472 hist_address[2]
.sym 59539 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 59540 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 59541 $false
.sym 59542 $false
.sym 59557 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 59558 raw_hist_address[5]
.sym 59559 raw_hist_address[4]
.sym 59560 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 59588 $abc$45565$new_n3611_
.sym 59589 $abc$45565$new_n3610_
.sym 59590 $abc$45565$new_n3616_
.sym 59591 $abc$45565$new_n3614_
.sym 59592 $abc$45565$new_n3615_
.sym 59593 hist_address[4]
.sym 59594 hist_address[5]
.sym 59668 raw_hist_address[8]
.sym 59669 raw_hist_address[7]
.sym 59670 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 59671 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 59692 raw_hist_address[6]
.sym 59693 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 59694 $abc$45565$new_n3436_
.sym 59695 $false
.sym 59704 $abc$45565$new_n3606_
.sym 59705 $abc$45565$new_n3607_
.sym 59706 $abc$45565$new_n3608_
.sym 59707 $false
.sym 59708 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.sym 59709 SCLK$2$2
.sym 59710 $false
.sym 59716 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.sym 59914 transmit_trig_hist
.sym 59915 $false
.sym 59916 $false
.sym 59917 $false
.sym 59932 transmit_trig2_hist
.sym 59933 transmit_trig_hist
.sym 59934 $false
.sym 59935 $false
.sym 59954 RSTn_i$2
.sym 59955 SCLK$2$2
.sym 59956 $false
.sym 59957 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][1]_new_inv_
.sym 59958 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][0]_new_inv_
.sym 59959 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[0]
.sym 59960 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][5]_new_inv_
.sym 59961 $abc$45565$new_n2038_
.sym 59962 my_uart.tx_countdown[5]
.sym 59963 my_uart.tx_countdown[0]
.sym 59964 my_uart.tx_countdown[1]
.sym 60675 SCLK$2
.sym 60793 $false
.sym 60794 my_uart.tx_clk_divider[2]
.sym 60795 $false
.sym 60796 $auto$alumacc.cc:474:replace_alu$4828.C[2]
.sym 60829 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 60830 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[2]
.sym 60831 $false
.sym 60832 $false
.sym 60833 $true
.sym 60834 SCLK$2$2
.sym 60835 $false
.sym 60836 my_uart.tx_clk_divider[7]
.sym 60841 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[7]
.sym 60843 $abc$45565$auto$ice40_ffinit.cc:141:execute$45053
.sym 60872 $true
.sym 60909 my_uart.tx_clk_divider[0]$2
.sym 60910 $false
.sym 60911 my_uart.tx_clk_divider[0]
.sym 60912 $false
.sym 60913 $false
.sym 60915 $auto$alumacc.cc:474:replace_alu$4828.C[2]$2
.sym 60917 my_uart.tx_clk_divider[1]
.sym 60918 $true$2
.sym 60921 $auto$alumacc.cc:474:replace_alu$4828.C[3]$2
.sym 60923 my_uart.tx_clk_divider[2]
.sym 60924 $true$2
.sym 60925 $auto$alumacc.cc:474:replace_alu$4828.C[2]$2
.sym 60927 $auto$alumacc.cc:474:replace_alu$4828.C[4]$2
.sym 60929 my_uart.tx_clk_divider[3]
.sym 60930 $true$2
.sym 60931 $auto$alumacc.cc:474:replace_alu$4828.C[3]$2
.sym 60933 $auto$alumacc.cc:474:replace_alu$4828.C[5]$2
.sym 60935 my_uart.tx_clk_divider[4]
.sym 60936 $true$2
.sym 60937 $auto$alumacc.cc:474:replace_alu$4828.C[4]$2
.sym 60939 $auto$alumacc.cc:474:replace_alu$4828.C[6]$2
.sym 60941 my_uart.tx_clk_divider[5]
.sym 60942 $true$2
.sym 60943 $auto$alumacc.cc:474:replace_alu$4828.C[5]$2
.sym 60945 $auto$alumacc.cc:474:replace_alu$4828.C[7]$2
.sym 60947 my_uart.tx_clk_divider[6]
.sym 60948 $true$2
.sym 60949 $auto$alumacc.cc:474:replace_alu$4828.C[6]$2
.sym 60951 $auto$alumacc.cc:474:replace_alu$4828.C[8]$2
.sym 60953 my_uart.tx_clk_divider[7]
.sym 60954 $true$2
.sym 60955 $auto$alumacc.cc:474:replace_alu$4828.C[7]$2
.sym 60959 inst_dout_eventdata.ti_packet_sending[19]
.sym 60995 $auto$alumacc.cc:474:replace_alu$4828.C[8]$2
.sym 61032 $auto$alumacc.cc:474:replace_alu$4828.C[9]$2
.sym 61034 my_uart.tx_clk_divider[8]
.sym 61035 $true$2
.sym 61036 $auto$alumacc.cc:474:replace_alu$4828.C[8]$2
.sym 61038 $auto$alumacc.cc:474:replace_alu$4828.C[10]
.sym 61040 my_uart.tx_clk_divider[9]
.sym 61041 $true$2
.sym 61042 $auto$alumacc.cc:474:replace_alu$4828.C[9]$2
.sym 61045 $false
.sym 61046 my_uart.tx_clk_divider[10]
.sym 61047 $false
.sym 61048 $auto$alumacc.cc:474:replace_alu$4828.C[10]
.sym 61051 $false
.sym 61052 my_uart.tx_clk_divider[8]
.sym 61053 $false
.sym 61054 $auto$alumacc.cc:474:replace_alu$4828.C[8]
.sym 61057 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[7]
.sym 61058 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[8]
.sym 61059 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[9]
.sym 61060 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[10]
.sym 61063 $false
.sym 61064 my_uart.tx_clk_divider[9]
.sym 61065 $false
.sym 61066 $auto$alumacc.cc:474:replace_alu$4828.C[9]
.sym 61069 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 61070 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[10]
.sym 61071 $false
.sym 61072 $false
.sym 61075 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 61076 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[8]
.sym 61077 $false
.sym 61078 $false
.sym 61079 $true
.sym 61080 SCLK$2$2
.sym 61081 $false
.sym 61082 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_
.sym 61084 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_
.sym 61086 $abc$45565$new_n2254_
.sym 61087 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_
.sym 61088 inst_dout_eventdata.tx_data_tmp_4byte[19]
.sym 61168 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 61169 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[9]
.sym 61170 $false
.sym 61171 $false
.sym 61202 $true
.sym 61203 SCLK$2$2
.sym 61204 $false
.sym 61208 inst_dout_eventdata.ti_packet_sending[11]
.sym 61328 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_
.sym 61330 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_
.sym 61331 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_
.sym 61332 $abc$45565$new_n2294_
.sym 61335 inst_dout_eventdata.tx_data_tmp_4byte[11]
.sym 61408 my_uart.rx_bits_remaining[0]
.sym 61409 my_uart.rx_bits_remaining[1]
.sym 61410 $false
.sym 61411 $false
.sym 61420 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_
.sym 61421 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_
.sym 61422 $false
.sym 61423 $false
.sym 61426 my_uart.rx_bits_remaining[0]
.sym 61427 $abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.sym 61428 my_uart.rx_bits_remaining[1]
.sym 61429 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_
.sym 61432 $abc$45565$new_n2494_
.sym 61433 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_
.sym 61434 my_uart.rx_bits_remaining[1]
.sym 61435 $abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[1]_new_
.sym 61448 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$26501
.sym 61449 SCLK$2$2
.sym 61450 $false
.sym 61525 my_uart.rx_bits_remaining[3]
.sym 61526 $abc$45565$auto$wreduce.cc:455:run$4519[3]
.sym 61527 $abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.sym 61528 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_
.sym 61531 $false
.sym 61532 my_uart.rx_bits_remaining[0]
.sym 61533 $false
.sym 61534 $false
.sym 61537 $abc$45565$auto$wreduce.cc:455:run$4519[0]
.sym 61538 $abc$45565$auto$wreduce.cc:455:run$4519[2]
.sym 61539 $abc$45565$auto$wreduce.cc:455:run$4519[3]
.sym 61540 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_
.sym 61543 my_uart.rx_bits_remaining[0]
.sym 61544 $abc$45565$auto$wreduce.cc:455:run$4519[0]
.sym 61545 $abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.sym 61546 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_
.sym 61549 my_uart.rx_bits_remaining[2]
.sym 61550 $abc$45565$auto$wreduce.cc:455:run$4519[2]
.sym 61551 $abc$45565$auto$simplemap.cc:168:logic_reduce$8905_new_inv_
.sym 61552 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$41075[1]_new_inv_
.sym 61555 $abc$45565$new_n2494_
.sym 61556 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_
.sym 61557 my_uart.rx_bits_remaining[0]
.sym 61558 $abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[0]_new_
.sym 61561 $abc$45565$new_n2494_
.sym 61562 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_
.sym 61563 my_uart.rx_bits_remaining[2]
.sym 61564 $abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[2]_new_
.sym 61567 $abc$45565$new_n2494_
.sym 61568 my_uart.rx_bits_remaining[3]
.sym 61569 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9059_new_
.sym 61570 $abc$45565$techmap$techmap\my_uart.$procmux$4352.$and$/usr/local/bin/../share/yosys/techmap.v:434$6394_Y[3]_new_
.sym 61571 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$26501
.sym 61572 SCLK$2$2
.sym 61573 $false
.sym 61577 trigtime[28]
.sym 61610 $true
.sym 61647 my_uart.rx_bits_remaining[0]$2
.sym 61648 $false
.sym 61649 my_uart.rx_bits_remaining[0]
.sym 61650 $false
.sym 61651 $false
.sym 61653 $auto$alumacc.cc:474:replace_alu$4816.C[2]$2
.sym 61655 my_uart.rx_bits_remaining[1]
.sym 61656 $true$2
.sym 61659 $auto$alumacc.cc:474:replace_alu$4816.C[3]
.sym 61661 my_uart.rx_bits_remaining[2]
.sym 61662 $true$2
.sym 61663 $auto$alumacc.cc:474:replace_alu$4816.C[2]$2
.sym 61666 $false
.sym 61667 my_uart.rx_bits_remaining[3]
.sym 61668 $false
.sym 61669 $auto$alumacc.cc:474:replace_alu$4816.C[3]
.sym 61678 $false
.sym 61679 my_uart.rx_bits_remaining[2]
.sym 61680 $false
.sym 61681 $auto$alumacc.cc:474:replace_alu$4816.C[2]
.sym 61698 $abc$45565$new_n2334_
.sym 61699 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_
.sym 61701 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[3]_new_
.sym 61703 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_
.sym 61704 inst_dout_eventdata.tx_data_tmp_4byte[3]
.sym 61795 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 61796 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 61797 $false
.sym 61798 $false
.sym 61807 $abc$45565$new_n2075_
.sym 61808 $abc$45565$new_n2068_
.sym 61809 $false
.sym 61810 $false
.sym 61813 $abc$45565$new_n2060_
.sym 61814 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 61815 $false
.sym 61816 $false
.sym 61826 inst_dout_eventdata.ti_packet_sending[3]
.sym 61894 $abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.sym 61895 $abc$45565$new_n2060_
.sym 61896 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 61897 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 61900 inst_dout_eventdata.tx_data_tmp_2byte[15]
.sym 61901 inst_dout_eventdata.vdata[7]
.sym 61902 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 61903 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 61906 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 61907 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 61908 inst_dout_eventdata.vdata[2]
.sym 61909 $false
.sym 61912 inst_dout_eventdata.tx_data_tmp_2byte[7]
.sym 61913 waveform_transfer_num[7]
.sym 61914 $abc$45565$new_n2068_
.sym 61915 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 61918 $abc$45565$new_n2407_
.sym 61919 $abc$45565$new_n2417_
.sym 61920 inst_dout_eventdata.tx_data_tmp_2byte[10]
.sym 61921 $abc$45565$new_n2450_
.sym 61924 $abc$45565$new_n2407_
.sym 61925 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 61926 inst_dout_eventdata.tx_data_tmp_2byte[15]
.sym 61927 $abc$45565$new_n3941_
.sym 61930 inst_dout_eventdata.vdata[7]
.sym 61931 $abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.sym 61932 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 61933 $abc$45565$new_n2398_
.sym 61936 $abc$45565$new_n2397_
.sym 61937 $abc$45565$new_n3942_
.sym 61938 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 61939 $abc$45565$new_n3946_
.sym 61940 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258
.sym 61941 SCLK$2$2
.sym 61942 $false
.sym 61945 $abc$45565$new_n3945_
.sym 61947 $abc$45565$new_n3944_
.sym 62017 inst_dout_eventdata.tx_data_tmp_2byte[5]
.sym 62018 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 62019 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 62020 $false
.sym 62023 $abc$45565$new_n2421_
.sym 62024 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 62025 $abc$45565$new_n2420_
.sym 62026 inst_dout_eventdata.vdata[5]
.sym 62029 $abc$45565$new_n2364_
.sym 62030 $abc$45565$new_n2423_
.sym 62031 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[5]_new_
.sym 62032 $abc$45565$new_n2425_
.sym 62035 $abc$45565$new_n2402_
.sym 62036 peak[7]
.sym 62037 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[7]_new_
.sym 62038 $abc$45565$new_n3945_
.sym 62041 $abc$45565$new_n2363_
.sym 62042 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62043 inst_dout_eventdata.tx_data_tmp_2byte[5]
.sym 62044 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[5]_new_
.sym 62047 inst_dout_eventdata.tx_data_tmp_2byte[5]
.sym 62048 $abc$45565$auto$ice40_ffinit.cc:141:execute$44933
.sym 62049 $abc$45565$new_n2068_
.sym 62050 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 62053 $abc$45565$new_n2075_
.sym 62054 $abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.sym 62055 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 62056 $false
.sym 62059 $abc$45565$new_n2427_
.sym 62060 $abc$45565$new_n2419_
.sym 62061 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62062 $abc$45565$new_n2422_
.sym 62063 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258
.sym 62064 SCLK$2$2
.sym 62065 $false
.sym 62068 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[0]_new_
.sym 62069 $abc$45565$new_n2474_
.sym 62073 $abc$45565$new_n2473_
.sym 62140 $abc$45565$new_n2075_
.sym 62141 $abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.sym 62142 $false
.sym 62143 $false
.sym 62146 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 62147 $abc$45565$new_n2068_
.sym 62148 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 62149 $false
.sym 62152 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62153 inst_dout_eventdata.tx_data_tmp_2byte[5]
.sym 62154 $abc$45565$new_n2402_
.sym 62155 peak[5]
.sym 62158 $abc$45565$new_n2363_
.sym 62159 $abc$45565$new_n2364_
.sym 62160 $false
.sym 62161 $false
.sym 62164 $abc$45565$new_n2060_
.sym 62165 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 62166 $false
.sym 62167 $false
.sym 62170 $abc$45565$new_n2353_
.sym 62171 inst_dout_eventdata.vdata[6]
.sym 62172 $abc$45565$new_n2410_
.sym 62173 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 62176 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 62177 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 62178 $abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.sym 62179 $false
.sym 62182 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62183 $abc$45565$new_n2362_
.sym 62184 $abc$45565$new_n2361_
.sym 62185 $false
.sym 62189 $abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.sym 62190 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258
.sym 62191 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 62192 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$14593[0]_new_
.sym 62193 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$14540[1]_new_inv_
.sym 62194 $abc$45565$new_n2480_
.sym 62195 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$14540[0]_new_inv_
.sym 62196 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 62263 $abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.sym 62264 inst_dout_eventdata.vdata[2]
.sym 62265 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 62266 peak_hist[2]
.sym 62269 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62270 $abc$45565$new_n2362_
.sym 62271 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 62272 inst_dout_eventdata.tx_data_tmp_2byte[2]
.sym 62275 inst_dout_eventdata.tx_data_tmp_2byte[2]
.sym 62276 waveform_transfer_num[2]
.sym 62277 $abc$45565$new_n2068_
.sym 62278 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 62281 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 62282 hist_address[2]
.sym 62283 $abc$45565$new_n2456_
.sym 62284 $abc$45565$new_n2068_
.sym 62287 peak[2]
.sym 62288 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 62289 $abc$45565$new_n2402_
.sym 62290 $false
.sym 62293 $abc$45565$new_n2452_
.sym 62294 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10297_Y[2]_new_
.sym 62295 $abc$45565$new_n2455_
.sym 62296 $abc$45565$new_n2453_
.sym 62299 $abc$45565$new_n2467_
.sym 62300 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 62301 $abc$45565$new_n2363_
.sym 62302 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62305 $abc$45565$new_n2449_
.sym 62306 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62307 $abc$45565$new_n2451_
.sym 62308 $false
.sym 62309 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41258
.sym 62310 SCLK$2$2
.sym 62311 $false
.sym 62312 $abc$45565$new_n2129_
.sym 62313 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 62314 $abc$45565$new_n2058_
.sym 62315 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 62316 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.sym 62317 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42370
.sym 62318 $abc$45565$new_n2482_
.sym 62319 inst_dout_eventdata.dout_state[2]
.sym 62392 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$43423
.sym 62393 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.sym 62394 $false
.sym 62395 $false
.sym 62398 peak_hist[1]
.sym 62399 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 62400 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 62401 hist_address[1]
.sym 62404 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42370
.sym 62405 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 62406 $false
.sym 62407 $false
.sym 62410 peak_hist[4]
.sym 62411 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 62412 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 62413 hist_address[4]
.sym 62422 peak_hist[7]
.sym 62423 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 62424 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 62425 hist_address[7]
.sym 62435 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 62436 $abc$45565$new_n2490_
.sym 62437 $abc$45565$new_n2486_
.sym 62438 $abc$45565$new_n3955_
.sym 62440 $abc$45565$new_n2489_
.sym 62441 inst_dout_eventdata.dout_state[1]
.sym 62442 inst_dout_eventdata.dout_state[0]
.sym 62509 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307
.sym 62510 RSTn_i$2
.sym 62511 $false
.sym 62512 $false
.sym 62533 peak_hist[8]
.sym 62534 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 62535 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 62536 hist_address[8]
.sym 62559 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[1]_new_inv_
.sym 62560 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13532[0]_new_
.sym 62561 $abc$45565$new_n2205_
.sym 62563 $abc$45565$techmap\inst_dout_eventdata.$procmux$3802_Y[1]_new_inv_
.sym 62564 inst_dout_eventdata.dout_countdown[1]
.sym 62644 peak_hist[6]
.sym 62645 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 62646 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 62647 hist_address[6]
.sym 62674 peak_hist[5]
.sym 62675 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 62676 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 62677 hist_address[5]
.sym 62681 $abc$45565$new_n2476_
.sym 62685 inst_dout_eventdata.running
.sym 62755 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 62756 $abc$45565$auto$wreduce.cc:455:run$4503[0]
.sym 62757 inst_dout_eventdata.dout_countdown[0]
.sym 62758 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62761 $false
.sym 62762 inst_dout_eventdata.dout_countdown[0]
.sym 62763 $false
.sym 62764 $false
.sym 62767 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 62768 $abc$45565$auto$wreduce.cc:455:run$4503[0]
.sym 62769 inst_dout_eventdata.dout_countdown[0]
.sym 62770 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62773 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.sym 62774 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[0]_new_inv_
.sym 62775 $abc$45565$new_n2065_
.sym 62776 inst_dout_eventdata.dout_countdown[0]
.sym 62797 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[0]_new_inv_
.sym 62798 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 62799 $abc$45565$new_n2211_
.sym 62800 $false
.sym 62801 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 62802 SCLK$2$2
.sym 62803 $false
.sym 62805 inst_dout_eventdata.transmit
.sym 62878 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.sym 62879 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[6]_new_inv_
.sym 62880 $abc$45565$new_n2065_
.sym 62881 inst_dout_eventdata.dout_countdown[6]
.sym 62890 $false
.sym 62891 inst_dout_eventdata.dout_countdown[6]
.sym 62892 $false
.sym 62893 $auto$alumacc.cc:474:replace_alu$4795.C[6]
.sym 62902 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 62903 $abc$45565$auto$wreduce.cc:455:run$4503[6]
.sym 62904 inst_dout_eventdata.dout_countdown[6]
.sym 62905 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62908 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 62909 $abc$45565$auto$wreduce.cc:455:run$4503[6]
.sym 62910 inst_dout_eventdata.dout_countdown[6]
.sym 62911 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 62920 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[6]_new_inv_
.sym 62921 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 62922 $abc$45565$new_n2185_
.sym 62923 $false
.sym 62924 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 62925 SCLK$2$2
.sym 62926 $false
.sym 62929 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$26041
.sym 62932 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 63001 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 63002 $abc$45565$auto$wreduce.cc:455:run$4503[7]
.sym 63003 inst_dout_eventdata.dout_countdown[7]
.sym 63004 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 63019 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 63020 $abc$45565$auto$wreduce.cc:455:run$4503[7]
.sym 63021 inst_dout_eventdata.dout_countdown[7]
.sym 63022 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 63025 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.sym 63026 $abc$45565$techmap\inst_dout_eventdata.$procmux$3772_Y[7]_new_inv_
.sym 63027 $abc$45565$new_n2065_
.sym 63028 inst_dout_eventdata.dout_countdown[7]
.sym 63043 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[7]_new_inv_
.sym 63044 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 63045 $abc$45565$new_n2181_
.sym 63046 $false
.sym 63047 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 63048 SCLK$2$2
.sym 63049 $false
.sym 63124 ADCbaseline[4]
.sym 63125 $false
.sym 63126 $false
.sym 63127 $false
.sym 63130 ADCbaseline[6]
.sym 63131 $false
.sym 63132 $false
.sym 63133 $false
.sym 63136 ADCbaseline[1]
.sym 63137 $false
.sym 63138 $false
.sym 63139 $false
.sym 63142 ADCbaseline[5]
.sym 63143 $false
.sym 63144 $false
.sym 63145 $false
.sym 63148 $false
.sym 63149 $false
.sym 63150 $false
.sym 63151 $false
.sym 63154 $true$2
.sym 63155 $false
.sym 63156 $false
.sym 63157 $false
.sym 63160 $false
.sym 63161 $false
.sym 63162 $false
.sym 63163 $false
.sym 63166 $true$2
.sym 63167 $false
.sym 63168 $false
.sym 63169 $false
.sym 63170 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218
.sym 63171 SCLK$2$2
.sym 63172 $false
.sym 63173 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[2]
.sym 63174 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[11]
.sym 63175 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[3]
.sym 63176 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[7]
.sym 63177 ADCbaseline[2]
.sym 63178 ADCbaseline[7]
.sym 63179 ADCbaseline[3]
.sym 63180 ADCbaseline[11]
.sym 63209 $true
.sym 63246 $auto$alumacc.cc:474:replace_alu$4768.C[1]
.sym 63248 peak_hist[0]
.sym 63249 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[0]
.sym 63252 $auto$alumacc.cc:474:replace_alu$4768.C[2]
.sym 63253 $false
.sym 63254 peak_hist[1]
.sym 63255 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[1]
.sym 63256 $auto$alumacc.cc:474:replace_alu$4768.C[1]
.sym 63258 $auto$alumacc.cc:474:replace_alu$4768.C[3]
.sym 63259 $false
.sym 63260 peak_hist[2]
.sym 63261 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[2]
.sym 63262 $auto$alumacc.cc:474:replace_alu$4768.C[2]
.sym 63264 $auto$alumacc.cc:474:replace_alu$4768.C[4]
.sym 63265 $false
.sym 63266 peak_hist[3]
.sym 63267 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[3]
.sym 63268 $auto$alumacc.cc:474:replace_alu$4768.C[3]
.sym 63270 $auto$alumacc.cc:474:replace_alu$4768.C[5]
.sym 63271 $false
.sym 63272 peak_hist[4]
.sym 63273 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[4]
.sym 63274 $auto$alumacc.cc:474:replace_alu$4768.C[4]
.sym 63276 $auto$alumacc.cc:474:replace_alu$4768.C[6]
.sym 63277 $false
.sym 63278 peak_hist[5]
.sym 63279 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[5]
.sym 63280 $auto$alumacc.cc:474:replace_alu$4768.C[5]
.sym 63282 $auto$alumacc.cc:474:replace_alu$4768.C[7]
.sym 63283 $false
.sym 63284 peak_hist[6]
.sym 63285 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[6]
.sym 63286 $auto$alumacc.cc:474:replace_alu$4768.C[6]
.sym 63288 $auto$alumacc.cc:474:replace_alu$4768.C[8]
.sym 63289 $false
.sym 63290 peak_hist[7]
.sym 63291 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[7]
.sym 63292 $auto$alumacc.cc:474:replace_alu$4768.C[7]
.sym 63293 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354
.sym 63294 SCLK$2$2
.sym 63295 $false
.sym 63296 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[14]
.sym 63297 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[15]
.sym 63298 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[8]
.sym 63299 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[10]
.sym 63300 ADCbaseline[14]
.sym 63301 ADCbaseline[15]
.sym 63302 ADCbaseline[8]
.sym 63303 ADCbaseline[10]
.sym 63332 $auto$alumacc.cc:474:replace_alu$4768.C[8]
.sym 63369 $auto$alumacc.cc:474:replace_alu$4768.C[9]
.sym 63370 $false
.sym 63371 peak_hist[8]
.sym 63372 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[8]
.sym 63373 $auto$alumacc.cc:474:replace_alu$4768.C[8]
.sym 63375 $auto$alumacc.cc:474:replace_alu$4768.C[10]
.sym 63376 $false
.sym 63377 peak_hist[9]
.sym 63378 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[9]
.sym 63379 $auto$alumacc.cc:474:replace_alu$4768.C[9]
.sym 63381 $auto$alumacc.cc:474:replace_alu$4768.C[11]
.sym 63382 $false
.sym 63383 peak_hist[10]
.sym 63384 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[10]
.sym 63385 $auto$alumacc.cc:474:replace_alu$4768.C[10]
.sym 63387 $auto$alumacc.cc:474:replace_alu$4768.C[12]
.sym 63388 $false
.sym 63389 peak_hist[11]
.sym 63390 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[11]
.sym 63391 $auto$alumacc.cc:474:replace_alu$4768.C[11]
.sym 63393 $auto$alumacc.cc:474:replace_alu$4768.C[13]
.sym 63394 $false
.sym 63395 peak_hist[12]
.sym 63396 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[12]
.sym 63397 $auto$alumacc.cc:474:replace_alu$4768.C[12]
.sym 63399 $auto$alumacc.cc:474:replace_alu$4768.C[14]
.sym 63400 $false
.sym 63401 peak_hist[13]
.sym 63402 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[13]
.sym 63403 $auto$alumacc.cc:474:replace_alu$4768.C[13]
.sym 63405 $auto$alumacc.cc:474:replace_alu$4768.C[15]
.sym 63406 $false
.sym 63407 peak_hist[14]
.sym 63408 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[14]
.sym 63409 $auto$alumacc.cc:474:replace_alu$4768.C[14]
.sym 63412 $false
.sym 63413 peak_hist[15]
.sym 63414 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[15]
.sym 63415 $auto$alumacc.cc:474:replace_alu$4768.C[15]
.sym 63416 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354
.sym 63417 SCLK$2$2
.sym 63418 $false
.sym 63419 ADCbaseline[13]
.sym 63493 ADCbaseline[13]
.sym 63494 $false
.sym 63495 $false
.sym 63496 $false
.sym 63499 raw_hist_address[3]
.sym 63500 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 63501 raw_hist_address[2]
.sym 63502 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 63511 raw_hist_address[6]
.sym 63512 raw_hist_address[5]
.sym 63513 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 63514 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 63517 raw_hist_address[4]
.sym 63518 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 63519 $abc$45565$new_n3436_
.sym 63520 $false
.sym 63535 $abc$45565$new_n3598_
.sym 63536 $abc$45565$new_n3599_
.sym 63537 $abc$45565$new_n3600_
.sym 63538 $false
.sym 63539 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.sym 63540 SCLK$2$2
.sym 63541 $false
.sym 63628 raw_hist_address[5]
.sym 63629 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 63630 $abc$45565$new_n3436_
.sym 63631 $false
.sym 63634 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 63635 raw_hist_address[6]
.sym 63636 raw_hist_address[5]
.sym 63637 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 63640 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 63641 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 63642 $false
.sym 63643 $false
.sym 63646 raw_hist_address[4]
.sym 63647 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 63648 raw_hist_address[3]
.sym 63649 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 63652 raw_hist_address[7]
.sym 63653 raw_hist_address[6]
.sym 63654 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 63655 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 63658 $abc$45565$new_n3602_
.sym 63659 $abc$45565$new_n3603_
.sym 63660 $abc$45565$new_n3604_
.sym 63661 $false
.sym 63662 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.sym 63663 SCLK$2$2
.sym 63664 $false
.sym 63739 raw_hist_address[7]
.sym 63740 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 63741 $abc$45565$new_n3436_
.sym 63742 $false
.sym 63745 raw_hist_address[9]
.sym 63746 raw_hist_address[8]
.sym 63747 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 63748 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 63751 $abc$45565$auto$rtlil.cc:1832:Not$4693_new_
.sym 63752 raw_hist_address[7]
.sym 63753 raw_hist_address[6]
.sym 63754 $abc$45565$auto$rtlil.cc:1836:ReduceOr$4702_new_inv_
.sym 63757 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[2]_new_
.sym 63758 raw_hist_address[10]
.sym 63759 raw_hist_address[9]
.sym 63760 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[3]_new_
.sym 63763 raw_hist_address[8]
.sym 63764 $abc$45565$auto$rtlil.cc:1832:Not$4680_new_
.sym 63765 $abc$45565$new_n3436_
.sym 63766 $false
.sym 63769 $abc$45565$new_n3610_
.sym 63770 $abc$45565$new_n3611_
.sym 63771 $abc$45565$new_n3612_
.sym 63772 $false
.sym 63775 $abc$45565$new_n3614_
.sym 63776 $abc$45565$new_n3615_
.sym 63777 $abc$45565$new_n3616_
.sym 63778 $false
.sym 63785 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36501
.sym 63786 SCLK$2$2
.sym 63787 $false
.sym 63788 my_uart.tx_countdown[2]
.sym 63892 $abc$45565$new_n3446_
.sym 63893 $abc$45565$new_n3436_
.sym 63894 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[5]_new_inv_
.sym 63895 RSTn_i$2
.sym 63913 $auto$alumacc.cc:474:replace_alu$4819.C[2]
.sym 63914 $abc$45565$auto$wreduce.cc:455:run$4520[3]
.sym 63915 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[3]
.sym 63916 $abc$45565$new_n2029_
.sym 63917 $abc$45565$techmap\my_uart.$1\tx_countdown[5:0][3]_new_inv_
.sym 63918 my_uart.tx_countdown[3]
.sym 64036 $auto$alumacc.cc:474:replace_alu$4754.C[2]
.sym 64037 $auto$alumacc.cc:474:replace_alu$4754.C[3]
.sym 64038 $auto$alumacc.cc:474:replace_alu$4754.C[4]
.sym 64039 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[5]
.sym 64040 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[2]
.sym 64041 $abc$45565$techmap\my_uart.$1\tx_countdown[5:0][2]_new_inv_
.sym 64108 my_uart.tx_countdown[0]
.sym 64109 $abc$45565$new_n2031_
.sym 64110 my_uart.tx_countdown[1]
.sym 64111 $false
.sym 64114 my_uart.tx_countdown[0]
.sym 64115 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[0]
.sym 64116 $abc$45565$new_n2031_
.sym 64117 $false
.sym 64120 $false
.sym 64121 my_uart.tx_countdown[0]
.sym 64122 $false
.sym 64123 $false
.sym 64126 my_uart.tx_countdown[5]
.sym 64127 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[5]
.sym 64128 $abc$45565$new_n2031_
.sym 64129 $false
.sym 64132 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][1]_new_inv_
.sym 64133 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][5]_new_inv_
.sym 64134 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][0]_new_inv_
.sym 64135 $false
.sym 64138 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][5]_new_inv_
.sym 64139 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 64140 $false
.sym 64141 $false
.sym 64144 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][0]_new_inv_
.sym 64145 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 64146 $false
.sym 64147 $false
.sym 64150 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][1]_new_inv_
.sym 64151 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 64152 $false
.sym 64153 $false
.sym 64154 $true
.sym 64155 SCLK$2$2
.sym 64156 $false
.sym 64159 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][4]_new_inv_
.sym 64162 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[4]
.sym 64163 my_uart.tx_countdown[4]
.sym 64599 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132
.sym 64986 $abc$45565$auto$ice40_ffinit.cc:141:execute$45053
.sym 64987 $false
.sym 64988 $false
.sym 64989 $false
.sym 65016 $false
.sym 65017 my_uart.tx_clk_divider[7]
.sym 65018 $false
.sym 65019 $auto$alumacc.cc:474:replace_alu$4828.C[7]
.sym 65028 $abc$45565$new_n2031_
.sym 65029 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 65030 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:95$2821_Y[7]
.sym 65031 $false
.sym 65032 $true
.sym 65033 SCLK$2$2
.sym 65034 $false
.sym 65036 inst_dout_scldata.ti_packet_sending[19]
.sym 65109 tx_cnt[19]
.sym 65110 $false
.sym 65111 $false
.sym 65112 $false
.sym 65155 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 65156 SCLK$2$2
.sym 65157 $false
.sym 65159 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_
.sym 65162 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_
.sym 65163 $abc$45565$new_n3145_
.sym 65164 inst_dout_eventdata.tx_data_tmp_4byte[27]
.sym 65232 $abc$45565$new_n2068_
.sym 65233 trigtime[19]
.sym 65234 $abc$45565$new_n2254_
.sym 65235 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 65244 inst_dout_eventdata.tx_data_tmp_4byte[19]
.sym 65245 inst_dout_eventdata.tx_data_tmp_4byte[27]
.sym 65246 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 65247 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 65256 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 65257 inst_dout_eventdata.tx_data_tmp_4byte[27]
.sym 65258 inst_dout_eventdata.tx_data_tmp_4byte[19]
.sym 65259 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 65262 inst_dout_eventdata.tx_data_tmp_4byte[19]
.sym 65263 inst_dout_eventdata.ti_packet_sending[19]
.sym 65264 $abc$45565$new_n2068_
.sym 65265 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 65268 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_
.sym 65269 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_
.sym 65270 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_
.sym 65271 $false
.sym 65278 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 65279 SCLK$2$2
.sym 65280 $false
.sym 65281 $abc$45565$new_n3185_
.sym 65282 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_
.sym 65284 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_
.sym 65285 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_
.sym 65286 inst_dout_scldata.tx_data_tmp_4byte[27]
.sym 65287 inst_dout_scldata.tx_data_tmp_4byte[19]
.sym 65288 inst_dout_scldata.tx_data_tmp_4byte[11]
.sym 65373 tx_cnt[11]
.sym 65374 $false
.sym 65375 $false
.sym 65376 $false
.sym 65401 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 65402 SCLK$2$2
.sym 65403 $false
.sym 65405 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_
.sym 65410 inst_dout_scldata.ti_packet_sending[11]
.sym 65478 inst_dout_eventdata.tx_data_tmp_4byte[11]
.sym 65479 inst_dout_eventdata.ti_packet_sending[11]
.sym 65480 $abc$45565$new_n2068_
.sym 65481 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 65490 $abc$45565$new_n2068_
.sym 65491 trigtime[11]
.sym 65492 $abc$45565$new_n2294_
.sym 65493 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 65496 inst_dout_eventdata.tx_data_tmp_4byte[11]
.sym 65497 inst_dout_eventdata.tx_data_tmp_4byte[19]
.sym 65498 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 65499 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 65502 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 65503 inst_dout_eventdata.tx_data_tmp_4byte[19]
.sym 65504 inst_dout_eventdata.tx_data_tmp_4byte[11]
.sym 65505 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 65520 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_
.sym 65521 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_
.sym 65522 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_
.sym 65523 $false
.sym 65524 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 65525 SCLK$2$2
.sym 65526 $false
.sym 65531 inst_dout_eventdata.ti_packet_sending[20]
.sym 65532 inst_dout_eventdata.ti_packet_sending[28]
.sym 65652 $abc$45565$new_n2222_
.sym 65654 inst_dout_histdata.ti_packet_sending[28]
.sym 65742 tx_cnt[28]
.sym 65743 $false
.sym 65744 $false
.sym 65745 $false
.sym 65770 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 65771 SCLK$2$2
.sym 65772 $false
.sym 65773 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_
.sym 65774 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_
.sym 65777 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_
.sym 65778 $abc$45565$new_n2249_
.sym 65779 inst_dout_eventdata.tx_data_tmp_4byte[20]
.sym 65780 inst_dout_eventdata.tx_data_tmp_4byte[28]
.sym 65853 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 65854 inst_dout_eventdata.tx_data_tmp_4byte[11]
.sym 65855 inst_dout_eventdata.tx_data_tmp_4byte[3]
.sym 65856 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 65859 inst_dout_eventdata.tx_data_tmp_4byte[3]
.sym 65860 inst_dout_eventdata.tx_data_tmp_4byte[11]
.sym 65861 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 65862 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 65871 $abc$45565$new_n2068_
.sym 65872 trigtime[3]
.sym 65873 $abc$45565$new_n2334_
.sym 65874 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 65883 inst_dout_eventdata.tx_data_tmp_4byte[3]
.sym 65884 inst_dout_eventdata.ti_packet_sending[3]
.sym 65885 $abc$45565$new_n2068_
.sym 65886 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 65889 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_
.sym 65890 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[3]_new_
.sym 65891 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_
.sym 65892 $false
.sym 65893 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 65894 SCLK$2$2
.sym 65895 $false
.sym 65896 $abc$45565$new_n2155_
.sym 65899 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13348[2]_new_
.sym 65900 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[0]_new_
.sym 65902 inst_dout_scldata.ti_packet_sending[20]
.sym 65903 inst_dout_scldata.ti_packet_sending[3]
.sym 66006 tx_cnt[3]
.sym 66007 $false
.sym 66008 $false
.sym 66009 $false
.sym 66016 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 66017 SCLK$2$2
.sym 66018 $false
.sym 66019 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_
.sym 66020 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_
.sym 66023 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[3]_new_
.sym 66024 $abc$45565$new_n3225_
.sym 66026 inst_dout_scldata.tx_data_tmp_4byte[3]
.sym 66105 $abc$45565$new_n3944_
.sym 66106 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 66107 inst_dout_eventdata.tx_data_tmp_2byte[7]
.sym 66108 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 66117 $abc$45565$new_n2364_
.sym 66118 $abc$45565$new_n2363_
.sym 66119 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 66120 $false
.sym 66143 $abc$45565$new_n2214_
.sym 66144 $abc$45565$new_n2117_
.sym 66148 trigtime[3]
.sym 66228 inst_dout_eventdata.tx_data_tmp_2byte[0]
.sym 66229 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 66230 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 66231 $false
.sym 66234 $abc$45565$new_n2476_
.sym 66235 $abc$45565$new_n2068_
.sym 66236 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[0]_new_
.sym 66237 $false
.sym 66258 $abc$45565$new_n2363_
.sym 66259 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 66260 inst_dout_eventdata.tx_data_tmp_2byte[0]
.sym 66261 $abc$45565$new_n2474_
.sym 66265 $abc$45565$new_n2215_
.sym 66266 $abc$45565$new_n2116_
.sym 66267 $abc$45565$new_n2143_
.sym 66268 $abc$45565$new_n2479_
.sym 66269 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_
.sym 66270 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13324[2]_new_
.sym 66272 inst_dout_eventdata.tx_data[0]
.sym 66339 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4468_new_inv_
.sym 66340 inst_dout_eventdata.dout_state[0]
.sym 66341 inst_dout_eventdata.dout_state[1]
.sym 66342 $false
.sym 66345 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$14540[0]_new_inv_
.sym 66346 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$14540[1]_new_inv_
.sym 66347 RSTn_i$2
.sym 66348 $false
.sym 66351 $abc$45565$new_n2058_
.sym 66352 inst_dout_eventdata.dout_state[2]
.sym 66353 $false
.sym 66354 $false
.sym 66357 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 66358 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 66359 $abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.sym 66360 $false
.sym 66363 inst_dout_eventdata.dout_state[0]
.sym 66364 $abc$45565$new_n2127_
.sym 66365 $abc$45565$new_n2058_
.sym 66366 $false
.sym 66369 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 66370 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 66371 $abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.sym 66372 $false
.sym 66375 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 66376 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 66377 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 66378 $abc$45565$techmap\inst_dout_eventdata.$procmux$3579_CMP_new_
.sym 66381 inst_dout_eventdata.dout_state[2]
.sym 66382 $abc$45565$new_n2058_
.sym 66383 $false
.sym 66384 $false
.sym 66388 $abc$45565$new_n2127_
.sym 66389 $abc$45565$new_n2114_
.sym 66390 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 66391 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 66392 $abc$45565$new_n2064_
.sym 66393 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4468_new_inv_
.sym 66394 inst_dout_eventdata.dout_state[4]
.sym 66395 inst_dout_eventdata.dout_state[3]
.sym 66462 inst_dout_eventdata.dout_state[4]
.sym 66463 inst_dout_eventdata.dout_state[3]
.sym 66464 inst_dout_eventdata.dout_state[0]
.sym 66465 inst_dout_eventdata.dout_state[1]
.sym 66468 inst_dout_eventdata.dout_state[2]
.sym 66469 $abc$45565$new_n2129_
.sym 66470 $false
.sym 66471 $false
.sym 66474 inst_dout_eventdata.dout_state[4]
.sym 66475 inst_dout_eventdata.dout_state[3]
.sym 66476 inst_dout_eventdata.dout_state[0]
.sym 66477 inst_dout_eventdata.dout_state[1]
.sym 66480 $abc$45565$new_n2129_
.sym 66481 inst_dout_eventdata.dout_state[2]
.sym 66482 $false
.sym 66483 $false
.sym 66486 inst_dout_eventdata.dout_state[1]
.sym 66487 inst_dout_eventdata.dout_state[2]
.sym 66488 inst_dout_eventdata.dout_state[0]
.sym 66489 $abc$45565$new_n2114_
.sym 66492 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 66493 RSTn_i$2
.sym 66494 $false
.sym 66495 $false
.sym 66498 $abc$45565$new_n2068_
.sym 66499 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 66500 $false
.sym 66501 $false
.sym 66504 $abc$45565$new_n2482_
.sym 66505 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$14593[0]_new_
.sym 66506 $abc$45565$new_n2364_
.sym 66507 $false
.sym 66508 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307
.sym 66509 SCLK$2$2
.sym 66510 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 66511 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 66512 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562
.sym 66516 peak_hist[12]
.sym 66585 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4468_new_inv_
.sym 66586 inst_dout_eventdata.dout_state[1]
.sym 66587 inst_dout_eventdata.dout_state[0]
.sym 66588 $false
.sym 66591 $abc$45565$new_n2129_
.sym 66592 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10395_Y[2]_new_
.sym 66593 $abc$45565$new_n2068_
.sym 66594 $false
.sym 66597 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 66598 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 66599 $false
.sym 66600 $false
.sym 66603 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 66604 $abc$45565$new_n2486_
.sym 66605 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$14593[0]_new_
.sym 66606 $abc$45565$new_n2068_
.sym 66615 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 66616 $abc$45565$new_n2486_
.sym 66617 $abc$45565$new_n2490_
.sym 66618 $abc$45565$new_n2068_
.sym 66621 $abc$45565$new_n2129_
.sym 66622 $abc$45565$new_n3955_
.sym 66623 $false
.sym 66624 $false
.sym 66627 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 66628 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$14593[0]_new_
.sym 66629 $abc$45565$new_n2489_
.sym 66630 $false
.sym 66631 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307
.sym 66632 SCLK$2$2
.sym 66633 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 66638 peak_hist[14]
.sym 66714 inst_dout_eventdata.dout_countdown[0]
.sym 66715 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 66716 inst_dout_eventdata.dout_countdown[1]
.sym 66717 $false
.sym 66720 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 66721 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 66722 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4468_new_inv_
.sym 66723 $abc$45565$techmap\inst_dout_eventdata.$procmux$3765_Y[1]_new_inv_
.sym 66726 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 66727 inst_dout_eventdata.dout_countdown[1]
.sym 66728 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42372[1]_new_
.sym 66729 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13532[0]_new_
.sym 66738 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 66739 inst_dout_eventdata.dout_countdown[0]
.sym 66740 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 66741 inst_dout_eventdata.dout_countdown[1]
.sym 66744 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 66745 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 66746 $abc$45565$techmap\inst_dout_eventdata.$procmux$3802_Y[1]_new_inv_
.sym 66747 $abc$45565$new_n2205_
.sym 66754 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 66755 SCLK$2$2
.sym 66756 $false
.sym 66760 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 66761 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218
.sym 66831 peak_hist[0]
.sym 66832 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10394_Y[2]_new_
.sym 66833 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10393_Y[1]_new_
.sym 66834 hist_address[0]
.sym 66855 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$42360[2]
.sym 66856 $false
.sym 66857 $false
.sym 66858 $false
.sym 66877 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42370
.sym 66878 SCLK$2$2
.sym 66879 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 66881 peak_hist[13]
.sym 66960 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4478_new_inv_
.sym 66961 $abc$45565$new_n2075_
.sym 66962 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 66963 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 67000 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 67001 SCLK$2$2
.sym 67002 $false
.sym 67010 peak_hist[15]
.sym 67089 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 67090 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 67091 RSTn_i$2
.sym 67092 $false
.sym 67107 inst_dout_histdata.running
.sym 67108 inst_dout_scldata.running
.sym 67109 bram_ready
.sym 67110 $false
.sym 67126 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[0]_new_
.sym 67128 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[1]_new_
.sym 67132 my_uart.tx_data[0]
.sym 67133 my_uart.tx_data[1]
.sym 67323 ADCbaseline[2]
.sym 67324 $false
.sym 67325 $false
.sym 67326 $false
.sym 67329 ADCbaseline[11]
.sym 67330 $false
.sym 67331 $false
.sym 67332 $false
.sym 67335 ADCbaseline[3]
.sym 67336 $false
.sym 67337 $false
.sym 67338 $false
.sym 67341 ADCbaseline[7]
.sym 67342 $false
.sym 67343 $false
.sym 67344 $false
.sym 67347 $true$2
.sym 67348 $false
.sym 67349 $false
.sym 67350 $false
.sym 67353 $false
.sym 67354 $false
.sym 67355 $false
.sym 67356 $false
.sym 67359 $false
.sym 67360 $false
.sym 67361 $false
.sym 67362 $false
.sym 67365 $false
.sym 67366 $false
.sym 67367 $false
.sym 67368 $false
.sym 67369 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218
.sym 67370 SCLK$2$2
.sym 67371 $false
.sym 67374 $abc$45565$auto$alumacc.cc:474:replace_alu$4768.BB[12]
.sym 67375 ADCbaseline[12]
.sym 67446 ADCbaseline[14]
.sym 67447 $false
.sym 67448 $false
.sym 67449 $false
.sym 67452 ADCbaseline[15]
.sym 67453 $false
.sym 67454 $false
.sym 67455 $false
.sym 67458 ADCbaseline[8]
.sym 67459 $false
.sym 67460 $false
.sym 67461 $false
.sym 67464 ADCbaseline[10]
.sym 67465 $false
.sym 67466 $false
.sym 67467 $false
.sym 67470 $false
.sym 67471 $false
.sym 67472 $false
.sym 67473 $false
.sym 67476 $false
.sym 67477 $false
.sym 67478 $false
.sym 67479 $false
.sym 67482 $false
.sym 67483 $false
.sym 67484 $false
.sym 67485 $false
.sym 67488 $false
.sym 67489 $false
.sym 67490 $false
.sym 67491 $false
.sym 67492 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218
.sym 67493 SCLK$2$2
.sym 67494 $false
.sym 67498 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37354
.sym 67569 $false
.sym 67570 $false
.sym 67571 $false
.sym 67572 $false
.sym 67615 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218
.sym 67616 SCLK$2$2
.sym 67617 $false
.sym 67620 $abc$45565$new_n2027_
.sym 67625 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.sym 67864 $abc$45565$auto$wreduce.cc:455:run$4520[0]
.sym 67865 $abc$45565$new_n2508_
.sym 67866 $abc$45565$auto$ice40_ffinit.cc:141:execute$45037
.sym 67871 my_uart.tx_bits_remaining[0]
.sym 67938 $abc$45565$new_n2505_
.sym 67939 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 67940 $abc$45565$techmap\my_uart.$1\tx_countdown[5:0][2]_new_inv_
.sym 67941 $false
.sym 67984 $true
.sym 67985 SCLK$2$2
.sym 67986 $false
.sym 67987 $abc$45565$auto$wreduce.cc:455:run$4520[2]
.sym 67988 $abc$45565$new_n2505_
.sym 67989 $abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_
.sym 67990 $abc$45565$auto$wreduce.cc:455:run$4518[3]_new_
.sym 67991 $abc$45565$new_n2028_
.sym 67992 my_uart.tx_bits_remaining[3]
.sym 67993 my_uart.tx_bits_remaining[2]
.sym 67994 my_uart.tx_bits_remaining[1]
.sym 68023 $true
.sym 68060 my_uart.tx_bits_remaining[0]$2
.sym 68061 $false
.sym 68062 my_uart.tx_bits_remaining[0]
.sym 68063 $false
.sym 68064 $false
.sym 68066 $auto$alumacc.cc:474:replace_alu$4819.C[2]$2
.sym 68068 my_uart.tx_bits_remaining[1]
.sym 68069 $true$2
.sym 68072 $auto$alumacc.cc:474:replace_alu$4819.C[3]
.sym 68074 my_uart.tx_bits_remaining[2]
.sym 68075 $true$2
.sym 68076 $auto$alumacc.cc:474:replace_alu$4819.C[2]$2
.sym 68079 $false
.sym 68080 my_uart.tx_bits_remaining[3]
.sym 68081 $false
.sym 68082 $auto$alumacc.cc:474:replace_alu$4819.C[3]
.sym 68085 $false
.sym 68086 my_uart.tx_countdown[3]
.sym 68087 $false
.sym 68088 $auto$alumacc.cc:474:replace_alu$4754.C[3]
.sym 68091 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][4]_new_inv_
.sym 68092 $abc$45565$techmap\my_uart.$1\tx_countdown[5:0][3]_new_inv_
.sym 68093 $abc$45565$techmap\my_uart.$1\tx_countdown[5:0][2]_new_inv_
.sym 68094 $false
.sym 68097 my_uart.tx_countdown[3]
.sym 68098 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[3]
.sym 68099 $abc$45565$new_n2031_
.sym 68100 $false
.sym 68103 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 68104 $abc$45565$techmap\my_uart.$1\tx_countdown[5:0][3]_new_inv_
.sym 68105 $abc$45565$new_n2539_
.sym 68106 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 68107 $true
.sym 68108 SCLK$2$2
.sym 68109 $false
.sym 68146 $true
.sym 68183 my_uart.tx_countdown[0]$2
.sym 68184 $false
.sym 68185 my_uart.tx_countdown[0]
.sym 68186 $false
.sym 68187 $false
.sym 68189 $auto$alumacc.cc:474:replace_alu$4754.C[2]$2
.sym 68191 my_uart.tx_countdown[1]
.sym 68192 $true$2
.sym 68195 $auto$alumacc.cc:474:replace_alu$4754.C[3]$2
.sym 68197 my_uart.tx_countdown[2]
.sym 68198 $true$2
.sym 68199 $auto$alumacc.cc:474:replace_alu$4754.C[2]$2
.sym 68201 $auto$alumacc.cc:474:replace_alu$4754.C[4]$2
.sym 68203 my_uart.tx_countdown[3]
.sym 68204 $true$2
.sym 68205 $auto$alumacc.cc:474:replace_alu$4754.C[3]$2
.sym 68207 $auto$alumacc.cc:474:replace_alu$4754.C[5]
.sym 68209 my_uart.tx_countdown[4]
.sym 68210 $true$2
.sym 68211 $auto$alumacc.cc:474:replace_alu$4754.C[4]$2
.sym 68214 $false
.sym 68215 my_uart.tx_countdown[5]
.sym 68216 $false
.sym 68217 $auto$alumacc.cc:474:replace_alu$4754.C[5]
.sym 68220 $false
.sym 68221 my_uart.tx_countdown[2]
.sym 68222 $false
.sym 68223 $auto$alumacc.cc:474:replace_alu$4754.C[2]
.sym 68226 my_uart.tx_countdown[2]
.sym 68227 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[2]
.sym 68228 $abc$45565$new_n2031_
.sym 68229 $false
.sym 68319 my_uart.tx_countdown[4]
.sym 68320 $abc$45565$techmap\my_uart.$sub$osdvu/uart.v:98$2823_Y[4]
.sym 68321 $abc$45565$new_n2031_
.sym 68322 $false
.sym 68337 $false
.sym 68338 my_uart.tx_countdown[4]
.sym 68339 $false
.sym 68340 $auto$alumacc.cc:474:replace_alu$4754.C[4]
.sym 68343 $abc$45565$techmap\my_uart.$4\tx_countdown[5:0][4]_new_inv_
.sym 68344 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 68345 $false
.sym 68346 $false
.sym 68353 $true
.sym 68354 SCLK$2$2
.sym 68355 $false
.sym 68646 inst_dout_eventdata.running
.sym 68676 SCLK$2
.sym 68990 trigtime[27]
.sym 69112 trigtime[19]
.sym 69119 trigtime[11]
.sym 69192 tx_cnt[19]
.sym 69193 $false
.sym 69194 $false
.sym 69195 $false
.sym 69232 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 69233 SCLK$2$2
.sym 69234 $false
.sym 69235 $abc$45565$new_n3115_
.sym 69237 $abc$45565$new_n2224_
.sym 69241 inst_dout_scldata.ti_packet_sending[14]
.sym 69242 inst_dout_scldata.ti_packet_sending[27]
.sym 69315 $abc$45565$new_n1956_
.sym 69316 trigtime[19]
.sym 69317 $abc$45565$new_n3145_
.sym 69318 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 69333 inst_dout_scldata.tx_data_tmp_4byte[19]
.sym 69334 inst_dout_scldata.ti_packet_sending[19]
.sym 69335 $abc$45565$new_n1956_
.sym 69336 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 69339 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 69340 inst_dout_scldata.tx_data_tmp_4byte[27]
.sym 69341 inst_dout_scldata.tx_data_tmp_4byte[19]
.sym 69342 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 69345 $abc$45565$new_n2224_
.sym 69346 $abc$45565$new_n2068_
.sym 69347 $abc$45565$new_n2214_
.sym 69348 inst_dout_eventdata.tx_data_tmp_4byte[27]
.sym 69355 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 69356 SCLK$2$2
.sym 69357 $false
.sym 69361 inst_dout_eventdata.ti_packet_sending[14]
.sym 69362 inst_dout_eventdata.ti_packet_sending[27]
.sym 69432 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 69433 inst_dout_scldata.tx_data_tmp_4byte[19]
.sym 69434 inst_dout_scldata.tx_data_tmp_4byte[11]
.sym 69435 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 69438 inst_dout_scldata.tx_data_tmp_4byte[11]
.sym 69439 inst_dout_scldata.tx_data_tmp_4byte[19]
.sym 69440 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 69441 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 69450 $abc$45565$new_n1956_
.sym 69451 trigtime[11]
.sym 69452 $abc$45565$new_n3185_
.sym 69453 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 69456 inst_dout_scldata.tx_data_tmp_4byte[19]
.sym 69457 inst_dout_scldata.tx_data_tmp_4byte[27]
.sym 69458 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 69459 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 69462 $abc$45565$new_n3115_
.sym 69463 $abc$45565$new_n1956_
.sym 69464 $abc$45565$new_n3105_
.sym 69465 inst_dout_scldata.tx_data_tmp_4byte[27]
.sym 69468 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_
.sym 69469 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_
.sym 69470 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_
.sym 69471 $false
.sym 69474 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_
.sym 69475 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_
.sym 69476 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_
.sym 69477 $false
.sym 69478 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 69479 SCLK$2$2
.sym 69480 $false
.sym 69482 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_
.sym 69483 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_
.sym 69486 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_
.sym 69487 $abc$45565$new_n2279_
.sym 69488 inst_dout_eventdata.tx_data_tmp_4byte[14]
.sym 69561 inst_dout_scldata.tx_data_tmp_4byte[11]
.sym 69562 inst_dout_scldata.ti_packet_sending[11]
.sym 69563 $abc$45565$new_n1956_
.sym 69564 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 69591 tx_cnt[11]
.sym 69592 $false
.sym 69593 $false
.sym 69594 $false
.sym 69601 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 69602 SCLK$2$2
.sym 69603 $false
.sym 69605 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_
.sym 69607 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_
.sym 69608 $abc$45565$new_n2318_
.sym 69611 inst_dout_eventdata.tx_data_tmp_4byte[6]
.sym 69702 tx_cnt[20]
.sym 69703 $false
.sym 69704 $false
.sym 69705 $false
.sym 69708 tx_cnt[28]
.sym 69709 $false
.sym 69710 $false
.sym 69711 $false
.sym 69724 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 69725 SCLK$2$2
.sym 69726 $false
.sym 69730 inst_dout_scldata.ti_packet_sending[6]
.sym 69734 inst_dout_scldata.ti_packet_sending[28]
.sym 69813 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 69814 inst_dout_eventdata.ti_packet_sending[28]
.sym 69815 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 69816 trigtime[28]
.sym 69825 tx_cnt[28]
.sym 69826 $false
.sym 69827 $false
.sym 69828 $false
.sym 69847 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 69848 SCLK$2$2
.sym 69849 $false
.sym 69850 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_
.sym 69851 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_
.sym 69852 $abc$45565$new_n2289_
.sym 69853 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_
.sym 69855 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_
.sym 69856 inst_dout_eventdata.tx_data_tmp_4byte[12]
.sym 69924 inst_dout_eventdata.tx_data_tmp_4byte[20]
.sym 69925 inst_dout_eventdata.ti_packet_sending[20]
.sym 69926 $abc$45565$new_n2068_
.sym 69927 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 69930 $abc$45565$new_n2068_
.sym 69931 trigtime[20]
.sym 69932 $abc$45565$new_n2249_
.sym 69933 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 69948 inst_dout_eventdata.tx_data_tmp_4byte[20]
.sym 69949 inst_dout_eventdata.tx_data_tmp_4byte[28]
.sym 69950 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 69951 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 69954 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 69955 inst_dout_eventdata.tx_data_tmp_4byte[28]
.sym 69956 inst_dout_eventdata.tx_data_tmp_4byte[20]
.sym 69957 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 69960 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_
.sym 69961 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_
.sym 69962 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_
.sym 69963 $false
.sym 69966 $abc$45565$new_n2222_
.sym 69967 $abc$45565$new_n2068_
.sym 69968 $abc$45565$new_n2214_
.sym 69969 inst_dout_eventdata.tx_data_tmp_4byte[28]
.sym 69970 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 69971 SCLK$2$2
.sym 69972 $false
.sym 69974 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_
.sym 69975 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_
.sym 69976 $abc$45565$new_n3140_
.sym 69978 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_
.sym 69980 inst_dout_scldata.tx_data_tmp_4byte[20]
.sym 70047 inst_dout_eventdata.tx_data_tmp_4byte[0]
.sym 70048 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 70049 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13348[2]_new_
.sym 70050 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[0]_new_
.sym 70065 inst_dout_eventdata.tx_data_tmp_2byte[0]
.sym 70066 inst_dout_eventdata.tx_data_tmp_4byte[0]
.sym 70067 $abc$45565$new_n2068_
.sym 70068 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 70071 inst_dout_eventdata.tx_data_tmp_4byte[0]
.sym 70072 inst_dout_eventdata.tx_data_tmp_2byte[0]
.sym 70073 $abc$45565$new_n2068_
.sym 70074 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 70083 tx_cnt[20]
.sym 70084 $false
.sym 70085 $false
.sym 70086 $false
.sym 70089 tx_cnt[3]
.sym 70090 $false
.sym 70091 $false
.sym 70092 $false
.sym 70093 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 70094 SCLK$2$2
.sym 70095 $false
.sym 70099 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13292[2]_new_
.sym 70101 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_
.sym 70103 $abc$45565$new_n2122_
.sym 70170 inst_dout_scldata.tx_data_tmp_4byte[3]
.sym 70171 inst_dout_scldata.ti_packet_sending[3]
.sym 70172 $abc$45565$new_n1956_
.sym 70173 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 70176 inst_dout_scldata.tx_data_tmp_4byte[3]
.sym 70177 inst_dout_scldata.tx_data_tmp_4byte[11]
.sym 70178 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 70179 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 70194 $abc$45565$new_n1956_
.sym 70195 trigtime[3]
.sym 70196 $abc$45565$new_n3225_
.sym 70197 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 70200 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 70201 inst_dout_scldata.tx_data_tmp_4byte[11]
.sym 70202 inst_dout_scldata.tx_data_tmp_4byte[3]
.sym 70203 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 70212 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_
.sym 70213 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[3]_new_
.sym 70214 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_
.sym 70215 $false
.sym 70216 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 70217 SCLK$2$2
.sym 70218 $false
.sym 70219 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13300[2]_new_
.sym 70220 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[6]_new_
.sym 70221 $abc$45565$new_n2131_
.sym 70223 $abc$45565$new_n2151_
.sym 70224 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13340[2]_new_
.sym 70225 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[1]_new_
.sym 70299 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 70300 $abc$45565$new_n2068_
.sym 70301 $abc$45565$new_n2215_
.sym 70302 $false
.sym 70305 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 70306 $abc$45565$new_n2060_
.sym 70307 $false
.sym 70308 $false
.sym 70329 tx_cnt[3]
.sym 70330 $false
.sym 70331 $false
.sym 70332 $false
.sym 70339 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 70340 SCLK$2$2
.sym 70341 $false
.sym 70342 inst_dout_eventdata.tx_data[3]
.sym 70344 inst_dout_eventdata.tx_data[6]
.sym 70346 inst_dout_eventdata.tx_data[1]
.sym 70349 inst_dout_eventdata.tx_data[7]
.sym 70416 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 70417 $abc$45565$new_n2127_
.sym 70418 inst_dout_eventdata.dout_state[1]
.sym 70419 $false
.sym 70422 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 70423 $abc$45565$new_n2117_
.sym 70424 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4468_new_inv_
.sym 70425 $false
.sym 70428 inst_dout_eventdata.tx_data_tmp_4byte[3]
.sym 70429 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 70430 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13324[2]_new_
.sym 70431 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_
.sym 70434 $abc$45565$techmap\inst_dout_eventdata.$procmux$3668_CMP_new_
.sym 70435 $abc$45565$new_n2117_
.sym 70436 $abc$45565$new_n2480_
.sym 70437 $false
.sym 70440 inst_dout_eventdata.tx_data_tmp_4byte[3]
.sym 70441 inst_dout_eventdata.tx_data_tmp_2byte[3]
.sym 70442 $abc$45565$new_n2068_
.sym 70443 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 70446 inst_dout_eventdata.tx_data_tmp_2byte[3]
.sym 70447 inst_dout_eventdata.tx_data_tmp_4byte[3]
.sym 70448 $abc$45565$new_n2068_
.sym 70449 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 70458 $abc$45565$new_n2116_
.sym 70459 inst_dout_eventdata.tx_data_tmp_2byte[0]
.sym 70460 $abc$45565$new_n2155_
.sym 70461 $false
.sym 70462 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 70463 SCLK$2$2
.sym 70464 $false
.sym 70539 inst_dout_eventdata.dout_state[2]
.sym 70540 $abc$45565$new_n2114_
.sym 70541 $false
.sym 70542 $false
.sym 70545 inst_dout_eventdata.dout_state[4]
.sym 70546 inst_dout_eventdata.dout_state[3]
.sym 70547 $false
.sym 70548 $false
.sym 70551 inst_dout_eventdata.dout_state[2]
.sym 70552 inst_dout_eventdata.dout_state[1]
.sym 70553 inst_dout_eventdata.dout_state[0]
.sym 70554 $abc$45565$new_n2114_
.sym 70557 inst_dout_eventdata.dout_state[2]
.sym 70558 $abc$45565$new_n2064_
.sym 70559 $false
.sym 70560 $false
.sym 70563 inst_dout_eventdata.dout_state[4]
.sym 70564 inst_dout_eventdata.dout_state[0]
.sym 70565 inst_dout_eventdata.dout_state[1]
.sym 70566 inst_dout_eventdata.dout_state[3]
.sym 70569 inst_dout_eventdata.dout_state[4]
.sym 70570 inst_dout_eventdata.dout_state[3]
.sym 70571 inst_dout_eventdata.dout_state[2]
.sym 70572 $false
.sym 70575 $false
.sym 70576 $false
.sym 70577 $false
.sym 70578 $false
.sym 70581 inst_dout_eventdata.dout_state[3]
.sym 70582 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 70583 $abc$45565$new_n2479_
.sym 70584 $false
.sym 70585 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$42307
.sym 70586 SCLK$2$2
.sym 70587 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 70595 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[14]
.sym 70662 $abc$45565$new_n2127_
.sym 70663 inst_dout_eventdata.dout_state[0]
.sym 70664 inst_dout_eventdata.dout_state[1]
.sym 70665 $false
.sym 70668 inst_dout_eventdata.dout_state[1]
.sym 70669 inst_dout_eventdata.dout_state[0]
.sym 70670 $abc$45565$new_n2127_
.sym 70671 RSTn_i$2
.sym 70692 $abc$45565$new_n2544_
.sym 70693 peak_hist[12]
.sym 70694 $false
.sym 70695 $false
.sym 70708 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.sym 70709 SCLK$2$2
.sym 70710 $false
.sym 70809 $abc$45565$new_n2544_
.sym 70810 peak_hist[14]
.sym 70811 $false
.sym 70812 $false
.sym 70831 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.sym 70832 SCLK$2$2
.sym 70833 $false
.sym 70834 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[6]_new_inv_
.sym 70835 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[4]_new_inv_
.sym 70836 $abc$45565$new_n3075_
.sym 70837 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[6]_new_inv_
.sym 70838 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[4]_new_inv_
.sym 70839 $abc$45565$new_n3083_
.sym 70840 inst_dout_scldata.dout_countdown[6]
.sym 70841 inst_dout_scldata.dout_countdown[4]
.sym 70926 $abc$45565$new_n1950_
.sym 70927 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 70928 $false
.sym 70929 $false
.sym 70932 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1]
.sym 70933 RSTn_i$2
.sym 70934 $false
.sym 70935 $false
.sym 70957 $abc$45565$techmap\inst_dout_scldata.$procmux$3802_Y[1]_new_inv_
.sym 70958 $abc$45565$auto$wreduce.cc:455:run$4517[6]
.sym 70961 $abc$45565$new_n3096_
.sym 70963 $abc$45565$auto$wreduce.cc:455:run$4517[4]
.sym 70964 inst_dout_scldata.dout_countdown[1]
.sym 71037 $abc$45565$new_n2544_
.sym 71038 peak_hist[13]
.sym 71039 $false
.sym 71040 $false
.sym 71077 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.sym 71078 SCLK$2$2
.sym 71079 $false
.sym 71081 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[0]_new_inv_
.sym 71082 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[0]_new_inv_
.sym 71084 $abc$45565$auto$wreduce.cc:455:run$4517[0]
.sym 71085 $abc$45565$new_n3102_
.sym 71087 inst_dout_scldata.dout_countdown[0]
.sym 71196 $abc$45565$new_n2544_
.sym 71197 peak_hist[15]
.sym 71198 $false
.sym 71199 $false
.sym 71200 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.sym 71201 SCLK$2$2
.sym 71202 $false
.sym 71204 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[3]_new_
.sym 71205 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[2]_new_
.sym 71206 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[4]_new_
.sym 71207 my_uart.tx_data[4]
.sym 71209 my_uart.tx_data[2]
.sym 71210 my_uart.tx_data[3]
.sym 71277 my_uart.tx_data[0]
.sym 71278 my_uart.tx_data[1]
.sym 71279 $abc$45565$new_n2028_
.sym 71280 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 71289 my_uart.tx_data[1]
.sym 71290 my_uart.tx_data[2]
.sym 71291 $abc$45565$new_n2028_
.sym 71292 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 71313 my_uart.tx_data[0]
.sym 71314 $abc$45565$new_n2045_
.sym 71315 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[0]_new_
.sym 71316 $abc$45565$new_n2536_
.sym 71319 my_uart.tx_data[1]
.sym 71320 $abc$45565$new_n2045_
.sym 71321 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[1]_new_
.sym 71322 $abc$45565$new_n2533_
.sym 71323 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983
.sym 71324 SCLK$2$2
.sym 71325 $false
.sym 71327 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 71330 $abc$45565$new_n2045_
.sym 71332 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 71535 ADCbaseline[12]
.sym 71536 $false
.sym 71537 $false
.sym 71538 $false
.sym 71541 $false
.sym 71542 $false
.sym 71543 $false
.sym 71544 $false
.sym 71569 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40218
.sym 71570 SCLK$2$2
.sym 71571 $false
.sym 71576 inst_dout_histdata.transmit
.sym 71664 $abc$45565$new_n2589_
.sym 71665 RSTn_i$2
.sym 71666 $false
.sym 71667 $false
.sym 71781 my_uart.tx_data[0]
.sym 71782 $abc$45565$new_n2028_
.sym 71783 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 71784 $false
.sym 71811 inst_dout_scldata.running
.sym 71812 inst_dout_eventdata.running$2
.sym 71813 transmit_timing_hist
.sym 71814 $false
.sym 71941 $abc$45565$auto$wreduce.cc:455:run$4506[3]
.sym 71942 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[3]_new_
.sym 71943 $abc$45565$new_n2748_
.sym 71944 $abc$45565$new_n2749_
.sym 71946 inst_dout_histdata.dout_countdown[3]
.sym 72015 $false
.sym 72016 my_uart.tx_bits_remaining[0]
.sym 72017 $false
.sym 72018 $false
.sym 72021 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 72022 $abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_
.sym 72023 $abc$45565$new_n2045_
.sym 72024 $false
.sym 72027 $abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_
.sym 72028 $abc$45565$new_n2045_
.sym 72029 $abc$45565$new_n2027_
.sym 72030 $abc$45565$auto$ice40_ffinit.cc:141:execute$45037
.sym 72057 $abc$45565$new_n2508_
.sym 72058 my_uart.tx_bits_remaining[0]
.sym 72059 $abc$45565$new_n2505_
.sym 72060 $abc$45565$auto$wreduce.cc:455:run$4520[0]
.sym 72061 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983
.sym 72062 SCLK$2$2
.sym 72063 $false
.sym 72064 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983
.sym 72065 $abc$45565$new_n2506_
.sym 72066 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41055
.sym 72067 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 72068 $abc$45565$new_n2539_
.sym 72069 $abc$45565$inst_dout_eventdata.is_transmitting_new_inv_
.sym 72070 my_uart.tx_state[0]
.sym 72071 my_uart.tx_state[1]
.sym 72138 $false
.sym 72139 my_uart.tx_bits_remaining[2]
.sym 72140 $false
.sym 72141 $auto$alumacc.cc:474:replace_alu$4819.C[2]
.sym 72144 $abc$45565$new_n2028_
.sym 72145 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 72146 $false
.sym 72147 $false
.sym 72150 $abc$45565$new_n2029_
.sym 72151 $abc$45565$new_n2038_
.sym 72152 $false
.sym 72153 $false
.sym 72156 my_uart.tx_bits_remaining[0]
.sym 72157 my_uart.tx_bits_remaining[1]
.sym 72158 my_uart.tx_bits_remaining[2]
.sym 72159 my_uart.tx_bits_remaining[3]
.sym 72162 $abc$45565$auto$wreduce.cc:455:run$4518[3]_new_
.sym 72163 $abc$45565$new_n2038_
.sym 72164 $abc$45565$new_n2029_
.sym 72165 $false
.sym 72168 $abc$45565$auto$wreduce.cc:455:run$4520[3]
.sym 72169 $abc$45565$new_n2505_
.sym 72170 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 72171 $abc$45565$new_n2506_
.sym 72174 $abc$45565$new_n2508_
.sym 72175 my_uart.tx_bits_remaining[2]
.sym 72176 $abc$45565$new_n2505_
.sym 72177 $abc$45565$auto$wreduce.cc:455:run$4520[2]
.sym 72180 $abc$45565$new_n2508_
.sym 72181 my_uart.tx_bits_remaining[0]
.sym 72182 $abc$45565$new_n2505_
.sym 72183 my_uart.tx_bits_remaining[1]
.sym 72184 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983
.sym 72185 SCLK$2$2
.sym 72186 $false
.sym 72433 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[4]
.sym 72437 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[7]
.sym 72438 inst_dout_histdata.bram_send_countdown[7]
.sym 72439 inst_dout_histdata.bram_send_countdown[4]
.sym 72723 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562
.sym 73067 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_
.sym 73068 $abc$45565$new_n2775_
.sym 73070 inst_dout_histdata.ti_packet_sending[11]
.sym 73071 inst_dout_histdata.ti_packet_sending[27]
.sym 73145 tx_cnt[27]
.sym 73146 $false
.sym 73147 $false
.sym 73148 $false
.sym 73185 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 73186 SCLK$2$2
.sym 73187 $false
.sym 73188 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_
.sym 73189 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_
.sym 73190 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_
.sym 73191 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_
.sym 73192 $abc$45565$new_n2805_
.sym 73193 inst_dout_histdata.tx_data_tmp_4byte[19]
.sym 73194 inst_dout_histdata.tx_data_tmp_4byte[11]
.sym 73195 inst_dout_histdata.tx_data_tmp_4byte[27]
.sym 73262 tx_cnt[19]
.sym 73263 $false
.sym 73264 $false
.sym 73265 $false
.sym 73304 tx_cnt[11]
.sym 73305 $false
.sym 73306 $false
.sym 73307 $false
.sym 73308 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 73309 SCLK$2$2
.sym 73310 $false
.sym 73311 $abc$45565$new_n3170_
.sym 73312 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_
.sym 73313 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_
.sym 73314 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_
.sym 73316 $abc$45565$new_n2845_
.sym 73317 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_
.sym 73318 inst_dout_scldata.tx_data_tmp_4byte[14]
.sym 73385 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 73386 inst_dout_scldata.ti_packet_sending[27]
.sym 73387 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 73388 trigtime[27]
.sym 73397 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 73398 inst_dout_eventdata.ti_packet_sending[27]
.sym 73399 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 73400 trigtime[27]
.sym 73421 tx_cnt[14]
.sym 73422 $false
.sym 73423 $false
.sym 73424 $false
.sym 73427 tx_cnt[27]
.sym 73428 $false
.sym 73429 $false
.sym 73430 $false
.sym 73431 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 73432 SCLK$2$2
.sym 73433 $false
.sym 73434 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_
.sym 73435 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_
.sym 73436 $abc$45565$new_n2239_
.sym 73440 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_
.sym 73441 inst_dout_eventdata.tx_data_tmp_4byte[22]
.sym 73526 tx_cnt[14]
.sym 73527 $false
.sym 73528 $false
.sym 73529 $false
.sym 73532 tx_cnt[27]
.sym 73533 $false
.sym 73534 $false
.sym 73535 $false
.sym 73554 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 73555 SCLK$2$2
.sym 73556 $false
.sym 73562 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_
.sym 73564 inst_dout_eventdata.ti_packet_sending[21]
.sym 73637 $abc$45565$new_n2068_
.sym 73638 trigtime[14]
.sym 73639 $abc$45565$new_n2279_
.sym 73640 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 73643 inst_dout_eventdata.tx_data_tmp_4byte[14]
.sym 73644 inst_dout_eventdata.ti_packet_sending[14]
.sym 73645 $abc$45565$new_n2068_
.sym 73646 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 73661 inst_dout_eventdata.tx_data_tmp_4byte[14]
.sym 73662 inst_dout_eventdata.tx_data_tmp_4byte[22]
.sym 73663 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 73664 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 73667 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 73668 inst_dout_eventdata.tx_data_tmp_4byte[22]
.sym 73669 inst_dout_eventdata.tx_data_tmp_4byte[14]
.sym 73670 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 73673 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_
.sym 73674 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_
.sym 73675 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_
.sym 73676 $false
.sym 73677 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 73678 SCLK$2$2
.sym 73679 $false
.sym 73686 inst_dout_histdata.ti_packet_sending[12]
.sym 73760 $abc$45565$new_n2068_
.sym 73761 trigtime[6]
.sym 73762 $abc$45565$new_n2318_
.sym 73763 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 73772 inst_dout_eventdata.tx_data_tmp_4byte[6]
.sym 73773 inst_dout_eventdata.tx_data_tmp_4byte[14]
.sym 73774 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 73775 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 73778 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 73779 inst_dout_eventdata.tx_data_tmp_4byte[14]
.sym 73780 inst_dout_eventdata.tx_data_tmp_4byte[6]
.sym 73781 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 73796 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_
.sym 73797 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_
.sym 73798 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_
.sym 73799 $false
.sym 73800 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 73801 SCLK$2$2
.sym 73802 $false
.sym 73803 $abc$45565$new_n2773_
.sym 73804 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_
.sym 73805 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_
.sym 73806 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_
.sym 73807 $abc$45565$new_n3113_
.sym 73808 $abc$45565$new_n3210_
.sym 73809 inst_dout_scldata.tx_data_tmp_4byte[6]
.sym 73810 inst_dout_scldata.tx_data_tmp_4byte[28]
.sym 73895 tx_cnt[6]
.sym 73896 $false
.sym 73897 $false
.sym 73898 $false
.sym 73919 tx_cnt[28]
.sym 73920 $false
.sym 73921 $false
.sym 73922 $false
.sym 73923 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 73924 SCLK$2$2
.sym 73925 $false
.sym 73926 inst_dout_eventdata.ti_packet_sending[12]
.sym 73931 inst_dout_eventdata.ti_packet_sending[6]
.sym 74000 inst_dout_eventdata.tx_data_tmp_4byte[6]
.sym 74001 inst_dout_eventdata.ti_packet_sending[6]
.sym 74002 $abc$45565$new_n2068_
.sym 74003 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 74006 inst_dout_eventdata.tx_data_tmp_4byte[12]
.sym 74007 inst_dout_eventdata.tx_data_tmp_4byte[20]
.sym 74008 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 74009 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 74012 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 74013 inst_dout_eventdata.tx_data_tmp_4byte[20]
.sym 74014 inst_dout_eventdata.tx_data_tmp_4byte[12]
.sym 74015 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 74018 $abc$45565$new_n2068_
.sym 74019 trigtime[12]
.sym 74020 $abc$45565$new_n2289_
.sym 74021 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 74030 inst_dout_eventdata.tx_data_tmp_4byte[12]
.sym 74031 inst_dout_eventdata.ti_packet_sending[12]
.sym 74032 $abc$45565$new_n2068_
.sym 74033 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 74036 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_
.sym 74037 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_
.sym 74038 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_
.sym 74039 $false
.sym 74046 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 74047 SCLK$2$2
.sym 74048 $false
.sym 74049 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_
.sym 74050 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_
.sym 74053 $abc$45565$new_n2329_
.sym 74054 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_
.sym 74056 inst_dout_eventdata.tx_data_tmp_4byte[4]
.sym 74129 $abc$45565$new_n1956_
.sym 74130 trigtime[20]
.sym 74131 $abc$45565$new_n3140_
.sym 74132 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 74135 inst_dout_scldata.tx_data_tmp_4byte[20]
.sym 74136 inst_dout_scldata.tx_data_tmp_4byte[28]
.sym 74137 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 74138 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 74141 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 74142 inst_dout_scldata.tx_data_tmp_4byte[28]
.sym 74143 inst_dout_scldata.tx_data_tmp_4byte[20]
.sym 74144 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 74153 inst_dout_scldata.tx_data_tmp_4byte[20]
.sym 74154 inst_dout_scldata.ti_packet_sending[20]
.sym 74155 $abc$45565$new_n1956_
.sym 74156 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 74165 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_
.sym 74166 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_
.sym 74167 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_
.sym 74168 $false
.sym 74169 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 74170 SCLK$2$2
.sym 74171 $false
.sym 74172 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_
.sym 74173 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_
.sym 74174 $abc$45565$new_n2840_
.sym 74175 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_
.sym 74178 inst_dout_histdata.tx_data_tmp_4byte[12]
.sym 74264 inst_dout_eventdata.tx_data_tmp_2byte[7]
.sym 74265 inst_dout_eventdata.tx_data_tmp_4byte[7]
.sym 74266 $abc$45565$new_n2068_
.sym 74267 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 74276 inst_dout_eventdata.tx_data_tmp_4byte[7]
.sym 74277 inst_dout_eventdata.tx_data_tmp_2byte[7]
.sym 74278 $abc$45565$new_n2068_
.sym 74279 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 74288 inst_dout_eventdata.tx_data_tmp_4byte[7]
.sym 74289 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 74290 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13292[2]_new_
.sym 74291 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_
.sym 74297 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_
.sym 74298 $abc$45565$new_n2884_
.sym 74299 $abc$45565$new_n2885_
.sym 74302 inst_dout_histdata.tx_data_tmp_4byte[3]
.sym 74369 inst_dout_eventdata.tx_data_tmp_2byte[6]
.sym 74370 inst_dout_eventdata.tx_data_tmp_4byte[6]
.sym 74371 $abc$45565$new_n2068_
.sym 74372 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 74375 inst_dout_eventdata.tx_data_tmp_4byte[6]
.sym 74376 inst_dout_eventdata.tx_data_tmp_2byte[6]
.sym 74377 $abc$45565$new_n2068_
.sym 74378 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 74381 inst_dout_eventdata.tx_data_tmp_4byte[6]
.sym 74382 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 74383 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13300[2]_new_
.sym 74384 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[6]_new_
.sym 74393 inst_dout_eventdata.tx_data_tmp_4byte[1]
.sym 74394 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 74395 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13340[2]_new_
.sym 74396 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[1]_new_
.sym 74399 inst_dout_eventdata.tx_data_tmp_2byte[1]
.sym 74400 inst_dout_eventdata.tx_data_tmp_4byte[1]
.sym 74401 $abc$45565$new_n2068_
.sym 74402 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 74405 inst_dout_eventdata.tx_data_tmp_4byte[1]
.sym 74406 inst_dout_eventdata.tx_data_tmp_2byte[1]
.sym 74407 $abc$45565$new_n2068_
.sym 74408 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 74418 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[4]_new_
.sym 74419 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13316[2]_new_
.sym 74420 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[15]
.sym 74422 $abc$45565$new_n2139_
.sym 74423 inst_dout_eventdata.tx_data[5]
.sym 74424 inst_dout_eventdata.tx_data[4]
.sym 74492 $abc$45565$new_n2116_
.sym 74493 inst_dout_eventdata.tx_data_tmp_2byte[3]
.sym 74494 $abc$45565$new_n2143_
.sym 74495 $false
.sym 74504 $abc$45565$new_n2116_
.sym 74505 inst_dout_eventdata.tx_data_tmp_2byte[6]
.sym 74506 $abc$45565$new_n2131_
.sym 74507 $false
.sym 74516 $abc$45565$new_n2116_
.sym 74517 inst_dout_eventdata.tx_data_tmp_2byte[1]
.sym 74518 $abc$45565$new_n2151_
.sym 74519 $false
.sym 74534 $abc$45565$new_n2116_
.sym 74535 inst_dout_eventdata.tx_data_tmp_2byte[7]
.sym 74536 $abc$45565$new_n2122_
.sym 74537 $false
.sym 74538 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 74539 SCLK$2$2
.sym 74540 $false
.sym 74541 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13332[2]_new_
.sym 74542 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[2]_new_
.sym 74543 $abc$45565$new_n2147_
.sym 74544 inst_dout_eventdata.tx_data[2]
.sym 74664 peak_hist[4]
.sym 74665 peak_hist[9]
.sym 74668 peak_hist[2]
.sym 74669 peak_hist[6]
.sym 74670 peak_hist[11]
.sym 74780 peak_hist[14]
.sym 74781 $false
.sym 74782 $false
.sym 74783 $false
.sym 74790 $abc$45565$new_n2518_
.sym 74793 $abc$45565$new_n2530_
.sym 74794 peak_hist[7]
.sym 74910 $abc$45565$new_n3091_
.sym 74912 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[2]_new_inv_
.sym 74913 $abc$45565$auto$wreduce.cc:455:run$4517[2]
.sym 74914 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9826_Y[2]_new_
.sym 74915 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9827_Y[2]_new_
.sym 74916 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[2]_new_inv_
.sym 74917 inst_dout_scldata.dout_countdown[2]
.sym 74984 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 74985 $abc$45565$auto$wreduce.cc:455:run$4517[6]
.sym 74986 inst_dout_scldata.dout_countdown[6]
.sym 74987 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 74990 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 74991 $abc$45565$auto$wreduce.cc:455:run$4517[4]
.sym 74992 inst_dout_scldata.dout_countdown[4]
.sym 74993 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 74996 $abc$45565$new_n1960_
.sym 74997 inst_dout_scldata.dout_countdown[6]
.sym 74998 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_
.sym 74999 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[6]_new_inv_
.sym 75002 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 75003 $abc$45565$auto$wreduce.cc:455:run$4517[6]
.sym 75004 inst_dout_scldata.dout_countdown[6]
.sym 75005 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 75008 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 75009 $abc$45565$auto$wreduce.cc:455:run$4517[4]
.sym 75010 inst_dout_scldata.dout_countdown[4]
.sym 75011 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 75014 $abc$45565$new_n1960_
.sym 75015 inst_dout_scldata.dout_countdown[4]
.sym 75016 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_
.sym 75017 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[4]_new_inv_
.sym 75020 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[6]_new_inv_
.sym 75021 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 75022 $abc$45565$new_n3075_
.sym 75023 $false
.sym 75026 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[4]_new_inv_
.sym 75027 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 75028 $abc$45565$new_n3083_
.sym 75029 $false
.sym 75030 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 75031 SCLK$2$2
.sym 75032 $false
.sym 75033 $abc$45565$auto$simplemap.cc:168:logic_reduce$12997[0]_new_inv_
.sym 75034 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18337[0]_new_
.sym 75036 $abc$45565$new_n2515_
.sym 75037 $abc$45565$auto$simplemap.cc:168:logic_reduce$12997[1]_new_inv_
.sym 75038 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 75039 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[1]_new_inv_
.sym 75107 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 75108 inst_dout_scldata.dout_countdown[0]
.sym 75109 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 75110 inst_dout_scldata.dout_countdown[1]
.sym 75113 $false
.sym 75114 inst_dout_scldata.dout_countdown[6]
.sym 75115 $false
.sym 75116 $auto$alumacc.cc:474:replace_alu$4810.C[6]
.sym 75131 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 75132 inst_dout_scldata.dout_countdown[1]
.sym 75133 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 75134 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18337[0]_new_
.sym 75143 $false
.sym 75144 inst_dout_scldata.dout_countdown[4]
.sym 75145 $false
.sym 75146 $auto$alumacc.cc:474:replace_alu$4810.C[4]
.sym 75149 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 75150 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 75151 $abc$45565$techmap\inst_dout_scldata.$procmux$3802_Y[1]_new_inv_
.sym 75152 $abc$45565$new_n3096_
.sym 75153 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 75154 SCLK$2$2
.sym 75155 $false
.sym 75156 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[5]_new_inv_
.sym 75157 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[3]_new_inv_
.sym 75158 $abc$45565$new_n3079_
.sym 75159 $abc$45565$new_n3087_
.sym 75160 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[5]_new_inv_
.sym 75161 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[3]_new_inv_
.sym 75162 inst_dout_scldata.dout_countdown[3]
.sym 75163 inst_dout_scldata.dout_countdown[5]
.sym 75236 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 75237 $abc$45565$auto$wreduce.cc:455:run$4517[0]
.sym 75238 inst_dout_scldata.dout_countdown[0]
.sym 75239 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 75242 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 75243 $abc$45565$auto$wreduce.cc:455:run$4517[0]
.sym 75244 inst_dout_scldata.dout_countdown[0]
.sym 75245 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 75254 $false
.sym 75255 inst_dout_scldata.dout_countdown[0]
.sym 75256 $false
.sym 75257 $false
.sym 75260 $abc$45565$new_n1960_
.sym 75261 inst_dout_scldata.dout_countdown[0]
.sym 75262 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_
.sym 75263 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[0]_new_inv_
.sym 75272 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[0]_new_inv_
.sym 75273 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 75274 $abc$45565$new_n3102_
.sym 75275 $false
.sym 75276 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 75277 SCLK$2$2
.sym 75278 $false
.sym 75279 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[6]_new_
.sym 75280 $abc$45565$new_n2521_
.sym 75281 $abc$45565$new_n2514_
.sym 75282 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[5]_new_
.sym 75283 my_uart.tx_data[7]
.sym 75284 my_uart.tx_data[6]
.sym 75285 my_uart.tx_data[5]
.sym 75359 my_uart.tx_data[3]
.sym 75360 my_uart.tx_data[4]
.sym 75361 $abc$45565$new_n2028_
.sym 75362 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 75365 my_uart.tx_data[2]
.sym 75366 my_uart.tx_data[3]
.sym 75367 $abc$45565$new_n2028_
.sym 75368 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 75371 my_uart.tx_data[4]
.sym 75372 my_uart.tx_data[5]
.sym 75373 $abc$45565$new_n2028_
.sym 75374 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 75377 my_uart.tx_data[4]
.sym 75378 $abc$45565$new_n2045_
.sym 75379 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[4]_new_
.sym 75380 $abc$45565$new_n2524_
.sym 75389 my_uart.tx_data[2]
.sym 75390 $abc$45565$new_n2045_
.sym 75391 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[2]_new_
.sym 75392 $abc$45565$new_n2530_
.sym 75395 my_uart.tx_data[3]
.sym 75396 $abc$45565$new_n2045_
.sym 75397 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[3]_new_
.sym 75398 $abc$45565$new_n2527_
.sym 75399 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983
.sym 75400 SCLK$2$2
.sym 75401 $false
.sym 75406 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 75409 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 75482 inst_dout_scldata.transmit
.sym 75483 inst_dout_eventdata.transmit
.sym 75484 inst_dout_histdata.transmit
.sym 75485 $abc$45565$inst_dout_eventdata.is_transmitting_new_inv_
.sym 75500 inst_dout_eventdata.transmit
.sym 75501 inst_dout_histdata.transmit
.sym 75502 inst_dout_scldata.transmit
.sym 75503 $abc$45565$inst_dout_eventdata.is_transmitting_new_inv_
.sym 75512 inst_dout_histdata.running
.sym 75513 inst_dout_eventdata.running$2
.sym 75514 transmit_timing_scl
.sym 75515 $false
.sym 75525 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 75526 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 75648 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 75649 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$11691_new_inv_
.sym 75651 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 75652 $abc$45565$new_n1941_
.sym 75653 inst_dout_histdata.dout_state[2]
.sym 75654 inst_dout_histdata.dout_state[3]
.sym 75655 inst_dout_histdata.dout_state[4]
.sym 75746 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 75747 $abc$45565$new_n2673_
.sym 75748 $abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_
.sym 75749 $false
.sym 75768 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 75769 SCLK$2$2
.sym 75770 $false
.sym 75776 $abc$45565$new_n2673_
.sym 75896 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17889_new_inv_
.sym 75897 $abc$45565$new_n3970_
.sym 75898 $abc$45565$new_n3969_
.sym 75900 $abc$45565$auto$wreduce.cc:455:run$4506[0]
.sym 75901 inst_dout_histdata.dout_countdown[0]
.sym 76019 $auto$alumacc.cc:474:replace_alu$4804.C[2]
.sym 76020 $auto$alumacc.cc:474:replace_alu$4804.C[3]
.sym 76021 $auto$alumacc.cc:474:replace_alu$4804.C[4]
.sym 76022 $auto$alumacc.cc:474:replace_alu$4804.C[5]
.sym 76023 $auto$alumacc.cc:474:replace_alu$4804.C[6]
.sym 76024 $abc$45565$auto$wreduce.cc:455:run$4506[7]
.sym 76091 $false
.sym 76092 inst_dout_histdata.dout_countdown[3]
.sym 76093 $false
.sym 76094 $auto$alumacc.cc:474:replace_alu$4804.C[3]
.sym 76097 $abc$45565$new_n2729_
.sym 76098 $abc$45565$auto$wreduce.cc:455:run$4506[3]
.sym 76099 $abc$45565$new_n2748_
.sym 76100 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 76103 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 76104 inst_dout_histdata.dout_countdown[3]
.sym 76105 $false
.sym 76106 $false
.sym 76109 $abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_
.sym 76110 $abc$45565$auto$wreduce.cc:455:run$4506[3]
.sym 76111 $abc$45565$new_n2748_
.sym 76112 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 76121 inst_dout_histdata.dout_countdown[3]
.sym 76122 $abc$45565$new_n1939_
.sym 76123 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[3]_new_
.sym 76124 $abc$45565$new_n2749_
.sym 76137 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 76138 SCLK$2$2
.sym 76139 $false
.sym 76140 $abc$45565$new_n3965_
.sym 76142 $abc$45565$auto$simplemap.cc:168:logic_reduce$11889[1]_new_inv_
.sym 76143 $abc$45565$auto$wreduce.cc:455:run$4506[5]
.sym 76144 $abc$45565$auto$wreduce.cc:455:run$4506[4]
.sym 76145 $abc$45565$auto$simplemap.cc:168:logic_reduce$11889[0]_new_inv_
.sym 76146 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 76147 $abc$45565$new_n3961_
.sym 76214 my_uart.tx_state[1]
.sym 76215 $false
.sym 76216 $false
.sym 76217 $false
.sym 76220 my_uart.tx_state[0]
.sym 76221 $abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_
.sym 76222 my_uart.tx_state[1]
.sym 76223 my_uart.tx_bits_remaining[3]
.sym 76226 my_uart.tx_state[0]
.sym 76227 my_uart.tx_state[1]
.sym 76228 $false
.sym 76229 $false
.sym 76232 my_uart.tx_state[1]
.sym 76233 my_uart.tx_state[0]
.sym 76234 $false
.sym 76235 $false
.sym 76238 $abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_
.sym 76239 $abc$45565$auto$wreduce.cc:455:run$4518[3]_new_
.sym 76240 $false
.sym 76241 $false
.sym 76244 my_uart.tx_state[0]
.sym 76245 my_uart.tx_state[1]
.sym 76246 $false
.sym 76247 $false
.sym 76250 $abc$45565$new_n2539_
.sym 76251 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 76252 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 76253 $false
.sym 76256 $abc$45565$auto$wreduce.cc:455:run$4518[3]_new_
.sym 76257 my_uart.tx_state[1]
.sym 76258 my_uart.tx_state[0]
.sym 76259 $abc$45565$auto$simplemap.cc:168:logic_reduce$8879_new_inv_
.sym 76260 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$41055
.sym 76261 SCLK$2$2
.sym 76262 $false
.sym 76386 inst_dout_histdata.bram_send_countdown[1]
.sym 76387 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[5]
.sym 76388 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[2]
.sym 76390 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[14]
.sym 76391 inst_dout_histdata.bram_send_countdown[5]
.sym 76392 inst_dout_histdata.bram_send_countdown[2]
.sym 76393 inst_dout_histdata.bram_send_countdown[14]
.sym 76511 $auto$alumacc.cc:474:replace_alu$4807.C[2]
.sym 76512 $auto$alumacc.cc:474:replace_alu$4807.C[3]
.sym 76513 $auto$alumacc.cc:474:replace_alu$4807.C[4]
.sym 76514 $auto$alumacc.cc:474:replace_alu$4807.C[5]
.sym 76515 $auto$alumacc.cc:474:replace_alu$4807.C[6]
.sym 76516 $auto$alumacc.cc:474:replace_alu$4807.C[7]
.sym 76583 $false
.sym 76584 inst_dout_histdata.bram_send_countdown[4]
.sym 76585 $false
.sym 76586 $auto$alumacc.cc:474:replace_alu$4807.C[4]
.sym 76607 $false
.sym 76608 inst_dout_histdata.bram_send_countdown[7]
.sym 76609 $false
.sym 76610 $auto$alumacc.cc:474:replace_alu$4807.C[7]
.sym 76613 $abc$45565$new_n1947_
.sym 76614 inst_dout_histdata.bram_send_countdown[7]
.sym 76615 $abc$45565$new_n1946_
.sym 76616 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[7]
.sym 76619 $abc$45565$new_n1947_
.sym 76620 inst_dout_histdata.bram_send_countdown[4]
.sym 76621 $abc$45565$new_n1946_
.sym 76622 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[4]
.sym 76629 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311
.sym 76630 SCLK$2$2
.sym 76631 $false
.sym 76632 $auto$alumacc.cc:474:replace_alu$4807.C[8]
.sym 76633 $auto$alumacc.cc:474:replace_alu$4807.C[9]
.sym 76634 $auto$alumacc.cc:474:replace_alu$4807.C[10]
.sym 76635 $auto$alumacc.cc:474:replace_alu$4807.C[11]
.sym 76636 $auto$alumacc.cc:474:replace_alu$4807.C[12]
.sym 76637 $auto$alumacc.cc:474:replace_alu$4807.C[13]
.sym 76638 $auto$alumacc.cc:474:replace_alu$4807.C[14]
.sym 76639 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[15]
.sym 76829 $false
.sym 77228 inst_dout_histdata.tx_data_tmp_4byte[11]
.sym 77229 inst_dout_histdata.ti_packet_sending[11]
.sym 77230 $abc$45565$new_n2681_
.sym 77231 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 77234 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 77235 inst_dout_histdata.ti_packet_sending[27]
.sym 77236 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 77237 trigtime[27]
.sym 77246 tx_cnt[11]
.sym 77247 $false
.sym 77248 $false
.sym 77249 $false
.sym 77252 tx_cnt[27]
.sym 77253 $false
.sym 77254 $false
.sym 77255 $false
.sym 77262 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 77263 SCLK$2$2
.sym 77264 $false
.sym 77270 inst_dout_histdata.ti_packet_sending[19]
.sym 77339 inst_dout_histdata.tx_data_tmp_4byte[11]
.sym 77340 inst_dout_histdata.tx_data_tmp_4byte[19]
.sym 77341 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 77342 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 77345 $abc$45565$new_n2681_
.sym 77346 trigtime[19]
.sym 77347 $abc$45565$new_n2805_
.sym 77348 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 77351 inst_dout_histdata.tx_data_tmp_4byte[19]
.sym 77352 inst_dout_histdata.ti_packet_sending[19]
.sym 77353 $abc$45565$new_n2681_
.sym 77354 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 77357 inst_dout_histdata.tx_data_tmp_4byte[19]
.sym 77358 inst_dout_histdata.tx_data_tmp_4byte[27]
.sym 77359 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 77360 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 77363 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 77364 inst_dout_histdata.tx_data_tmp_4byte[27]
.sym 77365 inst_dout_histdata.tx_data_tmp_4byte[19]
.sym 77366 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 77369 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[19]_new_
.sym 77370 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[19]_new_
.sym 77371 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[19]_new_
.sym 77372 $false
.sym 77375 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[11]_new_
.sym 77376 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[11]_new_
.sym 77377 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[11]_new_
.sym 77378 $false
.sym 77381 $abc$45565$new_n2766_
.sym 77382 inst_dout_histdata.tx_data_tmp_4byte[27]
.sym 77383 $abc$45565$new_n2775_
.sym 77384 $abc$45565$new_n2681_
.sym 77385 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 77386 SCLK$2$2
.sym 77387 $false
.sym 77389 inst_dout_scldata.ti_packet_sending[21]
.sym 77462 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 77463 inst_dout_scldata.tx_data_tmp_4byte[22]
.sym 77464 inst_dout_scldata.tx_data_tmp_4byte[14]
.sym 77465 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 77468 inst_dout_scldata.tx_data_tmp_4byte[14]
.sym 77469 inst_dout_scldata.tx_data_tmp_4byte[22]
.sym 77470 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 77471 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 77474 inst_dout_scldata.tx_data_tmp_4byte[14]
.sym 77475 inst_dout_scldata.ti_packet_sending[14]
.sym 77476 $abc$45565$new_n1956_
.sym 77477 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 77480 $abc$45565$new_n2681_
.sym 77481 trigtime[11]
.sym 77482 $abc$45565$new_n2845_
.sym 77483 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 77492 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 77493 inst_dout_histdata.tx_data_tmp_4byte[19]
.sym 77494 inst_dout_histdata.tx_data_tmp_4byte[11]
.sym 77495 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 77498 $abc$45565$new_n1956_
.sym 77499 trigtime[14]
.sym 77500 $abc$45565$new_n3170_
.sym 77501 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 77504 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_
.sym 77505 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_
.sym 77506 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_
.sym 77507 $false
.sym 77508 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 77509 SCLK$2$2
.sym 77510 $false
.sym 77511 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_
.sym 77512 $abc$45565$new_n3135_
.sym 77514 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_
.sym 77515 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_
.sym 77516 inst_dout_scldata.tx_data_tmp_4byte[29]
.sym 77518 inst_dout_scldata.tx_data_tmp_4byte[21]
.sym 77585 inst_dout_eventdata.tx_data_tmp_4byte[22]
.sym 77586 inst_dout_eventdata.ti_packet_sending[22]
.sym 77587 $abc$45565$new_n2068_
.sym 77588 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 77591 inst_dout_eventdata.tx_data_tmp_4byte[22]
.sym 77592 inst_dout_eventdata.tx_data_tmp_4byte[30]
.sym 77593 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 77594 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 77597 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 77598 inst_dout_eventdata.tx_data_tmp_4byte[30]
.sym 77599 inst_dout_eventdata.tx_data_tmp_4byte[22]
.sym 77600 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 77621 $abc$45565$new_n2068_
.sym 77622 trigtime[22]
.sym 77623 $abc$45565$new_n2239_
.sym 77624 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 77627 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_
.sym 77628 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_
.sym 77629 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_
.sym 77630 $false
.sym 77631 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 77632 SCLK$2$2
.sym 77633 $false
.sym 77634 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_
.sym 77635 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_
.sym 77636 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_
.sym 77637 $abc$45565$new_n2234_
.sym 77638 inst_dout_eventdata.tx_data_tmp_4byte[31]
.sym 77639 inst_dout_eventdata.tx_data_tmp_4byte[15]
.sym 77640 inst_dout_eventdata.tx_data_tmp_4byte[21]
.sym 77641 inst_dout_eventdata.tx_data_tmp_4byte[23]
.sym 77738 inst_dout_eventdata.tx_data_tmp_4byte[21]
.sym 77739 inst_dout_eventdata.ti_packet_sending[21]
.sym 77740 $abc$45565$new_n2068_
.sym 77741 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 77750 tx_cnt[21]
.sym 77751 $false
.sym 77752 $false
.sym 77753 $false
.sym 77754 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 77755 SCLK$2$2
.sym 77756 $false
.sym 77758 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_
.sym 77759 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_
.sym 77761 $abc$45565$new_n2244_
.sym 77763 inst_dout_eventdata.ti_packet_sending[5]
.sym 77867 tx_cnt[12]
.sym 77868 $false
.sym 77869 $false
.sym 77870 $false
.sym 77877 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 77878 SCLK$2$2
.sym 77879 $false
.sym 77882 inst_dout_histdata.tx_data_tmp_4byte[28]
.sym 77954 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 77955 inst_dout_histdata.ti_packet_sending[28]
.sym 77956 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 77957 trigtime[28]
.sym 77960 inst_dout_scldata.tx_data_tmp_4byte[6]
.sym 77961 inst_dout_scldata.ti_packet_sending[6]
.sym 77962 $abc$45565$new_n1956_
.sym 77963 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 77966 $abc$45565$new_n1956_
.sym 77967 trigtime[6]
.sym 77968 $abc$45565$new_n3210_
.sym 77969 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 77972 inst_dout_scldata.tx_data_tmp_4byte[6]
.sym 77973 inst_dout_scldata.tx_data_tmp_4byte[14]
.sym 77974 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 77975 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 77978 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 77979 inst_dout_scldata.ti_packet_sending[28]
.sym 77980 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 77981 trigtime[28]
.sym 77984 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 77985 inst_dout_scldata.tx_data_tmp_4byte[14]
.sym 77986 inst_dout_scldata.tx_data_tmp_4byte[6]
.sym 77987 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 77990 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_
.sym 77991 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_
.sym 77992 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_
.sym 77993 $false
.sym 77996 $abc$45565$new_n3113_
.sym 77997 $abc$45565$new_n1956_
.sym 77998 $abc$45565$new_n3105_
.sym 77999 inst_dout_scldata.tx_data_tmp_4byte[28]
.sym 78000 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 78001 SCLK$2$2
.sym 78002 $false
.sym 78003 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_
.sym 78004 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_
.sym 78006 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_
.sym 78008 $abc$45565$new_n2284_
.sym 78010 inst_dout_eventdata.tx_data_tmp_4byte[13]
.sym 78077 tx_cnt[12]
.sym 78078 $false
.sym 78079 $false
.sym 78080 $false
.sym 78107 tx_cnt[6]
.sym 78108 $false
.sym 78109 $false
.sym 78110 $false
.sym 78123 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 78124 SCLK$2$2
.sym 78125 $false
.sym 78126 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_
.sym 78129 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_
.sym 78130 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_
.sym 78132 $abc$45565$new_n2324_
.sym 78133 inst_dout_eventdata.tx_data_tmp_4byte[5]
.sym 78200 inst_dout_eventdata.tx_data_tmp_4byte[4]
.sym 78201 inst_dout_eventdata.ti_packet_sending[4]
.sym 78202 $abc$45565$new_n2068_
.sym 78203 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 78206 $abc$45565$new_n2068_
.sym 78207 trigtime[4]
.sym 78208 $abc$45565$new_n2329_
.sym 78209 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 78224 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 78225 inst_dout_eventdata.tx_data_tmp_4byte[12]
.sym 78226 inst_dout_eventdata.tx_data_tmp_4byte[4]
.sym 78227 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 78230 inst_dout_eventdata.tx_data_tmp_4byte[4]
.sym 78231 inst_dout_eventdata.tx_data_tmp_4byte[12]
.sym 78232 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 78233 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 78242 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_
.sym 78243 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_
.sym 78244 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_
.sym 78245 $false
.sym 78246 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 78247 SCLK$2$2
.sym 78248 $false
.sym 78249 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_
.sym 78250 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[4]
.sym 78252 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_
.sym 78254 $abc$45565$new_n2880_
.sym 78255 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_
.sym 78256 inst_dout_histdata.tx_data_tmp_4byte[4]
.sym 78323 $abc$45565$new_n2681_
.sym 78324 trigtime[12]
.sym 78325 $abc$45565$new_n2840_
.sym 78326 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 78329 inst_dout_histdata.tx_data_tmp_4byte[12]
.sym 78330 inst_dout_histdata.tx_data_tmp_4byte[20]
.sym 78331 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 78332 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 78335 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 78336 inst_dout_histdata.tx_data_tmp_4byte[20]
.sym 78337 inst_dout_histdata.tx_data_tmp_4byte[12]
.sym 78338 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 78341 inst_dout_histdata.tx_data_tmp_4byte[12]
.sym 78342 inst_dout_histdata.ti_packet_sending[12]
.sym 78343 $abc$45565$new_n2681_
.sym 78344 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 78359 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_
.sym 78360 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_
.sym 78361 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_
.sym 78362 $false
.sym 78369 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 78370 SCLK$2$2
.sym 78371 $false
.sym 78372 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_
.sym 78374 inst_dout_histdata.ti_packet_sending[3]
.sym 78458 inst_dout_histdata.tx_data_tmp_4byte[3]
.sym 78459 inst_dout_histdata.tx_data_tmp_4byte[11]
.sym 78460 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 78461 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 78464 $abc$45565$new_n2681_
.sym 78465 trigtime[3]
.sym 78466 $abc$45565$new_n2885_
.sym 78467 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 78470 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 78471 inst_dout_histdata.tx_data_tmp_4byte[11]
.sym 78472 inst_dout_histdata.tx_data_tmp_4byte[3]
.sym 78473 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 78488 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[3]_new_
.sym 78489 $abc$45565$new_n2884_
.sym 78490 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[3]_new_
.sym 78491 $false
.sym 78492 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 78493 SCLK$2$2
.sym 78494 $false
.sym 78497 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_
.sym 78499 $abc$45565$new_n2135_
.sym 78501 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13308[2]_new_
.sym 78569 inst_dout_eventdata.tx_data_tmp_4byte[4]
.sym 78570 inst_dout_eventdata.tx_data_tmp_2byte[4]
.sym 78571 $abc$45565$new_n2068_
.sym 78572 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 78575 inst_dout_eventdata.tx_data_tmp_2byte[4]
.sym 78576 inst_dout_eventdata.tx_data_tmp_4byte[4]
.sym 78577 $abc$45565$new_n2068_
.sym 78578 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 78581 peak_hist[15]
.sym 78582 $false
.sym 78583 $false
.sym 78584 $false
.sym 78593 inst_dout_eventdata.tx_data_tmp_4byte[4]
.sym 78594 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 78595 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13316[2]_new_
.sym 78596 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[4]_new_
.sym 78599 $abc$45565$new_n2116_
.sym 78600 inst_dout_eventdata.tx_data_tmp_2byte[5]
.sym 78601 $abc$45565$new_n2135_
.sym 78602 $false
.sym 78605 $abc$45565$new_n2116_
.sym 78606 inst_dout_eventdata.tx_data_tmp_2byte[4]
.sym 78607 $abc$45565$new_n2139_
.sym 78608 $false
.sym 78615 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 78616 SCLK$2$2
.sym 78617 $false
.sym 78692 inst_dout_eventdata.tx_data_tmp_2byte[2]
.sym 78693 inst_dout_eventdata.tx_data_tmp_4byte[2]
.sym 78694 $abc$45565$new_n2068_
.sym 78695 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 78698 inst_dout_eventdata.tx_data_tmp_4byte[2]
.sym 78699 inst_dout_eventdata.tx_data_tmp_2byte[2]
.sym 78700 $abc$45565$new_n2068_
.sym 78701 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 78704 inst_dout_eventdata.tx_data_tmp_4byte[2]
.sym 78705 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 78706 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13332[2]_new_
.sym 78707 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[2]_new_
.sym 78710 $abc$45565$new_n2116_
.sym 78711 inst_dout_eventdata.tx_data_tmp_2byte[2]
.sym 78712 $abc$45565$new_n2147_
.sym 78713 $false
.sym 78738 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42170
.sym 78739 SCLK$2$2
.sym 78740 $false
.sym 78742 peak_hist[5]
.sym 78743 peak_hist[8]
.sym 78748 peak_hist[0]
.sym 78815 $abc$45565$new_n2562_
.sym 78816 ADC[4]
.sym 78817 $abc$45565$new_n2544_
.sym 78818 peak_hist[4]
.sym 78821 $abc$45565$new_n2562_
.sym 78822 ADC[9]
.sym 78823 $abc$45565$new_n2544_
.sym 78824 peak_hist[9]
.sym 78839 $abc$45565$new_n2562_
.sym 78840 ADC[2]
.sym 78841 $abc$45565$new_n2544_
.sym 78842 peak_hist[2]
.sym 78845 $abc$45565$new_n2562_
.sym 78846 ADC[6]
.sym 78847 $abc$45565$new_n2544_
.sym 78848 peak_hist[6]
.sym 78851 $abc$45565$new_n2562_
.sym 78852 ADC[11]
.sym 78853 $abc$45565$new_n2544_
.sym 78854 peak_hist[11]
.sym 78861 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.sym 78862 SCLK$2$2
.sym 78863 $false
.sym 78870 peak_hist[1]
.sym 78871 peak_hist[3]
.sym 78956 inst_dout_scldata.tx_data[6]
.sym 78957 inst_dout_eventdata.tx_data[6]
.sym 78958 inst_dout_histdata.tx_data[6]
.sym 78959 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 78974 inst_dout_scldata.tx_data[2]
.sym 78975 inst_dout_eventdata.tx_data[2]
.sym 78976 inst_dout_histdata.tx_data[2]
.sym 78977 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 78980 $abc$45565$new_n2562_
.sym 78981 ADC[7]
.sym 78982 $abc$45565$new_n2544_
.sym 78983 peak_hist[7]
.sym 78984 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.sym 78985 SCLK$2$2
.sym 78986 $false
.sym 78987 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_
.sym 78988 $abc$45565$new_n2536_
.sym 78992 $abc$45565$new_n3040_
.sym 78993 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18129[2]_new_
.sym 78994 inst_dout_scldata.tx_data[3]
.sym 79061 inst_dout_scldata.dout_countdown[2]
.sym 79062 $abc$45565$new_n1960_
.sym 79063 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9827_Y[2]_new_
.sym 79064 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9826_Y[2]_new_
.sym 79073 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 79074 $abc$45565$auto$wreduce.cc:455:run$4517[2]
.sym 79075 inst_dout_scldata.dout_countdown[2]
.sym 79076 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 79079 $false
.sym 79080 inst_dout_scldata.dout_countdown[2]
.sym 79081 $false
.sym 79082 $auto$alumacc.cc:474:replace_alu$4810.C[2]
.sym 79085 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 79086 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 79087 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[2]_new_inv_
.sym 79088 $false
.sym 79091 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 79092 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 79093 $abc$45565$new_n1956_
.sym 79094 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[2]_new_inv_
.sym 79097 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 79098 $abc$45565$auto$wreduce.cc:455:run$4517[2]
.sym 79099 inst_dout_scldata.dout_countdown[2]
.sym 79100 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 79103 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[2]_new_inv_
.sym 79104 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 79105 $abc$45565$new_n3091_
.sym 79106 $false
.sym 79107 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 79108 SCLK$2$2
.sym 79109 $false
.sym 79112 $auto$alumacc.cc:474:replace_alu$4810.C[2]
.sym 79113 $auto$alumacc.cc:474:replace_alu$4810.C[3]
.sym 79114 $auto$alumacc.cc:474:replace_alu$4810.C[4]
.sym 79115 $auto$alumacc.cc:474:replace_alu$4810.C[5]
.sym 79116 $auto$alumacc.cc:474:replace_alu$4810.C[6]
.sym 79117 $abc$45565$auto$wreduce.cc:455:run$4517[7]
.sym 79184 inst_dout_scldata.dout_countdown[0]
.sym 79185 inst_dout_scldata.dout_countdown[1]
.sym 79186 inst_dout_scldata.dout_countdown[2]
.sym 79187 inst_dout_scldata.dout_countdown[3]
.sym 79190 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 79191 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 79192 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 79193 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[1]_new_inv_
.sym 79202 inst_dout_scldata.tx_data[7]
.sym 79203 inst_dout_eventdata.tx_data[7]
.sym 79204 inst_dout_histdata.tx_data[7]
.sym 79205 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 79208 inst_dout_scldata.dout_countdown[4]
.sym 79209 inst_dout_scldata.dout_countdown[5]
.sym 79210 inst_dout_scldata.dout_countdown[6]
.sym 79211 inst_dout_scldata.dout_countdown[7]
.sym 79214 $abc$45565$auto$simplemap.cc:168:logic_reduce$12997[1]_new_inv_
.sym 79215 $abc$45565$auto$simplemap.cc:168:logic_reduce$12997[0]_new_inv_
.sym 79216 $false
.sym 79217 $false
.sym 79220 inst_dout_scldata.dout_countdown[0]
.sym 79221 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 79222 inst_dout_scldata.dout_countdown[1]
.sym 79223 $false
.sym 79234 $abc$45565$new_n2524_
.sym 79235 $abc$45565$auto$wreduce.cc:455:run$4517[5]
.sym 79237 $abc$45565$auto$wreduce.cc:455:run$4517[3]
.sym 79240 inst_dout_scldata.transmit
.sym 79307 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 79308 $abc$45565$auto$wreduce.cc:455:run$4517[5]
.sym 79309 inst_dout_scldata.dout_countdown[5]
.sym 79310 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 79313 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 79314 $abc$45565$auto$wreduce.cc:455:run$4517[3]
.sym 79315 inst_dout_scldata.dout_countdown[3]
.sym 79316 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 79319 $abc$45565$new_n1960_
.sym 79320 inst_dout_scldata.dout_countdown[5]
.sym 79321 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_
.sym 79322 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[5]_new_inv_
.sym 79325 $abc$45565$new_n1960_
.sym 79326 inst_dout_scldata.dout_countdown[3]
.sym 79327 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_
.sym 79328 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[3]_new_inv_
.sym 79331 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 79332 $abc$45565$auto$wreduce.cc:455:run$4517[5]
.sym 79333 inst_dout_scldata.dout_countdown[5]
.sym 79334 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 79337 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 79338 $abc$45565$auto$wreduce.cc:455:run$4517[3]
.sym 79339 inst_dout_scldata.dout_countdown[3]
.sym 79340 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 79343 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[3]_new_inv_
.sym 79344 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 79345 $abc$45565$new_n3087_
.sym 79346 $false
.sym 79349 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[5]_new_inv_
.sym 79350 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 79351 $abc$45565$new_n3079_
.sym 79352 $false
.sym 79353 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 79354 SCLK$2$2
.sym 79355 $false
.sym 79362 $abc$45565$new_n2527_
.sym 79363 $abc$45565$new_n2533_
.sym 79430 my_uart.tx_data[6]
.sym 79431 my_uart.tx_data[7]
.sym 79432 $abc$45565$new_n2028_
.sym 79433 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 79436 inst_dout_scldata.tx_data[5]
.sym 79437 inst_dout_eventdata.tx_data[5]
.sym 79438 inst_dout_histdata.tx_data[5]
.sym 79439 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 79442 $abc$45565$new_n2028_
.sym 79443 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 79444 $abc$45565$new_n2045_
.sym 79445 my_uart.tx_data[7]
.sym 79448 my_uart.tx_data[5]
.sym 79449 my_uart.tx_data[6]
.sym 79450 $abc$45565$new_n2028_
.sym 79451 $abc$45565$auto$simplemap.cc:309:simplemap_lut$8986_new_
.sym 79454 $abc$45565$new_n2514_
.sym 79455 $abc$45565$new_n2515_
.sym 79456 $false
.sym 79457 $false
.sym 79460 my_uart.tx_data[6]
.sym 79461 $abc$45565$new_n2045_
.sym 79462 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[6]_new_
.sym 79463 $abc$45565$new_n2518_
.sym 79466 my_uart.tx_data[5]
.sym 79467 $abc$45565$new_n2045_
.sym 79468 $abc$45565$techmap$techmap\my_uart.$procmux$4127.$and$/usr/local/bin/../share/yosys/techmap.v:434$6184_Y[5]_new_
.sym 79469 $abc$45565$new_n2521_
.sym 79476 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40983
.sym 79477 SCLK$2$2
.sym 79478 $false
.sym 79479 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 79482 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 79483 $abc$45565$new_n2766_
.sym 79577 inst_dout_histdata.dout_state[1]
.sym 79578 inst_dout_histdata.dout_state[0]
.sym 79579 $abc$45565$new_n1941_
.sym 79580 RSTn_i$2
.sym 79595 inst_dout_histdata.dout_state[1]
.sym 79596 inst_dout_histdata.dout_state[0]
.sym 79597 $abc$45565$new_n1941_
.sym 79598 $false
.sym 79603 $abc$45565$new_n3986_
.sym 79604 $abc$45565$new_n3007_
.sym 79605 $abc$45565$new_n3009_
.sym 79606 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$11713[0]_new_inv_
.sym 79607 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 79608 inst_dout_histdata.dout_state[1]
.sym 79609 inst_dout_histdata.dout_state[0]
.sym 79676 inst_dout_histdata.dout_state[0]
.sym 79677 inst_dout_histdata.dout_state[1]
.sym 79678 $abc$45565$new_n1941_
.sym 79679 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 79682 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186
.sym 79683 RSTn_i$2
.sym 79684 $false
.sym 79685 $false
.sym 79725 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186
.sym 79726 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_
.sym 79727 $abc$45565$new_n3000_
.sym 79728 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$11736[0]_new_inv_
.sym 79729 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 79730 $abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_
.sym 79731 $abc$45565$new_n2997_
.sym 79799 inst_dout_histdata.dout_state[4]
.sym 79800 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$11691_new_inv_
.sym 79801 $false
.sym 79802 $false
.sym 79805 inst_dout_histdata.dout_state[2]
.sym 79806 inst_dout_histdata.dout_state[0]
.sym 79807 inst_dout_histdata.dout_state[1]
.sym 79808 inst_dout_histdata.dout_state[3]
.sym 79817 inst_dout_histdata.dout_state[4]
.sym 79818 inst_dout_histdata.dout_state[3]
.sym 79819 inst_dout_histdata.dout_state[2]
.sym 79820 $false
.sym 79823 inst_dout_histdata.dout_state[4]
.sym 79824 inst_dout_histdata.dout_state[2]
.sym 79825 inst_dout_histdata.dout_state[3]
.sym 79826 $false
.sym 79829 $abc$45565$new_n1941_
.sym 79830 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 79831 $abc$45565$new_n3000_
.sym 79832 $false
.sym 79835 inst_dout_histdata.dout_state[3]
.sym 79836 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 79837 $abc$45565$new_n2997_
.sym 79838 $false
.sym 79841 $false
.sym 79842 $false
.sym 79843 $false
.sym 79844 $false
.sym 79845 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186
.sym 79846 SCLK$2$2
.sym 79847 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 79848 $abc$45565$new_n2753_
.sym 79849 $abc$45565$new_n2756_
.sym 79850 $abc$45565$techmap\inst_dout_histdata.$procmux$3765_Y[1]_new_inv_
.sym 79851 $abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 79852 $abc$45565$new_n2680_
.sym 79853 $abc$45565$techmap\inst_dout_histdata.$procmux$3802_Y[1]_new_inv_
.sym 79854 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17142[0]_new_
.sym 79855 inst_dout_histdata.dout_countdown[1]
.sym 79952 $abc$45565$new_n1932_
.sym 79953 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 79954 $false
.sym 79955 $false
.sym 79971 $abc$45565$techmap\inst_dout_histdata.$procmux$3772_Y[2]_new_inv_
.sym 79973 $abc$45565$techmap\inst_dout_histdata.$procmux$3765_Y[2]_new_inv_
.sym 79974 $abc$45565$auto$wreduce.cc:455:run$4506[2]
.sym 79975 $abc$45565$new_n2751_
.sym 79976 $abc$45565$new_n2729_
.sym 79977 inst_dout_histdata.dout_countdown[2]
.sym 80057 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 80058 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 80059 $false
.sym 80060 $false
.sym 80063 $abc$45565$new_n3969_
.sym 80064 $abc$45565$new_n1939_
.sym 80065 inst_dout_histdata.dout_countdown[0]
.sym 80066 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 80069 $abc$45565$new_n1932_
.sym 80070 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 80071 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 80072 $abc$45565$auto$wreduce.cc:455:run$4506[0]
.sym 80081 $false
.sym 80082 inst_dout_histdata.dout_countdown[0]
.sym 80083 $false
.sym 80084 $false
.sym 80087 inst_dout_histdata.dout_countdown[0]
.sym 80088 $abc$45565$new_n1939_
.sym 80089 $abc$45565$new_n3970_
.sym 80090 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17889_new_inv_
.sym 80091 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 80092 SCLK$2$2
.sym 80093 $false
.sym 80094 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[7]_new_
.sym 80095 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[6]_new_
.sym 80096 $abc$45565$new_n2735_
.sym 80097 $abc$45565$new_n2734_
.sym 80098 $abc$45565$new_n2731_
.sym 80099 $abc$45565$auto$wreduce.cc:455:run$4506[6]
.sym 80100 inst_dout_histdata.dout_countdown[7]
.sym 80101 inst_dout_histdata.dout_countdown[6]
.sym 80130 $true
.sym 80167 inst_dout_histdata.dout_countdown[0]$2
.sym 80168 $false
.sym 80169 inst_dout_histdata.dout_countdown[0]
.sym 80170 $false
.sym 80171 $false
.sym 80173 $auto$alumacc.cc:474:replace_alu$4804.C[2]$2
.sym 80175 inst_dout_histdata.dout_countdown[1]
.sym 80176 $true$2
.sym 80179 $auto$alumacc.cc:474:replace_alu$4804.C[3]$2
.sym 80181 inst_dout_histdata.dout_countdown[2]
.sym 80182 $true$2
.sym 80183 $auto$alumacc.cc:474:replace_alu$4804.C[2]$2
.sym 80185 $auto$alumacc.cc:474:replace_alu$4804.C[4]$2
.sym 80187 inst_dout_histdata.dout_countdown[3]
.sym 80188 $true$2
.sym 80189 $auto$alumacc.cc:474:replace_alu$4804.C[3]$2
.sym 80191 $auto$alumacc.cc:474:replace_alu$4804.C[5]$2
.sym 80193 inst_dout_histdata.dout_countdown[4]
.sym 80194 $true$2
.sym 80195 $auto$alumacc.cc:474:replace_alu$4804.C[4]$2
.sym 80197 $auto$alumacc.cc:474:replace_alu$4804.C[6]$2
.sym 80199 inst_dout_histdata.dout_countdown[5]
.sym 80200 $true$2
.sym 80201 $auto$alumacc.cc:474:replace_alu$4804.C[5]$2
.sym 80203 $auto$alumacc.cc:474:replace_alu$4804.C[7]
.sym 80205 inst_dout_histdata.dout_countdown[6]
.sym 80206 $true$2
.sym 80207 $auto$alumacc.cc:474:replace_alu$4804.C[6]$2
.sym 80210 $false
.sym 80211 inst_dout_histdata.dout_countdown[7]
.sym 80212 $false
.sym 80213 $auto$alumacc.cc:474:replace_alu$4804.C[7]
.sym 80217 $abc$45565$new_n3963_
.sym 80218 $abc$45565$new_n3967_
.sym 80219 $abc$45565$new_n3962_
.sym 80220 $abc$45565$new_n3966_
.sym 80221 $abc$45565$new_n2730_
.sym 80222 inst_dout_histdata.dout_countdown[5]
.sym 80223 inst_dout_histdata.dout_countdown[4]
.sym 80291 $abc$45565$new_n1932_
.sym 80292 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 80293 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 80294 $abc$45565$auto$wreduce.cc:455:run$4506[4]
.sym 80303 inst_dout_histdata.dout_countdown[4]
.sym 80304 inst_dout_histdata.dout_countdown[5]
.sym 80305 inst_dout_histdata.dout_countdown[6]
.sym 80306 inst_dout_histdata.dout_countdown[7]
.sym 80309 $false
.sym 80310 inst_dout_histdata.dout_countdown[5]
.sym 80311 $false
.sym 80312 $auto$alumacc.cc:474:replace_alu$4804.C[5]
.sym 80315 $false
.sym 80316 inst_dout_histdata.dout_countdown[4]
.sym 80317 $false
.sym 80318 $auto$alumacc.cc:474:replace_alu$4804.C[4]
.sym 80321 inst_dout_histdata.dout_countdown[0]
.sym 80322 inst_dout_histdata.dout_countdown[1]
.sym 80323 inst_dout_histdata.dout_countdown[2]
.sym 80324 inst_dout_histdata.dout_countdown[3]
.sym 80327 $abc$45565$auto$simplemap.cc:168:logic_reduce$11889[1]_new_inv_
.sym 80328 $abc$45565$auto$simplemap.cc:168:logic_reduce$11889[0]_new_inv_
.sym 80329 $false
.sym 80330 $false
.sym 80333 $abc$45565$new_n1932_
.sym 80334 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 80335 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 80336 $abc$45565$auto$wreduce.cc:455:run$4506[5]
.sym 80341 $abc$45565$new_n1926_
.sym 80343 $abc$45565$auto$ice40_ffinit.cc:141:execute$44893
.sym 80466 inst_dout_histdata.bram_send_countdown[3]
.sym 80467 $abc$45565$auto$simplemap.cc:168:logic_reduce$11853[0]_new_inv_
.sym 80469 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[3]
.sym 80470 $abc$45565$auto$ice40_ffinit.cc:141:execute$44897
.sym 80537 $abc$45565$auto$ice40_ffinit.cc:141:execute$44893
.sym 80538 $false
.sym 80539 $false
.sym 80540 $false
.sym 80543 $false
.sym 80544 inst_dout_histdata.bram_send_countdown[5]
.sym 80545 $false
.sym 80546 $auto$alumacc.cc:474:replace_alu$4807.C[5]
.sym 80549 $false
.sym 80550 inst_dout_histdata.bram_send_countdown[2]
.sym 80551 $false
.sym 80552 $auto$alumacc.cc:474:replace_alu$4807.C[2]
.sym 80561 $false
.sym 80562 inst_dout_histdata.bram_send_countdown[14]
.sym 80563 $false
.sym 80564 $auto$alumacc.cc:474:replace_alu$4807.C[14]
.sym 80567 $abc$45565$new_n1947_
.sym 80568 inst_dout_histdata.bram_send_countdown[5]
.sym 80569 $abc$45565$new_n1946_
.sym 80570 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[5]
.sym 80573 $abc$45565$new_n1947_
.sym 80574 inst_dout_histdata.bram_send_countdown[2]
.sym 80575 $abc$45565$new_n1946_
.sym 80576 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[2]
.sym 80579 $abc$45565$new_n1947_
.sym 80580 inst_dout_histdata.bram_send_countdown[14]
.sym 80581 $abc$45565$new_n1946_
.sym 80582 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[14]
.sym 80583 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311
.sym 80584 SCLK$2$2
.sym 80585 $false
.sym 80586 $abc$45565$auto$simplemap.cc:168:logic_reduce$11853[1]_new_inv_
.sym 80588 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[6]
.sym 80590 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[0]
.sym 80591 $abc$45565$new_n1932_
.sym 80592 bram_send_countdown_hist
.sym 80593 inst_dout_histdata.bram_send_countdown[6]
.sym 80622 $true
.sym 80659 bram_send_countdown_hist$2
.sym 80660 $false
.sym 80661 bram_send_countdown_hist
.sym 80662 $false
.sym 80663 $false
.sym 80665 $auto$alumacc.cc:474:replace_alu$4807.C[2]$2
.sym 80667 inst_dout_histdata.bram_send_countdown[1]
.sym 80668 $true$2
.sym 80671 $auto$alumacc.cc:474:replace_alu$4807.C[3]$2
.sym 80673 inst_dout_histdata.bram_send_countdown[2]
.sym 80674 $true$2
.sym 80675 $auto$alumacc.cc:474:replace_alu$4807.C[2]$2
.sym 80677 $auto$alumacc.cc:474:replace_alu$4807.C[4]$2
.sym 80679 inst_dout_histdata.bram_send_countdown[3]
.sym 80680 $true$2
.sym 80681 $auto$alumacc.cc:474:replace_alu$4807.C[3]$2
.sym 80683 $auto$alumacc.cc:474:replace_alu$4807.C[5]$2
.sym 80685 inst_dout_histdata.bram_send_countdown[4]
.sym 80686 $true$2
.sym 80687 $auto$alumacc.cc:474:replace_alu$4807.C[4]$2
.sym 80689 $auto$alumacc.cc:474:replace_alu$4807.C[6]$2
.sym 80691 inst_dout_histdata.bram_send_countdown[5]
.sym 80692 $true$2
.sym 80693 $auto$alumacc.cc:474:replace_alu$4807.C[5]$2
.sym 80695 $auto$alumacc.cc:474:replace_alu$4807.C[7]$2
.sym 80697 inst_dout_histdata.bram_send_countdown[6]
.sym 80698 $true$2
.sym 80699 $auto$alumacc.cc:474:replace_alu$4807.C[6]$2
.sym 80701 $auto$alumacc.cc:474:replace_alu$4807.C[8]$2
.sym 80703 inst_dout_histdata.bram_send_countdown[7]
.sym 80704 $true$2
.sym 80705 $auto$alumacc.cc:474:replace_alu$4807.C[7]$2
.sym 80709 $abc$45565$auto$simplemap.cc:168:logic_reduce$11853[3]_new_inv_
.sym 80710 $abc$45565$auto$simplemap.cc:168:logic_reduce$11853[2]_new_inv_
.sym 80711 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[10]
.sym 80712 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[8]
.sym 80713 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[13]
.sym 80714 inst_dout_histdata.bram_send_countdown[15]
.sym 80715 inst_dout_histdata.bram_send_countdown[10]
.sym 80716 inst_dout_histdata.bram_send_countdown[13]
.sym 80745 $auto$alumacc.cc:474:replace_alu$4807.C[8]$2
.sym 80782 $auto$alumacc.cc:474:replace_alu$4807.C[9]$2
.sym 80784 inst_dout_histdata.bram_send_countdown[8]
.sym 80785 $true$2
.sym 80786 $auto$alumacc.cc:474:replace_alu$4807.C[8]$2
.sym 80788 $auto$alumacc.cc:474:replace_alu$4807.C[10]$2
.sym 80790 inst_dout_histdata.bram_send_countdown[9]
.sym 80791 $true$2
.sym 80792 $auto$alumacc.cc:474:replace_alu$4807.C[9]$2
.sym 80794 $auto$alumacc.cc:474:replace_alu$4807.C[11]$2
.sym 80796 inst_dout_histdata.bram_send_countdown[10]
.sym 80797 $true$2
.sym 80798 $auto$alumacc.cc:474:replace_alu$4807.C[10]$2
.sym 80800 $auto$alumacc.cc:474:replace_alu$4807.C[12]$2
.sym 80802 inst_dout_histdata.bram_send_countdown[11]
.sym 80803 $true$2
.sym 80804 $auto$alumacc.cc:474:replace_alu$4807.C[11]$2
.sym 80806 $auto$alumacc.cc:474:replace_alu$4807.C[13]$2
.sym 80808 inst_dout_histdata.bram_send_countdown[12]
.sym 80809 $true$2
.sym 80810 $auto$alumacc.cc:474:replace_alu$4807.C[12]$2
.sym 80812 $auto$alumacc.cc:474:replace_alu$4807.C[14]$2
.sym 80814 inst_dout_histdata.bram_send_countdown[13]
.sym 80815 $true$2
.sym 80816 $auto$alumacc.cc:474:replace_alu$4807.C[13]$2
.sym 80818 $auto$alumacc.cc:474:replace_alu$4807.C[15]
.sym 80820 inst_dout_histdata.bram_send_countdown[14]
.sym 80821 $true$2
.sym 80822 $auto$alumacc.cc:474:replace_alu$4807.C[14]$2
.sym 80825 $false
.sym 80826 inst_dout_histdata.bram_send_countdown[15]
.sym 80827 $false
.sym 80828 $auto$alumacc.cc:474:replace_alu$4807.C[15]
.sym 80906 $true$2
.sym 81342 trigtime[14]
.sym 81343 trigtime[21]
.sym 81344 trigtime[5]
.sym 81446 tx_cnt[19]
.sym 81447 $false
.sym 81448 $false
.sym 81449 $false
.sym 81462 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 81463 SCLK$2$2
.sym 81464 $false
.sym 81465 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_
.sym 81466 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_
.sym 81467 $abc$45565$new_n3130_
.sym 81468 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_
.sym 81471 inst_dout_scldata.tx_data_tmp_4byte[22]
.sym 81472 inst_dout_scldata.tx_data_tmp_4byte[30]
.sym 81545 tx_cnt[21]
.sym 81546 $false
.sym 81547 $false
.sym 81548 $false
.sym 81585 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 81586 SCLK$2$2
.sym 81587 $false
.sym 81590 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_
.sym 81592 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_
.sym 81594 $abc$45565$new_n3150_
.sym 81595 inst_dout_scldata.tx_data_tmp_4byte[18]
.sym 81662 inst_dout_scldata.tx_data_tmp_4byte[21]
.sym 81663 inst_dout_scldata.ti_packet_sending[21]
.sym 81664 $abc$45565$new_n1956_
.sym 81665 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 81668 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 81669 inst_dout_scldata.tx_data_tmp_4byte[29]
.sym 81670 inst_dout_scldata.tx_data_tmp_4byte[21]
.sym 81671 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 81680 inst_dout_scldata.tx_data_tmp_4byte[21]
.sym 81681 inst_dout_scldata.tx_data_tmp_4byte[29]
.sym 81682 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 81683 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 81686 $abc$45565$new_n1956_
.sym 81687 trigtime[21]
.sym 81688 $abc$45565$new_n3135_
.sym 81689 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 81692 $abc$45565$new_n3111_
.sym 81693 $abc$45565$new_n1956_
.sym 81694 $abc$45565$new_n3105_
.sym 81695 inst_dout_scldata.tx_data_tmp_4byte[29]
.sym 81704 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_
.sym 81705 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_
.sym 81706 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_
.sym 81707 $false
.sym 81708 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 81709 SCLK$2$2
.sym 81710 $false
.sym 81711 $abc$45565$new_n2274_
.sym 81712 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_
.sym 81714 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_
.sym 81717 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_
.sym 81718 inst_dout_scldata.ti_packet_sending[5]
.sym 81785 inst_dout_eventdata.tx_data_tmp_4byte[23]
.sym 81786 inst_dout_eventdata.tx_data_tmp_4byte[31]
.sym 81787 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 81788 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 81791 $abc$45565$new_n2068_
.sym 81792 trigtime[23]
.sym 81793 $abc$45565$new_n2234_
.sym 81794 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 81797 inst_dout_eventdata.tx_data_tmp_4byte[15]
.sym 81798 inst_dout_eventdata.tx_data_tmp_4byte[23]
.sym 81799 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 81800 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 81803 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 81804 inst_dout_eventdata.tx_data_tmp_4byte[31]
.sym 81805 inst_dout_eventdata.tx_data_tmp_4byte[23]
.sym 81806 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 81809 $abc$45565$new_n2216_
.sym 81810 $abc$45565$new_n2068_
.sym 81811 $abc$45565$new_n2214_
.sym 81812 inst_dout_eventdata.tx_data_tmp_4byte[31]
.sym 81815 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_
.sym 81816 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_
.sym 81817 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_
.sym 81818 $false
.sym 81821 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_
.sym 81822 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_
.sym 81823 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_
.sym 81824 $false
.sym 81827 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_
.sym 81828 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_
.sym 81829 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_
.sym 81830 $false
.sym 81831 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 81832 SCLK$2$2
.sym 81833 $false
.sym 81834 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_
.sym 81835 $abc$45565$new_n2314_
.sym 81836 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_
.sym 81837 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_
.sym 81838 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_
.sym 81840 inst_dout_eventdata.tx_data_tmp_4byte[7]
.sym 81841 inst_dout_eventdata.tx_data_tmp_4byte[29]
.sym 81914 $abc$45565$new_n2068_
.sym 81915 trigtime[21]
.sym 81916 $abc$45565$new_n2244_
.sym 81917 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 81920 inst_dout_eventdata.tx_data_tmp_4byte[21]
.sym 81921 inst_dout_eventdata.tx_data_tmp_4byte[29]
.sym 81922 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 81923 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 81932 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 81933 inst_dout_eventdata.tx_data_tmp_4byte[29]
.sym 81934 inst_dout_eventdata.tx_data_tmp_4byte[21]
.sym 81935 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 81944 tx_cnt[5]
.sym 81945 $false
.sym 81946 $false
.sym 81947 $false
.sym 81954 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 81955 SCLK$2$2
.sym 81956 $false
.sym 81958 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_
.sym 81959 $abc$45565$new_n2299_
.sym 81960 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_
.sym 81961 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_
.sym 81962 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_
.sym 81963 $abc$45565$new_n2800_
.sym 81964 inst_dout_eventdata.tx_data_tmp_4byte[10]
.sym 82043 $abc$45565$new_n2766_
.sym 82044 inst_dout_histdata.tx_data_tmp_4byte[28]
.sym 82045 $abc$45565$new_n2773_
.sym 82046 $abc$45565$new_n2681_
.sym 82077 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 82078 SCLK$2$2
.sym 82079 $false
.sym 82083 trigtime[20]
.sym 82084 trigtime[12]
.sym 82085 trigtime[6]
.sym 82086 trigtime[4]
.sym 82154 inst_dout_eventdata.tx_data_tmp_4byte[13]
.sym 82155 inst_dout_eventdata.ti_packet_sending[13]
.sym 82156 $abc$45565$new_n2068_
.sym 82157 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 82160 inst_dout_eventdata.tx_data_tmp_4byte[13]
.sym 82161 inst_dout_eventdata.tx_data_tmp_4byte[21]
.sym 82162 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 82163 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 82172 $abc$45565$new_n2068_
.sym 82173 trigtime[13]
.sym 82174 $abc$45565$new_n2284_
.sym 82175 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 82184 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 82185 inst_dout_eventdata.tx_data_tmp_4byte[21]
.sym 82186 inst_dout_eventdata.tx_data_tmp_4byte[13]
.sym 82187 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 82196 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_
.sym 82197 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_
.sym 82198 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_
.sym 82199 $false
.sym 82200 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 82201 SCLK$2$2
.sym 82202 $false
.sym 82203 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_
.sym 82204 $abc$45565$new_n1956_
.sym 82206 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_
.sym 82207 $abc$45565$new_n2869_
.sym 82208 inst_dout_histdata.tx_data_tmp_4byte[6]
.sym 82277 inst_dout_eventdata.tx_data_tmp_4byte[5]
.sym 82278 inst_dout_eventdata.tx_data_tmp_4byte[13]
.sym 82279 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 82280 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 82295 $abc$45565$new_n2068_
.sym 82296 trigtime[5]
.sym 82297 $abc$45565$new_n2324_
.sym 82298 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 82301 inst_dout_eventdata.tx_data_tmp_4byte[5]
.sym 82302 inst_dout_eventdata.ti_packet_sending[5]
.sym 82303 $abc$45565$new_n2068_
.sym 82304 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 82313 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 82314 inst_dout_eventdata.tx_data_tmp_4byte[13]
.sym 82315 inst_dout_eventdata.tx_data_tmp_4byte[5]
.sym 82316 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 82319 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_
.sym 82320 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_
.sym 82321 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_
.sym 82322 $false
.sym 82323 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 82324 SCLK$2$2
.sym 82325 $false
.sym 82328 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_
.sym 82330 inst_dout_histdata.ti_packet_sending[6]
.sym 82332 inst_dout_histdata.ti_packet_sending[4]
.sym 82400 $abc$45565$new_n2681_
.sym 82401 trigtime[4]
.sym 82402 $abc$45565$new_n2880_
.sym 82403 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 82406 peak_hist[4]
.sym 82407 $false
.sym 82408 $false
.sym 82409 $false
.sym 82418 inst_dout_histdata.tx_data_tmp_4byte[4]
.sym 82419 inst_dout_histdata.ti_packet_sending[4]
.sym 82420 $abc$45565$new_n2681_
.sym 82421 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 82430 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 82431 inst_dout_histdata.tx_data_tmp_4byte[12]
.sym 82432 inst_dout_histdata.tx_data_tmp_4byte[4]
.sym 82433 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 82436 inst_dout_histdata.tx_data_tmp_4byte[4]
.sym 82437 inst_dout_histdata.tx_data_tmp_4byte[12]
.sym 82438 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 82439 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 82442 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_
.sym 82443 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_
.sym 82444 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_
.sym 82445 $false
.sym 82446 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 82447 SCLK$2$2
.sym 82448 $false
.sym 82449 $abc$45565$new_n2339_
.sym 82451 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_
.sym 82452 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_
.sym 82454 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_
.sym 82456 inst_dout_eventdata.tx_data_tmp_4byte[2]
.sym 82523 inst_dout_histdata.tx_data_tmp_4byte[3]
.sym 82524 inst_dout_histdata.ti_packet_sending[3]
.sym 82525 $abc$45565$new_n2681_
.sym 82526 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 82535 tx_cnt[3]
.sym 82536 $false
.sym 82537 $false
.sym 82538 $false
.sym 82569 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 82570 SCLK$2$2
.sym 82571 $false
.sym 82573 $abc$45565$new_n2068_
.sym 82578 inst_dout_scldata.ti_packet_sending[2]
.sym 82658 inst_dout_eventdata.tx_data_tmp_4byte[5]
.sym 82659 inst_dout_eventdata.tx_data_tmp_2byte[5]
.sym 82660 $abc$45565$new_n2068_
.sym 82661 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 82670 inst_dout_eventdata.tx_data_tmp_4byte[5]
.sym 82671 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 82672 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$13308[2]_new_
.sym 82673 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_
.sym 82682 inst_dout_eventdata.tx_data_tmp_2byte[5]
.sym 82683 inst_dout_eventdata.tx_data_tmp_4byte[5]
.sym 82684 $abc$45565$new_n2068_
.sym 82685 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 82695 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18137[2]_new_
.sym 82697 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[2]_new_
.sym 82700 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[5]
.sym 82701 $abc$45565$new_n3044_
.sym 82819 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[13]
.sym 82821 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[6]_new_
.sym 82824 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18105[2]_new_
.sym 82825 $abc$45565$new_n3028_
.sym 82898 $abc$45565$new_n2562_
.sym 82899 ADC[5]
.sym 82900 $abc$45565$new_n2544_
.sym 82901 peak_hist[5]
.sym 82904 $abc$45565$new_n2562_
.sym 82905 ADC[8]
.sym 82906 $abc$45565$new_n2544_
.sym 82907 peak_hist[8]
.sym 82934 $abc$45565$new_n2562_
.sym 82935 ADC[0]
.sym 82936 $abc$45565$new_n2544_
.sym 82937 peak_hist[0]
.sym 82938 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.sym 82939 SCLK$2$2
.sym 82940 $false
.sym 82943 $abc$45565$new_n3036_
.sym 82944 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18121[2]_new_
.sym 82945 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[4]_new_
.sym 82946 inst_dout_scldata.tx_data[2]
.sym 82947 inst_dout_scldata.tx_data[0]
.sym 82948 inst_dout_scldata.tx_data[6]
.sym 83051 $abc$45565$new_n2562_
.sym 83052 ADC[1]
.sym 83053 $abc$45565$new_n2544_
.sym 83054 peak_hist[1]
.sym 83057 $abc$45565$new_n2562_
.sym 83058 ADC[3]
.sym 83059 $abc$45565$new_n2544_
.sym 83060 peak_hist[3]
.sym 83061 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.sym 83062 SCLK$2$2
.sym 83063 $false
.sym 83065 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_
.sym 83066 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18113[2]_new_
.sym 83067 $abc$45565$new_n3032_
.sym 83068 inst_dout_scldata.tx_data[5]
.sym 83070 inst_dout_scldata.tx_data[4]
.sym 83138 inst_dout_scldata.tx_data_tmp_4byte[3]
.sym 83139 inst_dout_scldata.tx_data_tmp_2byte[3]
.sym 83140 $abc$45565$new_n1956_
.sym 83141 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 83144 inst_dout_scldata.tx_data[0]
.sym 83145 inst_dout_eventdata.tx_data[0]
.sym 83146 inst_dout_histdata.tx_data[0]
.sym 83147 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 83168 inst_dout_scldata.tx_data_tmp_4byte[3]
.sym 83169 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 83170 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18129[2]_new_
.sym 83171 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_
.sym 83174 inst_dout_scldata.tx_data_tmp_2byte[3]
.sym 83175 inst_dout_scldata.tx_data_tmp_4byte[3]
.sym 83176 $abc$45565$new_n1956_
.sym 83177 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 83180 $abc$45565$new_n3020_
.sym 83181 inst_dout_scldata.tx_data_tmp_2byte[3]
.sym 83182 $abc$45565$new_n3040_
.sym 83183 $false
.sym 83184 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 83185 SCLK$2$2
.sym 83186 $false
.sym 83188 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[7]_new_inv_
.sym 83189 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[7]_new_inv_
.sym 83192 $abc$45565$new_n3071_
.sym 83194 inst_dout_scldata.dout_countdown[7]
.sym 83223 $true
.sym 83260 inst_dout_scldata.dout_countdown[0]$2
.sym 83261 $false
.sym 83262 inst_dout_scldata.dout_countdown[0]
.sym 83263 $false
.sym 83264 $false
.sym 83266 $auto$alumacc.cc:474:replace_alu$4810.C[2]$2
.sym 83268 inst_dout_scldata.dout_countdown[1]
.sym 83269 $true$2
.sym 83272 $auto$alumacc.cc:474:replace_alu$4810.C[3]$2
.sym 83274 inst_dout_scldata.dout_countdown[2]
.sym 83275 $true$2
.sym 83276 $auto$alumacc.cc:474:replace_alu$4810.C[2]$2
.sym 83278 $auto$alumacc.cc:474:replace_alu$4810.C[4]$2
.sym 83280 inst_dout_scldata.dout_countdown[3]
.sym 83281 $true$2
.sym 83282 $auto$alumacc.cc:474:replace_alu$4810.C[3]$2
.sym 83284 $auto$alumacc.cc:474:replace_alu$4810.C[5]$2
.sym 83286 inst_dout_scldata.dout_countdown[4]
.sym 83287 $true$2
.sym 83288 $auto$alumacc.cc:474:replace_alu$4810.C[4]$2
.sym 83290 $auto$alumacc.cc:474:replace_alu$4810.C[6]$2
.sym 83292 inst_dout_scldata.dout_countdown[5]
.sym 83293 $true$2
.sym 83294 $auto$alumacc.cc:474:replace_alu$4810.C[5]$2
.sym 83296 $auto$alumacc.cc:474:replace_alu$4810.C[7]
.sym 83298 inst_dout_scldata.dout_countdown[6]
.sym 83299 $true$2
.sym 83300 $auto$alumacc.cc:474:replace_alu$4810.C[6]$2
.sym 83303 $false
.sym 83304 inst_dout_scldata.dout_countdown[7]
.sym 83305 $false
.sym 83306 $auto$alumacc.cc:474:replace_alu$4810.C[7]
.sym 83310 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$16958[2]_new_
.sym 83311 $abc$45565$new_n2698_
.sym 83312 $abc$45565$new_n2692_
.sym 83313 $abc$45565$new_n2697_
.sym 83314 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$16910[2]_new_
.sym 83315 inst_dout_histdata.tx_data[4]
.sym 83316 inst_dout_histdata.tx_data[6]
.sym 83317 inst_dout_histdata.tx_data[0]
.sym 83390 inst_dout_scldata.tx_data[4]
.sym 83391 inst_dout_eventdata.tx_data[4]
.sym 83392 inst_dout_histdata.tx_data[4]
.sym 83393 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 83396 $false
.sym 83397 inst_dout_scldata.dout_countdown[5]
.sym 83398 $false
.sym 83399 $auto$alumacc.cc:474:replace_alu$4810.C[5]
.sym 83408 $false
.sym 83409 inst_dout_scldata.dout_countdown[3]
.sym 83410 $false
.sym 83411 $auto$alumacc.cc:474:replace_alu$4810.C[3]
.sym 83426 $abc$45565$new_n1950_
.sym 83427 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 83428 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_
.sym 83429 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 83430 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 83431 SCLK$2$2
.sym 83432 $false
.sym 83434 $abc$45565$new_n2707_
.sym 83435 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_
.sym 83436 $abc$45565$new_n2700_
.sym 83437 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17807[3]_new_inv_
.sym 83438 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$16950[2]_new_
.sym 83439 inst_dout_histdata.tx_data[1]
.sym 83440 inst_dout_histdata.tx_data[3]
.sym 83543 inst_dout_scldata.tx_data[3]
.sym 83544 inst_dout_eventdata.tx_data[3]
.sym 83545 inst_dout_histdata.tx_data[3]
.sym 83546 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 83549 inst_dout_scldata.tx_data[1]
.sym 83550 inst_dout_eventdata.tx_data[1]
.sym 83551 inst_dout_histdata.tx_data[1]
.sym 83552 $abc$45565$techmap$techmap\my_uart.$procmux$4141.$and$/usr/local/bin/../share/yosys/techmap.v:434$8775_Y[0]_new_
.sym 83630 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 83631 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.sym 83632 $false
.sym 83633 $false
.sym 83648 inst_dout_histdata.dout_state[0]
.sym 83649 inst_dout_histdata.dout_state[1]
.sym 83650 $abc$45565$new_n1941_
.sym 83651 $false
.sym 83654 inst_dout_histdata.dout_state[0]
.sym 83655 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 83656 inst_dout_histdata.dout_state[1]
.sym 83657 $abc$45565$new_n1941_
.sym 83682 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 83685 $abc$45565$new_n2679_
.sym 83686 $abc$45565$new_n3004_
.sym 83759 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 83760 $abc$45565$new_n3004_
.sym 83761 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_
.sym 83762 $abc$45565$new_n2681_
.sym 83765 $abc$45565$new_n3004_
.sym 83766 $abc$45565$new_n2681_
.sym 83767 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 83768 $abc$45565$new_n3009_
.sym 83771 inst_dout_histdata.dout_state[0]
.sym 83772 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 83773 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 83774 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 83777 inst_dout_histdata.dout_state[0]
.sym 83778 inst_dout_histdata.dout_state[1]
.sym 83779 $false
.sym 83780 $false
.sym 83783 $abc$45565$new_n1941_
.sym 83784 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$11713[0]_new_inv_
.sym 83785 $false
.sym 83786 $false
.sym 83789 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$11713[0]_new_inv_
.sym 83790 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 83791 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 83792 $abc$45565$new_n3986_
.sym 83795 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 83796 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17819[0]_new_
.sym 83797 $abc$45565$new_n3007_
.sym 83798 $false
.sym 83799 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22186
.sym 83800 SCLK$2$2
.sym 83801 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 83802 $abc$45565$new_n3983_
.sym 83803 $abc$45565$new_n3981_
.sym 83804 $abc$45565$new_n2970_
.sym 83805 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[0]_new_
.sym 83806 $abc$45565$new_n2988_
.sym 83807 $abc$45565$new_n3982_
.sym 83808 $abc$45565$new_n2990_
.sym 83809 inst_dout_histdata.tx_data_tmp_2byte[0]
.sym 83876 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302
.sym 83877 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 83878 $false
.sym 83879 $false
.sym 83882 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 83883 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 83884 $abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_
.sym 83885 $false
.sym 83888 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 83889 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 83890 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$11736[0]_new_inv_
.sym 83891 $false
.sym 83894 inst_dout_histdata.dout_state[0]
.sym 83895 inst_dout_histdata.dout_state[1]
.sym 83896 $false
.sym 83897 $false
.sym 83900 $abc$45565$new_n1941_
.sym 83901 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$11736[0]_new_inv_
.sym 83902 $false
.sym 83903 $false
.sym 83906 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 83907 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$11736[0]_new_inv_
.sym 83908 $false
.sym 83909 $false
.sym 83912 $abc$45565$new_n2680_
.sym 83913 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 83914 $abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_
.sym 83915 $abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_
.sym 83926 $abc$45565$new_n2911_
.sym 83928 $abc$45565$new_n2918_
.sym 83929 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$and$/usr/local/bin/../share/yosys/techmap.v:434$6084_Y[9]_new_
.sym 83930 $abc$45565$new_n3984_
.sym 83931 $abc$45565$new_n1939_
.sym 83932 $abc$45565$new_n2718_
.sym 83999 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 84000 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 84001 $abc$45565$new_n2681_
.sym 84002 $false
.sym 84005 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 84006 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 84007 $abc$45565$techmap\inst_dout_histdata.$procmux$3802_Y[1]_new_inv_
.sym 84008 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17142[0]_new_
.sym 84011 inst_dout_histdata.dout_countdown[0]
.sym 84012 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 84013 inst_dout_histdata.dout_countdown[1]
.sym 84014 $false
.sym 84017 $abc$45565$new_n1932_
.sym 84018 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 84019 $false
.sym 84020 $false
.sym 84023 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 84024 $abc$45565$new_n1932_
.sym 84025 $false
.sym 84026 $false
.sym 84029 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 84030 inst_dout_histdata.dout_countdown[0]
.sym 84031 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 84032 inst_dout_histdata.dout_countdown[1]
.sym 84035 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 84036 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 84037 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 84038 $abc$45565$techmap\inst_dout_histdata.$procmux$3765_Y[1]_new_inv_
.sym 84041 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.sym 84042 inst_dout_histdata.dout_countdown[1]
.sym 84043 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 84044 $abc$45565$new_n2756_
.sym 84045 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 84046 SCLK$2$2
.sym 84047 $false
.sym 84050 $abc$45565$new_n1927_
.sym 84053 $abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_
.sym 84122 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 84123 $abc$45565$auto$wreduce.cc:455:run$4506[2]
.sym 84124 inst_dout_histdata.dout_countdown[2]
.sym 84125 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 84134 $abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 84135 $abc$45565$auto$wreduce.cc:455:run$4506[2]
.sym 84136 inst_dout_histdata.dout_countdown[2]
.sym 84137 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 84140 $false
.sym 84141 inst_dout_histdata.dout_countdown[2]
.sym 84142 $false
.sym 84143 $auto$alumacc.cc:474:replace_alu$4804.C[2]
.sym 84146 $abc$45565$new_n1939_
.sym 84147 inst_dout_histdata.dout_countdown[2]
.sym 84148 $abc$45565$techmap\inst_dout_histdata.$procmux$3765_Y[2]_new_inv_
.sym 84149 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 84152 $abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 84153 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 84154 $false
.sym 84155 $false
.sym 84158 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 84159 $abc$45565$techmap\inst_dout_histdata.$procmux$3772_Y[2]_new_inv_
.sym 84160 $abc$45565$new_n2753_
.sym 84161 $abc$45565$new_n2751_
.sym 84168 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 84169 SCLK$2$2
.sym 84170 $false
.sym 84177 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311
.sym 84178 inst_dout_histdata.bram_send_countdown[9]
.sym 84245 $abc$45565$new_n2729_
.sym 84246 $abc$45565$auto$wreduce.cc:455:run$4506[7]
.sym 84247 $abc$45565$new_n2730_
.sym 84248 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 84251 $abc$45565$new_n2729_
.sym 84252 $abc$45565$auto$wreduce.cc:455:run$4506[6]
.sym 84253 $abc$45565$new_n2734_
.sym 84254 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 84257 $abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_
.sym 84258 $abc$45565$auto$wreduce.cc:455:run$4506[6]
.sym 84259 $abc$45565$new_n2734_
.sym 84260 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 84263 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 84264 inst_dout_histdata.dout_countdown[6]
.sym 84265 $false
.sym 84266 $false
.sym 84269 $abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_
.sym 84270 $abc$45565$auto$wreduce.cc:455:run$4506[7]
.sym 84271 $abc$45565$new_n2730_
.sym 84272 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 84275 $false
.sym 84276 inst_dout_histdata.dout_countdown[6]
.sym 84277 $false
.sym 84278 $auto$alumacc.cc:474:replace_alu$4804.C[6]
.sym 84281 inst_dout_histdata.dout_countdown[7]
.sym 84282 $abc$45565$new_n1939_
.sym 84283 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[7]_new_
.sym 84284 $abc$45565$new_n2731_
.sym 84287 inst_dout_histdata.dout_countdown[6]
.sym 84288 $abc$45565$new_n1939_
.sym 84289 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3767.$and$/usr/local/bin/../share/yosys/techmap.v:434$9825_Y[6]_new_
.sym 84290 $abc$45565$new_n2735_
.sym 84291 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 84292 SCLK$2$2
.sym 84293 $false
.sym 84297 $abc$45565$new_n1947_
.sym 84368 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 84369 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 84370 $false
.sym 84371 $false
.sym 84374 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 84375 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4484_new_inv_
.sym 84376 $false
.sym 84377 $false
.sym 84380 $abc$45565$new_n3961_
.sym 84381 $abc$45565$new_n1939_
.sym 84382 inst_dout_histdata.dout_countdown[5]
.sym 84383 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 84386 $abc$45565$new_n3965_
.sym 84387 $abc$45565$new_n1939_
.sym 84388 inst_dout_histdata.dout_countdown[4]
.sym 84389 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 84392 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 84393 inst_dout_histdata.dout_countdown[7]
.sym 84394 $false
.sym 84395 $false
.sym 84398 inst_dout_histdata.dout_countdown[5]
.sym 84399 $abc$45565$new_n1939_
.sym 84400 $abc$45565$new_n3962_
.sym 84401 $abc$45565$new_n3963_
.sym 84404 inst_dout_histdata.dout_countdown[4]
.sym 84405 $abc$45565$new_n1939_
.sym 84406 $abc$45565$new_n3966_
.sym 84407 $abc$45565$new_n3967_
.sym 84414 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 84415 SCLK$2$2
.sym 84416 $false
.sym 84497 bram_send_countdown_hist
.sym 84498 $abc$45565$new_n1927_
.sym 84499 $false
.sym 84500 $false
.sym 84509 $abc$45565$new_n1939_
.sym 84510 $abc$45565$new_n1926_
.sym 84511 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 84512 $abc$45565$auto$ice40_ffinit.cc:141:execute$44893
.sym 84537 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311
.sym 84538 SCLK$2$2
.sym 84539 $false
.sym 84546 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[9]
.sym 84632 $abc$45565$auto$ice40_ffinit.cc:141:execute$44897
.sym 84633 $false
.sym 84634 $false
.sym 84635 $false
.sym 84638 bram_send_countdown_hist
.sym 84639 inst_dout_histdata.bram_send_countdown[2]
.sym 84640 $abc$45565$auto$ice40_ffinit.cc:141:execute$44893
.sym 84641 $abc$45565$auto$ice40_ffinit.cc:141:execute$44897
.sym 84650 $false
.sym 84651 inst_dout_histdata.bram_send_countdown[3]
.sym 84652 $false
.sym 84653 $auto$alumacc.cc:474:replace_alu$4807.C[3]
.sym 84656 $abc$45565$auto$ice40_ffinit.cc:141:execute$44897
.sym 84657 $abc$45565$new_n1947_
.sym 84658 $abc$45565$new_n1946_
.sym 84659 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[3]
.sym 84660 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311
.sym 84661 SCLK$2$2
.sym 84662 $false
.sym 84737 inst_dout_histdata.bram_send_countdown[4]
.sym 84738 inst_dout_histdata.bram_send_countdown[5]
.sym 84739 inst_dout_histdata.bram_send_countdown[6]
.sym 84740 inst_dout_histdata.bram_send_countdown[7]
.sym 84749 $false
.sym 84750 inst_dout_histdata.bram_send_countdown[6]
.sym 84751 $false
.sym 84752 $auto$alumacc.cc:474:replace_alu$4807.C[6]
.sym 84761 $false
.sym 84762 bram_send_countdown_hist
.sym 84763 $false
.sym 84764 $false
.sym 84767 $abc$45565$auto$simplemap.cc:168:logic_reduce$11853[1]_new_inv_
.sym 84768 $abc$45565$auto$simplemap.cc:168:logic_reduce$11853[0]_new_inv_
.sym 84769 $abc$45565$auto$simplemap.cc:168:logic_reduce$11853[3]_new_inv_
.sym 84770 $abc$45565$auto$simplemap.cc:168:logic_reduce$11853[2]_new_inv_
.sym 84773 $abc$45565$new_n1947_
.sym 84774 bram_send_countdown_hist
.sym 84775 $abc$45565$new_n1946_
.sym 84776 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[0]
.sym 84779 $abc$45565$new_n1947_
.sym 84780 inst_dout_histdata.bram_send_countdown[6]
.sym 84781 $abc$45565$new_n1946_
.sym 84782 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[6]
.sym 84783 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311
.sym 84784 SCLK$2$2
.sym 84785 $false
.sym 84786 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[12]
.sym 84787 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[11]
.sym 84791 inst_dout_histdata.bram_send_countdown[8]
.sym 84792 inst_dout_histdata.bram_send_countdown[11]
.sym 84793 inst_dout_histdata.bram_send_countdown[12]
.sym 84860 inst_dout_histdata.bram_send_countdown[12]
.sym 84861 inst_dout_histdata.bram_send_countdown[13]
.sym 84862 inst_dout_histdata.bram_send_countdown[14]
.sym 84863 inst_dout_histdata.bram_send_countdown[15]
.sym 84866 inst_dout_histdata.bram_send_countdown[8]
.sym 84867 inst_dout_histdata.bram_send_countdown[9]
.sym 84868 inst_dout_histdata.bram_send_countdown[10]
.sym 84869 inst_dout_histdata.bram_send_countdown[11]
.sym 84872 $false
.sym 84873 inst_dout_histdata.bram_send_countdown[10]
.sym 84874 $false
.sym 84875 $auto$alumacc.cc:474:replace_alu$4807.C[10]
.sym 84878 $false
.sym 84879 inst_dout_histdata.bram_send_countdown[8]
.sym 84880 $false
.sym 84881 $auto$alumacc.cc:474:replace_alu$4807.C[8]
.sym 84884 $false
.sym 84885 inst_dout_histdata.bram_send_countdown[13]
.sym 84886 $false
.sym 84887 $auto$alumacc.cc:474:replace_alu$4807.C[13]
.sym 84890 $abc$45565$new_n1947_
.sym 84891 inst_dout_histdata.bram_send_countdown[15]
.sym 84892 $abc$45565$new_n1946_
.sym 84893 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[15]
.sym 84896 $abc$45565$new_n1947_
.sym 84897 inst_dout_histdata.bram_send_countdown[10]
.sym 84898 $abc$45565$new_n1946_
.sym 84899 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[10]
.sym 84902 $abc$45565$new_n1947_
.sym 84903 inst_dout_histdata.bram_send_countdown[13]
.sym 84904 $abc$45565$new_n1946_
.sym 84905 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[13]
.sym 84906 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311
.sym 84907 SCLK$2$2
.sym 84908 $false
.sym 85296 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_
.sym 85297 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_
.sym 85298 $abc$45565$new_n2810_
.sym 85299 inst_dout_histdata.tx_data_tmp_4byte[26]
.sym 85303 inst_dout_histdata.tx_data_tmp_4byte[18]
.sym 85423 trigtime[18]
.sym 85493 tx_cnt[14]
.sym 85494 $false
.sym 85495 $false
.sym 85496 $false
.sym 85499 tx_cnt[21]
.sym 85500 $false
.sym 85501 $false
.sym 85502 $false
.sym 85505 tx_cnt[5]
.sym 85506 $false
.sym 85507 $false
.sym 85508 $false
.sym 85539 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 85540 SCLK$2$2
.sym 85541 $false
.sym 85542 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_
.sym 85543 $abc$45565$new_n2259_
.sym 85544 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_
.sym 85545 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_
.sym 85547 inst_dout_eventdata.tx_data_tmp_4byte[26]
.sym 85548 inst_dout_eventdata.tx_data_tmp_4byte[18]
.sym 85616 $abc$45565$new_n1956_
.sym 85617 trigtime[22]
.sym 85618 $abc$45565$new_n3130_
.sym 85619 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 85622 inst_dout_scldata.tx_data_tmp_4byte[22]
.sym 85623 inst_dout_scldata.tx_data_tmp_4byte[30]
.sym 85624 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 85625 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 85628 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 85629 inst_dout_scldata.tx_data_tmp_4byte[30]
.sym 85630 inst_dout_scldata.tx_data_tmp_4byte[22]
.sym 85631 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 85634 inst_dout_scldata.tx_data_tmp_4byte[22]
.sym 85635 inst_dout_scldata.ti_packet_sending[22]
.sym 85636 $abc$45565$new_n1956_
.sym 85637 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 85652 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_
.sym 85653 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_
.sym 85654 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_
.sym 85655 $false
.sym 85658 $abc$45565$new_n3109_
.sym 85659 $abc$45565$new_n1956_
.sym 85660 $abc$45565$new_n3105_
.sym 85661 inst_dout_scldata.tx_data_tmp_4byte[30]
.sym 85662 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 85663 SCLK$2$2
.sym 85664 $false
.sym 85665 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_
.sym 85666 $abc$45565$new_n3111_
.sym 85668 inst_dout_scldata.ti_packet_sending[7]
.sym 85669 inst_dout_scldata.ti_packet_sending[29]
.sym 85670 inst_dout_scldata.ti_packet_sending[18]
.sym 85671 inst_dout_scldata.ti_packet_sending[22]
.sym 85751 $abc$45565$new_n1956_
.sym 85752 trigtime[18]
.sym 85753 $abc$45565$new_n3150_
.sym 85754 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 85763 inst_dout_scldata.tx_data_tmp_4byte[18]
.sym 85764 inst_dout_scldata.tx_data_tmp_4byte[26]
.sym 85765 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 85766 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 85775 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 85776 inst_dout_scldata.tx_data_tmp_4byte[26]
.sym 85777 inst_dout_scldata.tx_data_tmp_4byte[18]
.sym 85778 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 85781 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_
.sym 85782 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_
.sym 85783 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_
.sym 85784 $false
.sym 85785 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 85786 SCLK$2$2
.sym 85787 $false
.sym 85790 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_
.sym 85791 $abc$45565$new_n3190_
.sym 85792 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_
.sym 85793 inst_dout_histdata.ti_packet_sending[31]
.sym 85794 inst_dout_histdata.ti_packet_sending[15]
.sym 85862 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 85863 inst_dout_eventdata.tx_data_tmp_4byte[23]
.sym 85864 inst_dout_eventdata.tx_data_tmp_4byte[15]
.sym 85865 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 85868 inst_dout_eventdata.tx_data_tmp_4byte[15]
.sym 85869 inst_dout_eventdata.ti_packet_sending[15]
.sym 85870 $abc$45565$new_n2068_
.sym 85871 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 85880 $abc$45565$new_n2068_
.sym 85881 trigtime[15]
.sym 85882 $abc$45565$new_n2274_
.sym 85883 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 85898 inst_dout_eventdata.tx_data_tmp_4byte[23]
.sym 85899 inst_dout_eventdata.ti_packet_sending[23]
.sym 85900 $abc$45565$new_n2068_
.sym 85901 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 85904 tx_cnt[5]
.sym 85905 $false
.sym 85906 $false
.sym 85907 $false
.sym 85908 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 85909 SCLK$2$2
.sym 85910 $false
.sym 85911 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_
.sym 85912 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_
.sym 85913 $abc$45565$new_n2220_
.sym 85914 $abc$45565$new_n3175_
.sym 85915 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_
.sym 85916 inst_dout_eventdata.ti_packet_sending[7]
.sym 85917 inst_dout_eventdata.ti_packet_sending[29]
.sym 85918 inst_dout_eventdata.ti_packet_sending[10]
.sym 85985 inst_dout_eventdata.tx_data_tmp_4byte[7]
.sym 85986 inst_dout_eventdata.ti_packet_sending[7]
.sym 85987 $abc$45565$new_n2068_
.sym 85988 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 85991 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 85992 inst_dout_eventdata.tx_data_tmp_4byte[15]
.sym 85993 inst_dout_eventdata.tx_data_tmp_4byte[7]
.sym 85994 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 85997 $abc$45565$new_n2068_
.sym 85998 trigtime[7]
.sym 85999 $abc$45565$new_n2314_
.sym 86000 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 86003 inst_dout_scldata.tx_data_tmp_4byte[5]
.sym 86004 inst_dout_scldata.ti_packet_sending[5]
.sym 86005 $abc$45565$new_n1956_
.sym 86006 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 86009 inst_dout_eventdata.tx_data_tmp_4byte[7]
.sym 86010 inst_dout_eventdata.tx_data_tmp_4byte[15]
.sym 86011 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 86012 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 86021 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_
.sym 86022 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_
.sym 86023 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_
.sym 86024 $false
.sym 86027 $abc$45565$new_n2220_
.sym 86028 $abc$45565$new_n2068_
.sym 86029 $abc$45565$new_n2214_
.sym 86030 inst_dout_eventdata.tx_data_tmp_4byte[29]
.sym 86031 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 86032 SCLK$2$2
.sym 86033 $false
.sym 86034 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_
.sym 86035 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_
.sym 86036 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_
.sym 86037 $abc$45565$new_n2795_
.sym 86038 inst_dout_histdata.tx_data_tmp_4byte[20]
.sym 86040 inst_dout_histdata.tx_data_tmp_4byte[29]
.sym 86041 inst_dout_histdata.tx_data_tmp_4byte[21]
.sym 86114 inst_dout_eventdata.tx_data_tmp_4byte[10]
.sym 86115 inst_dout_eventdata.ti_packet_sending[10]
.sym 86116 $abc$45565$new_n2068_
.sym 86117 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 86120 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 86121 inst_dout_eventdata.tx_data_tmp_4byte[18]
.sym 86122 inst_dout_eventdata.tx_data_tmp_4byte[10]
.sym 86123 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 86126 inst_dout_eventdata.tx_data_tmp_4byte[10]
.sym 86127 inst_dout_eventdata.tx_data_tmp_4byte[18]
.sym 86128 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 86129 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 86132 $abc$45565$new_n2068_
.sym 86133 trigtime[10]
.sym 86134 $abc$45565$new_n2299_
.sym 86135 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 86138 $abc$45565$new_n2681_
.sym 86139 trigtime[20]
.sym 86140 $abc$45565$new_n2800_
.sym 86141 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 86144 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 86145 inst_dout_histdata.tx_data_tmp_4byte[28]
.sym 86146 inst_dout_histdata.tx_data_tmp_4byte[20]
.sym 86147 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 86150 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_
.sym 86151 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_
.sym 86152 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_
.sym 86153 $false
.sym 86154 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 86155 SCLK$2$2
.sym 86156 $false
.sym 86159 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_
.sym 86164 inst_dout_histdata.ti_packet_sending[20]
.sym 86249 tx_cnt[20]
.sym 86250 $false
.sym 86251 $false
.sym 86252 $false
.sym 86255 tx_cnt[12]
.sym 86256 $false
.sym 86257 $false
.sym 86258 $false
.sym 86261 tx_cnt[6]
.sym 86262 $false
.sym 86263 $false
.sym 86264 $false
.sym 86267 tx_cnt[4]
.sym 86268 $false
.sym 86269 $false
.sym 86270 $false
.sym 86277 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 86278 SCLK$2$2
.sym 86279 $false
.sym 86281 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_
.sym 86284 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_
.sym 86285 $abc$45565$new_n3180_
.sym 86286 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_
.sym 86287 inst_dout_scldata.tx_data_tmp_4byte[12]
.sym 86354 inst_dout_histdata.tx_data_tmp_4byte[6]
.sym 86355 inst_dout_histdata.tx_data_tmp_4byte[14]
.sym 86356 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 86357 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 86360 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 86361 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 86362 $false
.sym 86363 $false
.sym 86372 $abc$45565$new_n2681_
.sym 86373 trigtime[6]
.sym 86374 $abc$45565$new_n2869_
.sym 86375 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 86378 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 86379 inst_dout_histdata.tx_data_tmp_4byte[14]
.sym 86380 inst_dout_histdata.tx_data_tmp_4byte[6]
.sym 86381 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 86384 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[6]_new_
.sym 86385 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[6]_new_
.sym 86386 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[6]_new_
.sym 86387 $false
.sym 86400 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 86401 SCLK$2$2
.sym 86402 $false
.sym 86403 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_
.sym 86404 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_
.sym 86406 $abc$45565$new_n3220_
.sym 86409 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_
.sym 86410 inst_dout_scldata.tx_data_tmp_4byte[4]
.sym 86489 inst_dout_histdata.tx_data_tmp_4byte[6]
.sym 86490 inst_dout_histdata.ti_packet_sending[6]
.sym 86491 $abc$45565$new_n2681_
.sym 86492 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 86501 tx_cnt[6]
.sym 86502 $false
.sym 86503 $false
.sym 86504 $false
.sym 86513 tx_cnt[4]
.sym 86514 $false
.sym 86515 $false
.sym 86516 $false
.sym 86523 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 86524 SCLK$2$2
.sym 86525 $false
.sym 86531 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[3]
.sym 86532 inst_dout_eventdata.ti_packet_sending[2]
.sym 86600 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 86601 inst_dout_eventdata.tx_data_tmp_4byte[10]
.sym 86602 inst_dout_eventdata.tx_data_tmp_4byte[2]
.sym 86603 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 86612 $abc$45565$new_n2068_
.sym 86613 trigtime[2]
.sym 86614 $abc$45565$new_n2339_
.sym 86615 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 86618 inst_dout_eventdata.tx_data_tmp_4byte[2]
.sym 86619 inst_dout_eventdata.ti_packet_sending[2]
.sym 86620 $abc$45565$new_n2068_
.sym 86621 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 86630 inst_dout_eventdata.tx_data_tmp_4byte[2]
.sym 86631 inst_dout_eventdata.tx_data_tmp_4byte[10]
.sym 86632 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 86633 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 86642 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_
.sym 86643 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_
.sym 86644 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_
.sym 86645 $false
.sym 86646 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 86647 SCLK$2$2
.sym 86648 $false
.sym 86650 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_
.sym 86651 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_
.sym 86653 $abc$45565$new_n3230_
.sym 86655 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_
.sym 86656 inst_dout_scldata.tx_data_tmp_4byte[2]
.sym 86729 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 86730 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 86731 $false
.sym 86732 $false
.sym 86759 tx_cnt[2]
.sym 86760 $false
.sym 86761 $false
.sym 86762 $false
.sym 86769 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 86770 SCLK$2$2
.sym 86771 $false
.sym 86772 $abc$45565$new_n3105_
.sym 86773 $abc$45565$new_n3017_
.sym 86774 $abc$45565$new_n3106_
.sym 86775 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 86777 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 86778 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 86779 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 86846 inst_dout_scldata.tx_data_tmp_2byte[2]
.sym 86847 inst_dout_scldata.tx_data_tmp_4byte[2]
.sym 86848 $abc$45565$new_n1956_
.sym 86849 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 86858 inst_dout_scldata.tx_data_tmp_4byte[2]
.sym 86859 inst_dout_scldata.tx_data_tmp_2byte[2]
.sym 86860 $abc$45565$new_n1956_
.sym 86861 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 86876 peak_hist[5]
.sym 86877 $false
.sym 86878 $false
.sym 86879 $false
.sym 86882 inst_dout_scldata.tx_data_tmp_4byte[2]
.sym 86883 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 86884 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18137[2]_new_
.sym 86885 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[2]_new_
.sym 86895 $abc$45565$techmap\inst_dout_scldata.$procmux$3579_CMP_new_
.sym 86896 $abc$45565$new_n3015_
.sym 86897 $abc$45565$new_n1965_
.sym 86898 $abc$45565$new_n1962_
.sym 86899 $abc$45565$new_n4001_
.sym 86900 inst_dout_scldata.dout_state[3]
.sym 86901 inst_dout_scldata.dout_state[2]
.sym 86902 inst_dout_scldata.dout_state[4]
.sym 86975 peak_hist[13]
.sym 86976 $false
.sym 86977 $false
.sym 86978 $false
.sym 86987 inst_dout_scldata.tx_data_tmp_4byte[6]
.sym 86988 inst_dout_scldata.tx_data_tmp_2byte[6]
.sym 86989 $abc$45565$new_n1956_
.sym 86990 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 87005 inst_dout_scldata.tx_data_tmp_2byte[6]
.sym 87006 inst_dout_scldata.tx_data_tmp_4byte[6]
.sym 87007 $abc$45565$new_n1956_
.sym 87008 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 87011 inst_dout_scldata.tx_data_tmp_4byte[6]
.sym 87012 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 87013 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18105[2]_new_
.sym 87014 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[6]_new_
.sym 87018 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 87019 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10391_Y[3]_new_inv_
.sym 87020 $abc$45565$new_n3020_
.sym 87021 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 87022 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 87023 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 87024 $abc$45565$new_n3382_
.sym 87025 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 87104 inst_dout_scldata.tx_data_tmp_4byte[4]
.sym 87105 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 87106 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18121[2]_new_
.sym 87107 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[4]_new_
.sym 87110 inst_dout_scldata.tx_data_tmp_2byte[4]
.sym 87111 inst_dout_scldata.tx_data_tmp_4byte[4]
.sym 87112 $abc$45565$new_n1956_
.sym 87113 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 87116 inst_dout_scldata.tx_data_tmp_4byte[4]
.sym 87117 inst_dout_scldata.tx_data_tmp_2byte[4]
.sym 87118 $abc$45565$new_n1956_
.sym 87119 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 87122 $abc$45565$new_n3020_
.sym 87123 inst_dout_scldata.tx_data_tmp_2byte[2]
.sym 87124 $abc$45565$new_n3044_
.sym 87125 $false
.sym 87128 $abc$45565$new_n3020_
.sym 87129 inst_dout_scldata.tx_data_tmp_2byte[0]
.sym 87130 $abc$45565$new_n3052_
.sym 87131 $false
.sym 87134 $abc$45565$new_n3020_
.sym 87135 inst_dout_scldata.tx_data_tmp_2byte[6]
.sym 87136 $abc$45565$new_n3028_
.sym 87137 $false
.sym 87138 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 87139 SCLK$2$2
.sym 87140 $false
.sym 87141 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_
.sym 87142 $abc$45565$new_n3326_
.sym 87143 $abc$45565$new_n3327_
.sym 87144 $abc$45565$new_n3329_
.sym 87145 $abc$45565$new_n3330_
.sym 87146 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916
.sym 87147 $abc$45565$new_n3328_
.sym 87148 inst_dout_scldata.tx_data_tmp_2byte[3]
.sym 87221 inst_dout_scldata.tx_data_tmp_4byte[5]
.sym 87222 inst_dout_scldata.tx_data_tmp_2byte[5]
.sym 87223 $abc$45565$new_n1956_
.sym 87224 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 87227 inst_dout_scldata.tx_data_tmp_2byte[5]
.sym 87228 inst_dout_scldata.tx_data_tmp_4byte[5]
.sym 87229 $abc$45565$new_n1956_
.sym 87230 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 87233 inst_dout_scldata.tx_data_tmp_4byte[5]
.sym 87234 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 87235 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18113[2]_new_
.sym 87236 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_
.sym 87239 $abc$45565$new_n3020_
.sym 87240 inst_dout_scldata.tx_data_tmp_2byte[5]
.sym 87241 $abc$45565$new_n3032_
.sym 87242 $false
.sym 87251 $abc$45565$new_n3020_
.sym 87252 inst_dout_scldata.tx_data_tmp_2byte[4]
.sym 87253 $abc$45565$new_n3036_
.sym 87254 $false
.sym 87261 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 87262 SCLK$2$2
.sym 87263 $false
.sym 87264 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18097[2]_new_
.sym 87265 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18145[2]_new_
.sym 87266 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[1]_new_
.sym 87267 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_
.sym 87268 $abc$45565$new_n3022_
.sym 87269 $abc$45565$new_n3048_
.sym 87270 inst_dout_scldata.tx_data[1]
.sym 87271 inst_dout_scldata.tx_data[7]
.sym 87344 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 87345 $abc$45565$auto$wreduce.cc:455:run$4517[7]
.sym 87346 inst_dout_scldata.dout_countdown[7]
.sym 87347 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 87350 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 87351 $abc$45565$auto$wreduce.cc:455:run$4517[7]
.sym 87352 inst_dout_scldata.dout_countdown[7]
.sym 87353 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 87368 $abc$45565$new_n1960_
.sym 87369 inst_dout_scldata.dout_countdown[7]
.sym 87370 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_
.sym 87371 $abc$45565$techmap\inst_dout_scldata.$procmux$3772_Y[7]_new_inv_
.sym 87380 $abc$45565$techmap\inst_dout_scldata.$procmux$3765_Y[7]_new_inv_
.sym 87381 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 87382 $abc$45565$new_n3071_
.sym 87383 $false
.sym 87384 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 87385 SCLK$2$2
.sym 87386 $false
.sym 87387 $abc$45565$new_n2710_
.sym 87388 $abc$45565$new_n1960_
.sym 87389 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24979
.sym 87391 inst_dout_scldata.running
.sym 87461 inst_dout_histdata.tx_data_tmp_2byte[0]
.sym 87462 inst_dout_histdata.tx_data_tmp_4byte[0]
.sym 87463 $abc$45565$new_n2681_
.sym 87464 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 87467 $abc$45565$new_n2681_
.sym 87468 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 87469 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17807[3]_new_inv_
.sym 87470 inst_dout_histdata.tx_data_tmp_4byte[4]
.sym 87473 $abc$45565$new_n2681_
.sym 87474 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 87475 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 87476 inst_dout_histdata.tx_data_tmp_4byte[6]
.sym 87479 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 87480 $abc$45565$new_n2681_
.sym 87481 $abc$45565$new_n2690_
.sym 87482 $false
.sym 87485 inst_dout_histdata.tx_data_tmp_2byte[6]
.sym 87486 inst_dout_histdata.tx_data_tmp_4byte[6]
.sym 87487 $abc$45565$new_n2681_
.sym 87488 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 87491 $abc$45565$new_n2697_
.sym 87492 inst_dout_histdata.tx_data_tmp_2byte[4]
.sym 87493 $abc$45565$new_n2698_
.sym 87494 $false
.sym 87497 inst_dout_histdata.tx_data_tmp_2byte[6]
.sym 87498 $abc$45565$new_n2690_
.sym 87499 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$16910[2]_new_
.sym 87500 $abc$45565$new_n2692_
.sym 87503 inst_dout_histdata.tx_data_tmp_2byte[0]
.sym 87504 $abc$45565$new_n2690_
.sym 87505 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$16958[2]_new_
.sym 87506 $abc$45565$new_n2710_
.sym 87507 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 87508 SCLK$2$2
.sym 87509 $false
.sym 87510 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$16942[2]_new_
.sym 87514 $abc$45565$new_n2690_
.sym 87515 $abc$45565$new_n2704_
.sym 87516 inst_dout_histdata.tx_data[2]
.sym 87590 $abc$45565$new_n2681_
.sym 87591 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 87592 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 87593 inst_dout_histdata.tx_data_tmp_4byte[1]
.sym 87596 inst_dout_histdata.tx_data_tmp_4byte[3]
.sym 87597 inst_dout_histdata.tx_data_tmp_2byte[3]
.sym 87598 $abc$45565$new_n2681_
.sym 87599 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 87602 $abc$45565$new_n2681_
.sym 87603 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 87604 $abc$45565$new_n2679_
.sym 87605 inst_dout_histdata.tx_data_tmp_2byte[3]
.sym 87608 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 87609 $abc$45565$new_n2681_
.sym 87610 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 87611 $false
.sym 87614 inst_dout_histdata.tx_data_tmp_2byte[1]
.sym 87615 inst_dout_histdata.tx_data_tmp_4byte[1]
.sym 87616 $abc$45565$new_n2681_
.sym 87617 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 87620 inst_dout_histdata.tx_data_tmp_2byte[1]
.sym 87621 $abc$45565$new_n2690_
.sym 87622 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$16950[2]_new_
.sym 87623 $abc$45565$new_n2707_
.sym 87626 inst_dout_histdata.tx_data_tmp_4byte[3]
.sym 87627 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17807[3]_new_inv_
.sym 87628 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[3]_new_
.sym 87629 $abc$45565$new_n2700_
.sym 87630 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 87631 SCLK$2$2
.sym 87632 $false
.sym 87635 $abc$45565$new_n2971_
.sym 87636 $abc$45565$techmap\inst_dout_histdata.$procmux$3706_Y[1]_new_inv_
.sym 87637 $abc$45565$new_n2979_
.sym 87639 $abc$45565$new_n2978_
.sym 87640 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[1]_new_inv_
.sym 87756 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[2]_new_
.sym 87757 $abc$45565$new_n2964_
.sym 87758 $abc$45565$new_n2966_
.sym 87759 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[2]_new_
.sym 87760 $abc$45565$new_n2967_
.sym 87761 $abc$45565$techmap\inst_dout_histdata.$procmux$3712_Y[2]_new_
.sym 87762 inst_dout_histdata.tx_data_tmp_2byte[2]
.sym 87763 inst_dout_histdata.tx_data_tmp_2byte[3]
.sym 87848 inst_dout_histdata.dout_state[1]
.sym 87849 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 87850 $false
.sym 87851 $false
.sym 87866 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 87867 $abc$45565$new_n2680_
.sym 87868 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 87869 $false
.sym 87872 inst_dout_histdata.dout_state[0]
.sym 87873 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 87874 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 87875 $false
.sym 87879 $abc$45565$new_n2982_
.sym 87880 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[1]_new_
.sym 87881 $abc$45565$new_n2974_
.sym 87882 $abc$45565$techmap\inst_dout_histdata.$procmux$3727_Y[1]_new_inv_
.sym 87883 $abc$45565$new_n2977_
.sym 87884 $abc$45565$new_n2939_
.sym 87885 $abc$45565$new_n2983_
.sym 87886 inst_dout_histdata.tx_data_tmp_2byte[1]
.sym 87953 $abc$45565$new_n2911_
.sym 87954 dram_histogram.q2[0]
.sym 87955 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[0]_new_
.sym 87956 $abc$45565$new_n2990_
.sym 87959 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 87960 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 87961 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 87962 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 87965 dram_histogram.q2[2]
.sym 87966 inst_dout_histdata.dout_state[0]
.sym 87967 inst_dout_histdata.dout_state[1]
.sym 87968 $abc$45565$new_n2681_
.sym 87971 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 87972 inst_dout_histdata.tx_data_tmp_2byte[0]
.sym 87973 $abc$45565$new_n2988_
.sym 87974 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 87977 inst_dout_histdata.tx_data_tmp_2byte[8]
.sym 87978 dram_histogram.q2[0]
.sym 87979 $abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 87980 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 87983 inst_dout_histdata.tx_data_tmp_2byte[8]
.sym 87984 inst_dout_histdata.tx_data_tmp_2byte[0]
.sym 87985 $abc$45565$new_n3981_
.sym 87986 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 87989 $abc$45565$new_n2681_
.sym 87990 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 87991 inst_dout_histdata.dout_state[0]
.sym 87992 $false
.sym 87995 $abc$45565$new_n3984_
.sym 87996 inst_dout_histdata.tx_data_tmp_2byte[0]
.sym 87997 $abc$45565$new_n3983_
.sym 87998 $abc$45565$new_n3982_
.sym 87999 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.sym 88000 SCLK$2$2
.sym 88001 $false
.sym 88002 $abc$45565$new_n3979_
.sym 88003 $abc$45565$new_n2948_
.sym 88004 $abc$45565$new_n2906_
.sym 88005 $abc$45565$new_n3978_
.sym 88006 $abc$45565$new_n4024_
.sym 88007 $abc$45565$new_n3977_
.sym 88008 inst_dout_histdata.tx_data_tmp_2byte[14]
.sym 88009 inst_dout_histdata.tx_data_tmp_2byte[6]
.sym 88082 $abc$45565$new_n2681_
.sym 88083 $abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_
.sym 88084 $false
.sym 88085 $false
.sym 88094 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 88095 $abc$45565$techmap\inst_dout_histdata.$procmux$3936_Y_new_
.sym 88096 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 88097 $false
.sym 88100 inst_dout_histdata.bram_send_countdown[9]
.sym 88101 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.sym 88102 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 88103 $false
.sym 88106 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 88107 $abc$45565$new_n2681_
.sym 88108 $abc$45565$new_n1939_
.sym 88109 $false
.sym 88112 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.sym 88113 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 88114 $false
.sym 88115 $false
.sym 88118 inst_dout_histdata.bram_send_countdown[9]
.sym 88119 $abc$45565$new_n2680_
.sym 88120 $abc$45565$new_n2681_
.sym 88121 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 88125 $abc$45565$new_n2910_
.sym 88126 $abc$45565$new_n2670_
.sym 88127 $abc$45565$new_n2920_
.sym 88129 inst_dout_histdata.raddr[1]
.sym 88211 $abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 88212 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 88213 $false
.sym 88214 $false
.sym 88229 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 88230 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 88231 $false
.sym 88232 $false
.sym 88255 RS232_TX_o$2
.sym 88358 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302
.sym 88359 RSTn_i$2
.sym 88360 $false
.sym 88361 $false
.sym 88364 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[9]
.sym 88365 $abc$45565$new_n1927_
.sym 88366 $abc$45565$new_n2718_
.sym 88367 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3870.$and$/usr/local/bin/../share/yosys/techmap.v:434$6084_Y[9]_new_
.sym 88368 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311
.sym 88369 SCLK$2$2
.sym 88370 $false
.sym 88463 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 88464 $abc$45565$new_n1927_
.sym 88465 $abc$45565$new_n1939_
.sym 88466 $false
.sym 88499 $abc$45565$new_n1946_
.sym 88727 $false
.sym 88728 inst_dout_histdata.bram_send_countdown[9]
.sym 88729 $false
.sym 88730 $auto$alumacc.cc:474:replace_alu$4807.C[9]
.sym 88937 $false
.sym 88938 inst_dout_histdata.bram_send_countdown[12]
.sym 88939 $false
.sym 88940 $auto$alumacc.cc:474:replace_alu$4807.C[12]
.sym 88943 $false
.sym 88944 inst_dout_histdata.bram_send_countdown[11]
.sym 88945 $false
.sym 88946 $auto$alumacc.cc:474:replace_alu$4807.C[11]
.sym 88967 $abc$45565$new_n1947_
.sym 88968 inst_dout_histdata.bram_send_countdown[8]
.sym 88969 $abc$45565$new_n1946_
.sym 88970 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[8]
.sym 88973 $abc$45565$new_n1947_
.sym 88974 inst_dout_histdata.bram_send_countdown[11]
.sym 88975 $abc$45565$new_n1946_
.sym 88976 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[11]
.sym 88979 $abc$45565$new_n1947_
.sym 88980 inst_dout_histdata.bram_send_countdown[12]
.sym 88981 $abc$45565$new_n1946_
.sym 88982 $abc$45565$techmap\inst_dout_histdata.$sub$dout_eventdata.v:229$71_Y[12]
.sym 88983 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23311
.sym 88984 SCLK$2$2
.sym 88985 $false
.sym 89373 $abc$45565$new_n2777_
.sym 89375 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_
.sym 89377 inst_dout_histdata.ti_packet_sending[18]
.sym 89378 inst_dout_histdata.ti_packet_sending[10]
.sym 89379 inst_dout_histdata.ti_packet_sending[26]
.sym 89447 inst_dout_histdata.tx_data_tmp_4byte[18]
.sym 89448 inst_dout_histdata.tx_data_tmp_4byte[26]
.sym 89449 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 89450 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 89453 $abc$45565$new_n2681_
.sym 89454 trigtime[18]
.sym 89455 $abc$45565$new_n2810_
.sym 89456 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 89459 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 89460 inst_dout_histdata.tx_data_tmp_4byte[26]
.sym 89461 inst_dout_histdata.tx_data_tmp_4byte[18]
.sym 89462 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 89465 $abc$45565$new_n2766_
.sym 89466 inst_dout_histdata.tx_data_tmp_4byte[26]
.sym 89467 $abc$45565$new_n2777_
.sym 89468 $abc$45565$new_n2681_
.sym 89489 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_
.sym 89490 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_
.sym 89491 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_
.sym 89492 $false
.sym 89493 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 89494 SCLK$2$2
.sym 89495 $false
.sym 89498 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_
.sym 89499 $abc$45565$new_n2850_
.sym 89500 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_
.sym 89501 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_
.sym 89502 inst_dout_histdata.tx_data_tmp_4byte[10]
.sym 89594 tx_cnt[18]
.sym 89595 $false
.sym 89596 $false
.sym 89597 $false
.sym 89616 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 89617 SCLK$2$2
.sym 89618 $false
.sym 89620 inst_dout_eventdata.ti_packet_sending[31]
.sym 89622 inst_dout_eventdata.ti_packet_sending[18]
.sym 89623 inst_dout_eventdata.ti_packet_sending[15]
.sym 89625 inst_dout_eventdata.ti_packet_sending[22]
.sym 89693 inst_dout_eventdata.tx_data_tmp_4byte[18]
.sym 89694 inst_dout_eventdata.tx_data_tmp_4byte[26]
.sym 89695 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 89696 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 89699 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 89700 inst_dout_eventdata.tx_data_tmp_4byte[26]
.sym 89701 inst_dout_eventdata.tx_data_tmp_4byte[18]
.sym 89702 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 89705 inst_dout_eventdata.tx_data_tmp_4byte[18]
.sym 89706 inst_dout_eventdata.ti_packet_sending[18]
.sym 89707 $abc$45565$new_n2068_
.sym 89708 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 89711 $abc$45565$new_n2068_
.sym 89712 trigtime[18]
.sym 89713 $abc$45565$new_n2259_
.sym 89714 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 89723 $abc$45565$new_n2226_
.sym 89724 $abc$45565$new_n2068_
.sym 89725 $abc$45565$new_n2214_
.sym 89726 inst_dout_eventdata.tx_data_tmp_4byte[26]
.sym 89729 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[18]_new_
.sym 89730 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[18]_new_
.sym 89731 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[18]_new_
.sym 89732 $false
.sym 89739 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 89740 SCLK$2$2
.sym 89741 $false
.sym 89742 $abc$45565$new_n2216_
.sym 89743 $abc$45565$new_n3107_
.sym 89744 $abc$45565$new_n2767_
.sym 89745 trigtime[10]
.sym 89746 trigtime[29]
.sym 89747 trigtime[15]
.sym 89748 trigtime[16]
.sym 89749 trigtime[31]
.sym 89816 inst_dout_scldata.tx_data_tmp_4byte[18]
.sym 89817 inst_dout_scldata.ti_packet_sending[18]
.sym 89818 $abc$45565$new_n1956_
.sym 89819 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 89822 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 89823 inst_dout_scldata.ti_packet_sending[29]
.sym 89824 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 89825 trigtime[29]
.sym 89834 tx_cnt[7]
.sym 89835 $false
.sym 89836 $false
.sym 89837 $false
.sym 89840 tx_cnt[29]
.sym 89841 $false
.sym 89842 $false
.sym 89843 $false
.sym 89846 tx_cnt[18]
.sym 89847 $false
.sym 89848 $false
.sym 89849 $false
.sym 89852 tx_cnt[22]
.sym 89853 $false
.sym 89854 $false
.sym 89855 $false
.sym 89862 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 89863 SCLK$2$2
.sym 89864 $false
.sym 89865 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_
.sym 89866 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_
.sym 89867 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_
.sym 89868 $abc$45565$new_n3165_
.sym 89869 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_
.sym 89870 inst_dout_scldata.tx_data_tmp_4byte[15]
.sym 89871 inst_dout_scldata.tx_data_tmp_4byte[10]
.sym 89951 inst_dout_scldata.tx_data_tmp_4byte[10]
.sym 89952 inst_dout_scldata.tx_data_tmp_4byte[18]
.sym 89953 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 89954 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 89957 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 89958 inst_dout_scldata.tx_data_tmp_4byte[18]
.sym 89959 inst_dout_scldata.tx_data_tmp_4byte[10]
.sym 89960 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 89963 $abc$45565$new_n1956_
.sym 89964 trigtime[10]
.sym 89965 $abc$45565$new_n3190_
.sym 89966 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 89969 tx_cnt[31]
.sym 89970 $false
.sym 89971 $false
.sym 89972 $false
.sym 89975 tx_cnt[15]
.sym 89976 $false
.sym 89977 $false
.sym 89978 $false
.sym 89985 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 89986 SCLK$2$2
.sym 89987 $false
.sym 89988 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_
.sym 89989 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_
.sym 89990 $abc$45565$new_n3205_
.sym 89991 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_
.sym 89992 inst_dout_scldata.tx_data_tmp_4byte[13]
.sym 89994 inst_dout_scldata.tx_data_tmp_4byte[7]
.sym 89995 inst_dout_scldata.tx_data_tmp_4byte[5]
.sym 90062 inst_dout_scldata.tx_data_tmp_4byte[7]
.sym 90063 inst_dout_scldata.ti_packet_sending[7]
.sym 90064 $abc$45565$new_n1956_
.sym 90065 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 90068 inst_dout_scldata.tx_data_tmp_4byte[13]
.sym 90069 inst_dout_scldata.tx_data_tmp_4byte[21]
.sym 90070 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90071 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 90074 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 90075 inst_dout_eventdata.ti_packet_sending[29]
.sym 90076 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 90077 trigtime[29]
.sym 90080 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 90081 inst_dout_scldata.tx_data_tmp_4byte[21]
.sym 90082 inst_dout_scldata.tx_data_tmp_4byte[13]
.sym 90083 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90086 $abc$45565$new_n1956_
.sym 90087 trigtime[13]
.sym 90088 $abc$45565$new_n3175_
.sym 90089 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 90092 tx_cnt[7]
.sym 90093 $false
.sym 90094 $false
.sym 90095 $false
.sym 90098 tx_cnt[29]
.sym 90099 $false
.sym 90100 $false
.sym 90101 $false
.sym 90104 tx_cnt[10]
.sym 90105 $false
.sym 90106 $false
.sym 90107 $false
.sym 90108 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 90109 SCLK$2$2
.sym 90110 $false
.sym 90111 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_
.sym 90112 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_
.sym 90113 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_
.sym 90114 $abc$45565$new_n3125_
.sym 90115 $abc$45565$new_n2771_
.sym 90116 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_
.sym 90117 inst_dout_scldata.tx_data_tmp_4byte[31]
.sym 90118 inst_dout_scldata.tx_data_tmp_4byte[23]
.sym 90185 $abc$45565$new_n2681_
.sym 90186 trigtime[21]
.sym 90187 $abc$45565$new_n2795_
.sym 90188 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 90191 inst_dout_histdata.tx_data_tmp_4byte[21]
.sym 90192 inst_dout_histdata.tx_data_tmp_4byte[29]
.sym 90193 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90194 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 90197 inst_dout_histdata.tx_data_tmp_4byte[20]
.sym 90198 inst_dout_histdata.tx_data_tmp_4byte[28]
.sym 90199 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90200 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 90203 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 90204 inst_dout_histdata.tx_data_tmp_4byte[29]
.sym 90205 inst_dout_histdata.tx_data_tmp_4byte[21]
.sym 90206 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90209 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[20]_new_
.sym 90210 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[20]_new_
.sym 90211 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[20]_new_
.sym 90212 $false
.sym 90221 $abc$45565$new_n2766_
.sym 90222 inst_dout_histdata.tx_data_tmp_4byte[29]
.sym 90223 $abc$45565$new_n2771_
.sym 90224 $abc$45565$new_n2681_
.sym 90227 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[21]_new_
.sym 90228 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[21]_new_
.sym 90229 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[21]_new_
.sym 90230 $false
.sym 90231 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 90232 SCLK$2$2
.sym 90233 $false
.sym 90320 inst_dout_histdata.tx_data_tmp_4byte[20]
.sym 90321 inst_dout_histdata.ti_packet_sending[20]
.sym 90322 $abc$45565$new_n2681_
.sym 90323 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 90350 tx_cnt[20]
.sym 90351 $false
.sym 90352 $false
.sym 90353 $false
.sym 90354 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 90355 SCLK$2$2
.sym 90356 $false
.sym 90363 inst_dout_eventdata.ti_packet_sending[4]
.sym 90437 $abc$45565$new_n1956_
.sym 90438 trigtime[12]
.sym 90439 $abc$45565$new_n3180_
.sym 90440 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 90455 inst_dout_scldata.tx_data_tmp_4byte[12]
.sym 90456 inst_dout_scldata.ti_packet_sending[12]
.sym 90457 $abc$45565$new_n1956_
.sym 90458 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 90461 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 90462 inst_dout_scldata.tx_data_tmp_4byte[20]
.sym 90463 inst_dout_scldata.tx_data_tmp_4byte[12]
.sym 90464 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90467 inst_dout_scldata.tx_data_tmp_4byte[12]
.sym 90468 inst_dout_scldata.tx_data_tmp_4byte[20]
.sym 90469 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90470 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 90473 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[12]_new_
.sym 90474 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[12]_new_
.sym 90475 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[12]_new_
.sym 90476 $false
.sym 90477 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 90478 SCLK$2$2
.sym 90479 $false
.sym 90480 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[7]
.sym 90483 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_
.sym 90484 $abc$45565$new_n2344_
.sym 90485 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_
.sym 90486 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_
.sym 90487 inst_dout_eventdata.tx_data_tmp_4byte[1]
.sym 90554 $abc$45565$new_n1956_
.sym 90555 trigtime[4]
.sym 90556 $abc$45565$new_n3220_
.sym 90557 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 90560 inst_dout_scldata.tx_data_tmp_4byte[4]
.sym 90561 inst_dout_scldata.ti_packet_sending[4]
.sym 90562 $abc$45565$new_n1956_
.sym 90563 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 90572 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 90573 inst_dout_scldata.tx_data_tmp_4byte[12]
.sym 90574 inst_dout_scldata.tx_data_tmp_4byte[4]
.sym 90575 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90590 inst_dout_scldata.tx_data_tmp_4byte[4]
.sym 90591 inst_dout_scldata.tx_data_tmp_4byte[12]
.sym 90592 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90593 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 90596 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[4]_new_
.sym 90597 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[4]_new_
.sym 90598 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[4]_new_
.sym 90599 $false
.sym 90600 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 90601 SCLK$2$2
.sym 90602 $false
.sym 90607 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[1]
.sym 90608 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[11]
.sym 90609 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[6]
.sym 90707 peak_hist[3]
.sym 90708 $false
.sym 90709 $false
.sym 90710 $false
.sym 90713 tx_cnt[2]
.sym 90714 $false
.sym 90715 $false
.sym 90716 $false
.sym 90723 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 90724 SCLK$2$2
.sym 90725 $false
.sym 90726 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_
.sym 90727 $abc$45565$new_n3235_
.sym 90728 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_
.sym 90731 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_
.sym 90733 inst_dout_scldata.tx_data_tmp_4byte[1]
.sym 90806 $abc$45565$new_n1956_
.sym 90807 trigtime[2]
.sym 90808 $abc$45565$new_n3230_
.sym 90809 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 90812 inst_dout_scldata.tx_data_tmp_4byte[2]
.sym 90813 inst_dout_scldata.tx_data_tmp_4byte[10]
.sym 90814 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90815 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 90824 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 90825 inst_dout_scldata.tx_data_tmp_4byte[10]
.sym 90826 inst_dout_scldata.tx_data_tmp_4byte[2]
.sym 90827 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90836 inst_dout_scldata.tx_data_tmp_4byte[2]
.sym 90837 inst_dout_scldata.ti_packet_sending[2]
.sym 90838 $abc$45565$new_n1956_
.sym 90839 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 90842 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_
.sym 90843 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_
.sym 90844 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_
.sym 90845 $false
.sym 90846 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 90847 SCLK$2$2
.sym 90848 $false
.sym 90849 $abc$45565$new_n3014_
.sym 90852 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 90853 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 90854 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[9]
.sym 90856 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 90923 $abc$45565$new_n1956_
.sym 90924 $abc$45565$new_n3106_
.sym 90925 inst_dout_scldata.dout_state[2]
.sym 90926 $abc$45565$new_n3015_
.sym 90929 inst_dout_scldata.dout_state[2]
.sym 90930 $abc$45565$new_n3015_
.sym 90931 inst_dout_scldata.dout_state[0]
.sym 90932 $false
.sym 90935 inst_dout_scldata.dout_state[0]
.sym 90936 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 90937 inst_dout_scldata.dout_state[1]
.sym 90938 $false
.sym 90941 $abc$45565$new_n3015_
.sym 90942 inst_dout_scldata.dout_state[2]
.sym 90943 $false
.sym 90944 $false
.sym 90953 inst_dout_scldata.dout_state[2]
.sym 90954 $abc$45565$new_n3014_
.sym 90955 $false
.sym 90956 $false
.sym 90959 $abc$45565$new_n3017_
.sym 90960 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 90961 RSTn_i$2
.sym 90962 $false
.sym 90965 $abc$45565$new_n3014_
.sym 90966 inst_dout_scldata.dout_state[2]
.sym 90967 $false
.sym 90968 $false
.sym 90972 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$19014[0]_new_
.sym 90974 $abc$45565$new_n3367_
.sym 90975 $abc$45565$new_n3366_
.sym 90976 $abc$45565$new_n3372_
.sym 90977 $abc$45565$new_n4003_
.sym 90978 inst_dout_scldata.dout_state[0]
.sym 90979 inst_dout_scldata.dout_state[1]
.sym 91046 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 91047 inst_dout_scldata.dout_state[0]
.sym 91048 inst_dout_scldata.dout_state[1]
.sym 91049 $false
.sym 91052 inst_dout_scldata.dout_state[4]
.sym 91053 inst_dout_scldata.dout_state[3]
.sym 91054 $false
.sym 91055 $false
.sym 91058 inst_dout_scldata.dout_state[4]
.sym 91059 inst_dout_scldata.dout_state[0]
.sym 91060 inst_dout_scldata.dout_state[1]
.sym 91061 inst_dout_scldata.dout_state[3]
.sym 91064 inst_dout_scldata.dout_state[4]
.sym 91065 inst_dout_scldata.dout_state[3]
.sym 91066 inst_dout_scldata.dout_state[0]
.sym 91067 inst_dout_scldata.dout_state[1]
.sym 91070 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 91071 $abc$45565$techmap\inst_dout_scldata.$procmux$3579_CMP_new_
.sym 91072 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 91073 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 91076 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 91077 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 91078 $abc$45565$techmap\inst_dout_scldata.$procmux$3579_CMP_new_
.sym 91079 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10391_Y[3]_new_inv_
.sym 91082 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 91083 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 91084 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 91085 $abc$45565$new_n4001_
.sym 91088 $false
.sym 91089 $false
.sym 91090 $false
.sym 91091 $false
.sym 91092 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916
.sym 91093 SCLK$2$2
.sym 91094 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 91095 $abc$45565$new_n3338_
.sym 91096 $abc$45565$new_n3336_
.sym 91097 $abc$45565$new_n3334_
.sym 91098 $abc$45565$new_n3335_
.sym 91099 $abc$45565$new_n3337_
.sym 91101 $abc$45565$new_n3249_
.sym 91102 inst_dout_scldata.tx_data_tmp_2byte[2]
.sym 91169 $abc$45565$new_n1962_
.sym 91170 inst_dout_scldata.dout_state[2]
.sym 91171 $false
.sym 91172 $false
.sym 91175 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 91176 $abc$45565$new_n1950_
.sym 91177 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 91178 $false
.sym 91181 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 91182 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10391_Y[3]_new_inv_
.sym 91183 $false
.sym 91184 $false
.sym 91187 inst_dout_scldata.dout_state[2]
.sym 91188 $abc$45565$new_n1965_
.sym 91189 $false
.sym 91190 $false
.sym 91193 inst_dout_scldata.dout_state[2]
.sym 91194 $abc$45565$new_n1962_
.sym 91195 $false
.sym 91196 $false
.sym 91199 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 91200 $abc$45565$new_n3017_
.sym 91201 $abc$45565$new_n3382_
.sym 91202 RSTn_i$2
.sym 91205 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 91206 $abc$45565$new_n1962_
.sym 91207 $false
.sym 91208 $false
.sym 91211 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916
.sym 91212 RSTn_i$2
.sym 91213 $false
.sym 91214 $false
.sym 91218 $abc$45565$new_n3271_
.sym 91219 $abc$45565$new_n3990_
.sym 91220 $abc$45565$new_n3300_
.sym 91221 $abc$45565$new_n3989_
.sym 91222 $abc$45565$new_n3268_
.sym 91223 inst_dout_scldata.tx_data_tmp_2byte[11]
.sym 91225 inst_dout_scldata.tx_data_tmp_2byte[6]
.sym 91292 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 91293 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 91294 $abc$45565$new_n3017_
.sym 91295 $false
.sym 91298 $abc$45565$new_n3289_
.sym 91299 inst_dout_scldata.tx_data_tmp_2byte[11]
.sym 91300 inst_dout_scldata.tx_data_tmp_2byte[3]
.sym 91301 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 91304 $abc$45565$new_n1956_
.sym 91305 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 91306 inst_dout_scldata.tx_data_tmp_2byte[3]
.sym 91307 $abc$45565$new_n3328_
.sym 91310 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 91311 inst_dout_scldata.tx_data_tmp_2byte[11]
.sym 91312 $abc$45565$new_n3330_
.sym 91313 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 91316 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 91317 inst_dout_scldata.tx_data_tmp_2byte[3]
.sym 91318 $false
.sym 91319 $false
.sym 91322 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24979
.sym 91323 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 91324 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4490_new_inv_
.sym 91325 $false
.sym 91328 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 91329 inst_dout_scldata.tx_data_tmp_2byte[3]
.sym 91330 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 91331 $abc$45565$new_n3329_
.sym 91334 $abc$45565$new_n3296_
.sym 91335 $abc$45565$new_n3326_
.sym 91336 $abc$45565$new_n3331_
.sym 91337 $abc$45565$new_n3327_
.sym 91338 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 91339 SCLK$2$2
.sym 91340 $false
.sym 91341 $abc$45565$new_n3289_
.sym 91342 $abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[6]_new_
.sym 91344 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[6]_new_
.sym 91345 $abc$45565$new_n3253_
.sym 91346 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18742[3]_new_inv_
.sym 91347 $abc$45565$new_n3256_
.sym 91348 inst_dout_scldata.tx_data_tmp_2byte[14]
.sym 91415 inst_dout_scldata.tx_data_tmp_2byte[7]
.sym 91416 inst_dout_scldata.tx_data_tmp_4byte[7]
.sym 91417 $abc$45565$new_n1956_
.sym 91418 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 91421 inst_dout_scldata.tx_data_tmp_2byte[1]
.sym 91422 inst_dout_scldata.tx_data_tmp_4byte[1]
.sym 91423 $abc$45565$new_n1956_
.sym 91424 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 91427 inst_dout_scldata.tx_data_tmp_4byte[1]
.sym 91428 inst_dout_scldata.tx_data_tmp_2byte[1]
.sym 91429 $abc$45565$new_n1956_
.sym 91430 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 91433 inst_dout_scldata.tx_data_tmp_4byte[7]
.sym 91434 inst_dout_scldata.tx_data_tmp_2byte[7]
.sym 91435 $abc$45565$new_n1956_
.sym 91436 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 91439 inst_dout_scldata.tx_data_tmp_4byte[7]
.sym 91440 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 91441 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18097[2]_new_
.sym 91442 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_
.sym 91445 inst_dout_scldata.tx_data_tmp_4byte[1]
.sym 91446 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 91447 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18145[2]_new_
.sym 91448 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[1]_new_
.sym 91451 $abc$45565$new_n3020_
.sym 91452 inst_dout_scldata.tx_data_tmp_2byte[1]
.sym 91453 $abc$45565$new_n3048_
.sym 91454 $false
.sym 91457 $abc$45565$new_n3020_
.sym 91458 inst_dout_scldata.tx_data_tmp_2byte[7]
.sym 91459 $abc$45565$new_n3022_
.sym 91460 $false
.sym 91461 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24779
.sym 91462 SCLK$2$2
.sym 91463 $false
.sym 91464 $abc$45565$new_n3291_
.sym 91465 $abc$45565$new_n3293_
.sym 91466 $abc$45565$new_n3292_
.sym 91467 $abc$45565$new_n3288_
.sym 91469 $abc$45565$new_n3290_
.sym 91470 inst_dout_scldata.tx_data_tmp_2byte[7]
.sym 91538 $abc$45565$new_n2681_
.sym 91539 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 91540 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 91541 inst_dout_histdata.tx_data_tmp_4byte[0]
.sym 91544 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 91545 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 91546 $false
.sym 91547 $false
.sym 91550 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 91551 RSTn_i$2
.sym 91552 $false
.sym 91553 $false
.sym 91562 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 91563 $false
.sym 91564 $false
.sym 91565 $false
.sym 91584 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24979
.sym 91585 SCLK$2$2
.sym 91586 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 91587 $abc$45565$new_n2694_
.sym 91588 $abc$45565$new_n2678_
.sym 91590 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_
.sym 91591 inst_dout_histdata.tx_data[7]
.sym 91593 inst_dout_histdata.tx_data[5]
.sym 91661 inst_dout_histdata.tx_data_tmp_2byte[2]
.sym 91662 inst_dout_histdata.tx_data_tmp_4byte[2]
.sym 91663 $abc$45565$new_n2681_
.sym 91664 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 91685 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 91686 $abc$45565$new_n2681_
.sym 91687 $abc$45565$new_n2679_
.sym 91688 $false
.sym 91691 $abc$45565$new_n2681_
.sym 91692 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 91693 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 91694 inst_dout_histdata.tx_data_tmp_4byte[2]
.sym 91697 inst_dout_histdata.tx_data_tmp_2byte[2]
.sym 91698 $abc$45565$new_n2690_
.sym 91699 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$16942[2]_new_
.sym 91700 $abc$45565$new_n2704_
.sym 91707 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 91708 SCLK$2$2
.sym 91709 $false
.sym 91714 $abc$45565$new_n2681_
.sym 91796 $abc$45565$new_n2681_
.sym 91797 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 91798 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 91799 inst_dout_histdata.tx_data_tmp_2byte[2]
.sym 91802 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 91803 inst_dout_histdata.tx_data_tmp_2byte[9]
.sym 91804 inst_dout_histdata.tx_data_tmp_2byte[1]
.sym 91805 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 91808 $abc$45565$techmap\inst_dout_histdata.$procmux$3706_Y[1]_new_inv_
.sym 91809 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[1]_new_inv_
.sym 91810 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 91811 $false
.sym 91820 $abc$45565$new_n2681_
.sym 91821 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 91822 inst_dout_histdata.tx_data_tmp_2byte[1]
.sym 91823 $abc$45565$new_n2979_
.sym 91826 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.sym 91827 inst_dout_histdata.tx_data_tmp_2byte[1]
.sym 91828 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 91829 $false
.sym 91833 $abc$45565$new_n2940_
.sym 91834 $abc$45565$new_n2941_
.sym 91835 $abc$45565$new_n2938_
.sym 91836 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[7]_new_
.sym 91837 $abc$45565$new_n2954_
.sym 91838 inst_dout_histdata.tx_data_tmp_2byte[5]
.sym 91839 inst_dout_histdata.tx_data_tmp_2byte[7]
.sym 91907 inst_dout_histdata.tx_data_tmp_2byte[2]
.sym 91908 inst_dout_histdata.tx_data_tmp_2byte[10]
.sym 91909 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 91910 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 91913 inst_dout_histdata.tx_data_tmp_2byte[3]
.sym 91914 $abc$45565$new_n2913_
.sym 91915 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 91916 $false
.sym 91919 $abc$45565$new_n2967_
.sym 91920 $abc$45565$new_n2971_
.sym 91921 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 91922 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[2]_new_
.sym 91925 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 91926 inst_dout_histdata.tx_data_tmp_2byte[2]
.sym 91927 $abc$45565$new_n2974_
.sym 91928 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 91931 $abc$45565$new_n2970_
.sym 91932 $abc$45565$techmap\inst_dout_histdata.$procmux$3712_Y[2]_new_
.sym 91933 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 91934 $false
.sym 91937 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 91938 inst_dout_histdata.tx_data_tmp_2byte[10]
.sym 91939 inst_dout_histdata.tx_data_tmp_2byte[2]
.sym 91940 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 91943 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[2]_new_
.sym 91944 $abc$45565$new_n2966_
.sym 91945 $false
.sym 91946 $false
.sym 91949 $abc$45565$new_n2963_
.sym 91950 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 91951 $abc$45565$new_n2964_
.sym 91952 $false
.sym 91953 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.sym 91954 SCLK$2$2
.sym 91955 $false
.sym 91957 $abc$45565$new_n2937_
.sym 91959 $abc$45565$new_n2963_
.sym 91960 $abc$45565$new_n2953_
.sym 91961 $abc$45565$new_n2952_
.sym 92030 $abc$45565$new_n2681_
.sym 92031 dram_histogram.q2[1]
.sym 92032 $abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_
.sym 92033 $false
.sym 92036 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 92037 inst_dout_histdata.tx_data_tmp_2byte[1]
.sym 92038 $abc$45565$new_n2977_
.sym 92039 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 92042 inst_dout_histdata.tx_data_tmp_2byte[10]
.sym 92043 dram_histogram.q2[2]
.sym 92044 $abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 92045 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 92048 inst_dout_histdata.tx_data_tmp_2byte[1]
.sym 92049 inst_dout_histdata.tx_data_tmp_2byte[9]
.sym 92050 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 92051 $false
.sym 92054 inst_dout_histdata.tx_data_tmp_2byte[9]
.sym 92055 dram_histogram.q2[1]
.sym 92056 $abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 92057 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 92060 $abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_
.sym 92061 $abc$45565$new_n2673_
.sym 92062 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 92063 $false
.sym 92066 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 92067 $abc$45565$new_n2681_
.sym 92068 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$4939[1]_new_
.sym 92069 $abc$45565$techmap\inst_dout_histdata.$procmux$3727_Y[1]_new_inv_
.sym 92072 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10292_Y[1]_new_
.sym 92073 $abc$45565$new_n2978_
.sym 92074 $abc$45565$new_n2982_
.sym 92075 $abc$45565$new_n2983_
.sym 92076 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.sym 92077 SCLK$2$2
.sym 92078 $false
.sym 92079 $abc$45565$new_n2924_
.sym 92080 $abc$45565$new_n2913_
.sym 92081 $abc$45565$new_n2917_
.sym 92083 $abc$45565$new_n2925_
.sym 92084 $abc$45565$new_n2916_
.sym 92085 inst_dout_histdata.tx_data_tmp_2byte[11]
.sym 92086 inst_dout_histdata.tx_data_tmp_2byte[13]
.sym 92153 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 92154 $abc$45565$new_n2948_
.sym 92155 $false
.sym 92156 $false
.sym 92159 $abc$45565$new_n2681_
.sym 92160 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 92161 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 92162 inst_dout_histdata.tx_data_tmp_2byte[6]
.sym 92165 $abc$45565$techmap\inst_dout_histdata.$procmux$3579_CMP_new_
.sym 92166 $abc$45565$new_n2673_
.sym 92167 $abc$45565$new_n2681_
.sym 92168 $false
.sym 92171 inst_dout_histdata.tx_data_tmp_2byte[14]
.sym 92172 inst_dout_histdata.tx_data_tmp_2byte[6]
.sym 92173 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 92174 $abc$45565$new_n3977_
.sym 92177 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 92178 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 92179 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 92180 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 92183 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 92184 $abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 92185 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 92186 $abc$45565$new_n4024_
.sym 92189 inst_dout_histdata.tx_data_tmp_2byte[14]
.sym 92190 $abc$45565$new_n2913_
.sym 92191 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 92192 $abc$45565$new_n2910_
.sym 92195 $abc$45565$new_n2920_
.sym 92196 dram_histogram.q2[6]
.sym 92197 $abc$45565$new_n3979_
.sym 92198 $abc$45565$new_n3978_
.sym 92199 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.sym 92200 SCLK$2$2
.sym 92201 $false
.sym 92202 inst_dout_histdata.raddr[5]
.sym 92203 inst_dout_histdata.raddr[4]
.sym 92204 inst_dout_histdata.raddr[3]
.sym 92205 inst_dout_histdata.raddr[7]
.sym 92276 $abc$45565$new_n2911_
.sym 92277 $abc$45565$new_n1946_
.sym 92278 dram_histogram.q2[14]
.sym 92279 $false
.sym 92282 $abc$45565$new_n1927_
.sym 92283 inst_dout_histdata.raddr[0]
.sym 92284 $false
.sym 92285 $false
.sym 92288 $abc$45565$new_n1946_
.sym 92289 $abc$45565$new_n2911_
.sym 92290 $false
.sym 92291 $false
.sym 92300 $abc$45565$new_n1939_
.sym 92301 $abc$45565$new_n2670_
.sym 92302 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 92303 inst_dout_histdata.raddr[1]
.sym 92322 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302
.sym 92323 SCLK$2$2
.sym 92324 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 92326 $abc$45565$auto$wreduce.cc:455:run$4504[0]
.sym 92332 inst_dout_histdata.raddr[0]
.sym 92441 $abc$45565$auto$ice40_ffinit.cc:141:execute$45037
.sym 92442 $false
.sym 92443 $false
.sym 92444 $false
.sym 92675 $abc$45565$new_n1927_
.sym 92676 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 92677 $false
.sym 92678 $false
.sym 93293 tx_cnt[2]
.sym 93294 tx_cnt[3]
.sym 93295 tx_cnt[4]
.sym 93296 tx_cnt[5]
.sym 93297 tx_cnt[6]
.sym 93298 tx_cnt[7]
.sym 93450 tx_cnt[8]
.sym 93451 tx_cnt[9]
.sym 93452 tx_cnt[10]
.sym 93453 tx_cnt[11]
.sym 93454 tx_cnt[12]
.sym 93455 tx_cnt[13]
.sym 93456 tx_cnt[14]
.sym 93457 tx_cnt[15]
.sym 93524 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 93525 inst_dout_histdata.ti_packet_sending[26]
.sym 93526 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 93527 trigtime[26]
.sym 93536 inst_dout_histdata.tx_data_tmp_4byte[18]
.sym 93537 inst_dout_histdata.ti_packet_sending[18]
.sym 93538 $abc$45565$new_n2681_
.sym 93539 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 93548 tx_cnt[18]
.sym 93549 $false
.sym 93550 $false
.sym 93551 $false
.sym 93554 tx_cnt[10]
.sym 93555 $false
.sym 93556 $false
.sym 93557 $false
.sym 93560 tx_cnt[26]
.sym 93561 $false
.sym 93562 $false
.sym 93563 $false
.sym 93570 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 93571 SCLK$2$2
.sym 93572 $false
.sym 93573 tx_cnt[16]
.sym 93574 tx_cnt[17]
.sym 93575 tx_cnt[18]
.sym 93576 tx_cnt[19]
.sym 93577 tx_cnt[20]
.sym 93578 tx_cnt[21]
.sym 93579 tx_cnt[22]
.sym 93580 tx_cnt[23]
.sym 93659 $abc$45565$new_n2681_
.sym 93660 trigtime[10]
.sym 93661 $abc$45565$new_n2850_
.sym 93662 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 93665 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 93666 inst_dout_histdata.tx_data_tmp_4byte[18]
.sym 93667 inst_dout_histdata.tx_data_tmp_4byte[10]
.sym 93668 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 93671 inst_dout_histdata.tx_data_tmp_4byte[10]
.sym 93672 inst_dout_histdata.tx_data_tmp_4byte[18]
.sym 93673 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 93674 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 93677 inst_dout_histdata.tx_data_tmp_4byte[10]
.sym 93678 inst_dout_histdata.ti_packet_sending[10]
.sym 93679 $abc$45565$new_n2681_
.sym 93680 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 93683 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_
.sym 93684 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_
.sym 93685 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_
.sym 93686 $false
.sym 93693 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 93694 SCLK$2$2
.sym 93695 $false
.sym 93696 tx_cnt[24]
.sym 93697 tx_cnt[25]
.sym 93698 tx_cnt[26]
.sym 93699 tx_cnt[27]
.sym 93700 tx_cnt[28]
.sym 93701 tx_cnt[29]
.sym 93702 tx_cnt[30]
.sym 93703 tx_cnt[31]
.sym 93776 tx_cnt[31]
.sym 93777 $false
.sym 93778 $false
.sym 93779 $false
.sym 93788 tx_cnt[18]
.sym 93789 $false
.sym 93790 $false
.sym 93791 $false
.sym 93794 tx_cnt[15]
.sym 93795 $false
.sym 93796 $false
.sym 93797 $false
.sym 93806 tx_cnt[22]
.sym 93807 $false
.sym 93808 $false
.sym 93809 $false
.sym 93816 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 93817 SCLK$2$2
.sym 93818 $false
.sym 93819 inst_dout_scldata.ti_packet_sending[17]
.sym 93823 inst_dout_scldata.ti_packet_sending[31]
.sym 93893 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 93894 inst_dout_eventdata.ti_packet_sending[31]
.sym 93895 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 93896 trigtime[31]
.sym 93899 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 93900 inst_dout_scldata.ti_packet_sending[31]
.sym 93901 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 93902 trigtime[31]
.sym 93905 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 93906 inst_dout_histdata.ti_packet_sending[31]
.sym 93907 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 93908 trigtime[31]
.sym 93911 tx_cnt[10]
.sym 93912 $false
.sym 93913 $false
.sym 93914 $false
.sym 93917 tx_cnt[29]
.sym 93918 $false
.sym 93919 $false
.sym 93920 $false
.sym 93923 tx_cnt[15]
.sym 93924 $false
.sym 93925 $false
.sym 93926 $false
.sym 93929 tx_cnt[16]
.sym 93930 $false
.sym 93931 $false
.sym 93932 $false
.sym 93935 tx_cnt[31]
.sym 93936 $false
.sym 93937 $false
.sym 93938 $false
.sym 93939 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 93940 SCLK$2$2
.sym 93941 $false
.sym 93942 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_
.sym 93943 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_
.sym 93945 inst_dout_scldata.ti_packet_sending[15]
.sym 93946 inst_dout_scldata.ti_packet_sending[12]
.sym 93947 inst_dout_scldata.ti_packet_sending[16]
.sym 93948 inst_dout_scldata.ti_packet_sending[10]
.sym 94016 inst_dout_scldata.tx_data_tmp_4byte[15]
.sym 94017 inst_dout_scldata.ti_packet_sending[15]
.sym 94018 $abc$45565$new_n1956_
.sym 94019 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 94022 $abc$45565$new_n1956_
.sym 94023 trigtime[15]
.sym 94024 $abc$45565$new_n3165_
.sym 94025 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 94028 inst_dout_scldata.tx_data_tmp_4byte[15]
.sym 94029 inst_dout_scldata.tx_data_tmp_4byte[23]
.sym 94030 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 94031 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 94034 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 94035 inst_dout_scldata.tx_data_tmp_4byte[23]
.sym 94036 inst_dout_scldata.tx_data_tmp_4byte[15]
.sym 94037 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 94040 inst_dout_scldata.tx_data_tmp_4byte[10]
.sym 94041 inst_dout_scldata.ti_packet_sending[10]
.sym 94042 $abc$45565$new_n1956_
.sym 94043 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 94046 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_
.sym 94047 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_
.sym 94048 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_
.sym 94049 $false
.sym 94052 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[10]_new_
.sym 94053 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[10]_new_
.sym 94054 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[10]_new_
.sym 94055 $false
.sym 94062 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 94063 SCLK$2$2
.sym 94064 $false
.sym 94065 $abc$45565$new_n3214_
.sym 94067 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_
.sym 94068 $abc$45565$new_n3160_
.sym 94069 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_
.sym 94070 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_
.sym 94071 inst_dout_scldata.tx_data_tmp_4byte[24]
.sym 94072 inst_dout_scldata.tx_data_tmp_4byte[16]
.sym 94139 inst_dout_scldata.tx_data_tmp_4byte[7]
.sym 94140 inst_dout_scldata.tx_data_tmp_4byte[15]
.sym 94141 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 94142 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 94145 $abc$45565$new_n1956_
.sym 94146 trigtime[5]
.sym 94147 $abc$45565$new_n3214_
.sym 94148 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 94151 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 94152 inst_dout_scldata.tx_data_tmp_4byte[15]
.sym 94153 inst_dout_scldata.tx_data_tmp_4byte[7]
.sym 94154 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 94157 $abc$45565$new_n1956_
.sym 94158 trigtime[7]
.sym 94159 $abc$45565$new_n3205_
.sym 94160 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 94163 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_
.sym 94164 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_
.sym 94165 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_
.sym 94166 $false
.sym 94175 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_
.sym 94176 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_
.sym 94177 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_
.sym 94178 $false
.sym 94181 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_
.sym 94182 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_
.sym 94183 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_
.sym 94184 $false
.sym 94185 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 94186 SCLK$2$2
.sym 94187 $false
.sym 94189 inst_dout_histdata.ti_packet_sending[29]
.sym 94191 inst_dout_histdata.ti_packet_sending[16]
.sym 94262 inst_dout_scldata.tx_data_tmp_4byte[23]
.sym 94263 inst_dout_scldata.ti_packet_sending[23]
.sym 94264 $abc$45565$new_n1956_
.sym 94265 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 94268 $abc$45565$new_n1956_
.sym 94269 trigtime[23]
.sym 94270 $abc$45565$new_n3125_
.sym 94271 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 94274 inst_dout_scldata.tx_data_tmp_4byte[23]
.sym 94275 inst_dout_scldata.tx_data_tmp_4byte[31]
.sym 94276 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 94277 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 94280 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 94281 inst_dout_scldata.tx_data_tmp_4byte[31]
.sym 94282 inst_dout_scldata.tx_data_tmp_4byte[23]
.sym 94283 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 94286 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 94287 inst_dout_histdata.ti_packet_sending[29]
.sym 94288 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 94289 trigtime[29]
.sym 94292 inst_dout_histdata.tx_data_tmp_4byte[21]
.sym 94293 inst_dout_histdata.ti_packet_sending[21]
.sym 94294 $abc$45565$new_n2681_
.sym 94295 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 94298 $abc$45565$new_n3107_
.sym 94299 $abc$45565$new_n1956_
.sym 94300 $abc$45565$new_n3105_
.sym 94301 inst_dout_scldata.tx_data_tmp_4byte[31]
.sym 94304 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_
.sym 94305 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_
.sym 94306 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_
.sym 94307 $false
.sym 94308 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 94309 SCLK$2$2
.sym 94310 $false
.sym 94311 inst_dout_eventdata.ti_packet_sending[13]
.sym 94314 inst_dout_eventdata.ti_packet_sending[16]
.sym 94317 inst_dout_eventdata.ti_packet_sending[9]
.sym 94434 trigtime[2]
.sym 94441 trigtime[1]
.sym 94544 tx_cnt[4]
.sym 94545 $false
.sym 94546 $false
.sym 94547 $false
.sym 94554 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 94555 SCLK$2$2
.sym 94556 $false
.sym 94558 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_
.sym 94560 $abc$45565$new_n2890_
.sym 94561 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_
.sym 94562 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_
.sym 94564 inst_dout_scldata.ti_packet_sending[4]
.sym 94631 peak_hist[7]
.sym 94632 $false
.sym 94633 $false
.sym 94634 $false
.sym 94649 $abc$45565$new_n2068_
.sym 94650 trigtime[1]
.sym 94651 $abc$45565$new_n2344_
.sym 94652 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 94655 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 94656 inst_dout_eventdata.tx_data_tmp_4byte[9]
.sym 94657 inst_dout_eventdata.tx_data_tmp_4byte[1]
.sym 94658 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 94661 inst_dout_eventdata.tx_data_tmp_4byte[1]
.sym 94662 inst_dout_eventdata.tx_data_tmp_4byte[9]
.sym 94663 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 94664 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 94667 inst_dout_eventdata.tx_data_tmp_4byte[1]
.sym 94668 inst_dout_eventdata.ti_packet_sending[1]
.sym 94669 $abc$45565$new_n2068_
.sym 94670 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 94673 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_
.sym 94674 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_
.sym 94675 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_
.sym 94676 $false
.sym 94677 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 94678 SCLK$2$2
.sym 94679 $false
.sym 94686 inst_dout_histdata.ti_packet_sending[2]
.sym 94778 peak_hist[1]
.sym 94779 $false
.sym 94780 $false
.sym 94781 $false
.sym 94784 peak_hist[11]
.sym 94785 $false
.sym 94786 $false
.sym 94787 $false
.sym 94790 peak_hist[6]
.sym 94791 $false
.sym 94792 $false
.sym 94793 $false
.sym 94804 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[10]
.sym 94805 inst_dout_scldata.ti_packet_sending[1]
.sym 94877 $abc$45565$new_n1956_
.sym 94878 trigtime[1]
.sym 94879 $abc$45565$new_n3235_
.sym 94880 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 94883 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 94884 inst_dout_scldata.tx_data_tmp_4byte[9]
.sym 94885 inst_dout_scldata.tx_data_tmp_4byte[1]
.sym 94886 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 94889 inst_dout_scldata.tx_data_tmp_4byte[1]
.sym 94890 inst_dout_scldata.tx_data_tmp_4byte[9]
.sym 94891 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 94892 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 94907 inst_dout_scldata.tx_data_tmp_4byte[1]
.sym 94908 inst_dout_scldata.ti_packet_sending[1]
.sym 94909 $abc$45565$new_n1956_
.sym 94910 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 94919 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_
.sym 94920 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_
.sym 94921 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_
.sym 94922 $false
.sym 94923 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 94924 SCLK$2$2
.sym 94925 $false
.sym 94927 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18153[2]_new_
.sym 94928 $abc$45565$new_n3052_
.sym 94929 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40199
.sym 95000 inst_dout_scldata.dout_state[0]
.sym 95001 $abc$45565$new_n3015_
.sym 95002 inst_dout_scldata.dout_state[1]
.sym 95003 $false
.sym 95018 inst_dout_scldata.dout_state[1]
.sym 95019 $abc$45565$new_n3017_
.sym 95020 $false
.sym 95021 $false
.sym 95024 inst_dout_scldata.dout_state[1]
.sym 95025 inst_dout_scldata.dout_state[0]
.sym 95026 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 95027 $false
.sym 95030 peak_hist[9]
.sym 95031 $false
.sym 95032 $false
.sym 95033 $false
.sym 95042 $abc$45565$new_n3017_
.sym 95043 inst_dout_scldata.dout_state[1]
.sym 95044 $false
.sym 95045 $false
.sym 95054 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10396_Y[0]_new_
.sym 95056 peak_hist[10]
.sym 95123 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 95124 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95125 $abc$45565$techmap\inst_dout_scldata.$procmux$3579_CMP_new_
.sym 95126 $false
.sym 95135 inst_dout_scldata.dout_state[1]
.sym 95136 inst_dout_scldata.dout_state[0]
.sym 95137 $abc$45565$new_n3015_
.sym 95138 $false
.sym 95141 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 95142 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95143 $abc$45565$new_n3367_
.sym 95144 $false
.sym 95147 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 95148 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95149 $abc$45565$new_n3367_
.sym 95150 $false
.sym 95153 $abc$45565$new_n3014_
.sym 95154 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 95155 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 95156 $abc$45565$new_n1956_
.sym 95159 $abc$45565$new_n3251_
.sym 95160 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$19014[0]_new_
.sym 95161 $abc$45565$new_n3372_
.sym 95162 $abc$45565$new_n4003_
.sym 95165 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10396_Y[0]_new_
.sym 95166 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$19014[0]_new_
.sym 95167 $abc$45565$new_n3366_
.sym 95168 $abc$45565$new_n3014_
.sym 95169 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$24916
.sym 95170 SCLK$2$2
.sym 95171 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 95172 $abc$45565$new_n3276_
.sym 95173 $abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[1]_new_
.sym 95175 $abc$45565$new_n3997_
.sym 95176 $abc$45565$new_n3345_
.sym 95178 $abc$45565$new_n3998_
.sym 95179 inst_dout_scldata.tx_data_tmp_2byte[1]
.sym 95246 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95247 inst_dout_scldata.tx_data_tmp_2byte[2]
.sym 95248 $false
.sym 95249 $false
.sym 95252 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 95253 inst_dout_scldata.tx_data_tmp_2byte[2]
.sym 95254 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 95255 $abc$45565$new_n3337_
.sym 95258 $abc$45565$new_n3289_
.sym 95259 inst_dout_scldata.tx_data_tmp_2byte[10]
.sym 95260 inst_dout_scldata.tx_data_tmp_2byte[2]
.sym 95261 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95264 $abc$45565$new_n1956_
.sym 95265 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 95266 inst_dout_scldata.tx_data_tmp_2byte[2]
.sym 95267 $abc$45565$new_n3336_
.sym 95270 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 95271 inst_dout_scldata.tx_data_tmp_2byte[10]
.sym 95272 $abc$45565$new_n3338_
.sym 95273 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 95282 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 95283 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 95284 $abc$45565$new_n3017_
.sym 95285 $false
.sym 95288 $abc$45565$new_n3296_
.sym 95289 $abc$45565$new_n3334_
.sym 95290 $abc$45565$new_n3339_
.sym 95291 $abc$45565$new_n3335_
.sym 95292 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 95293 SCLK$2$2
.sym 95294 $false
.sym 95295 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18752[3]_new_inv_
.sym 95297 $abc$45565$new_n3296_
.sym 95299 $abc$45565$new_n3310_
.sym 95301 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[5]_new_
.sym 95302 trig_hist
.sym 95369 inst_dout_scldata.tx_data_tmp_2byte[11]
.sym 95370 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 95371 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 95372 $abc$45565$new_n3251_
.sym 95375 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95376 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 95377 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 95378 $abc$45565$new_n3989_
.sym 95381 $abc$45565$new_n1956_
.sym 95382 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 95383 inst_dout_scldata.tx_data_tmp_2byte[6]
.sym 95384 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18742[3]_new_inv_
.sym 95387 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 95388 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95389 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 95390 $false
.sym 95393 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95394 inst_dout_scldata.tx_data_tmp_2byte[11]
.sym 95395 $abc$45565$new_n3269_
.sym 95396 $abc$45565$new_n3249_
.sym 95399 inst_dout_scldata.tx_data_tmp_2byte[11]
.sym 95400 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 95401 $abc$45565$new_n3268_
.sym 95402 $abc$45565$new_n3271_
.sym 95411 $abc$45565$new_n3990_
.sym 95412 $abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[6]_new_
.sym 95413 $abc$45565$new_n3303_
.sym 95414 $abc$45565$new_n3300_
.sym 95415 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 95416 SCLK$2$2
.sym 95417 $false
.sym 95418 $abc$45565$new_n3264_
.sym 95419 $abc$45565$new_n3266_
.sym 95421 $abc$45565$new_n3250_
.sym 95423 $abc$45565$new_n3263_
.sym 95425 inst_dout_scldata.tx_data_tmp_2byte[12]
.sym 95492 $abc$45565$new_n1950_
.sym 95493 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 95494 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 95495 $false
.sym 95498 inst_dout_scldata.tx_data_tmp_2byte[14]
.sym 95499 inst_dout_scldata.tx_data_tmp_2byte[6]
.sym 95500 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95501 $false
.sym 95510 inst_dout_scldata.tx_data_tmp_2byte[6]
.sym 95511 inst_dout_scldata.tx_data_tmp_2byte[14]
.sym 95512 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95513 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 95516 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95517 inst_dout_scldata.tx_data_tmp_2byte[14]
.sym 95518 $abc$45565$new_n3254_
.sym 95519 $abc$45565$new_n3249_
.sym 95522 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 95523 inst_dout_scldata.tx_data_tmp_2byte[6]
.sym 95524 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 95525 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[6]_new_
.sym 95528 inst_dout_scldata.tx_data_tmp_2byte[14]
.sym 95529 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 95530 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 95531 $abc$45565$new_n3251_
.sym 95534 inst_dout_scldata.tx_data_tmp_2byte[14]
.sym 95535 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 95536 $abc$45565$new_n3253_
.sym 95537 $abc$45565$new_n3256_
.sym 95538 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 95539 SCLK$2$2
.sym 95540 $false
.sym 95541 $abc$45565$new_n3319_
.sym 95542 $abc$45565$new_n3320_
.sym 95543 $abc$45565$new_n3322_
.sym 95544 $abc$45565$new_n3318_
.sym 95545 $abc$45565$new_n3321_
.sym 95547 inst_dout_scldata.tx_data_tmp_2byte[4]
.sym 95615 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 95616 inst_dout_scldata.tx_data_tmp_2byte[7]
.sym 95617 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 95618 $abc$45565$new_n3292_
.sym 95621 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95622 inst_dout_scldata.tx_data_tmp_2byte[7]
.sym 95623 $false
.sym 95624 $false
.sym 95627 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 95628 inst_dout_scldata.tx_data_tmp_2byte[15]
.sym 95629 $abc$45565$new_n3293_
.sym 95630 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 95633 $abc$45565$new_n3289_
.sym 95634 inst_dout_scldata.tx_data_tmp_2byte[15]
.sym 95635 inst_dout_scldata.tx_data_tmp_2byte[7]
.sym 95636 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95645 $abc$45565$new_n1956_
.sym 95646 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 95647 inst_dout_scldata.tx_data_tmp_2byte[7]
.sym 95648 $abc$45565$new_n3291_
.sym 95651 $abc$45565$new_n3296_
.sym 95652 $abc$45565$new_n3288_
.sym 95653 $abc$45565$new_n3294_
.sym 95654 $abc$45565$new_n3290_
.sym 95661 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 95662 SCLK$2$2
.sym 95663 $false
.sym 95738 $abc$45565$new_n2681_
.sym 95739 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 95740 $abc$45565$new_n2679_
.sym 95741 inst_dout_histdata.tx_data_tmp_2byte[5]
.sym 95744 $abc$45565$new_n2681_
.sym 95745 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 95746 $abc$45565$new_n2679_
.sym 95747 inst_dout_histdata.tx_data_tmp_2byte[7]
.sym 95756 inst_dout_histdata.tx_data_tmp_4byte[7]
.sym 95757 inst_dout_histdata.tx_data_tmp_2byte[7]
.sym 95758 $abc$45565$new_n2681_
.sym 95759 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 95762 inst_dout_histdata.tx_data_tmp_4byte[7]
.sym 95763 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17807[3]_new_inv_
.sym 95764 $abc$45565$new_n2678_
.sym 95765 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[7]_new_
.sym 95774 inst_dout_histdata.tx_data_tmp_4byte[5]
.sym 95775 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$17807[3]_new_inv_
.sym 95776 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_
.sym 95777 $abc$45565$new_n2694_
.sym 95784 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22049
.sym 95785 SCLK$2$2
.sym 95786 $false
.sym 95794 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95885 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95886 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 95887 $false
.sym 95888 $false
.sym 95913 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[4]_new_
.sym 95914 $abc$45565$new_n2960_
.sym 95915 $abc$45565$new_n2959_
.sym 95916 $abc$45565$new_n2958_
.sym 95917 inst_dout_histdata.tx_data_tmp_2byte[4]
.sym 95984 $abc$45565$new_n2905_
.sym 95985 $abc$45565$new_n2941_
.sym 95986 inst_dout_histdata.tx_data_tmp_2byte[7]
.sym 95987 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[7]_new_
.sym 95990 $abc$45565$new_n2938_
.sym 95991 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 95992 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 95993 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 95996 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 95997 inst_dout_histdata.tx_data_tmp_2byte[7]
.sym 95998 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 95999 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 96002 inst_dout_histdata.tx_data_tmp_2byte[7]
.sym 96003 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.sym 96004 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 96005 $false
.sym 96008 inst_dout_histdata.tx_data_tmp_2byte[5]
.sym 96009 $abc$45565$new_n2913_
.sym 96010 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 96011 $false
.sym 96014 $abc$45565$new_n2952_
.sym 96015 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 96016 $abc$45565$new_n2954_
.sym 96017 $false
.sym 96020 $abc$45565$new_n2935_
.sym 96021 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 96022 $abc$45565$new_n2940_
.sym 96023 $false
.sym 96030 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.sym 96031 SCLK$2$2
.sym 96032 $false
.sym 96033 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 96036 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302
.sym 96037 $abc$45565$new_n2936_
.sym 96040 $abc$45565$new_n2935_
.sym 96113 $abc$45565$techmap\inst_dout_histdata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 96114 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 96115 $false
.sym 96116 $false
.sym 96125 $abc$45565$new_n2939_
.sym 96126 dram_histogram.q2[3]
.sym 96127 $abc$45565$new_n2953_
.sym 96128 inst_dout_histdata.tx_data_tmp_2byte[11]
.sym 96131 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 96132 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 96133 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 96134 $abc$45565$new_n2937_
.sym 96137 $abc$45565$new_n2939_
.sym 96138 dram_histogram.q2[5]
.sym 96139 $abc$45565$new_n2953_
.sym 96140 inst_dout_histdata.tx_data_tmp_2byte[13]
.sym 96156 $abc$45565$new_n2904_
.sym 96157 $abc$45565$new_n2933_
.sym 96158 $abc$45565$new_n2908_
.sym 96159 $abc$45565$new_n2905_
.sym 96160 $abc$45565$new_n2903_
.sym 96161 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.sym 96162 inst_dout_histdata.tx_data_tmp_2byte[8]
.sym 96163 inst_dout_histdata.tx_data_tmp_2byte[15]
.sym 96230 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 96231 inst_dout_histdata.tx_data_tmp_2byte[11]
.sym 96232 $abc$45565$new_n2906_
.sym 96233 dram_histogram.q2[11]
.sym 96236 $abc$45565$new_n2905_
.sym 96237 $abc$45565$new_n2908_
.sym 96238 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 96239 $false
.sym 96242 inst_dout_histdata.tx_data_tmp_2byte[13]
.sym 96243 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 96244 $abc$45565$new_n2918_
.sym 96245 $false
.sym 96254 $abc$45565$new_n2918_
.sym 96255 inst_dout_histdata.tx_data_tmp_2byte[11]
.sym 96256 $false
.sym 96257 $false
.sym 96260 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 96261 inst_dout_histdata.tx_data_tmp_2byte[13]
.sym 96262 $abc$45565$new_n2906_
.sym 96263 dram_histogram.q2[13]
.sym 96266 $abc$45565$new_n2908_
.sym 96267 $abc$45565$new_n2924_
.sym 96268 $abc$45565$new_n2925_
.sym 96269 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 96272 $abc$45565$new_n2916_
.sym 96273 $abc$45565$new_n2908_
.sym 96274 $abc$45565$new_n2917_
.sym 96275 $false
.sym 96276 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.sym 96277 SCLK$2$2
.sym 96278 $false
.sym 96281 $abc$45565$auto$wreduce.cc:455:run$4504[2]
.sym 96282 $abc$45565$auto$wreduce.cc:455:run$4504[3]
.sym 96283 $abc$45565$auto$wreduce.cc:455:run$4504[4]
.sym 96284 $abc$45565$auto$wreduce.cc:455:run$4504[5]
.sym 96285 $abc$45565$auto$wreduce.cc:455:run$4504[6]
.sym 96286 $abc$45565$auto$wreduce.cc:455:run$4504[7]
.sym 96353 $abc$45565$new_n1947_
.sym 96354 inst_dout_histdata.raddr[5]
.sym 96355 $abc$45565$new_n1946_
.sym 96356 $abc$45565$auto$wreduce.cc:455:run$4504[5]
.sym 96359 $abc$45565$new_n1947_
.sym 96360 inst_dout_histdata.raddr[4]
.sym 96361 $abc$45565$new_n1946_
.sym 96362 $abc$45565$auto$wreduce.cc:455:run$4504[4]
.sym 96365 $abc$45565$new_n1947_
.sym 96366 inst_dout_histdata.raddr[3]
.sym 96367 $abc$45565$new_n1946_
.sym 96368 $abc$45565$auto$wreduce.cc:455:run$4504[3]
.sym 96371 $abc$45565$new_n1947_
.sym 96372 inst_dout_histdata.raddr[7]
.sym 96373 $abc$45565$new_n1946_
.sym 96374 $abc$45565$auto$wreduce.cc:455:run$4504[7]
.sym 96399 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302
.sym 96400 SCLK$2$2
.sym 96401 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 96402 $abc$45565$auto$wreduce.cc:455:run$4504[8]
.sym 96406 inst_dout_histdata.raddr[6]
.sym 96407 inst_dout_histdata.raddr[2]
.sym 96408 inst_dout_histdata.raddr[8]
.sym 96482 $false
.sym 96483 $false
.sym 96484 inst_dout_histdata.raddr[0]
.sym 96485 $false
.sym 96518 $abc$45565$new_n1947_
.sym 96519 inst_dout_histdata.raddr[0]
.sym 96520 $abc$45565$new_n1946_
.sym 96521 $abc$45565$auto$wreduce.cc:455:run$4504[0]
.sym 96522 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302
.sym 96523 SCLK$2$2
.sym 96524 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 96525 hist_count_addone[2]
.sym 96528 hist_count_addone[4]
.sym 96652 $abc$45565$procmux$3199.B_AND_S[1]_new_
.sym 96653 count[2]
.sym 96654 count[1]
.sym 96777 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[0]
.sym 96897 trig_hist2
.sym 97140 RS232_RX_i$2
.sym 97440 $true
.sym 97477 tx_cnt[0]$2
.sym 97478 $false
.sym 97479 tx_cnt[0]
.sym 97480 $false
.sym 97481 $false
.sym 97483 $auto$alumacc.cc:474:replace_alu$4751.C[2]
.sym 97485 $false
.sym 97486 tx_cnt[1]
.sym 97489 $auto$alumacc.cc:474:replace_alu$4751.C[3]
.sym 97490 $false
.sym 97491 $false
.sym 97492 tx_cnt[2]
.sym 97493 $auto$alumacc.cc:474:replace_alu$4751.C[2]
.sym 97495 $auto$alumacc.cc:474:replace_alu$4751.C[4]
.sym 97496 $false
.sym 97497 $false
.sym 97498 tx_cnt[3]
.sym 97499 $auto$alumacc.cc:474:replace_alu$4751.C[3]
.sym 97501 $auto$alumacc.cc:474:replace_alu$4751.C[5]
.sym 97502 $false
.sym 97503 $false
.sym 97504 tx_cnt[4]
.sym 97505 $auto$alumacc.cc:474:replace_alu$4751.C[4]
.sym 97507 $auto$alumacc.cc:474:replace_alu$4751.C[6]
.sym 97508 $false
.sym 97509 $false
.sym 97510 tx_cnt[5]
.sym 97511 $auto$alumacc.cc:474:replace_alu$4751.C[5]
.sym 97513 $auto$alumacc.cc:474:replace_alu$4751.C[7]
.sym 97514 $false
.sym 97515 $false
.sym 97516 tx_cnt[6]
.sym 97517 $auto$alumacc.cc:474:replace_alu$4751.C[6]
.sym 97519 $auto$alumacc.cc:474:replace_alu$4751.C[8]
.sym 97520 $false
.sym 97521 $false
.sym 97522 tx_cnt[7]
.sym 97523 $auto$alumacc.cc:474:replace_alu$4751.C[7]
.sym 97524 $true
.sym 97525 SCLK$2$2
.sym 97526 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 97563 $auto$alumacc.cc:474:replace_alu$4751.C[8]
.sym 97600 $auto$alumacc.cc:474:replace_alu$4751.C[9]
.sym 97601 $false
.sym 97602 $false
.sym 97603 tx_cnt[8]
.sym 97604 $auto$alumacc.cc:474:replace_alu$4751.C[8]
.sym 97606 $auto$alumacc.cc:474:replace_alu$4751.C[10]
.sym 97607 $false
.sym 97608 $false
.sym 97609 tx_cnt[9]
.sym 97610 $auto$alumacc.cc:474:replace_alu$4751.C[9]
.sym 97612 $auto$alumacc.cc:474:replace_alu$4751.C[11]
.sym 97613 $false
.sym 97614 $false
.sym 97615 tx_cnt[10]
.sym 97616 $auto$alumacc.cc:474:replace_alu$4751.C[10]
.sym 97618 $auto$alumacc.cc:474:replace_alu$4751.C[12]
.sym 97619 $false
.sym 97620 $false
.sym 97621 tx_cnt[11]
.sym 97622 $auto$alumacc.cc:474:replace_alu$4751.C[11]
.sym 97624 $auto$alumacc.cc:474:replace_alu$4751.C[13]
.sym 97625 $false
.sym 97626 $false
.sym 97627 tx_cnt[12]
.sym 97628 $auto$alumacc.cc:474:replace_alu$4751.C[12]
.sym 97630 $auto$alumacc.cc:474:replace_alu$4751.C[14]
.sym 97631 $false
.sym 97632 $false
.sym 97633 tx_cnt[13]
.sym 97634 $auto$alumacc.cc:474:replace_alu$4751.C[13]
.sym 97636 $auto$alumacc.cc:474:replace_alu$4751.C[15]
.sym 97637 $false
.sym 97638 $false
.sym 97639 tx_cnt[14]
.sym 97640 $auto$alumacc.cc:474:replace_alu$4751.C[14]
.sym 97642 $auto$alumacc.cc:474:replace_alu$4751.C[16]
.sym 97643 $false
.sym 97644 $false
.sym 97645 tx_cnt[15]
.sym 97646 $auto$alumacc.cc:474:replace_alu$4751.C[15]
.sym 97647 $true
.sym 97648 SCLK$2$2
.sym 97649 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 97686 $auto$alumacc.cc:474:replace_alu$4751.C[16]
.sym 97723 $auto$alumacc.cc:474:replace_alu$4751.C[17]
.sym 97724 $false
.sym 97725 $false
.sym 97726 tx_cnt[16]
.sym 97727 $auto$alumacc.cc:474:replace_alu$4751.C[16]
.sym 97729 $auto$alumacc.cc:474:replace_alu$4751.C[18]
.sym 97730 $false
.sym 97731 $false
.sym 97732 tx_cnt[17]
.sym 97733 $auto$alumacc.cc:474:replace_alu$4751.C[17]
.sym 97735 $auto$alumacc.cc:474:replace_alu$4751.C[19]
.sym 97736 $false
.sym 97737 $false
.sym 97738 tx_cnt[18]
.sym 97739 $auto$alumacc.cc:474:replace_alu$4751.C[18]
.sym 97741 $auto$alumacc.cc:474:replace_alu$4751.C[20]
.sym 97742 $false
.sym 97743 $false
.sym 97744 tx_cnt[19]
.sym 97745 $auto$alumacc.cc:474:replace_alu$4751.C[19]
.sym 97747 $auto$alumacc.cc:474:replace_alu$4751.C[21]
.sym 97748 $false
.sym 97749 $false
.sym 97750 tx_cnt[20]
.sym 97751 $auto$alumacc.cc:474:replace_alu$4751.C[20]
.sym 97753 $auto$alumacc.cc:474:replace_alu$4751.C[22]
.sym 97754 $false
.sym 97755 $false
.sym 97756 tx_cnt[21]
.sym 97757 $auto$alumacc.cc:474:replace_alu$4751.C[21]
.sym 97759 $auto$alumacc.cc:474:replace_alu$4751.C[23]
.sym 97760 $false
.sym 97761 $false
.sym 97762 tx_cnt[22]
.sym 97763 $auto$alumacc.cc:474:replace_alu$4751.C[22]
.sym 97765 $auto$alumacc.cc:474:replace_alu$4751.C[24]
.sym 97766 $false
.sym 97767 $false
.sym 97768 tx_cnt[23]
.sym 97769 $auto$alumacc.cc:474:replace_alu$4751.C[23]
.sym 97770 $true
.sym 97771 SCLK$2$2
.sym 97772 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 97809 $auto$alumacc.cc:474:replace_alu$4751.C[24]
.sym 97846 $auto$alumacc.cc:474:replace_alu$4751.C[25]
.sym 97847 $false
.sym 97848 $false
.sym 97849 tx_cnt[24]
.sym 97850 $auto$alumacc.cc:474:replace_alu$4751.C[24]
.sym 97852 $auto$alumacc.cc:474:replace_alu$4751.C[26]
.sym 97853 $false
.sym 97854 $false
.sym 97855 tx_cnt[25]
.sym 97856 $auto$alumacc.cc:474:replace_alu$4751.C[25]
.sym 97858 $auto$alumacc.cc:474:replace_alu$4751.C[27]
.sym 97859 $false
.sym 97860 $false
.sym 97861 tx_cnt[26]
.sym 97862 $auto$alumacc.cc:474:replace_alu$4751.C[26]
.sym 97864 $auto$alumacc.cc:474:replace_alu$4751.C[28]
.sym 97865 $false
.sym 97866 $false
.sym 97867 tx_cnt[27]
.sym 97868 $auto$alumacc.cc:474:replace_alu$4751.C[27]
.sym 97870 $auto$alumacc.cc:474:replace_alu$4751.C[29]
.sym 97871 $false
.sym 97872 $false
.sym 97873 tx_cnt[28]
.sym 97874 $auto$alumacc.cc:474:replace_alu$4751.C[28]
.sym 97876 $auto$alumacc.cc:474:replace_alu$4751.C[30]
.sym 97877 $false
.sym 97878 $false
.sym 97879 tx_cnt[29]
.sym 97880 $auto$alumacc.cc:474:replace_alu$4751.C[29]
.sym 97882 $auto$alumacc.cc:474:replace_alu$4751.C[31]
.sym 97883 $false
.sym 97884 $false
.sym 97885 tx_cnt[30]
.sym 97886 $auto$alumacc.cc:474:replace_alu$4751.C[30]
.sym 97889 $false
.sym 97890 $false
.sym 97891 tx_cnt[31]
.sym 97892 $auto$alumacc.cc:474:replace_alu$4751.C[31]
.sym 97893 $true
.sym 97894 SCLK$2$2
.sym 97895 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 97970 tx_cnt[17]
.sym 97971 $false
.sym 97972 $false
.sym 97973 $false
.sym 97994 tx_cnt[31]
.sym 97995 $false
.sym 97996 $false
.sym 97997 $false
.sym 98016 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 98017 SCLK$2$2
.sym 98018 $false
.sym 98093 $abc$45565$new_n2681_
.sym 98094 trigtime[15]
.sym 98095 $abc$45565$new_n2825_
.sym 98096 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 98099 inst_dout_histdata.tx_data_tmp_4byte[15]
.sym 98100 inst_dout_histdata.ti_packet_sending[15]
.sym 98101 $abc$45565$new_n2681_
.sym 98102 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 98111 tx_cnt[15]
.sym 98112 $false
.sym 98113 $false
.sym 98114 $false
.sym 98117 tx_cnt[12]
.sym 98118 $false
.sym 98119 $false
.sym 98120 $false
.sym 98123 tx_cnt[16]
.sym 98124 $false
.sym 98125 $false
.sym 98126 $false
.sym 98129 tx_cnt[10]
.sym 98130 $false
.sym 98131 $false
.sym 98132 $false
.sym 98139 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 98140 SCLK$2$2
.sym 98141 $false
.sym 98216 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 98217 inst_dout_scldata.tx_data_tmp_4byte[13]
.sym 98218 inst_dout_scldata.tx_data_tmp_4byte[5]
.sym 98219 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 98228 inst_dout_scldata.tx_data_tmp_4byte[16]
.sym 98229 inst_dout_scldata.ti_packet_sending[16]
.sym 98230 $abc$45565$new_n1956_
.sym 98231 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 98234 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 98235 inst_dout_scldata.tx_data_tmp_4byte[24]
.sym 98236 inst_dout_scldata.tx_data_tmp_4byte[16]
.sym 98237 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 98240 $abc$45565$new_n1956_
.sym 98241 trigtime[16]
.sym 98242 $abc$45565$new_n3160_
.sym 98243 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 98246 inst_dout_scldata.tx_data_tmp_4byte[16]
.sym 98247 inst_dout_scldata.tx_data_tmp_4byte[24]
.sym 98248 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 98249 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 98252 $abc$45565$new_n3121_
.sym 98253 $abc$45565$new_n1956_
.sym 98254 $abc$45565$new_n3105_
.sym 98255 inst_dout_scldata.tx_data_tmp_4byte[24]
.sym 98258 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_
.sym 98259 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_
.sym 98260 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_
.sym 98261 $false
.sym 98262 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 98263 SCLK$2$2
.sym 98264 $false
.sym 98345 tx_cnt[29]
.sym 98346 $false
.sym 98347 $false
.sym 98348 $false
.sym 98357 tx_cnt[16]
.sym 98358 $false
.sym 98359 $false
.sym 98360 $false
.sym 98385 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 98386 SCLK$2$2
.sym 98387 $false
.sym 98462 tx_cnt[13]
.sym 98463 $false
.sym 98464 $false
.sym 98465 $false
.sym 98480 tx_cnt[16]
.sym 98481 $false
.sym 98482 $false
.sym 98483 $false
.sym 98498 tx_cnt[9]
.sym 98499 $false
.sym 98500 $false
.sym 98501 $false
.sym 98508 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 98509 SCLK$2$2
.sym 98510 $false
.sym 98585 tx_cnt[2]
.sym 98586 $false
.sym 98587 $false
.sym 98588 $false
.sym 98627 tx_cnt[1]
.sym 98628 $false
.sym 98629 $false
.sym 98630 $false
.sym 98631 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 98632 SCLK$2$2
.sym 98633 $false
.sym 98714 $abc$45565$new_n2681_
.sym 98715 trigtime[2]
.sym 98716 $abc$45565$new_n2890_
.sym 98717 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 98726 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 98727 inst_dout_histdata.tx_data_tmp_4byte[10]
.sym 98728 inst_dout_histdata.tx_data_tmp_4byte[2]
.sym 98729 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 98732 inst_dout_histdata.tx_data_tmp_4byte[2]
.sym 98733 inst_dout_histdata.tx_data_tmp_4byte[10]
.sym 98734 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 98735 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 98738 inst_dout_histdata.tx_data_tmp_4byte[2]
.sym 98739 inst_dout_histdata.ti_packet_sending[2]
.sym 98740 $abc$45565$new_n2681_
.sym 98741 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 98750 tx_cnt[4]
.sym 98751 $false
.sym 98752 $false
.sym 98753 $false
.sym 98754 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 98755 SCLK$2$2
.sym 98756 $false
.sym 98867 tx_cnt[2]
.sym 98868 $false
.sym 98869 $false
.sym 98870 $false
.sym 98877 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 98878 SCLK$2$2
.sym 98879 $false
.sym 98960 peak_hist[10]
.sym 98961 $false
.sym 98962 $false
.sym 98963 $false
.sym 98966 tx_cnt[1]
.sym 98967 $false
.sym 98968 $false
.sym 98969 $false
.sym 99000 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 99001 SCLK$2$2
.sym 99002 $false
.sym 99083 inst_dout_scldata.tx_data_tmp_2byte[0]
.sym 99084 inst_dout_scldata.tx_data_tmp_4byte[0]
.sym 99085 $abc$45565$new_n1956_
.sym 99086 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 99089 inst_dout_scldata.tx_data_tmp_4byte[0]
.sym 99090 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 99091 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[0]_new_
.sym 99092 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18153[2]_new_
.sym 99095 write_done
.sym 99096 $abc$45565$new_n1981_
.sym 99097 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1]
.sym 99098 RSTn_i$2
.sym 99230 $abc$45565$new_n1956_
.sym 99231 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 99232 $false
.sym 99233 $false
.sym 99242 $abc$45565$new_n2562_
.sym 99243 ADC[10]
.sym 99244 $abc$45565$new_n2544_
.sym 99245 peak_hist[10]
.sym 99246 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.sym 99247 SCLK$2$2
.sym 99248 $false
.sym 99323 inst_dout_scldata.tx_data_tmp_2byte[10]
.sym 99324 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 99325 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 99326 $abc$45565$new_n3251_
.sym 99329 inst_dout_scldata.tx_data_tmp_2byte[9]
.sym 99330 inst_dout_scldata.tx_data_tmp_2byte[1]
.sym 99331 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 99332 $false
.sym 99341 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 99342 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 99343 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 99344 $false
.sym 99347 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10396_Y[0]_new_
.sym 99348 $abc$45565$new_n1960_
.sym 99349 inst_dout_scldata.tx_data_tmp_2byte[1]
.sym 99350 $abc$45565$new_n3346_
.sym 99359 $abc$45565$new_n3289_
.sym 99360 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 99361 $abc$45565$new_n3296_
.sym 99362 $abc$45565$new_n3997_
.sym 99365 $abc$45565$new_n3998_
.sym 99366 $abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[1]_new_
.sym 99367 $abc$45565$new_n3345_
.sym 99368 $false
.sym 99369 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 99370 SCLK$2$2
.sym 99371 $false
.sym 99446 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 99447 inst_dout_scldata.tx_data_tmp_2byte[5]
.sym 99448 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 99449 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10298_Y[5]_new_
.sym 99458 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 99459 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 99460 $false
.sym 99461 $false
.sym 99470 $abc$45565$new_n1956_
.sym 99471 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 99472 inst_dout_scldata.tx_data_tmp_2byte[5]
.sym 99473 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$18752[3]_new_inv_
.sym 99482 inst_dout_scldata.tx_data_tmp_2byte[5]
.sym 99483 inst_dout_scldata.tx_data_tmp_2byte[13]
.sym 99484 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 99485 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 99488 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$39125[1]
.sym 99489 $false
.sym 99490 $false
.sym 99491 $false
.sym 99492 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40199
.sym 99493 SCLK$2$2
.sym 99494 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 99569 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 99570 ld_counter[12]
.sym 99571 $abc$45565$new_n3265_
.sym 99572 $abc$45565$new_n1956_
.sym 99575 inst_dout_scldata.tx_data_tmp_2byte[12]
.sym 99576 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 99577 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 99578 $abc$45565$new_n3251_
.sym 99587 inst_dout_scldata.tx_data_tmp_2byte[15]
.sym 99588 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 99589 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 99590 $abc$45565$new_n3251_
.sym 99599 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 99600 inst_dout_scldata.tx_data_tmp_2byte[12]
.sym 99601 $abc$45565$new_n3264_
.sym 99602 $abc$45565$new_n3249_
.sym 99611 inst_dout_scldata.tx_data_tmp_2byte[12]
.sym 99612 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 99613 $abc$45565$new_n3263_
.sym 99614 $abc$45565$new_n3266_
.sym 99615 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 99616 SCLK$2$2
.sym 99617 $false
.sym 99692 $abc$45565$new_n1956_
.sym 99693 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 99694 inst_dout_scldata.tx_data_tmp_2byte[4]
.sym 99695 $abc$45565$new_n3320_
.sym 99698 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 99699 inst_dout_scldata.tx_data_tmp_2byte[4]
.sym 99700 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 99701 $abc$45565$new_n3321_
.sym 99704 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 99705 inst_dout_scldata.tx_data_tmp_2byte[4]
.sym 99706 $false
.sym 99707 $false
.sym 99710 $abc$45565$new_n3289_
.sym 99711 inst_dout_scldata.tx_data_tmp_2byte[12]
.sym 99712 inst_dout_scldata.tx_data_tmp_2byte[4]
.sym 99713 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 99716 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 99717 inst_dout_scldata.tx_data_tmp_2byte[12]
.sym 99718 $abc$45565$new_n3322_
.sym 99719 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 99728 $abc$45565$new_n3296_
.sym 99729 $abc$45565$new_n3318_
.sym 99730 $abc$45565$new_n3323_
.sym 99731 $abc$45565$new_n3319_
.sym 99738 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 99739 SCLK$2$2
.sym 99740 $false
.sym 99980 $abc$45565$inst_dout_eventdata.is_transmitting_new_inv_
.sym 99981 transmit_timing_event
.sym 99982 $false
.sym 99983 $false
.sym 99988 dram_histogram.q2[7]
.sym 99990 dram_histogram.q2[6]
.sym 99992 dram_histogram.q2[5]
.sym 99994 dram_histogram.q2[4]
.sym 100079 inst_dout_histdata.tx_data_tmp_2byte[4]
.sym 100080 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.sym 100081 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 100082 $false
.sym 100085 $abc$45565$new_n2958_
.sym 100086 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 100087 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 100088 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 100091 $abc$45565$new_n2905_
.sym 100092 $abc$45565$new_n2960_
.sym 100093 inst_dout_histdata.tx_data_tmp_2byte[4]
.sym 100094 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3695.$and$/usr/local/bin/../share/yosys/techmap.v:434$10299_Y[4]_new_
.sym 100097 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 100098 inst_dout_histdata.tx_data_tmp_2byte[4]
.sym 100099 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 100100 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 100103 $abc$45565$new_n2956_
.sym 100104 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 100105 $abc$45565$new_n2959_
.sym 100106 $false
.sym 100107 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.sym 100108 SCLK$2$2
.sym 100109 $false
.sym 100111 dram_histogram.q2[3]
.sym 100113 dram_histogram.q2[2]
.sym 100115 dram_histogram.q2[1]
.sym 100117 dram_histogram.q2[0]
.sym 100184 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 100185 RSTn_i$2
.sym 100186 $false
.sym 100187 $false
.sym 100202 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 100203 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 100204 $false
.sym 100205 $false
.sym 100208 $abc$45565$new_n2937_
.sym 100209 $abc$45565$new_n2938_
.sym 100210 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 100211 $false
.sym 100226 $abc$45565$new_n2939_
.sym 100227 dram_histogram.q2[7]
.sym 100228 $abc$45565$new_n2936_
.sym 100229 inst_dout_histdata.tx_data_tmp_2byte[15]
.sym 100234 dram_histogram.q2[15]
.sym 100236 dram_histogram.q2[14]
.sym 100238 dram_histogram.q2[13]
.sym 100240 dram_histogram.q2[12]
.sym 100307 $abc$45565$new_n2905_
.sym 100308 inst_dout_histdata.tx_data_tmp_2byte[15]
.sym 100309 $false
.sym 100310 $false
.sym 100313 inst_dout_histdata.tx_data_tmp_2byte[8]
.sym 100314 $abc$45565$new_n2913_
.sym 100315 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 100316 $false
.sym 100319 $abc$45565$techmap\inst_dout_histdata.$procmux$3668_CMP_new_
.sym 100320 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 100321 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 100322 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4470_new_
.sym 100325 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 100326 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 100327 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 100328 $false
.sym 100331 $abc$45565$new_n2906_
.sym 100332 dram_histogram.q2[15]
.sym 100333 $abc$45565$new_n2904_
.sym 100334 $abc$45565$new_n2908_
.sym 100337 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 100338 $abc$45565$new_n2908_
.sym 100339 RSTn_i$2
.sym 100340 $false
.sym 100343 $abc$45565$new_n2920_
.sym 100344 dram_histogram.q2[8]
.sym 100345 $abc$45565$new_n2933_
.sym 100346 $false
.sym 100349 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.sym 100350 inst_dout_histdata.tx_data_tmp_2byte[15]
.sym 100351 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 100352 $abc$45565$new_n2903_
.sym 100353 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.sym 100354 SCLK$2$2
.sym 100355 $false
.sym 100357 dram_histogram.q2[11]
.sym 100359 dram_histogram.q2[10]
.sym 100361 dram_histogram.q2[9]
.sym 100363 dram_histogram.q2[8]
.sym 100392 $true
.sym 100429 inst_dout_histdata.raddr[0]$2
.sym 100430 $false
.sym 100431 inst_dout_histdata.raddr[0]
.sym 100432 $false
.sym 100433 $false
.sym 100435 $auto$alumacc.cc:474:replace_alu$4801.C[2]
.sym 100437 $false
.sym 100438 inst_dout_histdata.raddr[1]
.sym 100441 $auto$alumacc.cc:474:replace_alu$4801.C[3]
.sym 100442 $false
.sym 100443 $false
.sym 100444 inst_dout_histdata.raddr[2]
.sym 100445 $auto$alumacc.cc:474:replace_alu$4801.C[2]
.sym 100447 $auto$alumacc.cc:474:replace_alu$4801.C[4]
.sym 100448 $false
.sym 100449 $false
.sym 100450 inst_dout_histdata.raddr[3]
.sym 100451 $auto$alumacc.cc:474:replace_alu$4801.C[3]
.sym 100453 $auto$alumacc.cc:474:replace_alu$4801.C[5]
.sym 100454 $false
.sym 100455 $false
.sym 100456 inst_dout_histdata.raddr[4]
.sym 100457 $auto$alumacc.cc:474:replace_alu$4801.C[4]
.sym 100459 $auto$alumacc.cc:474:replace_alu$4801.C[6]
.sym 100460 $false
.sym 100461 $false
.sym 100462 inst_dout_histdata.raddr[5]
.sym 100463 $auto$alumacc.cc:474:replace_alu$4801.C[5]
.sym 100465 $auto$alumacc.cc:474:replace_alu$4801.C[7]
.sym 100466 $false
.sym 100467 $false
.sym 100468 inst_dout_histdata.raddr[6]
.sym 100469 $auto$alumacc.cc:474:replace_alu$4801.C[6]
.sym 100471 $auto$alumacc.cc:474:replace_alu$4801.C[8]
.sym 100472 $false
.sym 100473 $false
.sym 100474 inst_dout_histdata.raddr[7]
.sym 100475 $auto$alumacc.cc:474:replace_alu$4801.C[7]
.sym 100480 dram_histogram.q1[7]
.sym 100482 dram_histogram.q1[6]
.sym 100484 dram_histogram.q1[5]
.sym 100486 dram_histogram.q1[4]
.sym 100553 $false
.sym 100554 $false
.sym 100555 inst_dout_histdata.raddr[8]
.sym 100556 $auto$alumacc.cc:474:replace_alu$4801.C[8]
.sym 100577 $abc$45565$new_n1947_
.sym 100578 inst_dout_histdata.raddr[6]
.sym 100579 $abc$45565$new_n1946_
.sym 100580 $abc$45565$auto$wreduce.cc:455:run$4504[6]
.sym 100583 $abc$45565$new_n1947_
.sym 100584 inst_dout_histdata.raddr[2]
.sym 100585 $abc$45565$new_n1946_
.sym 100586 $abc$45565$auto$wreduce.cc:455:run$4504[2]
.sym 100589 $abc$45565$new_n1947_
.sym 100590 inst_dout_histdata.raddr[8]
.sym 100591 $abc$45565$new_n1946_
.sym 100592 $abc$45565$auto$wreduce.cc:455:run$4504[8]
.sym 100599 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$23302
.sym 100600 SCLK$2$2
.sym 100601 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 100603 dram_histogram.q1[3]
.sym 100605 dram_histogram.q1[2]
.sym 100607 dram_histogram.q1[1]
.sym 100609 dram_histogram.q1[0]
.sym 100676 count[2]
.sym 100677 $false
.sym 100678 $false
.sym 100679 $false
.sym 100694 count[4]
.sym 100695 $false
.sym 100696 $false
.sym 100697 $false
.sym 100722 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176
.sym 100723 SCLK$2$2
.sym 100724 $false
.sym 100726 dram_histogram.q1[15]
.sym 100728 dram_histogram.q1[14]
.sym 100730 dram_histogram.q1[13]
.sym 100732 dram_histogram.q1[12]
.sym 100823 count[1]
.sym 100824 count[0]
.sym 100825 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 100826 $false
.sym 100829 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[2]
.sym 100830 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 100831 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 100832 dram_histogram.q1[2]
.sym 100835 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 100836 dram_histogram.q1[1]
.sym 100837 $abc$45565$procmux$3199.B_AND_S[1]_new_
.sym 100838 $false
.sym 100845 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872
.sym 100846 SCLK$2$2
.sym 100847 $false
.sym 100849 dram_histogram.q1[11]
.sym 100851 dram_histogram.q1[10]
.sym 100853 dram_histogram.q1[9]
.sym 100855 dram_histogram.q1[8]
.sym 100958 $false
.sym 100959 $false
.sym 100960 count[0]
.sym 100961 $false
.sym 101063 trig_hist
.sym 101064 $false
.sym 101065 $false
.sym 101066 $false
.sym 101091 $true
.sym 101092 SCLK$2$2
.sym 101093 $false
.sym 101265 RS232_TX_o$2
.sym 101537 trigtime[26]
.sym 101633 inst_dout_scldata.ti_packet_sending[0]
.sym 101634 inst_dout_scldata.ti_packet_sending[30]
.sym 101639 inst_dout_scldata.ti_packet_sending[8]
.sym 101640 inst_dout_scldata.ti_packet_sending[26]
.sym 101736 $abc$45565$new_n2226_
.sym 101738 $abc$45565$new_n3117_
.sym 101739 $abc$45565$new_n3109_
.sym 101740 inst_dout_scldata.tx_data_tmp_4byte[26]
.sym 101838 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_
.sym 101839 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_
.sym 101840 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_
.sym 101841 $abc$45565$new_n3240_
.sym 101842 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_
.sym 101843 inst_dout_scldata.tx_data_tmp_4byte[8]
.sym 101844 inst_dout_scldata.tx_data_tmp_4byte[0]
.sym 101939 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_
.sym 101942 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_
.sym 101943 $abc$45565$new_n2825_
.sym 101944 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_
.sym 101945 $abc$45565$new_n3200_
.sym 101946 inst_dout_histdata.tx_data_tmp_4byte[15]
.sym 102041 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_
.sym 102042 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_
.sym 102043 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_
.sym 102045 $abc$45565$new_n2835_
.sym 102046 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_
.sym 102047 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_
.sym 102048 inst_dout_histdata.tx_data_tmp_4byte[13]
.sym 102145 inst_dout_scldata.ti_packet_sending[23]
.sym 102245 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_
.sym 102247 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_
.sym 102249 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_
.sym 102251 $abc$45565$new_n2865_
.sym 102252 inst_dout_histdata.tx_data_tmp_4byte[7]
.sym 102350 trigtime[13]
.sym 102354 trigtime[7]
.sym 102453 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_
.sym 102456 inst_dout_histdata.tx_data_tmp_4byte[2]
.sym 102551 inst_dout_histdata.ti_packet_sending[7]
.sym 102558 inst_dout_histdata.ti_packet_sending[21]
.sym 102655 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0]
.sym 102660 inst_dout_eventdata.ti_packet_sending[1]
.sym 102755 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 102756 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[12]
.sym 102760 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[0]_new_
.sym 102959 $abc$45565$new_n3354_
.sym 102960 $abc$45565$new_n3353_
.sym 102961 $abc$45565$new_n3351_
.sym 102962 $abc$45565$new_n3355_
.sym 102963 $abc$45565$new_n3352_
.sym 102964 $abc$45565$new_n3273_
.sym 102965 inst_dout_scldata.tx_data_tmp_2byte[0]
.sym 102966 inst_dout_scldata.tx_data_tmp_2byte[10]
.sym 103061 $abc$45565$new_n3994_
.sym 103062 $abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[5]_new_
.sym 103063 $abc$45565$new_n3993_
.sym 103065 $abc$45565$new_n3261_
.sym 103066 $abc$45565$new_n3258_
.sym 103067 inst_dout_scldata.tx_data_tmp_2byte[13]
.sym 103068 inst_dout_scldata.tx_data_tmp_2byte[5]
.sym 103163 $abc$45565$new_n3251_
.sym 103164 $abc$45565$new_n3286_
.sym 103165 $abc$45565$new_n3243_
.sym 103166 $abc$45565$new_n3283_
.sym 103169 inst_dout_scldata.tx_data_tmp_2byte[8]
.sym 103170 inst_dout_scldata.tx_data_tmp_2byte[15]
.sym 103265 transmit_trig_event
.sym 103368 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3886.$and$/usr/local/bin/../share/yosys/techmap.v:434$9561_Y[5]_new_
.sym 103473 transmit_timing_event
.sym 103476 transmit_trig2_event
.sym 103673 $abc$45565$new_n2957_
.sym 103674 $abc$45565$new_n2956_
.sym 103677 inst_dout_histdata.running
.sym 103681 $undef
.sym 103682 $undef
.sym 103683 $undef
.sym 103684 $undef
.sym 103685 $undef
.sym 103686 $undef
.sym 103687 $undef
.sym 103688 $undef
.sym 103689 inst_dout_histdata.raddr[0]
.sym 103690 inst_dout_histdata.raddr[1]
.sym 103691 $false
.sym 103692 inst_dout_histdata.raddr[2]
.sym 103693 inst_dout_histdata.raddr[3]
.sym 103694 inst_dout_histdata.raddr[4]
.sym 103695 inst_dout_histdata.raddr[5]
.sym 103696 inst_dout_histdata.raddr[6]
.sym 103697 inst_dout_histdata.raddr[7]
.sym 103698 inst_dout_histdata.raddr[8]
.sym 103699 $false
.sym 103700 SCLK$2$2
.sym 103701 $true
.sym 103702 $true$2
.sym 103703 hist_count_addone[5]
.sym 103704 $undef
.sym 103705 hist_count_addone[6]
.sym 103706 $undef
.sym 103707 hist_count_addone[7]
.sym 103708 $undef
.sym 103709 hist_count_addone[4]
.sym 103710 $undef
.sym 103775 $abc$45565$new_n3973_
.sym 103776 $abc$45565$new_n2927_
.sym 103777 $abc$45565$new_n2921_
.sym 103779 $abc$45565$new_n3974_
.sym 103780 inst_dout_histdata.tx_data_tmp_2byte[10]
.sym 103781 inst_dout_histdata.tx_data_tmp_2byte[9]
.sym 103782 inst_dout_histdata.tx_data_tmp_2byte[12]
.sym 103783 $undef
.sym 103784 $undef
.sym 103785 $undef
.sym 103786 $undef
.sym 103787 $undef
.sym 103788 $undef
.sym 103789 $undef
.sym 103790 $undef
.sym 103791 hist_address[0]
.sym 103792 hist_address[1]
.sym 103793 $false
.sym 103794 hist_address[2]
.sym 103795 hist_address[3]
.sym 103796 hist_address[4]
.sym 103797 hist_address[5]
.sym 103798 hist_address[6]
.sym 103799 hist_address[7]
.sym 103800 hist_address[8]
.sym 103801 $false
.sym 103802 SCLK$2$2
.sym 103803 write_hist
.sym 103804 hist_count_addone[0]
.sym 103805 $undef
.sym 103806 hist_count_addone[1]
.sym 103807 $undef
.sym 103808 hist_count_addone[2]
.sym 103809 $undef
.sym 103810 hist_count_addone[3]
.sym 103811 $undef
.sym 103812 $true$2
.sym 103885 $undef
.sym 103886 $undef
.sym 103887 $undef
.sym 103888 $undef
.sym 103889 $undef
.sym 103890 $undef
.sym 103891 $undef
.sym 103892 $undef
.sym 103893 inst_dout_histdata.raddr[0]
.sym 103894 inst_dout_histdata.raddr[1]
.sym 103895 $false
.sym 103896 inst_dout_histdata.raddr[2]
.sym 103897 inst_dout_histdata.raddr[3]
.sym 103898 inst_dout_histdata.raddr[4]
.sym 103899 inst_dout_histdata.raddr[5]
.sym 103900 inst_dout_histdata.raddr[6]
.sym 103901 inst_dout_histdata.raddr[7]
.sym 103902 inst_dout_histdata.raddr[8]
.sym 103903 $false
.sym 103904 SCLK$2$2
.sym 103905 $true
.sym 103906 $true$2
.sym 103907 hist_count_addone[13]
.sym 103908 $undef
.sym 103909 hist_count_addone[14]
.sym 103910 $undef
.sym 103911 hist_count_addone[15]
.sym 103912 $undef
.sym 103913 hist_count_addone[12]
.sym 103914 $undef
.sym 103987 $undef
.sym 103988 $undef
.sym 103989 $undef
.sym 103990 $undef
.sym 103991 $undef
.sym 103992 $undef
.sym 103993 $undef
.sym 103994 $undef
.sym 103995 hist_address[0]
.sym 103996 hist_address[1]
.sym 103997 $false
.sym 103998 hist_address[2]
.sym 103999 hist_address[3]
.sym 104000 hist_address[4]
.sym 104001 hist_address[5]
.sym 104002 hist_address[6]
.sym 104003 hist_address[7]
.sym 104004 hist_address[8]
.sym 104005 $false
.sym 104006 SCLK$2$2
.sym 104007 write_hist
.sym 104008 hist_count_addone[8]
.sym 104009 $undef
.sym 104010 hist_count_addone[9]
.sym 104011 $undef
.sym 104012 hist_count_addone[10]
.sym 104013 $undef
.sym 104014 hist_count_addone[11]
.sym 104015 $undef
.sym 104016 $true$2
.sym 104081 hist_count_addone[6]
.sym 104082 hist_count_addone[5]
.sym 104083 hist_count_addone[0]
.sym 104084 hist_count_addone[3]
.sym 104085 hist_count_addone[7]
.sym 104086 hist_count_addone[1]
.sym 104089 $undef
.sym 104090 $undef
.sym 104091 $undef
.sym 104092 $undef
.sym 104093 $undef
.sym 104094 $undef
.sym 104095 $undef
.sym 104096 $undef
.sym 104097 hist_address[0]
.sym 104098 hist_address[1]
.sym 104099 $false
.sym 104100 hist_address[2]
.sym 104101 hist_address[3]
.sym 104102 hist_address[4]
.sym 104103 hist_address[5]
.sym 104104 hist_address[6]
.sym 104105 hist_address[7]
.sym 104106 hist_address[8]
.sym 104107 $false
.sym 104108 SCLK$2$2
.sym 104109 $true
.sym 104110 $true$2
.sym 104111 hist_count_addone[5]
.sym 104112 $undef
.sym 104113 hist_count_addone[6]
.sym 104114 $undef
.sym 104115 hist_count_addone[7]
.sym 104116 $undef
.sym 104117 hist_count_addone[4]
.sym 104118 $undef
.sym 104183 hist_count_addone[14]
.sym 104184 hist_count_addone[10]
.sym 104185 hist_count_addone[9]
.sym 104186 hist_count_addone[12]
.sym 104187 hist_count_addone[13]
.sym 104188 hist_count_addone[11]
.sym 104189 hist_count_addone[15]
.sym 104190 hist_count_addone[8]
.sym 104191 $undef
.sym 104192 $undef
.sym 104193 $undef
.sym 104194 $undef
.sym 104195 $undef
.sym 104196 $undef
.sym 104197 $undef
.sym 104198 $undef
.sym 104199 hist_address[0]
.sym 104200 hist_address[1]
.sym 104201 $false
.sym 104202 hist_address[2]
.sym 104203 hist_address[3]
.sym 104204 hist_address[4]
.sym 104205 hist_address[5]
.sym 104206 hist_address[6]
.sym 104207 hist_address[7]
.sym 104208 hist_address[8]
.sym 104209 $false
.sym 104210 SCLK$2$2
.sym 104211 write_hist
.sym 104212 hist_count_addone[0]
.sym 104213 $undef
.sym 104214 hist_count_addone[1]
.sym 104215 $undef
.sym 104216 hist_count_addone[2]
.sym 104217 $undef
.sym 104218 hist_count_addone[3]
.sym 104219 $undef
.sym 104220 $true$2
.sym 104285 count[12]
.sym 104286 count[13]
.sym 104287 count[10]
.sym 104288 count[14]
.sym 104289 count[0]
.sym 104290 count[9]
.sym 104291 count[11]
.sym 104293 $undef
.sym 104294 $undef
.sym 104295 $undef
.sym 104296 $undef
.sym 104297 $undef
.sym 104298 $undef
.sym 104299 $undef
.sym 104300 $undef
.sym 104301 hist_address[0]
.sym 104302 hist_address[1]
.sym 104303 $false
.sym 104304 hist_address[2]
.sym 104305 hist_address[3]
.sym 104306 hist_address[4]
.sym 104307 hist_address[5]
.sym 104308 hist_address[6]
.sym 104309 hist_address[7]
.sym 104310 hist_address[8]
.sym 104311 $false
.sym 104312 SCLK$2$2
.sym 104313 $true
.sym 104314 $true$2
.sym 104315 hist_count_addone[13]
.sym 104316 $undef
.sym 104317 hist_count_addone[14]
.sym 104318 $undef
.sym 104319 hist_count_addone[15]
.sym 104320 $undef
.sym 104321 hist_count_addone[12]
.sym 104322 $undef
.sym 104392 trig_hist_pulse
.sym 104395 $undef
.sym 104396 $undef
.sym 104397 $undef
.sym 104398 $undef
.sym 104399 $undef
.sym 104400 $undef
.sym 104401 $undef
.sym 104402 $undef
.sym 104403 hist_address[0]
.sym 104404 hist_address[1]
.sym 104405 $false
.sym 104406 hist_address[2]
.sym 104407 hist_address[3]
.sym 104408 hist_address[4]
.sym 104409 hist_address[5]
.sym 104410 hist_address[6]
.sym 104411 hist_address[7]
.sym 104412 hist_address[8]
.sym 104413 $false
.sym 104414 SCLK$2$2
.sym 104415 write_hist
.sym 104416 hist_count_addone[8]
.sym 104417 $undef
.sym 104418 hist_count_addone[9]
.sym 104419 $undef
.sym 104420 hist_count_addone[10]
.sym 104421 $undef
.sym 104422 hist_count_addone[11]
.sym 104423 $undef
.sym 104424 $true$2
.sym 104849 tx_cnt[0]
.sym 105009 inst_dout_histdata.ti_packet_sending[14]
.sym 105012 inst_dout_histdata.ti_packet_sending[5]
.sym 105013 inst_dout_histdata.ti_packet_sending[22]
.sym 105118 tx_cnt[26]
.sym 105119 $false
.sym 105120 $false
.sym 105121 $false
.sym 105128 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 105129 SCLK$2$2
.sym 105130 $false
.sym 105131 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_
.sym 105134 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_
.sym 105136 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_
.sym 105137 $abc$45565$new_n2875_
.sym 105138 inst_dout_histdata.tx_data_tmp_4byte[5]
.sym 105205 tx_cnt[0]
.sym 105206 $false
.sym 105207 $false
.sym 105208 $false
.sym 105211 tx_cnt[30]
.sym 105212 $false
.sym 105213 $false
.sym 105214 $false
.sym 105241 tx_cnt[8]
.sym 105242 $false
.sym 105243 $false
.sym 105244 $false
.sym 105247 tx_cnt[26]
.sym 105248 $false
.sym 105249 $false
.sym 105250 $false
.sym 105251 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 105252 SCLK$2$2
.sym 105253 $false
.sym 105256 inst_dout_eventdata.ti_packet_sending[30]
.sym 105257 inst_dout_eventdata.ti_packet_sending[0]
.sym 105258 inst_dout_eventdata.ti_packet_sending[26]
.sym 105261 inst_dout_eventdata.ti_packet_sending[23]
.sym 105334 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 105335 inst_dout_eventdata.ti_packet_sending[26]
.sym 105336 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 105337 trigtime[26]
.sym 105346 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 105347 inst_dout_scldata.ti_packet_sending[26]
.sym 105348 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 105349 trigtime[26]
.sym 105352 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 105353 inst_dout_scldata.ti_packet_sending[30]
.sym 105354 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 105355 trigtime[30]
.sym 105358 $abc$45565$new_n3117_
.sym 105359 $abc$45565$new_n1956_
.sym 105360 $abc$45565$new_n3105_
.sym 105361 inst_dout_scldata.tx_data_tmp_4byte[26]
.sym 105374 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 105375 SCLK$2$2
.sym 105376 $false
.sym 105380 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_
.sym 105383 trigtime[0]
.sym 105384 trigtime[22]
.sym 105457 inst_dout_scldata.tx_data_tmp_4byte[0]
.sym 105458 inst_dout_scldata.tx_data_tmp_4byte[8]
.sym 105459 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105460 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 105463 inst_dout_scldata.tx_data_tmp_4byte[8]
.sym 105464 inst_dout_scldata.ti_packet_sending[8]
.sym 105465 $abc$45565$new_n1956_
.sym 105466 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 105469 $abc$45565$new_n1956_
.sym 105470 trigtime[0]
.sym 105471 $abc$45565$new_n3240_
.sym 105472 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 105475 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 105476 inst_dout_scldata.tx_data_tmp_4byte[8]
.sym 105477 inst_dout_scldata.tx_data_tmp_4byte[0]
.sym 105478 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105481 inst_dout_scldata.tx_data_tmp_4byte[0]
.sym 105482 inst_dout_scldata.ti_packet_sending[0]
.sym 105483 $abc$45565$new_n1956_
.sym 105484 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 105487 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_
.sym 105488 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_
.sym 105489 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_
.sym 105490 $false
.sym 105493 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_
.sym 105494 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_
.sym 105495 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_
.sym 105496 $false
.sym 105497 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 105498 SCLK$2$2
.sym 105499 $false
.sym 105502 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_
.sym 105503 $abc$45565$new_n3155_
.sym 105504 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_
.sym 105505 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_
.sym 105506 inst_dout_scldata.tx_data_tmp_4byte[25]
.sym 105507 inst_dout_scldata.tx_data_tmp_4byte[17]
.sym 105574 $abc$45565$new_n1956_
.sym 105575 trigtime[8]
.sym 105576 $abc$45565$new_n3200_
.sym 105577 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 105592 inst_dout_scldata.tx_data_tmp_4byte[8]
.sym 105593 inst_dout_scldata.tx_data_tmp_4byte[16]
.sym 105594 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105595 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 105598 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 105599 inst_dout_histdata.tx_data_tmp_4byte[23]
.sym 105600 inst_dout_histdata.tx_data_tmp_4byte[15]
.sym 105601 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105604 inst_dout_histdata.tx_data_tmp_4byte[15]
.sym 105605 inst_dout_histdata.tx_data_tmp_4byte[23]
.sym 105606 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105607 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 105610 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 105611 inst_dout_scldata.tx_data_tmp_4byte[16]
.sym 105612 inst_dout_scldata.tx_data_tmp_4byte[8]
.sym 105613 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105616 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[15]_new_
.sym 105617 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[15]_new_
.sym 105618 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[15]_new_
.sym 105619 $false
.sym 105620 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 105621 SCLK$2$2
.sym 105622 $false
.sym 105623 inst_dout_histdata.ti_packet_sending[8]
.sym 105625 inst_dout_histdata.ti_packet_sending[13]
.sym 105697 inst_dout_scldata.tx_data_tmp_4byte[13]
.sym 105698 inst_dout_scldata.ti_packet_sending[13]
.sym 105699 $abc$45565$new_n1956_
.sym 105700 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 105703 inst_dout_histdata.tx_data_tmp_4byte[13]
.sym 105704 inst_dout_histdata.tx_data_tmp_4byte[21]
.sym 105705 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105706 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 105709 inst_dout_scldata.tx_data_tmp_4byte[5]
.sym 105710 inst_dout_scldata.tx_data_tmp_4byte[13]
.sym 105711 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105712 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 105721 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 105722 inst_dout_histdata.tx_data_tmp_4byte[21]
.sym 105723 inst_dout_histdata.tx_data_tmp_4byte[13]
.sym 105724 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105727 $abc$45565$new_n2681_
.sym 105728 trigtime[13]
.sym 105729 $abc$45565$new_n2835_
.sym 105730 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 105733 inst_dout_histdata.tx_data_tmp_4byte[13]
.sym 105734 inst_dout_histdata.ti_packet_sending[13]
.sym 105735 $abc$45565$new_n2681_
.sym 105736 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 105739 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[13]_new_
.sym 105740 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[13]_new_
.sym 105741 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[13]_new_
.sym 105742 $false
.sym 105743 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 105744 SCLK$2$2
.sym 105745 $false
.sym 105746 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_
.sym 105748 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_
.sym 105749 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_
.sym 105751 $abc$45565$new_n2860_
.sym 105752 inst_dout_histdata.tx_data_tmp_4byte[8]
.sym 105832 tx_cnt[23]
.sym 105833 $false
.sym 105834 $false
.sym 105835 $false
.sym 105866 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 105867 SCLK$2$2
.sym 105868 $false
.sym 105869 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_
.sym 105870 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_
.sym 105871 $abc$45565$new_n3195_
.sym 105874 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_
.sym 105875 inst_dout_scldata.tx_data_tmp_4byte[9]
.sym 105943 $abc$45565$new_n2681_
.sym 105944 trigtime[7]
.sym 105945 $abc$45565$new_n2865_
.sym 105946 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 105955 inst_dout_eventdata.tx_data_tmp_4byte[9]
.sym 105956 inst_dout_eventdata.ti_packet_sending[9]
.sym 105957 $abc$45565$new_n2068_
.sym 105958 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 105967 inst_dout_histdata.tx_data_tmp_4byte[7]
.sym 105968 inst_dout_histdata.tx_data_tmp_4byte[15]
.sym 105969 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105970 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 105979 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 105980 inst_dout_histdata.tx_data_tmp_4byte[15]
.sym 105981 inst_dout_histdata.tx_data_tmp_4byte[7]
.sym 105982 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 105985 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[7]_new_
.sym 105986 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[7]_new_
.sym 105987 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[7]_new_
.sym 105988 $false
.sym 105989 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 105990 SCLK$2$2
.sym 105991 $false
.sym 106084 tx_cnt[13]
.sym 106085 $false
.sym 106086 $false
.sym 106087 $false
.sym 106108 tx_cnt[7]
.sym 106109 $false
.sym 106110 $false
.sym 106111 $false
.sym 106112 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 106113 SCLK$2$2
.sym 106114 $false
.sym 106213 inst_dout_histdata.tx_data_tmp_4byte[7]
.sym 106214 inst_dout_histdata.ti_packet_sending[7]
.sym 106215 $abc$45565$new_n2681_
.sym 106216 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 106231 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[2]_new_
.sym 106232 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[2]_new_
.sym 106233 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[2]_new_
.sym 106234 $false
.sym 106235 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 106236 SCLK$2$2
.sym 106237 $false
.sym 106238 $abc$45565$auto$alumacc.cc:491:replace_alu$4636[15]
.sym 106241 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[8]
.sym 106243 inst_dout_scldata.ti_packet_sending[13]
.sym 106312 tx_cnt[7]
.sym 106313 $false
.sym 106314 $false
.sym 106315 $false
.sym 106354 tx_cnt[21]
.sym 106355 $false
.sym 106356 $false
.sym 106357 $false
.sym 106358 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 106359 SCLK$2$2
.sym 106360 $false
.sym 106361 $abc$45565$new_n3463_
.sym 106362 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855
.sym 106363 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38075
.sym 106364 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 106368 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[2]
.sym 106447 peak_hist[0]
.sym 106448 $false
.sym 106449 $false
.sym 106450 $false
.sym 106477 tx_cnt[1]
.sym 106478 $false
.sym 106479 $false
.sym 106480 $false
.sym 106481 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 106482 SCLK$2$2
.sym 106483 $false
.sym 106484 $abc$45565$new_n3357_
.sym 106485 $abc$45565$new_n3324_
.sym 106486 $abc$45565$new_n3332_
.sym 106487 $abc$45565$new_n3295_
.sym 106488 $abc$45565$new_n3304_
.sym 106489 $abc$45565$new_n3340_
.sym 106490 $abc$45565$new_n3314_
.sym 106491 ud_counter[1]
.sym 106558 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 106559 RSTn_i$2
.sym 106560 $false
.sym 106561 $false
.sym 106564 peak_hist[12]
.sym 106565 $false
.sym 106566 $false
.sym 106567 $false
.sym 106588 inst_dout_scldata.tx_data_tmp_4byte[0]
.sym 106589 inst_dout_scldata.tx_data_tmp_2byte[0]
.sym 106590 $abc$45565$new_n1956_
.sym 106591 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 106608 $abc$45565$new_n3270_
.sym 106609 $abc$45565$new_n3347_
.sym 106611 $abc$45565$new_n3285_
.sym 106612 $abc$45565$new_n3255_
.sym 106613 $abc$45565$new_n3346_
.sym 106614 $abc$45565$new_n3265_
.sym 106731 $abc$45565$new_n3356_
.sym 106732 $abc$45565$new_n3281_
.sym 106733 $abc$45565$new_n3278_
.sym 106734 $abc$45565$new_n3339_
.sym 106737 inst_dout_scldata.tx_data_tmp_2byte[9]
.sym 106804 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 106805 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10396_Y[0]_new_
.sym 106806 inst_dout_scldata.tx_data_tmp_2byte[0]
.sym 106807 $abc$45565$new_n3355_
.sym 106810 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 106811 inst_dout_scldata.tx_data_tmp_2byte[0]
.sym 106812 $false
.sym 106813 $false
.sym 106816 $abc$45565$new_n3289_
.sym 106817 $abc$45565$new_n3352_
.sym 106818 $abc$45565$new_n3353_
.sym 106819 $abc$45565$new_n3296_
.sym 106822 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 106823 inst_dout_scldata.tx_data_tmp_2byte[8]
.sym 106824 $abc$45565$new_n3353_
.sym 106825 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 106828 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 106829 inst_dout_scldata.tx_data_tmp_2byte[8]
.sym 106830 $false
.sym 106831 $false
.sym 106834 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 106835 inst_dout_scldata.tx_data_tmp_2byte[10]
.sym 106836 $abc$45565$new_n3274_
.sym 106837 $abc$45565$new_n3249_
.sym 106840 $abc$45565$new_n3351_
.sym 106841 $abc$45565$new_n3356_
.sym 106842 $abc$45565$new_n3251_
.sym 106843 $abc$45565$new_n3354_
.sym 106846 inst_dout_scldata.tx_data_tmp_2byte[10]
.sym 106847 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 106848 $abc$45565$new_n3273_
.sym 106849 $abc$45565$new_n3276_
.sym 106850 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 106851 SCLK$2$2
.sym 106852 $false
.sym 106853 $abc$45565$new_n3313_
.sym 106854 $abc$45565$new_n3294_
.sym 106855 $abc$45565$new_n3303_
.sym 106856 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37885
.sym 106857 $abc$45565$new_n3269_
.sym 106858 $abc$45565$new_n3331_
.sym 106859 $abc$45565$new_n3323_
.sym 106860 ld_counter[1]
.sym 106927 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 106928 $abc$45565$techmap\inst_dout_scldata.$logic_and$dout_eventdata.v:225$69_Y_new_
.sym 106929 $abc$45565$techmap\inst_dout_scldata.$procmux$3668_CMP_new_
.sym 106930 $abc$45565$new_n3993_
.sym 106933 inst_dout_scldata.tx_data_tmp_2byte[13]
.sym 106934 inst_dout_scldata.tx_data_tmp_2byte[5]
.sym 106935 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 106936 $false
.sym 106939 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 106940 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 106941 $abc$45565$auto$opt_reduce.cc:132:opt_mux$4472_new_
.sym 106942 $false
.sym 106951 inst_dout_scldata.tx_data_tmp_2byte[13]
.sym 106952 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 106953 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 106954 $abc$45565$new_n3251_
.sym 106957 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 106958 inst_dout_scldata.tx_data_tmp_2byte[13]
.sym 106959 $abc$45565$new_n3259_
.sym 106960 $abc$45565$new_n3249_
.sym 106963 inst_dout_scldata.tx_data_tmp_2byte[13]
.sym 106964 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 106965 $abc$45565$new_n3258_
.sym 106966 $abc$45565$new_n3261_
.sym 106969 $abc$45565$new_n3994_
.sym 106970 $abc$45565$techmap\inst_dout_scldata.$procmux$3727_Y[5]_new_
.sym 106971 $abc$45565$new_n3313_
.sym 106972 $abc$45565$new_n3310_
.sym 106973 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 106974 SCLK$2$2
.sym 106975 $false
.sym 106976 $abc$45565$new_n3254_
.sym 106977 $abc$45565$new_n3244_
.sym 106981 $abc$45565$new_n3284_
.sym 106983 ld_counter[0]
.sym 107050 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 107051 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24969[1]
.sym 107052 $false
.sym 107053 $false
.sym 107056 inst_dout_scldata.tx_data_tmp_2byte[8]
.sym 107057 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 107058 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 107059 $abc$45565$new_n3251_
.sym 107062 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 107063 inst_dout_scldata.tx_data_tmp_2byte[15]
.sym 107064 $abc$45565$new_n3244_
.sym 107065 $abc$45565$new_n3249_
.sym 107068 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 107069 inst_dout_scldata.tx_data_tmp_2byte[8]
.sym 107070 $abc$45565$new_n3284_
.sym 107071 $abc$45565$new_n3249_
.sym 107086 inst_dout_scldata.tx_data_tmp_2byte[8]
.sym 107087 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 107088 $abc$45565$new_n3283_
.sym 107089 $abc$45565$new_n3286_
.sym 107092 inst_dout_scldata.tx_data_tmp_2byte[15]
.sym 107093 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 107094 $abc$45565$new_n3243_
.sym 107095 $abc$45565$new_n3250_
.sym 107096 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 107097 SCLK$2$2
.sym 107098 $false
.sym 107105 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 107173 tx_cnt[1]
.sym 107174 $false
.sym 107175 $false
.sym 107176 $false
.sym 107219 RSTn_i$2
.sym 107220 SCLK$2$2
.sym 107221 $false
.sym 107225 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[0]
.sym 107229 SCLK_counter[0]
.sym 107302 inst_dout_histdata.tx_data_tmp_4byte[5]
.sym 107303 inst_dout_histdata.tx_data_tmp_2byte[5]
.sym 107304 $abc$45565$new_n2681_
.sym 107305 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 107443 transmit_trig2_event
.sym 107444 transmit_trig_event
.sym 107445 $false
.sym 107446 $false
.sym 107461 transmit_trig_event
.sym 107462 $false
.sym 107463 $false
.sym 107464 $false
.sym 107465 RSTn_i$2
.sym 107466 SCLK$2$2
.sym 107467 $false
.sym 107593 $auto$alumacc.cc:474:replace_alu$4774.C[2]
.sym 107594 $abc$45565$sub$readgrbalpha_top.v:415$2761_Y[3]
.sym 107595 $abc$45565$auto$simplemap.cc:168:logic_reduce$5250_new_inv_
.sym 107596 write_done
.sym 107597 hist_write_wait[1]
.sym 107598 hist_write_wait[3]
.sym 107665 $abc$45565$new_n2937_
.sym 107666 $abc$45565$new_n2958_
.sym 107667 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 107668 $false
.sym 107671 $abc$45565$new_n2939_
.sym 107672 dram_histogram.q2[4]
.sym 107673 $abc$45565$new_n2957_
.sym 107674 inst_dout_histdata.tx_data_tmp_2byte[12]
.sym 107689 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22239[1]
.sym 107690 $false
.sym 107691 $false
.sym 107692 $false
.sym 107711 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$22249
.sym 107712 SCLK$2$2
.sym 107713 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 107714 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35460
.sym 107715 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37171
.sym 107719 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37152
.sym 107721 write_hist
.sym 107788 $abc$45565$new_n2908_
.sym 107789 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 107790 inst_dout_histdata.tx_data_tmp_2byte[9]
.sym 107791 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 107794 inst_dout_histdata.tx_data_tmp_2byte[10]
.sym 107795 $abc$45565$new_n2913_
.sym 107796 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 107797 $false
.sym 107800 $abc$45565$new_n2913_
.sym 107801 inst_dout_histdata.tx_data_tmp_2byte[12]
.sym 107802 $false
.sym 107803 $false
.sym 107812 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$22251[1]_new_
.sym 107813 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 107814 $abc$45565$new_n3973_
.sym 107815 inst_dout_histdata.tx_data_tmp_2byte[9]
.sym 107818 $abc$45565$new_n2920_
.sym 107819 dram_histogram.q2[10]
.sym 107820 $abc$45565$new_n2927_
.sym 107821 $false
.sym 107824 $abc$45565$new_n2920_
.sym 107825 dram_histogram.q2[9]
.sym 107826 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 107827 $abc$45565$new_n3974_
.sym 107830 $abc$45565$new_n2920_
.sym 107831 dram_histogram.q2[12]
.sym 107832 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10399_Y[0]_new_
.sym 107833 $abc$45565$new_n2921_
.sym 107834 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21137
.sym 107835 SCLK$2$2
.sym 107836 $false
.sym 108083 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176
.sym 108085 count[3]
.sym 108086 count[6]
.sym 108087 count[4]
.sym 108088 count[7]
.sym 108090 count[5]
.sym 108157 count[6]
.sym 108158 $false
.sym 108159 $false
.sym 108160 $false
.sym 108163 count[5]
.sym 108164 $false
.sym 108165 $false
.sym 108166 $false
.sym 108169 count[0]
.sym 108170 $false
.sym 108171 $false
.sym 108172 $false
.sym 108175 count[3]
.sym 108176 $false
.sym 108177 $false
.sym 108178 $false
.sym 108181 count[7]
.sym 108182 $false
.sym 108183 $false
.sym 108184 $false
.sym 108187 count[1]
.sym 108188 $false
.sym 108189 $false
.sym 108190 $false
.sym 108203 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176
.sym 108204 SCLK$2$2
.sym 108205 $false
.sym 108208 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[2]
.sym 108209 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[3]
.sym 108210 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[4]
.sym 108211 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[5]
.sym 108212 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[6]
.sym 108213 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[7]
.sym 108280 count[14]
.sym 108281 $false
.sym 108282 $false
.sym 108283 $false
.sym 108286 count[10]
.sym 108287 $false
.sym 108288 $false
.sym 108289 $false
.sym 108292 count[9]
.sym 108293 $false
.sym 108294 $false
.sym 108295 $false
.sym 108298 count[12]
.sym 108299 $false
.sym 108300 $false
.sym 108301 $false
.sym 108304 count[13]
.sym 108305 $false
.sym 108306 $false
.sym 108307 $false
.sym 108310 count[11]
.sym 108311 $false
.sym 108312 $false
.sym 108313 $false
.sym 108316 count[15]
.sym 108317 $false
.sym 108318 $false
.sym 108319 $false
.sym 108322 count[8]
.sym 108323 $false
.sym 108324 $false
.sym 108325 $false
.sym 108326 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$36176
.sym 108327 SCLK$2$2
.sym 108328 $false
.sym 108329 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[8]
.sym 108330 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[9]
.sym 108331 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[10]
.sym 108332 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[11]
.sym 108333 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[12]
.sym 108334 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[13]
.sym 108335 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[14]
.sym 108336 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[15]
.sym 108403 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[12]
.sym 108404 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 108405 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 108406 dram_histogram.q1[12]
.sym 108409 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[13]
.sym 108410 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 108411 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 108412 dram_histogram.q1[13]
.sym 108415 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[10]
.sym 108416 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 108417 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 108418 dram_histogram.q1[10]
.sym 108421 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[14]
.sym 108422 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 108423 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 108424 dram_histogram.q1[14]
.sym 108427 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[0]
.sym 108428 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 108429 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 108430 dram_histogram.q1[0]
.sym 108433 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[9]
.sym 108434 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 108435 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 108436 dram_histogram.q1[9]
.sym 108439 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[11]
.sym 108440 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 108441 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 108442 dram_histogram.q1[11]
.sym 108449 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872
.sym 108450 SCLK$2$2
.sym 108451 $false
.sym 108556 trig_hist2
.sym 108557 trig_hist
.sym 108558 $false
.sym 108559 $false
.sym 108572 $true
.sym 108573 SCLK$2$2
.sym 108574 $false
.sym 109036 $false
.sym 109037 $false
.sym 109038 tx_cnt[0]
.sym 109039 $false
.sym 109082 $true
.sym 109083 SCLK$2$2
.sym 109084 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 109092 inst_dout_eventdata.ti_packet_sending[8]
.sym 109165 tx_cnt[14]
.sym 109166 $false
.sym 109167 $false
.sym 109168 $false
.sym 109183 tx_cnt[5]
.sym 109184 $false
.sym 109185 $false
.sym 109186 $false
.sym 109189 tx_cnt[22]
.sym 109190 $false
.sym 109191 $false
.sym 109192 $false
.sym 109205 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 109206 SCLK$2$2
.sym 109207 $false
.sym 109209 $abc$45565$new_n2830_
.sym 109210 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_
.sym 109213 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_
.sym 109214 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_
.sym 109215 inst_dout_histdata.tx_data_tmp_4byte[14]
.sym 109282 $abc$45565$new_n2681_
.sym 109283 trigtime[5]
.sym 109284 $abc$45565$new_n2875_
.sym 109285 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 109300 inst_dout_histdata.tx_data_tmp_4byte[5]
.sym 109301 inst_dout_histdata.tx_data_tmp_4byte[13]
.sym 109302 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 109303 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 109312 inst_dout_histdata.tx_data_tmp_4byte[5]
.sym 109313 inst_dout_histdata.ti_packet_sending[5]
.sym 109314 $abc$45565$new_n2681_
.sym 109315 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 109318 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 109319 inst_dout_histdata.tx_data_tmp_4byte[13]
.sym 109320 inst_dout_histdata.tx_data_tmp_4byte[5]
.sym 109321 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 109324 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[5]_new_
.sym 109325 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[5]_new_
.sym 109326 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[5]_new_
.sym 109327 $false
.sym 109328 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 109329 SCLK$2$2
.sym 109330 $false
.sym 109331 $abc$45565$new_n2218_
.sym 109332 $abc$45565$new_n3119_
.sym 109336 inst_dout_scldata.ti_packet_sending[9]
.sym 109338 inst_dout_scldata.ti_packet_sending[25]
.sym 109417 tx_cnt[30]
.sym 109418 $false
.sym 109419 $false
.sym 109420 $false
.sym 109423 tx_cnt[0]
.sym 109424 $false
.sym 109425 $false
.sym 109426 $false
.sym 109429 tx_cnt[26]
.sym 109430 $false
.sym 109431 $false
.sym 109432 $false
.sym 109447 tx_cnt[23]
.sym 109448 $false
.sym 109449 $false
.sym 109450 $false
.sym 109451 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 109452 SCLK$2$2
.sym 109453 $false
.sym 109454 $abc$45565$new_n2349_
.sym 109455 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_
.sym 109457 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_
.sym 109458 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_
.sym 109459 inst_dout_eventdata.tx_data_tmp_4byte[8]
.sym 109460 inst_dout_eventdata.tx_data_tmp_4byte[30]
.sym 109461 inst_dout_eventdata.tx_data_tmp_4byte[0]
.sym 109546 inst_dout_eventdata.tx_data_tmp_4byte[0]
.sym 109547 inst_dout_eventdata.ti_packet_sending[0]
.sym 109548 $abc$45565$new_n2068_
.sym 109549 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 109564 tx_cnt[0]
.sym 109565 $false
.sym 109566 $false
.sym 109567 $false
.sym 109570 tx_cnt[22]
.sym 109571 $false
.sym 109572 $false
.sym 109573 $false
.sym 109574 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 109575 SCLK$2$2
.sym 109576 $false
.sym 109578 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_
.sym 109579 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_
.sym 109581 $abc$45565$new_n2309_
.sym 109584 trigtime[8]
.sym 109663 inst_dout_scldata.tx_data_tmp_4byte[17]
.sym 109664 inst_dout_scldata.tx_data_tmp_4byte[25]
.sym 109665 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 109666 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 109669 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 109670 inst_dout_scldata.tx_data_tmp_4byte[25]
.sym 109671 inst_dout_scldata.tx_data_tmp_4byte[17]
.sym 109672 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 109675 inst_dout_scldata.tx_data_tmp_4byte[17]
.sym 109676 inst_dout_scldata.ti_packet_sending[17]
.sym 109677 $abc$45565$new_n1956_
.sym 109678 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 109681 $abc$45565$new_n1956_
.sym 109682 trigtime[17]
.sym 109683 $abc$45565$new_n3155_
.sym 109684 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 109687 $abc$45565$new_n3119_
.sym 109688 $abc$45565$new_n1956_
.sym 109689 $abc$45565$new_n3105_
.sym 109690 inst_dout_scldata.tx_data_tmp_4byte[25]
.sym 109693 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_
.sym 109694 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_
.sym 109695 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_
.sym 109696 $false
.sym 109697 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 109698 SCLK$2$2
.sym 109699 $false
.sym 109700 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_
.sym 109701 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_
.sym 109702 $abc$45565$new_n3121_
.sym 109704 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_
.sym 109705 $abc$45565$new_n2269_
.sym 109706 inst_dout_eventdata.tx_data_tmp_4byte[24]
.sym 109707 inst_dout_eventdata.tx_data_tmp_4byte[16]
.sym 109774 tx_cnt[8]
.sym 109775 $false
.sym 109776 $false
.sym 109777 $false
.sym 109786 tx_cnt[13]
.sym 109787 $false
.sym 109788 $false
.sym 109789 $false
.sym 109820 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 109821 SCLK$2$2
.sym 109822 $false
.sym 109824 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_
.sym 109826 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_
.sym 109827 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_
.sym 109828 $abc$45565$new_n2820_
.sym 109829 inst_dout_histdata.tx_data_tmp_4byte[24]
.sym 109830 inst_dout_histdata.tx_data_tmp_4byte[16]
.sym 109897 inst_dout_histdata.tx_data_tmp_4byte[8]
.sym 109898 inst_dout_histdata.ti_packet_sending[8]
.sym 109899 $abc$45565$new_n2681_
.sym 109900 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 109909 inst_dout_histdata.tx_data_tmp_4byte[8]
.sym 109910 inst_dout_histdata.tx_data_tmp_4byte[16]
.sym 109911 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 109912 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 109915 $abc$45565$new_n2681_
.sym 109916 trigtime[8]
.sym 109917 $abc$45565$new_n2860_
.sym 109918 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 109927 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 109928 inst_dout_histdata.tx_data_tmp_4byte[16]
.sym 109929 inst_dout_histdata.tx_data_tmp_4byte[8]
.sym 109930 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 109933 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_
.sym 109934 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_
.sym 109935 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_
.sym 109936 $false
.sym 109943 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 109944 SCLK$2$2
.sym 109945 $false
.sym 109950 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_
.sym 109951 inst_dout_histdata.ti_packet_sending[0]
.sym 110020 $abc$45565$new_n1956_
.sym 110021 trigtime[9]
.sym 110022 $abc$45565$new_n3195_
.sym 110023 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 110026 inst_dout_scldata.tx_data_tmp_4byte[9]
.sym 110027 inst_dout_scldata.ti_packet_sending[9]
.sym 110028 $abc$45565$new_n1956_
.sym 110029 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 110032 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 110033 inst_dout_scldata.tx_data_tmp_4byte[17]
.sym 110034 inst_dout_scldata.tx_data_tmp_4byte[9]
.sym 110035 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 110050 inst_dout_scldata.tx_data_tmp_4byte[9]
.sym 110051 inst_dout_scldata.tx_data_tmp_4byte[17]
.sym 110052 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 110053 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 110056 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_
.sym 110057 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_
.sym 110058 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_
.sym 110059 $false
.sym 110066 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24171
.sym 110067 SCLK$2$2
.sym 110068 $false
.sym 110105 $true
.sym 110142 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0]$2
.sym 110143 $false
.sym 110144 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0]
.sym 110145 $false
.sym 110146 $false
.sym 110148 $auto$alumacc.cc:474:replace_alu$4634.C[2]
.sym 110150 $true$2
.sym 110151 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[1]
.sym 110154 $auto$alumacc.cc:474:replace_alu$4634.C[3]
.sym 110156 $false
.sym 110157 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[2]
.sym 110160 $auto$alumacc.cc:474:replace_alu$4634.C[4]
.sym 110162 $true$2
.sym 110163 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[3]
.sym 110166 $auto$alumacc.cc:474:replace_alu$4634.C[5]
.sym 110168 $true$2
.sym 110169 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[4]
.sym 110172 $auto$alumacc.cc:474:replace_alu$4634.C[6]
.sym 110174 $true$2
.sym 110175 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[5]
.sym 110178 $auto$alumacc.cc:474:replace_alu$4634.C[7]
.sym 110180 $true$2
.sym 110181 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[6]
.sym 110184 $auto$alumacc.cc:474:replace_alu$4634.C[8]
.sym 110186 $true$2
.sym 110187 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[7]
.sym 110228 $auto$alumacc.cc:474:replace_alu$4634.C[8]
.sym 110265 $auto$alumacc.cc:474:replace_alu$4634.C[9]
.sym 110267 $true$2
.sym 110268 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[8]
.sym 110271 $auto$alumacc.cc:474:replace_alu$4634.C[10]
.sym 110273 $true$2
.sym 110274 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[9]
.sym 110277 $auto$alumacc.cc:474:replace_alu$4634.C[11]
.sym 110279 $true$2
.sym 110280 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[10]
.sym 110283 $auto$alumacc.cc:474:replace_alu$4634.C[12]
.sym 110285 $true$2
.sym 110286 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[11]
.sym 110289 $auto$alumacc.cc:474:replace_alu$4634.C[13]
.sym 110291 $false
.sym 110292 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[12]
.sym 110295 $auto$alumacc.cc:474:replace_alu$4634.C[14]
.sym 110297 $false
.sym 110298 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[13]
.sym 110301 $auto$alumacc.cc:474:replace_alu$4634.C[15]
.sym 110303 $false
.sym 110304 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[14]
.sym 110307 $abc$45565$auto$alumacc.cc:491:replace_alu$4636[15]$2
.sym 110309 $false
.sym 110310 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[15]
.sym 110315 $abc$45565$auto$alumacc.cc:491:replace_alu$4641[15]
.sym 110318 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_
.sym 110319 $abc$45565$new_n2900_
.sym 110321 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_
.sym 110322 inst_dout_histdata.tx_data_tmp_4byte[0]
.sym 110392 $abc$45565$auto$alumacc.cc:491:replace_alu$4636[15]$2
.sym 110407 peak_hist[8]
.sym 110408 $false
.sym 110409 $false
.sym 110410 $false
.sym 110419 tx_cnt[13]
.sym 110420 $false
.sym 110421 $false
.sym 110422 $false
.sym 110435 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 110436 SCLK$2$2
.sym 110437 $false
.sym 110442 ud_counter[0]
.sym 110512 trig_hist_pulse
.sym 110513 $abc$45565$auto$alumacc.cc:491:replace_alu$4636[15]
.sym 110514 $abc$45565$auto$alumacc.cc:491:replace_alu$4641[15]
.sym 110515 write_done
.sym 110518 trig_hist_pulse
.sym 110519 RSTn_i$2
.sym 110520 $false
.sym 110521 $false
.sym 110524 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855
.sym 110525 ud_counter[0]
.sym 110526 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 110527 $false
.sym 110530 trig_hist_pulse
.sym 110531 $abc$45565$auto$alumacc.cc:491:replace_alu$4641[15]
.sym 110532 write_done
.sym 110533 RSTn_i$2
.sym 110554 peak_hist[2]
.sym 110555 $false
.sym 110556 $false
.sym 110557 $false
.sym 110563 ud_counter[2]
.sym 110564 ud_counter[3]
.sym 110565 ud_counter[4]
.sym 110566 ud_counter[5]
.sym 110567 ud_counter[6]
.sym 110568 ud_counter[7]
.sym 110635 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110636 sud_counter[0]
.sym 110637 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110638 ud_counter[0]
.sym 110641 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110642 sud_counter[4]
.sym 110643 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110644 ud_counter[4]
.sym 110647 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110648 sud_counter[3]
.sym 110649 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110650 ud_counter[3]
.sym 110653 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110654 sud_counter[7]
.sym 110655 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110656 ud_counter[7]
.sym 110659 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110660 sud_counter[6]
.sym 110661 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110662 ud_counter[6]
.sym 110665 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110666 sud_counter[2]
.sym 110667 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110668 ud_counter[2]
.sym 110671 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110672 sud_counter[5]
.sym 110673 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110674 ud_counter[5]
.sym 110677 ud_counter[1]
.sym 110678 $false
.sym 110679 $false
.sym 110680 $false
.sym 110681 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38075
.sym 110682 SCLK$2$2
.sym 110683 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 110684 ud_counter[8]
.sym 110685 ud_counter[9]
.sym 110686 ud_counter[10]
.sym 110687 ud_counter[11]
.sym 110688 ud_counter[12]
.sym 110689 ud_counter[13]
.sym 110690 ud_counter[14]
.sym 110691 ud_counter[15]
.sym 110764 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110765 sud_counter[11]
.sym 110766 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110767 ud_counter[11]
.sym 110770 ld_counter[1]
.sym 110771 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 110772 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110773 sud_counter[1]
.sym 110782 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110783 sud_counter[8]
.sym 110784 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110785 ud_counter[8]
.sym 110788 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110789 sud_counter[14]
.sym 110790 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110791 ud_counter[14]
.sym 110794 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110795 ud_counter[1]
.sym 110796 $abc$45565$new_n3347_
.sym 110797 $abc$45565$new_n1956_
.sym 110800 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 110801 sud_counter[12]
.sym 110802 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 110803 ud_counter[12]
.sym 110807 $abc$45565$new_n3259_
.sym 110808 $abc$45565$new_n3245_
.sym 110809 $abc$45565$new_n3274_
.sym 110810 $abc$45565$new_n3260_
.sym 110811 $abc$45565$new_n3275_
.sym 110812 $abc$45565$new_n3279_
.sym 110813 $abc$45565$new_n3280_
.sym 110814 ADC[5]
.sym 110887 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 110888 ld_counter[0]
.sym 110889 $abc$45565$new_n3357_
.sym 110890 $abc$45565$new_n1956_
.sym 110893 inst_dout_scldata.tx_data_tmp_2byte[9]
.sym 110894 $abc$45565$techmap\inst_dout_scldata.$procmux$3637_CMP_new_
.sym 110895 $abc$45565$techmap\inst_dout_scldata.$procmux$3936_Y_new_
.sym 110896 $abc$45565$new_n3251_
.sym 110899 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 110900 inst_dout_scldata.tx_data_tmp_2byte[9]
.sym 110901 $abc$45565$new_n3279_
.sym 110902 $abc$45565$new_n3249_
.sym 110905 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 110906 ld_counter[2]
.sym 110907 $abc$45565$new_n3340_
.sym 110908 $abc$45565$new_n1956_
.sym 110923 inst_dout_scldata.tx_data_tmp_2byte[9]
.sym 110924 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$24981[1]_new_
.sym 110925 $abc$45565$new_n3278_
.sym 110926 $abc$45565$new_n3281_
.sym 110927 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$23867
.sym 110928 SCLK$2$2
.sym 110929 $false
.sym 110932 ld_counter[2]
.sym 110933 ld_counter[3]
.sym 110934 ld_counter[4]
.sym 110935 ld_counter[5]
.sym 110936 ld_counter[6]
.sym 110937 ld_counter[7]
.sym 111004 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 111005 ld_counter[5]
.sym 111006 $abc$45565$new_n3314_
.sym 111007 $abc$45565$new_n1956_
.sym 111010 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 111011 ld_counter[7]
.sym 111012 $abc$45565$new_n3295_
.sym 111013 $abc$45565$new_n1956_
.sym 111016 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 111017 ld_counter[6]
.sym 111018 $abc$45565$new_n3304_
.sym 111019 $abc$45565$new_n1956_
.sym 111022 ld_counter[0]
.sym 111023 trig_hist_pulse
.sym 111024 RSTn_i$2
.sym 111025 $false
.sym 111028 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 111029 ld_counter[11]
.sym 111030 $abc$45565$new_n3270_
.sym 111031 $abc$45565$new_n1956_
.sym 111034 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 111035 ld_counter[3]
.sym 111036 $abc$45565$new_n3332_
.sym 111037 $abc$45565$new_n1956_
.sym 111040 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 111041 ld_counter[4]
.sym 111042 $abc$45565$new_n3324_
.sym 111043 $abc$45565$new_n1956_
.sym 111046 ld_counter[1]
.sym 111047 $false
.sym 111048 $false
.sym 111049 $false
.sym 111050 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37885
.sym 111051 SCLK$2$2
.sym 111052 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 111053 ld_counter[8]
.sym 111054 ld_counter[9]
.sym 111055 ld_counter[10]
.sym 111056 ld_counter[11]
.sym 111057 ld_counter[12]
.sym 111058 ld_counter[13]
.sym 111059 ld_counter[14]
.sym 111060 ld_counter[15]
.sym 111127 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 111128 ld_counter[14]
.sym 111129 $abc$45565$new_n3255_
.sym 111130 $abc$45565$new_n1956_
.sym 111133 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 111134 ld_counter[15]
.sym 111135 $abc$45565$new_n3245_
.sym 111136 $abc$45565$new_n1956_
.sym 111157 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 111158 ld_counter[8]
.sym 111159 $abc$45565$new_n3285_
.sym 111160 $abc$45565$new_n1956_
.sym 111169 $false
.sym 111170 $false
.sym 111171 ld_counter[0]
.sym 111172 $false
.sym 111173 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855
.sym 111174 SCLK$2$2
.sym 111175 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 111286 $abc$45565$auto$wreduce.cc:455:run$4507[3]_new_
.sym 111287 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 111288 $false
.sym 111289 $false
.sym 111391 $false
.sym 111392 $false
.sym 111393 SCLK_counter[0]
.sym 111394 $false
.sym 111415 RSTn_i$2
.sym 111416 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[0]
.sym 111417 $false
.sym 111418 $false
.sym 111419 $true
.sym 111420 SCLK$2$2
.sym 111421 $abc$45565$auto$rtlil.cc:1969:NotGate$45381$2
.sym 111668 hist_write_wait[2]
.sym 111670 $abc$45565$sub$readgrbalpha_top.v:415$2761_Y[2]
.sym 111671 $abc$45565$procmux$3207.B_AND_S[2]_new_
.sym 111672 $abc$45565$sub$readgrbalpha_top.v:415$2761_Y[0]
.sym 111673 hist_write_wait[0]
.sym 111674 $abc$45565$auto$ice40_ffinit.cc:141:execute$45021
.sym 111675 $abc$45565$auto$ice40_ffinit.cc:141:execute$45025
.sym 111704 $true
.sym 111741 hist_write_wait[0]$2
.sym 111742 $false
.sym 111743 hist_write_wait[0]
.sym 111744 $false
.sym 111745 $false
.sym 111747 $auto$alumacc.cc:474:replace_alu$4774.C[2]$2
.sym 111749 hist_write_wait[1]
.sym 111750 $true$2
.sym 111753 $auto$alumacc.cc:474:replace_alu$4774.C[3]
.sym 111755 hist_write_wait[2]
.sym 111756 $true$2
.sym 111757 $auto$alumacc.cc:474:replace_alu$4774.C[2]$2
.sym 111760 $false
.sym 111761 hist_write_wait[3]
.sym 111762 $false
.sym 111763 $auto$alumacc.cc:474:replace_alu$4774.C[3]
.sym 111766 hist_write_wait[1]
.sym 111767 hist_write_wait[3]
.sym 111768 $abc$45565$auto$ice40_ffinit.cc:141:execute$45021
.sym 111769 $abc$45565$auto$ice40_ffinit.cc:141:execute$45025
.sym 111772 write_done
.sym 111773 $abc$45565$auto$simplemap.cc:168:logic_reduce$5250_new_inv_
.sym 111774 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_
.sym 111775 $false
.sym 111778 $abc$45565$auto$ice40_ffinit.cc:141:execute$45025
.sym 111779 hist_write_wait[1]
.sym 111780 $abc$45565$procmux$3207.B_AND_S[2]_new_
.sym 111781 $false
.sym 111784 $abc$45565$procmux$3207.B_AND_S[2]_new_
.sym 111785 $abc$45565$sub$readgrbalpha_top.v:415$2761_Y[3]
.sym 111786 $false
.sym 111787 $false
.sym 111788 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37171
.sym 111789 SCLK$2$2
.sym 111790 $false
.sym 111791 $abc$45565$new_n2589_
.sym 111865 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 111866 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749
.sym 111867 RSTn_i$2
.sym 111868 $false
.sym 111871 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749
.sym 111872 RSTn_i$2
.sym 111873 $false
.sym 111874 $false
.sym 111895 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 111896 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_
.sym 111897 RSTn_i$2
.sym 111898 $false
.sym 111907 $abc$45565$procmux$3207.B_AND_S[2]_new_
.sym 111908 write_hist
.sym 111909 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 111910 $false
.sym 111911 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37152
.sym 111912 SCLK$2$2
.sym 111913 $false
.sym 112041 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749
.sym 112160 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_
.sym 112161 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[5]_new_inv_
.sym 112162 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35821
.sym 112163 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 112164 hist_state[3]
.sym 112165 hist_state[0]
.sym 112166 hist_state[2]
.sym 112167 hist_state[1]
.sym 112234 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_
.sym 112235 RSTn_i$2
.sym 112236 $false
.sym 112237 $false
.sym 112246 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[3]
.sym 112247 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 112248 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 112249 dram_histogram.q1[3]
.sym 112252 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[6]
.sym 112253 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 112254 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 112255 dram_histogram.q1[6]
.sym 112258 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[4]
.sym 112259 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 112260 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 112261 dram_histogram.q1[4]
.sym 112264 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[7]
.sym 112265 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 112266 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 112267 dram_histogram.q1[7]
.sym 112276 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[5]
.sym 112277 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 112278 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 112279 dram_histogram.q1[5]
.sym 112280 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872
.sym 112281 SCLK$2$2
.sym 112282 $false
.sym 112284 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 112285 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37266
.sym 112286 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 112288 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872
.sym 112319 $true
.sym 112356 count[0]$2
.sym 112357 $false
.sym 112358 count[0]
.sym 112359 $false
.sym 112360 $false
.sym 112362 $auto$alumacc.cc:474:replace_alu$4739.C[2]
.sym 112364 $false
.sym 112365 count[1]
.sym 112368 $auto$alumacc.cc:474:replace_alu$4739.C[3]
.sym 112369 $false
.sym 112370 $false
.sym 112371 count[2]
.sym 112372 $auto$alumacc.cc:474:replace_alu$4739.C[2]
.sym 112374 $auto$alumacc.cc:474:replace_alu$4739.C[4]
.sym 112375 $false
.sym 112376 $false
.sym 112377 count[3]
.sym 112378 $auto$alumacc.cc:474:replace_alu$4739.C[3]
.sym 112380 $auto$alumacc.cc:474:replace_alu$4739.C[5]
.sym 112381 $false
.sym 112382 $false
.sym 112383 count[4]
.sym 112384 $auto$alumacc.cc:474:replace_alu$4739.C[4]
.sym 112386 $auto$alumacc.cc:474:replace_alu$4739.C[6]
.sym 112387 $false
.sym 112388 $false
.sym 112389 count[5]
.sym 112390 $auto$alumacc.cc:474:replace_alu$4739.C[5]
.sym 112392 $auto$alumacc.cc:474:replace_alu$4739.C[7]
.sym 112393 $false
.sym 112394 $false
.sym 112395 count[6]
.sym 112396 $auto$alumacc.cc:474:replace_alu$4739.C[6]
.sym 112398 $auto$alumacc.cc:474:replace_alu$4739.C[8]
.sym 112399 $false
.sym 112400 $false
.sym 112401 count[7]
.sym 112402 $auto$alumacc.cc:474:replace_alu$4739.C[7]
.sym 112406 count[15]
.sym 112409 count[8]
.sym 112442 $auto$alumacc.cc:474:replace_alu$4739.C[8]
.sym 112479 $auto$alumacc.cc:474:replace_alu$4739.C[9]
.sym 112480 $false
.sym 112481 $false
.sym 112482 count[8]
.sym 112483 $auto$alumacc.cc:474:replace_alu$4739.C[8]
.sym 112485 $auto$alumacc.cc:474:replace_alu$4739.C[10]
.sym 112486 $false
.sym 112487 $false
.sym 112488 count[9]
.sym 112489 $auto$alumacc.cc:474:replace_alu$4739.C[9]
.sym 112491 $auto$alumacc.cc:474:replace_alu$4739.C[11]
.sym 112492 $false
.sym 112493 $false
.sym 112494 count[10]
.sym 112495 $auto$alumacc.cc:474:replace_alu$4739.C[10]
.sym 112497 $auto$alumacc.cc:474:replace_alu$4739.C[12]
.sym 112498 $false
.sym 112499 $false
.sym 112500 count[11]
.sym 112501 $auto$alumacc.cc:474:replace_alu$4739.C[11]
.sym 112503 $auto$alumacc.cc:474:replace_alu$4739.C[13]
.sym 112504 $false
.sym 112505 $false
.sym 112506 count[12]
.sym 112507 $auto$alumacc.cc:474:replace_alu$4739.C[12]
.sym 112509 $auto$alumacc.cc:474:replace_alu$4739.C[14]
.sym 112510 $false
.sym 112511 $false
.sym 112512 count[13]
.sym 112513 $auto$alumacc.cc:474:replace_alu$4739.C[13]
.sym 112515 $auto$alumacc.cc:474:replace_alu$4739.C[15]
.sym 112516 $false
.sym 112517 $false
.sym 112518 count[14]
.sym 112519 $auto$alumacc.cc:474:replace_alu$4739.C[14]
.sym 112522 $false
.sym 112523 $false
.sym 112524 count[15]
.sym 112525 $auto$alumacc.cc:474:replace_alu$4739.C[15]
.sym 112529 $abc$45565$sub$readgrbalpha_top.v:402$2758_Y[0]
.sym 112531 hist_read_wait[0]
.sym 112532 $abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_
.sym 112533 $abc$45565$auto$ice40_ffinit.cc:141:execute$45029
.sym 112534 hist_read_wait[1]
.sym 112535 $abc$45565$auto$ice40_ffinit.cc:141:execute$45017
.sym 112536 hist_read_wait[3]
.sym 112654 $auto$alumacc.cc:474:replace_alu$4771.C[2]
.sym 112655 $abc$45565$sub$readgrbalpha_top.v:402$2758_Y[3]
.sym 112657 hist_read_wait[2]
.sym 112659 $abc$45565$sub$readgrbalpha_top.v:402$2758_Y[2]
.sym 113162 $abc$45565$new_n2790_
.sym 113163 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_
.sym 113166 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_
.sym 113167 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_
.sym 113168 inst_dout_histdata.tx_data_tmp_4byte[30]
.sym 113169 inst_dout_histdata.tx_data_tmp_4byte[22]
.sym 113278 tx_cnt[8]
.sym 113279 $false
.sym 113280 $false
.sym 113281 $false
.sym 113282 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 113283 SCLK$2$2
.sym 113284 $false
.sym 113288 $abc$45565$new_n2779_
.sym 113289 $abc$45565$new_n2769_
.sym 113290 inst_dout_histdata.ti_packet_sending[17]
.sym 113291 inst_dout_histdata.ti_packet_sending[25]
.sym 113292 inst_dout_histdata.ti_packet_sending[30]
.sym 113365 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 113366 inst_dout_histdata.tx_data_tmp_4byte[22]
.sym 113367 inst_dout_histdata.tx_data_tmp_4byte[14]
.sym 113368 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 113371 $abc$45565$new_n2681_
.sym 113372 trigtime[14]
.sym 113373 $abc$45565$new_n2830_
.sym 113374 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 113389 inst_dout_histdata.tx_data_tmp_4byte[14]
.sym 113390 inst_dout_histdata.ti_packet_sending[14]
.sym 113391 $abc$45565$new_n2681_
.sym 113392 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 113395 inst_dout_histdata.tx_data_tmp_4byte[14]
.sym 113396 inst_dout_histdata.tx_data_tmp_4byte[22]
.sym 113397 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 113398 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 113401 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[14]_new_
.sym 113402 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[14]_new_
.sym 113403 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[14]_new_
.sym 113404 $false
.sym 113405 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 113406 SCLK$2$2
.sym 113407 $false
.sym 113409 trigtime[17]
.sym 113410 trigtime[24]
.sym 113411 trigtime[30]
.sym 113412 trigtime[25]
.sym 113482 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 113483 inst_dout_eventdata.ti_packet_sending[30]
.sym 113484 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 113485 trigtime[30]
.sym 113488 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 113489 inst_dout_scldata.ti_packet_sending[25]
.sym 113490 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 113491 trigtime[25]
.sym 113512 tx_cnt[9]
.sym 113513 $false
.sym 113514 $false
.sym 113515 $false
.sym 113524 tx_cnt[25]
.sym 113525 $false
.sym 113526 $false
.sym 113527 $false
.sym 113528 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 113529 SCLK$2$2
.sym 113530 $false
.sym 113532 $abc$45565$new_n2228_
.sym 113533 $abc$45565$new_n2230_
.sym 113534 inst_dout_eventdata.ti_packet_sending[17]
.sym 113537 inst_dout_eventdata.ti_packet_sending[25]
.sym 113538 inst_dout_eventdata.ti_packet_sending[24]
.sym 113605 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 113606 inst_dout_eventdata.tx_data_tmp_4byte[8]
.sym 113607 inst_dout_eventdata.tx_data_tmp_4byte[0]
.sym 113608 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 113611 $abc$45565$new_n2068_
.sym 113612 trigtime[0]
.sym 113613 $abc$45565$new_n2349_
.sym 113614 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 113623 inst_dout_eventdata.tx_data_tmp_4byte[8]
.sym 113624 inst_dout_eventdata.ti_packet_sending[8]
.sym 113625 $abc$45565$new_n2068_
.sym 113626 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 113629 inst_dout_eventdata.tx_data_tmp_4byte[0]
.sym 113630 inst_dout_eventdata.tx_data_tmp_4byte[8]
.sym 113631 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 113632 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 113635 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[8]_new_
.sym 113636 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[8]_new_
.sym 113637 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[8]_new_
.sym 113638 $false
.sym 113641 $abc$45565$new_n2218_
.sym 113642 $abc$45565$new_n2068_
.sym 113643 $abc$45565$new_n2214_
.sym 113644 inst_dout_eventdata.tx_data_tmp_4byte[30]
.sym 113647 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_
.sym 113648 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_
.sym 113649 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_
.sym 113650 $false
.sym 113651 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 113652 SCLK$2$2
.sym 113653 $false
.sym 113654 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_
.sym 113655 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_
.sym 113656 $abc$45565$new_n2264_
.sym 113657 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_
.sym 113658 inst_dout_eventdata.tx_data_tmp_4byte[25]
.sym 113660 inst_dout_eventdata.tx_data_tmp_4byte[17]
.sym 113734 $abc$45565$new_n2068_
.sym 113735 trigtime[8]
.sym 113736 $abc$45565$new_n2309_
.sym 113737 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 113740 inst_dout_eventdata.tx_data_tmp_4byte[8]
.sym 113741 inst_dout_eventdata.tx_data_tmp_4byte[16]
.sym 113742 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 113743 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 113752 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 113753 inst_dout_eventdata.tx_data_tmp_4byte[16]
.sym 113754 inst_dout_eventdata.tx_data_tmp_4byte[8]
.sym 113755 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 113770 tx_cnt[8]
.sym 113771 $false
.sym 113772 $false
.sym 113773 $false
.sym 113774 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 113775 SCLK$2$2
.sym 113776 $false
.sym 113777 $abc$45565$new_n2781_
.sym 113782 inst_dout_histdata.ti_packet_sending[23]
.sym 113783 inst_dout_histdata.ti_packet_sending[24]
.sym 113851 inst_dout_eventdata.tx_data_tmp_4byte[16]
.sym 113852 inst_dout_eventdata.tx_data_tmp_4byte[24]
.sym 113853 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 113854 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 113857 $abc$45565$new_n2068_
.sym 113858 trigtime[16]
.sym 113859 $abc$45565$new_n2269_
.sym 113860 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 113863 $abc$45565$techmap\inst_dout_scldata.$procmux$3679_CMP_new_
.sym 113864 inst_dout_scldata.ti_packet_sending[24]
.sym 113865 $abc$45565$techmap$techmap\inst_dout_scldata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 113866 trigtime[24]
.sym 113875 inst_dout_eventdata.tx_data_tmp_4byte[16]
.sym 113876 inst_dout_eventdata.ti_packet_sending[16]
.sym 113877 $abc$45565$new_n2068_
.sym 113878 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 113881 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 113882 inst_dout_eventdata.tx_data_tmp_4byte[24]
.sym 113883 inst_dout_eventdata.tx_data_tmp_4byte[16]
.sym 113884 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 113887 $abc$45565$new_n2230_
.sym 113888 $abc$45565$new_n2068_
.sym 113889 $abc$45565$new_n2214_
.sym 113890 inst_dout_eventdata.tx_data_tmp_4byte[24]
.sym 113893 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_
.sym 113894 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_
.sym 113895 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_
.sym 113896 $false
.sym 113897 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 113898 SCLK$2$2
.sym 113899 $false
.sym 113900 trigtime[23]
.sym 113980 inst_dout_histdata.tx_data_tmp_4byte[16]
.sym 113981 inst_dout_histdata.ti_packet_sending[16]
.sym 113982 $abc$45565$new_n2681_
.sym 113983 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 113992 inst_dout_histdata.tx_data_tmp_4byte[16]
.sym 113993 inst_dout_histdata.tx_data_tmp_4byte[24]
.sym 113994 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 113995 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 113998 $abc$45565$new_n2681_
.sym 113999 trigtime[16]
.sym 114000 $abc$45565$new_n2820_
.sym 114001 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 114004 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 114005 inst_dout_histdata.tx_data_tmp_4byte[24]
.sym 114006 inst_dout_histdata.tx_data_tmp_4byte[16]
.sym 114007 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 114010 $abc$45565$new_n2766_
.sym 114011 inst_dout_histdata.tx_data_tmp_4byte[24]
.sym 114012 $abc$45565$new_n2781_
.sym 114013 $abc$45565$new_n2681_
.sym 114016 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[16]_new_
.sym 114017 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[16]_new_
.sym 114018 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[16]_new_
.sym 114019 $false
.sym 114020 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 114021 SCLK$2$2
.sym 114022 $false
.sym 114023 $abc$45565$new_n2304_
.sym 114024 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_
.sym 114029 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_
.sym 114030 inst_dout_eventdata.tx_data_tmp_4byte[9]
.sym 114121 $abc$45565$new_n2681_
.sym 114122 trigtime[0]
.sym 114123 $abc$45565$new_n2900_
.sym 114124 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 114127 tx_cnt[0]
.sym 114128 $false
.sym 114129 $false
.sym 114130 $false
.sym 114143 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 114144 SCLK$2$2
.sym 114145 $false
.sym 114146 $abc$45565$new_n2895_
.sym 114147 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_
.sym 114151 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_
.sym 114152 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_
.sym 114153 inst_dout_histdata.tx_data_tmp_4byte[1]
.sym 114182 $true
.sym 114219 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0]$3
.sym 114220 $false
.sym 114221 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0]
.sym 114222 $false
.sym 114223 $false
.sym 114225 $auto$alumacc.cc:474:replace_alu$4639.C[2]
.sym 114227 $false
.sym 114228 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[1]
.sym 114231 $auto$alumacc.cc:474:replace_alu$4639.C[3]
.sym 114233 $false
.sym 114234 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[2]
.sym 114237 $auto$alumacc.cc:474:replace_alu$4639.C[4]
.sym 114239 $false
.sym 114240 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[3]
.sym 114243 $auto$alumacc.cc:474:replace_alu$4639.C[5]
.sym 114245 $false
.sym 114246 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[4]
.sym 114249 $auto$alumacc.cc:474:replace_alu$4639.C[6]
.sym 114251 $true$2
.sym 114252 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[5]
.sym 114255 $auto$alumacc.cc:474:replace_alu$4639.C[7]
.sym 114257 $false
.sym 114258 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[6]
.sym 114261 $auto$alumacc.cc:474:replace_alu$4639.C[8]
.sym 114263 $true$2
.sym 114264 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[7]
.sym 114305 $auto$alumacc.cc:474:replace_alu$4639.C[8]
.sym 114342 $auto$alumacc.cc:474:replace_alu$4639.C[9]
.sym 114344 $true$2
.sym 114345 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[8]
.sym 114348 $auto$alumacc.cc:474:replace_alu$4639.C[10]
.sym 114350 $true$2
.sym 114351 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[9]
.sym 114354 $auto$alumacc.cc:474:replace_alu$4639.C[11]
.sym 114356 $true$2
.sym 114357 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[10]
.sym 114360 $auto$alumacc.cc:474:replace_alu$4639.C[12]
.sym 114362 $true$2
.sym 114363 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[11]
.sym 114366 $auto$alumacc.cc:474:replace_alu$4639.C[13]
.sym 114368 $false
.sym 114369 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[12]
.sym 114372 $auto$alumacc.cc:474:replace_alu$4639.C[14]
.sym 114374 $false
.sym 114375 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[13]
.sym 114378 $auto$alumacc.cc:474:replace_alu$4639.C[15]
.sym 114380 $false
.sym 114381 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[14]
.sym 114384 $abc$45565$auto$alumacc.cc:491:replace_alu$4641[15]$2
.sym 114386 $false
.sym 114387 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[15]
.sym 114469 $abc$45565$auto$alumacc.cc:491:replace_alu$4641[15]$2
.sym 114484 inst_dout_histdata.tx_data_tmp_4byte[0]
.sym 114485 inst_dout_histdata.tx_data_tmp_4byte[8]
.sym 114486 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 114487 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 114490 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 114491 inst_dout_histdata.tx_data_tmp_4byte[8]
.sym 114492 inst_dout_histdata.tx_data_tmp_4byte[0]
.sym 114493 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 114502 inst_dout_histdata.tx_data_tmp_4byte[0]
.sym 114503 inst_dout_histdata.ti_packet_sending[0]
.sym 114504 $abc$45565$new_n2681_
.sym 114505 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 114508 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[0]_new_
.sym 114509 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[0]_new_
.sym 114510 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[0]_new_
.sym 114511 $false
.sym 114512 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 114513 SCLK$2$2
.sym 114514 $false
.sym 114515 $abc$45565$auto$alumacc.cc:491:replace_alu$4625[15]
.sym 114517 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38524
.sym 114518 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466
.sym 114521 sud_counter[0]
.sym 114613 $false
.sym 114614 $false
.sym 114615 ud_counter[0]
.sym 114616 $false
.sym 114635 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 114636 SCLK$2$2
.sym 114637 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 114640 sud_counter[2]
.sym 114641 sud_counter[3]
.sym 114642 sud_counter[4]
.sym 114643 sud_counter[5]
.sym 114644 sud_counter[6]
.sym 114645 sud_counter[7]
.sym 114674 $true
.sym 114711 ud_counter[0]$2
.sym 114712 $false
.sym 114713 ud_counter[0]
.sym 114714 $false
.sym 114715 $false
.sym 114717 $auto$alumacc.cc:474:replace_alu$4718.C[2]
.sym 114719 $false
.sym 114720 ud_counter[1]
.sym 114723 $auto$alumacc.cc:474:replace_alu$4718.C[3]
.sym 114724 $false
.sym 114725 $false
.sym 114726 ud_counter[2]
.sym 114727 $auto$alumacc.cc:474:replace_alu$4718.C[2]
.sym 114729 $auto$alumacc.cc:474:replace_alu$4718.C[4]
.sym 114730 $false
.sym 114731 $false
.sym 114732 ud_counter[3]
.sym 114733 $auto$alumacc.cc:474:replace_alu$4718.C[3]
.sym 114735 $auto$alumacc.cc:474:replace_alu$4718.C[5]
.sym 114736 $false
.sym 114737 $false
.sym 114738 ud_counter[4]
.sym 114739 $auto$alumacc.cc:474:replace_alu$4718.C[4]
.sym 114741 $auto$alumacc.cc:474:replace_alu$4718.C[6]
.sym 114742 $false
.sym 114743 $false
.sym 114744 ud_counter[5]
.sym 114745 $auto$alumacc.cc:474:replace_alu$4718.C[5]
.sym 114747 $auto$alumacc.cc:474:replace_alu$4718.C[7]
.sym 114748 $false
.sym 114749 $false
.sym 114750 ud_counter[6]
.sym 114751 $auto$alumacc.cc:474:replace_alu$4718.C[6]
.sym 114753 $auto$alumacc.cc:474:replace_alu$4718.C[8]
.sym 114754 $false
.sym 114755 $false
.sym 114756 ud_counter[7]
.sym 114757 $auto$alumacc.cc:474:replace_alu$4718.C[7]
.sym 114758 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 114759 SCLK$2$2
.sym 114760 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 114761 sud_counter[8]
.sym 114762 sud_counter[9]
.sym 114763 sud_counter[10]
.sym 114764 sud_counter[11]
.sym 114765 sud_counter[12]
.sym 114766 sud_counter[13]
.sym 114767 sud_counter[14]
.sym 114768 sud_counter[15]
.sym 114797 $auto$alumacc.cc:474:replace_alu$4718.C[8]
.sym 114834 $auto$alumacc.cc:474:replace_alu$4718.C[9]
.sym 114835 $false
.sym 114836 $false
.sym 114837 ud_counter[8]
.sym 114838 $auto$alumacc.cc:474:replace_alu$4718.C[8]
.sym 114840 $auto$alumacc.cc:474:replace_alu$4718.C[10]
.sym 114841 $false
.sym 114842 $false
.sym 114843 ud_counter[9]
.sym 114844 $auto$alumacc.cc:474:replace_alu$4718.C[9]
.sym 114846 $auto$alumacc.cc:474:replace_alu$4718.C[11]
.sym 114847 $false
.sym 114848 $false
.sym 114849 ud_counter[10]
.sym 114850 $auto$alumacc.cc:474:replace_alu$4718.C[10]
.sym 114852 $auto$alumacc.cc:474:replace_alu$4718.C[12]
.sym 114853 $false
.sym 114854 $false
.sym 114855 ud_counter[11]
.sym 114856 $auto$alumacc.cc:474:replace_alu$4718.C[11]
.sym 114858 $auto$alumacc.cc:474:replace_alu$4718.C[13]
.sym 114859 $false
.sym 114860 $false
.sym 114861 ud_counter[12]
.sym 114862 $auto$alumacc.cc:474:replace_alu$4718.C[12]
.sym 114864 $auto$alumacc.cc:474:replace_alu$4718.C[14]
.sym 114865 $false
.sym 114866 $false
.sym 114867 ud_counter[13]
.sym 114868 $auto$alumacc.cc:474:replace_alu$4718.C[13]
.sym 114870 $auto$alumacc.cc:474:replace_alu$4718.C[15]
.sym 114871 $false
.sym 114872 $false
.sym 114873 ud_counter[14]
.sym 114874 $auto$alumacc.cc:474:replace_alu$4718.C[14]
.sym 114877 $false
.sym 114878 $false
.sym 114879 ud_counter[15]
.sym 114880 $auto$alumacc.cc:474:replace_alu$4718.C[15]
.sym 114881 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38036
.sym 114882 SCLK$2$2
.sym 114883 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 114890 ADC[4]
.sym 114958 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 114959 ld_counter[13]
.sym 114960 $abc$45565$new_n3260_
.sym 114961 $abc$45565$new_n1956_
.sym 114964 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 114965 sud_counter[15]
.sym 114966 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 114967 ud_counter[15]
.sym 114970 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 114971 ld_counter[10]
.sym 114972 $abc$45565$new_n3275_
.sym 114973 $abc$45565$new_n1956_
.sym 114976 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 114977 sud_counter[13]
.sym 114978 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 114979 ud_counter[13]
.sym 114982 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 114983 sud_counter[10]
.sym 114984 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 114985 ud_counter[10]
.sym 114988 $abc$45565$techmap\inst_dout_scldata.$procmux$3621_CMP_new_
.sym 114989 ld_counter[9]
.sym 114990 $abc$45565$new_n3280_
.sym 114991 $abc$45565$new_n1956_
.sym 114994 $abc$45565$techmap\inst_dout_scldata.$procmux$3592_CMP_new_
.sym 114995 sud_counter[9]
.sym 114996 $abc$45565$techmap\inst_dout_scldata.$procmux$3606_CMP_new_
.sym 114997 ud_counter[9]
.sym 115000 $abc$45565$procmux$3333_Y
.sym 115001 $false
.sym 115002 $false
.sym 115003 $false
.sym 115004 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40671
.sym 115005 SCLK$2$2
.sym 115006 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 115013 ADC[7]
.sym 115043 $true
.sym 115080 ld_counter[0]$2
.sym 115081 $false
.sym 115082 ld_counter[0]
.sym 115083 $false
.sym 115084 $false
.sym 115086 $auto$alumacc.cc:474:replace_alu$4715.C[2]
.sym 115088 $false
.sym 115089 ld_counter[1]
.sym 115092 $auto$alumacc.cc:474:replace_alu$4715.C[3]
.sym 115093 $false
.sym 115094 $false
.sym 115095 ld_counter[2]
.sym 115096 $auto$alumacc.cc:474:replace_alu$4715.C[2]
.sym 115098 $auto$alumacc.cc:474:replace_alu$4715.C[4]
.sym 115099 $false
.sym 115100 $false
.sym 115101 ld_counter[3]
.sym 115102 $auto$alumacc.cc:474:replace_alu$4715.C[3]
.sym 115104 $auto$alumacc.cc:474:replace_alu$4715.C[5]
.sym 115105 $false
.sym 115106 $false
.sym 115107 ld_counter[4]
.sym 115108 $auto$alumacc.cc:474:replace_alu$4715.C[4]
.sym 115110 $auto$alumacc.cc:474:replace_alu$4715.C[6]
.sym 115111 $false
.sym 115112 $false
.sym 115113 ld_counter[5]
.sym 115114 $auto$alumacc.cc:474:replace_alu$4715.C[5]
.sym 115116 $auto$alumacc.cc:474:replace_alu$4715.C[7]
.sym 115117 $false
.sym 115118 $false
.sym 115119 ld_counter[6]
.sym 115120 $auto$alumacc.cc:474:replace_alu$4715.C[6]
.sym 115122 $auto$alumacc.cc:474:replace_alu$4715.C[8]
.sym 115123 $false
.sym 115124 $false
.sym 115125 ld_counter[7]
.sym 115126 $auto$alumacc.cc:474:replace_alu$4715.C[7]
.sym 115127 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855
.sym 115128 SCLK$2$2
.sym 115129 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 115131 $abc$45565$new_n2562_
.sym 115166 $auto$alumacc.cc:474:replace_alu$4715.C[8]
.sym 115203 $auto$alumacc.cc:474:replace_alu$4715.C[9]
.sym 115204 $false
.sym 115205 $false
.sym 115206 ld_counter[8]
.sym 115207 $auto$alumacc.cc:474:replace_alu$4715.C[8]
.sym 115209 $auto$alumacc.cc:474:replace_alu$4715.C[10]
.sym 115210 $false
.sym 115211 $false
.sym 115212 ld_counter[9]
.sym 115213 $auto$alumacc.cc:474:replace_alu$4715.C[9]
.sym 115215 $auto$alumacc.cc:474:replace_alu$4715.C[11]
.sym 115216 $false
.sym 115217 $false
.sym 115218 ld_counter[10]
.sym 115219 $auto$alumacc.cc:474:replace_alu$4715.C[10]
.sym 115221 $auto$alumacc.cc:474:replace_alu$4715.C[12]
.sym 115222 $false
.sym 115223 $false
.sym 115224 ld_counter[11]
.sym 115225 $auto$alumacc.cc:474:replace_alu$4715.C[11]
.sym 115227 $auto$alumacc.cc:474:replace_alu$4715.C[13]
.sym 115228 $false
.sym 115229 $false
.sym 115230 ld_counter[12]
.sym 115231 $auto$alumacc.cc:474:replace_alu$4715.C[12]
.sym 115233 $auto$alumacc.cc:474:replace_alu$4715.C[14]
.sym 115234 $false
.sym 115235 $false
.sym 115236 ld_counter[13]
.sym 115237 $auto$alumacc.cc:474:replace_alu$4715.C[13]
.sym 115239 $auto$alumacc.cc:474:replace_alu$4715.C[15]
.sym 115240 $false
.sym 115241 $false
.sym 115242 ld_counter[14]
.sym 115243 $auto$alumacc.cc:474:replace_alu$4715.C[14]
.sym 115246 $false
.sym 115247 $false
.sym 115248 ld_counter[15]
.sym 115249 $auto$alumacc.cc:474:replace_alu$4715.C[15]
.sym 115250 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855
.sym 115251 SCLK$2$2
.sym 115252 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 115745 $abc$45565$new_n2544_
.sym 115819 $abc$45565$auto$ice40_ffinit.cc:141:execute$45021
.sym 115820 $false
.sym 115821 $false
.sym 115822 $false
.sym 115831 $false
.sym 115832 hist_write_wait[2]
.sym 115833 $false
.sym 115834 $auto$alumacc.cc:474:replace_alu$4774.C[2]
.sym 115837 $abc$45565$auto$simplemap.cc:168:logic_reduce$5250_new_inv_
.sym 115838 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_
.sym 115839 $false
.sym 115840 $false
.sym 115843 $false
.sym 115844 hist_write_wait[0]
.sym 115845 $false
.sym 115846 $false
.sym 115849 $abc$45565$auto$ice40_ffinit.cc:141:execute$45025
.sym 115850 $false
.sym 115851 $false
.sym 115852 $false
.sym 115855 $abc$45565$auto$simplemap.cc:168:logic_reduce$5250_new_inv_
.sym 115856 $abc$45565$sub$readgrbalpha_top.v:415$2761_Y[2]
.sym 115857 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_
.sym 115858 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 115861 $abc$45565$auto$simplemap.cc:168:logic_reduce$5250_new_inv_
.sym 115862 $abc$45565$sub$readgrbalpha_top.v:415$2761_Y[0]
.sym 115863 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_
.sym 115864 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 115865 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37171
.sym 115866 SCLK$2$2
.sym 115867 $false
.sym 115868 $abc$45565$logic_and$readgrbalpha_top.v:374$2729_Y_new_
.sym 115869 $abc$45565$new_n2545_
.sym 115872 $abc$45565$new_n2563_
.sym 115942 inst_dout_histdata.running
.sym 115943 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 115944 $abc$45565$auto$rtlil.cc:1835:ReduceAnd$4588_new_
.sym 115945 $false
.sym 115993 $abc$45565$auto$rtlil.cc:1835:ReduceAnd$4588_new_
.sym 115994 $abc$45565$new_n2581_
.sym 115995 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[0]
.sym 115996 sampling_counter[1]
.sym 115997 sampling_counter[0]
.sym 116117 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$6387[1]_new_
.sym 116119 sampling_counter[3]
.sym 116120 sampling_counter[2]
.sym 116121 sampling_counter[7]
.sym 116212 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 116213 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_
.sym 116214 RSTn_i$2
.sym 116215 $false
.sym 116311 hist_state[0]
.sym 116312 hist_state[1]
.sym 116313 hist_state[3]
.sym 116314 hist_state[2]
.sym 116317 hist_state[1]
.sym 116318 hist_state[2]
.sym 116319 hist_state[3]
.sym 116320 hist_state[0]
.sym 116323 hist_state[3]
.sym 116324 hist_state[2]
.sym 116325 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36169[1]_new_
.sym 116326 RSTn_i$2
.sym 116329 hist_state[0]
.sym 116330 hist_state[1]
.sym 116331 hist_state[2]
.sym 116332 hist_state[3]
.sym 116335 $false
.sym 116336 $false
.sym 116337 $false
.sym 116338 $false
.sym 116341 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 116342 $abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_
.sym 116343 $abc$45565$new_n2589_
.sym 116344 $false
.sym 116347 $abc$45565$procmux$3207.B_AND_S[2]_new_
.sym 116348 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 116349 $false
.sym 116350 $false
.sym 116353 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 116354 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$36473[5]_new_inv_
.sym 116355 $false
.sym 116356 $false
.sym 116357 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35821
.sym 116358 SCLK$2$2
.sym 116359 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 116440 hist_state[2]
.sym 116441 hist_state[3]
.sym 116442 hist_state[0]
.sym 116443 hist_state[1]
.sym 116446 hist_state[0]
.sym 116447 hist_state[2]
.sym 116448 hist_state[3]
.sym 116449 RSTn_i$2
.sym 116452 hist_state[0]
.sym 116453 hist_state[2]
.sym 116454 hist_state[3]
.sym 116455 hist_state[1]
.sym 116464 hist_state[2]
.sym 116465 hist_state[3]
.sym 116466 RSTn_i$2
.sym 116467 hist_state[1]
.sym 116557 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[15]
.sym 116558 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 116559 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 116560 dram_histogram.q1[15]
.sym 116575 $abc$45565$add$readgrbalpha_top.v:409$2760_Y[8]
.sym 116576 $abc$45565$auto$simplemap.cc:309:simplemap_lut$9149_new_
.sym 116577 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 116578 dram_histogram.q1[8]
.sym 116603 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$35872
.sym 116604 SCLK$2$2
.sym 116605 $false
.sym 116680 $false
.sym 116681 hist_read_wait[0]
.sym 116682 $false
.sym 116683 $false
.sym 116692 $abc$45565$auto$ice40_ffinit.cc:141:execute$45029
.sym 116693 $false
.sym 116694 $false
.sym 116695 $false
.sym 116698 hist_read_wait[1]
.sym 116699 hist_read_wait[3]
.sym 116700 $abc$45565$auto$ice40_ffinit.cc:141:execute$45017
.sym 116701 $abc$45565$auto$ice40_ffinit.cc:141:execute$45029
.sym 116704 $abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_
.sym 116705 $abc$45565$sub$readgrbalpha_top.v:402$2758_Y[0]
.sym 116706 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 116707 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 116710 $abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_
.sym 116711 $abc$45565$auto$ice40_ffinit.cc:141:execute$45029
.sym 116712 hist_read_wait[1]
.sym 116713 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 116716 $abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_
.sym 116717 $abc$45565$sub$readgrbalpha_top.v:402$2758_Y[2]
.sym 116718 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 116719 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 116722 $abc$45565$auto$simplemap.cc:168:logic_reduce$5244_new_inv_
.sym 116723 $abc$45565$procmux$3207.B_AND_S[9]_new_
.sym 116724 $abc$45565$sub$readgrbalpha_top.v:402$2758_Y[3]
.sym 116725 $false
.sym 116726 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$37266
.sym 116727 SCLK$2$2
.sym 116728 $false
.sym 116765 $true
.sym 116802 hist_read_wait[0]$2
.sym 116803 $false
.sym 116804 hist_read_wait[0]
.sym 116805 $false
.sym 116806 $false
.sym 116808 $auto$alumacc.cc:474:replace_alu$4771.C[2]$2
.sym 116810 hist_read_wait[1]
.sym 116811 $true$2
.sym 116814 $auto$alumacc.cc:474:replace_alu$4771.C[3]
.sym 116816 hist_read_wait[2]
.sym 116817 $true$2
.sym 116818 $auto$alumacc.cc:474:replace_alu$4771.C[2]$2
.sym 116821 $false
.sym 116822 hist_read_wait[3]
.sym 116823 $false
.sym 116824 $auto$alumacc.cc:474:replace_alu$4771.C[3]
.sym 116833 $abc$45565$auto$ice40_ffinit.cc:141:execute$45017
.sym 116834 $false
.sym 116835 $false
.sym 116836 $false
.sym 116845 $false
.sym 116846 hist_read_wait[2]
.sym 116847 $false
.sym 116848 $auto$alumacc.cc:474:replace_alu$4771.C[2]
.sym 117313 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 117314 inst_dout_histdata.tx_data_tmp_4byte[30]
.sym 117315 inst_dout_histdata.tx_data_tmp_4byte[22]
.sym 117316 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 117319 $abc$45565$new_n2681_
.sym 117320 trigtime[22]
.sym 117321 $abc$45565$new_n2790_
.sym 117322 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 117337 inst_dout_histdata.tx_data_tmp_4byte[22]
.sym 117338 inst_dout_histdata.tx_data_tmp_4byte[30]
.sym 117339 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 117340 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 117343 inst_dout_histdata.tx_data_tmp_4byte[22]
.sym 117344 inst_dout_histdata.ti_packet_sending[22]
.sym 117345 $abc$45565$new_n2681_
.sym 117346 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 117349 $abc$45565$new_n2766_
.sym 117350 inst_dout_histdata.tx_data_tmp_4byte[30]
.sym 117351 $abc$45565$new_n2769_
.sym 117352 $abc$45565$new_n2681_
.sym 117355 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[22]_new_
.sym 117356 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[22]_new_
.sym 117357 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[22]_new_
.sym 117358 $false
.sym 117359 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 117360 SCLK$2$2
.sym 117361 $false
.sym 117362 $abc$45565$new_n2815_
.sym 117363 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_
.sym 117365 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_
.sym 117367 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_
.sym 117368 inst_dout_histdata.tx_data_tmp_4byte[25]
.sym 117369 inst_dout_histdata.tx_data_tmp_4byte[17]
.sym 117454 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 117455 inst_dout_histdata.ti_packet_sending[25]
.sym 117456 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 117457 trigtime[25]
.sym 117460 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 117461 inst_dout_histdata.ti_packet_sending[30]
.sym 117462 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 117463 trigtime[30]
.sym 117466 tx_cnt[17]
.sym 117467 $false
.sym 117468 $false
.sym 117469 $false
.sym 117472 tx_cnt[25]
.sym 117473 $false
.sym 117474 $false
.sym 117475 $false
.sym 117478 tx_cnt[30]
.sym 117479 $false
.sym 117480 $false
.sym 117481 $false
.sym 117482 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 117483 SCLK$2$2
.sym 117484 $false
.sym 117565 tx_cnt[17]
.sym 117566 $false
.sym 117567 $false
.sym 117568 $false
.sym 117571 tx_cnt[24]
.sym 117572 $false
.sym 117573 $false
.sym 117574 $false
.sym 117577 tx_cnt[30]
.sym 117578 $false
.sym 117579 $false
.sym 117580 $false
.sym 117583 tx_cnt[25]
.sym 117584 $false
.sym 117585 $false
.sym 117586 $false
.sym 117605 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 117606 SCLK$2$2
.sym 117607 $false
.sym 117613 inst_dout_histdata.tx_data_tmp_4byte[31]
.sym 117688 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 117689 inst_dout_eventdata.ti_packet_sending[25]
.sym 117690 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 117691 trigtime[25]
.sym 117694 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 117695 inst_dout_eventdata.ti_packet_sending[24]
.sym 117696 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 117697 trigtime[24]
.sym 117700 tx_cnt[17]
.sym 117701 $false
.sym 117702 $false
.sym 117703 $false
.sym 117718 tx_cnt[25]
.sym 117719 $false
.sym 117720 $false
.sym 117721 $false
.sym 117724 tx_cnt[24]
.sym 117725 $false
.sym 117726 $false
.sym 117727 $false
.sym 117728 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$42379$2
.sym 117729 SCLK$2$2
.sym 117730 $false
.sym 117731 inst_dout_scldata.ti_packet_sending[24]
.sym 117805 inst_dout_eventdata.tx_data_tmp_4byte[17]
.sym 117806 inst_dout_eventdata.tx_data_tmp_4byte[25]
.sym 117807 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 117808 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 117811 $abc$45565$new_n2068_
.sym 117812 trigtime[17]
.sym 117813 $abc$45565$new_n2264_
.sym 117814 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 117817 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 117818 inst_dout_eventdata.tx_data_tmp_4byte[25]
.sym 117819 inst_dout_eventdata.tx_data_tmp_4byte[17]
.sym 117820 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 117823 inst_dout_eventdata.tx_data_tmp_4byte[17]
.sym 117824 inst_dout_eventdata.ti_packet_sending[17]
.sym 117825 $abc$45565$new_n2068_
.sym 117826 $abc$45565$techmap\inst_dout_eventdata.$procmux$3679_CMP_new_
.sym 117829 $abc$45565$new_n2228_
.sym 117830 $abc$45565$new_n2068_
.sym 117831 $abc$45565$new_n2214_
.sym 117832 inst_dout_eventdata.tx_data_tmp_4byte[25]
.sym 117841 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_
.sym 117842 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_
.sym 117843 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_
.sym 117844 $false
.sym 117851 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 117852 SCLK$2$2
.sym 117853 $false
.sym 117854 $abc$45565$new_n2785_
.sym 117855 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_
.sym 117858 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_
.sym 117859 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_
.sym 117860 inst_dout_histdata.tx_data_tmp_4byte[23]
.sym 117928 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 117929 inst_dout_histdata.ti_packet_sending[24]
.sym 117930 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 117931 trigtime[24]
.sym 117958 tx_cnt[23]
.sym 117959 $false
.sym 117960 $false
.sym 117961 $false
.sym 117964 tx_cnt[24]
.sym 117965 $false
.sym 117966 $false
.sym 117967 $false
.sym 117974 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 117975 SCLK$2$2
.sym 117976 $false
.sym 117980 inst_dout_histdata.ti_packet_sending[9]
.sym 118051 tx_cnt[23]
.sym 118052 $false
.sym 118053 $false
.sym 118054 $false
.sym 118097 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 118098 SCLK$2$2
.sym 118099 $false
.sym 118100 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_
.sym 118102 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_
.sym 118103 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_
.sym 118104 $abc$45565$new_n2855_
.sym 118106 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40864
.sym 118107 inst_dout_histdata.tx_data_tmp_4byte[9]
.sym 118174 $abc$45565$auto$wreduce.cc:455:run$4499[2]_new_
.sym 118175 inst_dout_eventdata.tx_data_tmp_4byte[17]
.sym 118176 inst_dout_eventdata.tx_data_tmp_4byte[9]
.sym 118177 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 118180 inst_dout_eventdata.tx_data_tmp_4byte[9]
.sym 118181 inst_dout_eventdata.tx_data_tmp_4byte[17]
.sym 118182 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 118183 $abc$45565$techmap\inst_dout_eventdata.$procmux$3637_CMP_new_
.sym 118210 $abc$45565$new_n2068_
.sym 118211 trigtime[9]
.sym 118212 $abc$45565$new_n2304_
.sym 118213 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 118216 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_
.sym 118217 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_
.sym 118218 $abc$45565$techmap$techmap\inst_dout_eventdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_
.sym 118219 $false
.sym 118220 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$41562$2
.sym 118221 SCLK$2$2
.sym 118222 $false
.sym 118229 inst_dout_histdata.ti_packet_sending[1]
.sym 118297 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 118298 inst_dout_histdata.tx_data_tmp_4byte[9]
.sym 118299 inst_dout_histdata.tx_data_tmp_4byte[1]
.sym 118300 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 118303 inst_dout_histdata.tx_data_tmp_4byte[1]
.sym 118304 inst_dout_histdata.ti_packet_sending[1]
.sym 118305 $abc$45565$new_n2681_
.sym 118306 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 118327 $abc$45565$new_n2681_
.sym 118328 trigtime[1]
.sym 118329 $abc$45565$new_n2895_
.sym 118330 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 118333 inst_dout_histdata.tx_data_tmp_4byte[1]
.sym 118334 inst_dout_histdata.tx_data_tmp_4byte[9]
.sym 118335 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 118336 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 118339 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[1]_new_
.sym 118340 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[1]_new_
.sym 118341 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[1]_new_
.sym 118342 $false
.sym 118343 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 118344 SCLK$2$2
.sym 118345 $false
.sym 118346 tx_cnt[1]
.sym 118382 $true
.sym 118419 $auto$alumacc.cc:474:replace_alu$4623.C[1]
.sym 118421 ADC[0]
.sym 118422 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[0]
.sym 118425 $auto$alumacc.cc:474:replace_alu$4623.C[2]
.sym 118427 ADC[1]
.sym 118428 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[1]
.sym 118431 $auto$alumacc.cc:474:replace_alu$4623.C[3]
.sym 118433 ADC[2]
.sym 118434 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[2]
.sym 118437 $auto$alumacc.cc:474:replace_alu$4623.C[4]
.sym 118439 ADC[3]
.sym 118440 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[3]
.sym 118443 $auto$alumacc.cc:474:replace_alu$4623.C[5]
.sym 118445 ADC[4]
.sym 118446 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[4]
.sym 118449 $auto$alumacc.cc:474:replace_alu$4623.C[6]
.sym 118451 ADC[5]
.sym 118452 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[5]
.sym 118455 $auto$alumacc.cc:474:replace_alu$4623.C[7]
.sym 118457 ADC[6]
.sym 118458 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[6]
.sym 118461 $auto$alumacc.cc:474:replace_alu$4623.C[8]
.sym 118463 ADC[7]
.sym 118464 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[7]
.sym 118505 $auto$alumacc.cc:474:replace_alu$4623.C[8]
.sym 118542 $auto$alumacc.cc:474:replace_alu$4623.C[9]
.sym 118544 ADC[8]
.sym 118545 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[8]
.sym 118548 $auto$alumacc.cc:474:replace_alu$4623.C[10]
.sym 118550 ADC[9]
.sym 118551 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[9]
.sym 118554 $auto$alumacc.cc:474:replace_alu$4623.C[11]
.sym 118556 ADC[10]
.sym 118557 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[10]
.sym 118560 $auto$alumacc.cc:474:replace_alu$4623.C[12]
.sym 118562 ADC[11]
.sym 118563 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[11]
.sym 118566 $auto$alumacc.cc:474:replace_alu$4623.C[13]
.sym 118568 $false
.sym 118569 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[12]
.sym 118572 $auto$alumacc.cc:474:replace_alu$4623.C[14]
.sym 118574 $false
.sym 118575 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[13]
.sym 118578 $auto$alumacc.cc:474:replace_alu$4623.C[15]
.sym 118580 $false
.sym 118581 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[14]
.sym 118584 $abc$45565$auto$alumacc.cc:491:replace_alu$4625[15]$2
.sym 118586 $false
.sym 118587 $abc$45565$auto$alumacc.cc:474:replace_alu$4623.BB[15]
.sym 118598 sud_counter[1]
.sym 118669 $abc$45565$auto$alumacc.cc:491:replace_alu$4625[15]$2
.sym 118678 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$37855
.sym 118679 sud_counter[0]
.sym 118680 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466
.sym 118681 $false
.sym 118684 $abc$45565$new_n3463_
.sym 118685 RSTn_i$2
.sym 118686 $false
.sym 118687 $false
.sym 118702 $false
.sym 118703 $false
.sym 118704 sud_counter[0]
.sym 118705 $false
.sym 118712 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466
.sym 118713 SCLK$2$2
.sym 118714 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 118718 ADC[6]
.sym 118751 $true
.sym 118788 sud_counter[0]$2
.sym 118789 $false
.sym 118790 sud_counter[0]
.sym 118791 $false
.sym 118792 $false
.sym 118794 $auto$alumacc.cc:474:replace_alu$4721.C[2]
.sym 118796 $false
.sym 118797 sud_counter[1]
.sym 118800 $auto$alumacc.cc:474:replace_alu$4721.C[3]
.sym 118801 $false
.sym 118802 $false
.sym 118803 sud_counter[2]
.sym 118804 $auto$alumacc.cc:474:replace_alu$4721.C[2]
.sym 118806 $auto$alumacc.cc:474:replace_alu$4721.C[4]
.sym 118807 $false
.sym 118808 $false
.sym 118809 sud_counter[3]
.sym 118810 $auto$alumacc.cc:474:replace_alu$4721.C[3]
.sym 118812 $auto$alumacc.cc:474:replace_alu$4721.C[5]
.sym 118813 $false
.sym 118814 $false
.sym 118815 sud_counter[4]
.sym 118816 $auto$alumacc.cc:474:replace_alu$4721.C[4]
.sym 118818 $auto$alumacc.cc:474:replace_alu$4721.C[6]
.sym 118819 $false
.sym 118820 $false
.sym 118821 sud_counter[5]
.sym 118822 $auto$alumacc.cc:474:replace_alu$4721.C[5]
.sym 118824 $auto$alumacc.cc:474:replace_alu$4721.C[7]
.sym 118825 $false
.sym 118826 $false
.sym 118827 sud_counter[6]
.sym 118828 $auto$alumacc.cc:474:replace_alu$4721.C[6]
.sym 118830 $auto$alumacc.cc:474:replace_alu$4721.C[8]
.sym 118831 $false
.sym 118832 $false
.sym 118833 sud_counter[7]
.sym 118834 $auto$alumacc.cc:474:replace_alu$4721.C[7]
.sym 118835 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466
.sym 118836 SCLK$2$2
.sym 118837 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 118841 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988
.sym 118842 ADC[9]
.sym 118874 $auto$alumacc.cc:474:replace_alu$4721.C[8]
.sym 118911 $auto$alumacc.cc:474:replace_alu$4721.C[9]
.sym 118912 $false
.sym 118913 $false
.sym 118914 sud_counter[8]
.sym 118915 $auto$alumacc.cc:474:replace_alu$4721.C[8]
.sym 118917 $auto$alumacc.cc:474:replace_alu$4721.C[10]
.sym 118918 $false
.sym 118919 $false
.sym 118920 sud_counter[9]
.sym 118921 $auto$alumacc.cc:474:replace_alu$4721.C[9]
.sym 118923 $auto$alumacc.cc:474:replace_alu$4721.C[11]
.sym 118924 $false
.sym 118925 $false
.sym 118926 sud_counter[10]
.sym 118927 $auto$alumacc.cc:474:replace_alu$4721.C[10]
.sym 118929 $auto$alumacc.cc:474:replace_alu$4721.C[12]
.sym 118930 $false
.sym 118931 $false
.sym 118932 sud_counter[11]
.sym 118933 $auto$alumacc.cc:474:replace_alu$4721.C[11]
.sym 118935 $auto$alumacc.cc:474:replace_alu$4721.C[13]
.sym 118936 $false
.sym 118937 $false
.sym 118938 sud_counter[12]
.sym 118939 $auto$alumacc.cc:474:replace_alu$4721.C[12]
.sym 118941 $auto$alumacc.cc:474:replace_alu$4721.C[14]
.sym 118942 $false
.sym 118943 $false
.sym 118944 sud_counter[13]
.sym 118945 $auto$alumacc.cc:474:replace_alu$4721.C[13]
.sym 118947 $auto$alumacc.cc:474:replace_alu$4721.C[15]
.sym 118948 $false
.sym 118949 $false
.sym 118950 sud_counter[14]
.sym 118951 $auto$alumacc.cc:474:replace_alu$4721.C[14]
.sym 118954 $false
.sym 118955 $false
.sym 118956 sud_counter[15]
.sym 118957 $auto$alumacc.cc:474:replace_alu$4721.C[15]
.sym 118958 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38466
.sym 118959 SCLK$2$2
.sym 118960 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 118962 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40643
.sym 118963 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40783
.sym 118964 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40811
.sym 118966 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40671
.sym 118967 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40699
.sym 118968 ADC[10]
.sym 119071 $abc$45565$procmux$3333_Y
.sym 119072 $false
.sym 119073 $false
.sym 119074 $false
.sym 119081 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40643
.sym 119082 SCLK$2$2
.sym 119083 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 119084 $abc$45565$new_n3506_
.sym 119085 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40727
.sym 119086 $abc$45565$new_n3511_
.sym 119087 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40839
.sym 119088 $abc$45565$new_n3501_
.sym 119089 $abc$45565$new_n3509_
.sym 119090 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[8]
.sym 119091 ADC[11]
.sym 119194 $abc$45565$procmux$3333_Y
.sym 119195 $false
.sym 119196 $false
.sym 119197 $false
.sym 119204 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40727
.sym 119205 SCLK$2$2
.sym 119206 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 119207 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 119287 $abc$45565$auto$alumacc.cc:491:replace_alu$4625[15]
.sym 119288 $abc$45565$new_n2563_
.sym 119289 $false
.sym 119290 $false
.sym 119333 $abc$45565$new_n3502_
.sym 119334 $abc$45565$new_n3507_
.sym 119454 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[0]
.sym 119455 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[0]
.sym 119456 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40852
.sym 119457 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7050[1]_new_inv_
.sym 119458 SCLK_counter[1]
.sym 119578 $auto$maccmap.cc:240:synth$8968.C[3]
.sym 119579 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[4]
.sym 119580 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[5]
.sym 119581 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[6]
.sym 119582 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[7]
.sym 119583 $abc$45565$auto$maccmap.cc:240:synth$8968.C[31]
.sym 119822 $abc$45565$new_n3499_
.sym 119896 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 119897 $abc$45565$auto$alumacc.cc:491:replace_alu$4625[15]
.sym 119898 $abc$45565$new_n2545_
.sym 119899 $false
.sym 120019 $abc$45565$auto$rtlil.cc:1835:ReduceAnd$4588_new_
.sym 120020 trig_hist
.sym 120021 cs
.sym 120022 $abc$45565$auto$alumacc.cc:491:replace_alu$4582[7]
.sym 120025 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 120026 $abc$45565$logic_and$readgrbalpha_top.v:374$2729_Y_new_
.sym 120027 $abc$45565$procmux$3207.B_AND_S[2]_new_
.sym 120028 $false
.sym 120043 $abc$45565$logic_and$readgrbalpha_top.v:374$2729_Y_new_
.sym 120044 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 120045 $false
.sym 120046 $false
.sym 120068 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[5]
.sym 120069 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[4]
.sym 120070 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[6]
.sym 120071 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[1]
.sym 120072 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$6387[0]_new_
.sym 120073 sampling_counter[5]
.sym 120074 sampling_counter[4]
.sym 120075 sampling_counter[6]
.sym 120154 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$6387[0]_new_
.sym 120155 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$6387[1]_new_
.sym 120156 $false
.sym 120157 $false
.sym 120160 trig_hist
.sym 120161 cs
.sym 120162 sampling_counter[0]
.sym 120163 $abc$45565$auto$alumacc.cc:491:replace_alu$4582[7]
.sym 120166 $false
.sym 120167 $false
.sym 120168 sampling_counter[0]
.sym 120169 $false
.sym 120172 $abc$45565$procmux$3207.B_AND_S[2]_new_
.sym 120173 $abc$45565$new_n2581_
.sym 120174 $abc$45565$auto$simplemap.cc:168:logic_reduce$6343_new_inv_
.sym 120175 sampling_counter[1]
.sym 120178 $abc$45565$new_n2563_
.sym 120179 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[0]
.sym 120180 $abc$45565$new_n2545_
.sym 120181 sampling_counter[0]
.sym 120188 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749
.sym 120189 SCLK$2$2
.sym 120190 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 120193 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[2]
.sym 120194 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[3]
.sym 120195 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[4]
.sym 120196 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[5]
.sym 120197 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[6]
.sym 120198 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[7]
.sym 120283 sampling_counter[0]
.sym 120284 sampling_counter[2]
.sym 120285 sampling_counter[1]
.sym 120286 sampling_counter[3]
.sym 120295 $abc$45565$new_n2563_
.sym 120296 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[3]
.sym 120297 $abc$45565$new_n2545_
.sym 120298 sampling_counter[3]
.sym 120301 $abc$45565$new_n2563_
.sym 120302 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[2]
.sym 120303 $abc$45565$new_n2545_
.sym 120304 sampling_counter[2]
.sym 120307 $abc$45565$new_n2563_
.sym 120308 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[7]
.sym 120309 $abc$45565$new_n2545_
.sym 120310 sampling_counter[7]
.sym 120311 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749
.sym 120312 SCLK$2$2
.sym 120313 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 121513 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 121514 inst_dout_histdata.tx_data_tmp_4byte[25]
.sym 121515 inst_dout_histdata.tx_data_tmp_4byte[17]
.sym 121516 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 121519 inst_dout_histdata.tx_data_tmp_4byte[17]
.sym 121520 inst_dout_histdata.tx_data_tmp_4byte[25]
.sym 121521 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 121522 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 121531 inst_dout_histdata.tx_data_tmp_4byte[17]
.sym 121532 inst_dout_histdata.ti_packet_sending[17]
.sym 121533 $abc$45565$new_n2681_
.sym 121534 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 121543 $abc$45565$new_n2681_
.sym 121544 trigtime[17]
.sym 121545 $abc$45565$new_n2815_
.sym 121546 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 121549 $abc$45565$new_n2766_
.sym 121550 inst_dout_histdata.tx_data_tmp_4byte[25]
.sym 121551 $abc$45565$new_n2779_
.sym 121552 $abc$45565$new_n2681_
.sym 121555 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[17]_new_
.sym 121556 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[17]_new_
.sym 121557 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[17]_new_
.sym 121558 $false
.sym 121559 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 121560 SCLK$2$2
.sym 121561 $false
.sym 121789 $abc$45565$new_n2766_
.sym 121790 inst_dout_histdata.tx_data_tmp_4byte[31]
.sym 121791 $abc$45565$new_n2767_
.sym 121792 $abc$45565$new_n2681_
.sym 121805 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 121806 SCLK$2$2
.sym 121807 $false
.sym 121882 tx_cnt[24]
.sym 121883 $false
.sym 121884 $false
.sym 121885 $false
.sym 121928 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988$2
.sym 121929 SCLK$2$2
.sym 121930 $false
.sym 122005 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 122006 inst_dout_histdata.tx_data_tmp_4byte[31]
.sym 122007 inst_dout_histdata.tx_data_tmp_4byte[23]
.sym 122008 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 122011 inst_dout_histdata.tx_data_tmp_4byte[23]
.sym 122012 inst_dout_histdata.ti_packet_sending[23]
.sym 122013 $abc$45565$new_n2681_
.sym 122014 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 122029 inst_dout_histdata.tx_data_tmp_4byte[23]
.sym 122030 inst_dout_histdata.tx_data_tmp_4byte[31]
.sym 122031 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 122032 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 122035 $abc$45565$new_n2681_
.sym 122036 trigtime[23]
.sym 122037 $abc$45565$new_n2785_
.sym 122038 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 122041 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[23]_new_
.sym 122042 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[23]_new_
.sym 122043 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[23]_new_
.sym 122044 $false
.sym 122051 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 122052 SCLK$2$2
.sym 122053 $false
.sym 122146 tx_cnt[9]
.sym 122147 $false
.sym 122148 $false
.sym 122149 $false
.sym 122174 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 122175 SCLK$2$2
.sym 122176 $false
.sym 122183 trigtime[9]
.sym 122251 inst_dout_histdata.tx_data_tmp_4byte[9]
.sym 122252 inst_dout_histdata.ti_packet_sending[9]
.sym 122253 $abc$45565$new_n2681_
.sym 122254 $abc$45565$techmap\inst_dout_histdata.$procmux$3679_CMP_new_
.sym 122263 inst_dout_histdata.tx_data_tmp_4byte[9]
.sym 122264 inst_dout_histdata.tx_data_tmp_4byte[17]
.sym 122265 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 122266 $abc$45565$techmap\inst_dout_histdata.$procmux$3637_CMP_new_
.sym 122269 $abc$45565$new_n2681_
.sym 122270 trigtime[9]
.sym 122271 $abc$45565$new_n2855_
.sym 122272 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3667.$and$/usr/local/bin/../share/yosys/techmap.v:434$10397_Y[1]_new_
.sym 122275 $abc$45565$techmap\inst_dout_histdata.$eq$dout_eventdata.v:117$44_Y_new_
.sym 122276 inst_dout_histdata.tx_data_tmp_4byte[17]
.sym 122277 inst_dout_histdata.tx_data_tmp_4byte[9]
.sym 122278 $abc$45565$techmap\inst_dout_eventdata.$logic_and$dout_eventdata.v:112$42_Y_new_
.sym 122287 tx_cnt[0]
.sym 122288 RSTn_i$2
.sym 122289 $false
.sym 122290 $false
.sym 122293 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10017_Y[9]_new_
.sym 122294 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10016_Y[9]_new_
.sym 122295 $abc$45565$techmap$techmap\inst_dout_histdata.$procmux$3745.$and$/usr/local/bin/../share/yosys/techmap.v:434$10015_Y[9]_new_
.sym 122296 $false
.sym 122297 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$21441
.sym 122298 SCLK$2$2
.sym 122299 $false
.sym 122410 tx_cnt[1]
.sym 122411 $false
.sym 122412 $false
.sym 122413 $false
.sym 122420 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$22258
.sym 122421 SCLK$2$2
.sym 122422 $false
.sym 122497 tx_cnt[1]
.sym 122498 $false
.sym 122499 $false
.sym 122500 $false
.sym 122543 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40864
.sym 122544 SCLK$2$2
.sym 122545 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 122671 $true$2
.sym 122675 ADC[2]
.sym 122779 sud_counter[1]
.sym 122780 $false
.sym 122781 $false
.sym 122782 $false
.sym 122789 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$38524
.sym 122790 SCLK$2$2
.sym 122791 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 122797 ADC[8]
.sym 122884 $abc$45565$procmux$3333_Y
.sym 122885 $false
.sym 122886 $false
.sym 122887 $false
.sym 122912 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40699
.sym 122913 SCLK$2$2
.sym 122914 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 122915 ADC[0]
.sym 123007 $abc$45565$new_n3251_
.sym 123008 RSTn_i$2
.sym 123009 $false
.sym 123010 $false
.sym 123013 $abc$45565$procmux$3308_Y
.sym 123014 $false
.sym 123015 $false
.sym 123016 $false
.sym 123035 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40783
.sym 123036 SCLK$2$2
.sym 123037 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 123038 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40587
.sym 123039 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40755
.sym 123040 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40531
.sym 123041 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40559
.sym 123042 ADC[1]
.sym 123118 $abc$45565$new_n3501_
.sym 123119 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7267[1]_new_inv_
.sym 123120 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 123121 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 123124 $abc$45565$new_n3506_
.sym 123125 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7033[1]_new_inv_
.sym 123126 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 123127 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 123130 $abc$45565$new_n3509_
.sym 123131 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7033[1]_new_inv_
.sym 123132 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 123133 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 123142 $abc$45565$new_n3506_
.sym 123143 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7267[1]_new_inv_
.sym 123144 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 123145 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 123148 $abc$45565$new_n3509_
.sym 123149 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7267[1]_new_inv_
.sym 123150 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 123151 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 123154 $abc$45565$procmux$3308_Y
.sym 123155 $false
.sym 123156 $false
.sym 123157 $false
.sym 123158 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40811
.sym 123159 SCLK$2$2
.sym 123160 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 123161 $abc$45565$procmux$3333_Y
.sym 123162 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40615
.sym 123163 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 123166 $abc$45565$procmux$3308_Y
.sym 123167 ADC[3]
.sym 123235 SCLK_counter[1]
.sym 123236 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[8]
.sym 123237 $abc$45565$new_n3507_
.sym 123238 $abc$45565$auto$maccmap.cc:240:synth$8968.C[31]
.sym 123241 $abc$45565$new_n3511_
.sym 123242 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7267[1]_new_inv_
.sym 123243 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 123244 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 123247 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[8]
.sym 123248 SCLK_counter[1]
.sym 123249 $abc$45565$new_n3507_
.sym 123250 $abc$45565$auto$maccmap.cc:240:synth$8968.C[31]
.sym 123253 $abc$45565$new_n3511_
.sym 123254 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7033[1]_new_inv_
.sym 123255 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 123256 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 123259 SCLK_counter[1]
.sym 123260 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[8]
.sym 123261 $abc$45565$new_n3502_
.sym 123262 $abc$45565$auto$maccmap.cc:240:synth$8968.C[31]
.sym 123265 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[8]
.sym 123266 SCLK_counter[1]
.sym 123267 $abc$45565$new_n3502_
.sym 123268 $abc$45565$auto$maccmap.cc:240:synth$8968.C[31]
.sym 123271 $false
.sym 123272 $false
.sym 123273 $false
.sym 123274 $abc$45565$auto$maccmap.cc:240:synth$8968.C[31]
.sym 123277 $abc$45565$procmux$3308_Y
.sym 123278 $false
.sym 123279 $false
.sym 123280 $false
.sym 123281 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40839
.sym 123282 SCLK$2$2
.sym 123283 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 123286 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7033[1]_new_inv_
.sym 123290 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7579[1]_new_inv_
.sym 123291 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7267[1]_new_inv_
.sym 123358 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$40509[2]_new_
.sym 123359 $abc$45565$auto$ice40_ffinit.cc:141:execute$44913
.sym 123360 RSTn_i$2
.sym 123361 $false
.sym 123408 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$40509[2]_new_
.sym 123410 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40843
.sym 123413 $abc$45565$auto$ice40_ffinit.cc:141:execute$45033
.sym 123499 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[0]
.sym 123500 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7050[1]_new_inv_
.sym 123501 $false
.sym 123502 $false
.sym 123505 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7050[1]_new_inv_
.sym 123506 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[0]
.sym 123507 $false
.sym 123508 $false
.sym 123530 $abc$45565$auto$rtlil.cc:1969:NotGate$45381
.sym 123531 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[1]
.sym 123532 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$9212[0]_new_
.sym 123533 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$9217[1]_new_
.sym 123534 $abc$45565$new_n3497_
.sym 123535 $abc$45565$new_n2078_
.sym 123536 $abc$45565$auto$simplemap.cc:168:logic_reduce$5198[0]_new_inv_
.sym 123537 $abc$45565$auto$ice40_ffinit.cc:140:execute$45032
.sym 123610 $false
.sym 123611 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[0]
.sym 123612 $false
.sym 123613 $false
.sym 123616 SCLK_counter[0]
.sym 123617 $false
.sym 123618 $false
.sym 123619 $false
.sym 123622 $abc$45565$auto$rtlil.cc:1969:NotGate$45381$2
.sym 123623 SCLK_counter[0]
.sym 123624 RSTn_i$2
.sym 123625 $false
.sym 123628 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[4]
.sym 123629 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[5]
.sym 123630 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[6]
.sym 123631 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[7]
.sym 123634 SCLK_counter[1]
.sym 123635 RSTn_i$2
.sym 123636 $false
.sym 123637 $false
.sym 123650 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40852
.sym 123651 SCLK$2$2
.sym 123652 $abc$45565$auto$rtlil.cc:1969:NotGate$45381$2
.sym 123653 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[6]
.sym 123654 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[3]
.sym 123655 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[7]
.sym 123656 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[3]
.sym 123657 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[5]
.sym 123659 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[4]
.sym 123660 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[2]
.sym 123689 $true
.sym 123726 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[1]$3
.sym 123727 $false
.sym 123728 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[1]
.sym 123729 $false
.sym 123730 $false
.sym 123732 $auto$maccmap.cc:240:synth$8968.C[3]$2
.sym 123734 $true$2
.sym 123735 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[2]
.sym 123738 $auto$maccmap.cc:240:synth$8968.C[4]
.sym 123740 $true$2
.sym 123741 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[3]
.sym 123742 $auto$maccmap.cc:240:synth$8968.C[3]$2
.sym 123744 $auto$maccmap.cc:240:synth$8968.C[5]
.sym 123745 $false
.sym 123746 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[4]
.sym 123747 $false
.sym 123748 $auto$maccmap.cc:240:synth$8968.C[4]
.sym 123750 $auto$maccmap.cc:240:synth$8968.C[6]
.sym 123751 $false
.sym 123752 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[5]
.sym 123753 $false
.sym 123754 $auto$maccmap.cc:240:synth$8968.C[5]
.sym 123756 $auto$maccmap.cc:240:synth$8968.C[7]
.sym 123757 $false
.sym 123758 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[6]
.sym 123759 $false
.sym 123760 $auto$maccmap.cc:240:synth$8968.C[6]
.sym 123762 $abc$45565$auto$maccmap.cc:240:synth$8968.C[31]$2
.sym 123763 $false
.sym 123764 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[7]
.sym 123765 $false
.sym 123766 $auto$maccmap.cc:240:synth$8968.C[7]
.sym 123772 $abc$45565$auto$maccmap.cc:240:synth$8968.C[31]$2
.sym 123783 $abc$45565$auto$alumacc.cc:491:replace_alu$4709[7]
.sym 123812 $true
.sym 123849 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[0]$2
.sym 123850 $false
.sym 123851 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[0]
.sym 123852 $false
.sym 123853 $false
.sym 123855 $auto$alumacc.cc:474:replace_alu$4591.C[2]
.sym 123857 $true$2
.sym 123858 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[1]
.sym 123861 $auto$alumacc.cc:474:replace_alu$4591.C[3]
.sym 123863 $true$2
.sym 123864 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[2]
.sym 123867 $auto$alumacc.cc:474:replace_alu$4591.C[4]
.sym 123869 $true$2
.sym 123870 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[3]
.sym 123873 $auto$alumacc.cc:474:replace_alu$4591.C[5]
.sym 123875 $false
.sym 123876 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[4]
.sym 123879 $auto$alumacc.cc:474:replace_alu$4591.C[6]
.sym 123881 $false
.sym 123882 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[5]
.sym 123885 $auto$alumacc.cc:474:replace_alu$4591.C[7]
.sym 123887 $false
.sym 123888 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[6]
.sym 123891 $abc$45565$auto$alumacc.cc:491:replace_alu$4593[7]
.sym 123893 $false
.sym 123894 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[7]
.sym 123899 iCS
.sym 123904 cs
.sym 123905 iCS2
.sym 123973 $abc$45565$auto$alumacc.cc:491:replace_alu$4709[7]
.sym 123974 $abc$45565$auto$ice40_ffinit.cc:141:execute$45033
.sym 123975 $abc$45565$auto$ice40_ffinit.cc:141:execute$44913
.sym 123976 $abc$45565$auto$alumacc.cc:491:replace_alu$4593[7]
.sym 124219 sampling_counter[5]
.sym 124220 $false
.sym 124221 $false
.sym 124222 $false
.sym 124225 sampling_counter[4]
.sym 124226 $false
.sym 124227 $false
.sym 124228 $false
.sym 124231 sampling_counter[6]
.sym 124232 $false
.sym 124233 $false
.sym 124234 $false
.sym 124237 sampling_counter[1]
.sym 124238 $false
.sym 124239 $false
.sym 124240 $false
.sym 124243 sampling_counter[4]
.sym 124244 sampling_counter[5]
.sym 124245 sampling_counter[6]
.sym 124246 sampling_counter[7]
.sym 124249 $abc$45565$new_n2563_
.sym 124250 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[5]
.sym 124251 $abc$45565$new_n2545_
.sym 124252 sampling_counter[5]
.sym 124255 $abc$45565$new_n2563_
.sym 124256 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[4]
.sym 124257 $abc$45565$new_n2545_
.sym 124258 sampling_counter[4]
.sym 124261 $abc$45565$new_n2563_
.sym 124262 $abc$45565$add$readgrbalpha_top.v:376$2731_Y[6]
.sym 124263 $abc$45565$new_n2545_
.sym 124264 sampling_counter[6]
.sym 124265 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$35749
.sym 124266 SCLK$2$2
.sym 124267 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 124268 $abc$45565$auto$alumacc.cc:491:replace_alu$4582[7]
.sym 124269 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[2]
.sym 124270 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[3]
.sym 124272 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[0]
.sym 124275 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[7]
.sym 124304 $true
.sym 124341 sampling_counter[0]$2
.sym 124342 $false
.sym 124343 sampling_counter[0]
.sym 124344 $false
.sym 124345 $false
.sym 124347 $auto$alumacc.cc:474:replace_alu$4724.C[2]
.sym 124349 $false
.sym 124350 sampling_counter[1]
.sym 124353 $auto$alumacc.cc:474:replace_alu$4724.C[3]
.sym 124354 $false
.sym 124355 $false
.sym 124356 sampling_counter[2]
.sym 124357 $auto$alumacc.cc:474:replace_alu$4724.C[2]
.sym 124359 $auto$alumacc.cc:474:replace_alu$4724.C[4]
.sym 124360 $false
.sym 124361 $false
.sym 124362 sampling_counter[3]
.sym 124363 $auto$alumacc.cc:474:replace_alu$4724.C[3]
.sym 124365 $auto$alumacc.cc:474:replace_alu$4724.C[5]
.sym 124366 $false
.sym 124367 $false
.sym 124368 sampling_counter[4]
.sym 124369 $auto$alumacc.cc:474:replace_alu$4724.C[4]
.sym 124371 $auto$alumacc.cc:474:replace_alu$4724.C[6]
.sym 124372 $false
.sym 124373 $false
.sym 124374 sampling_counter[5]
.sym 124375 $auto$alumacc.cc:474:replace_alu$4724.C[5]
.sym 124377 $auto$alumacc.cc:474:replace_alu$4724.C[7]
.sym 124378 $false
.sym 124379 $false
.sym 124380 sampling_counter[6]
.sym 124381 $auto$alumacc.cc:474:replace_alu$4724.C[6]
.sym 124384 $false
.sym 124385 $false
.sym 124386 sampling_counter[7]
.sym 124387 $auto$alumacc.cc:474:replace_alu$4724.C[7]
.sym 126364 tx_cnt[9]
.sym 126365 $false
.sym 126366 $false
.sym 126367 $false
.sym 126374 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$39132$2
.sym 126375 SCLK$2$2
.sym 126376 $false
.sym 126832 $false
.sym 126833 $false
.sym 126834 $false
.sym 126835 $false
.sym 126856 $abc$45565$procmux$3333_Y
.sym 126857 $false
.sym 126858 $false
.sym 126859 $false
.sym 126866 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40587
.sym 126867 SCLK$2$2
.sym 126868 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 126973 $abc$45565$procmux$3333_Y
.sym 126974 $false
.sym 126975 $false
.sym 126976 $false
.sym 126989 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40755
.sym 126990 SCLK$2$2
.sym 126991 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 127066 $abc$45565$procmux$3308_Y
.sym 127067 $false
.sym 127068 $false
.sym 127069 $false
.sym 127112 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40531
.sym 127113 SCLK$2$2
.sym 127114 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 127189 $abc$45565$new_n3509_
.sym 127190 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7579[1]_new_inv_
.sym 127191 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 127192 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 127195 $abc$45565$new_n3501_
.sym 127196 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7033[1]_new_inv_
.sym 127197 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 127198 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 127201 $abc$45565$new_n3501_
.sym 127202 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7579[1]_new_inv_
.sym 127203 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 127204 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 127207 $abc$45565$new_n3506_
.sym 127208 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7579[1]_new_inv_
.sym 127209 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 127210 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 127213 $abc$45565$procmux$3308_Y
.sym 127214 $false
.sym 127215 $false
.sym 127216 $false
.sym 127235 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40559
.sym 127236 SCLK$2$2
.sym 127237 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 127312 SDO$2
.sym 127313 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$40509[2]_new_
.sym 127314 $false
.sym 127315 $false
.sym 127318 $abc$45565$new_n3511_
.sym 127319 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$7579[1]_new_inv_
.sym 127320 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$40527_new_inv_
.sym 127321 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40507_new_inv_
.sym 127324 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$40509[2]_new_
.sym 127325 RSTn_i$2
.sym 127326 $false
.sym 127327 $false
.sym 127342 $abc$45565$auto$simplemap.cc:250:simplemap_eqne$40509[2]_new_
.sym 127343 SDO$2
.sym 127344 $false
.sym 127345 $false
.sym 127348 $abc$45565$procmux$3308_Y
.sym 127349 $false
.sym 127350 $false
.sym 127351 $false
.sym 127358 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$40615
.sym 127359 SCLK$2$2
.sym 127360 $abc$45565$auto$rtlil.cc:1969:NotGate$45073$2
.sym 127447 SCLK_counter[1]
.sym 127448 SCLK_counter[2]
.sym 127449 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[3]
.sym 127450 $false
.sym 127471 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[3]
.sym 127472 SCLK_counter[1]
.sym 127473 SCLK_counter[2]
.sym 127474 $false
.sym 127477 $abc$45565$add$readgrbalpha_top.v:284$2699_Y[3]
.sym 127478 SCLK_counter[1]
.sym 127479 SCLK_counter[2]
.sym 127480 $false
.sym 127484 SCLK_counter[2]
.sym 127564 $abc$45565$new_n3497_
.sym 127565 $abc$45565$new_n3499_
.sym 127566 $false
.sym 127567 $false
.sym 127576 $abc$45565$auto$ice40_ffinit.cc:140:execute$45032
.sym 127577 $abc$45565$new_n3497_
.sym 127578 $false
.sym 127579 $false
.sym 127594 $abc$45565$auto$ice40_ffinit.cc:140:execute$45032
.sym 127595 $false
.sym 127596 $false
.sym 127597 $false
.sym 127604 $abc$45565$auto$dff2dffe.cc:158:make_patterns_logic$40843
.sym 127605 SCLK$2$2
.sym 127606 $false
.sym 127609 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[2]
.sym 127610 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[3]
.sym 127611 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[4]
.sym 127612 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[5]
.sym 127613 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[6]
.sym 127614 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[7]
.sym 127681 SCLK_counter[0]
.sym 127682 SCLK_counter[3]
.sym 127683 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$9212[0]_new_
.sym 127684 $abc$45565$new_n2078_
.sym 127687 SCLK_counter[1]
.sym 127688 $false
.sym 127689 $false
.sym 127690 $false
.sym 127693 SCLK_counter[6]
.sym 127694 SCLK_counter[7]
.sym 127695 $false
.sym 127696 $false
.sym 127699 SCLK_counter[0]
.sym 127700 SCLK_counter[1]
.sym 127701 SCLK_counter[2]
.sym 127702 SCLK_counter[3]
.sym 127705 SCLK_counter[5]
.sym 127706 SCLK_counter[4]
.sym 127707 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$9212[0]_new_
.sym 127708 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$9217[1]_new_
.sym 127711 SCLK_counter[5]
.sym 127712 SCLK_counter[2]
.sym 127713 SCLK_counter[1]
.sym 127714 SCLK_counter[4]
.sym 127717 SCLK_counter[0]
.sym 127718 SCLK_counter[1]
.sym 127719 SCLK_counter[2]
.sym 127720 SCLK_counter[3]
.sym 127723 SCLK_counter[5]
.sym 127724 SCLK_counter[4]
.sym 127725 $abc$45565$auto$simplemap.cc:127:simplemap_reduce$9212[0]_new_
.sym 127726 $abc$45565$auto$simplemap.cc:168:logic_reduce$5198[0]_new_inv_
.sym 127732 SCLK_counter[5]
.sym 127733 SCLK_counter[7]
.sym 127734 SCLK_counter[3]
.sym 127735 SCLK_counter[6]
.sym 127736 SCLK_counter[4]
.sym 127804 SCLK_counter[6]
.sym 127805 $false
.sym 127806 $false
.sym 127807 $false
.sym 127810 $false
.sym 127811 $false
.sym 127812 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[3]
.sym 127813 $auto$maccmap.cc:240:synth$8968.C[3]
.sym 127816 SCLK_counter[7]
.sym 127817 $false
.sym 127818 $false
.sym 127819 $false
.sym 127822 SCLK_counter[3]
.sym 127823 $false
.sym 127824 $false
.sym 127825 $false
.sym 127828 SCLK_counter[5]
.sym 127829 $false
.sym 127830 $false
.sym 127831 $false
.sym 127840 SCLK_counter[4]
.sym 127841 $false
.sym 127842 $false
.sym 127843 $false
.sym 127846 SCLK_counter[2]
.sym 127847 $false
.sym 127848 $false
.sym 127849 $false
.sym 127889 $true
.sym 127926 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[1]$2
.sym 127927 $false
.sym 127928 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[1]
.sym 127929 $false
.sym 127930 $false
.sym 127932 $auto$alumacc.cc:474:replace_alu$4707.C[3]
.sym 127934 $false
.sym 127935 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[2]
.sym 127938 $auto$alumacc.cc:474:replace_alu$4707.C[4]
.sym 127940 $false
.sym 127941 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[3]
.sym 127944 $auto$alumacc.cc:474:replace_alu$4707.C[5]
.sym 127946 $false
.sym 127947 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[4]
.sym 127950 $auto$alumacc.cc:474:replace_alu$4707.C[6]
.sym 127952 $false
.sym 127953 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[5]
.sym 127956 $auto$alumacc.cc:474:replace_alu$4707.C[7]
.sym 127958 $false
.sym 127959 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[6]
.sym 127962 $abc$45565$auto$alumacc.cc:491:replace_alu$4709[7]$2
.sym 127964 $false
.sym 127965 $abc$45565$auto$alumacc.cc:474:replace_alu$4591.BB[7]
.sym 127972 $abc$45565$auto$alumacc.cc:491:replace_alu$4709[7]$2
.sym 128050 $abc$45565$auto$ice40_ffinit.cc:141:execute$45033
.sym 128051 $false
.sym 128052 $false
.sym 128053 $false
.sym 128080 $abc$45565$auto$ice40_ffinit.cc:141:execute$45033
.sym 128081 iCS2
.sym 128082 $false
.sym 128083 $false
.sym 128086 iCS
.sym 128087 $false
.sym 128088 $false
.sym 128089 $false
.sym 128096 $true
.sym 128097 SCLK$2$2
.sym 128098 $false
.sym 128258 $true
.sym 128295 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[0]$2
.sym 128296 $false
.sym 128297 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[0]
.sym 128298 $false
.sym 128299 $false
.sym 128301 $auto$alumacc.cc:474:replace_alu$4580.C[2]
.sym 128303 $true$2
.sym 128304 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[1]
.sym 128307 $auto$alumacc.cc:474:replace_alu$4580.C[3]
.sym 128309 $false
.sym 128310 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[2]
.sym 128313 $auto$alumacc.cc:474:replace_alu$4580.C[4]
.sym 128315 $true$2
.sym 128316 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[3]
.sym 128319 $auto$alumacc.cc:474:replace_alu$4580.C[5]
.sym 128321 $false
.sym 128322 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[4]
.sym 128325 $auto$alumacc.cc:474:replace_alu$4580.C[6]
.sym 128327 $false
.sym 128328 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[5]
.sym 128331 $auto$alumacc.cc:474:replace_alu$4580.C[7]
.sym 128333 $false
.sym 128334 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[6]
.sym 128337 $abc$45565$auto$alumacc.cc:491:replace_alu$4582[7]$2
.sym 128339 $false
.sym 128340 $abc$45565$auto$alumacc.cc:474:replace_alu$4580.BB[7]
.sym 128422 $abc$45565$auto$alumacc.cc:491:replace_alu$4582[7]$2
.sym 128425 sampling_counter[2]
.sym 128426 $false
.sym 128427 $false
.sym 128428 $false
.sym 128431 sampling_counter[3]
.sym 128432 $false
.sym 128433 $false
.sym 128434 $false
.sym 128443 sampling_counter[0]
.sym 128444 $false
.sym 128445 $false
.sym 128446 $false
.sym 128461 sampling_counter[7]
.sym 128462 $false
.sym 128463 $false
.sym 128464 $false
.sym 132207 RSTn_i$2
.sym 132208 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[2]
.sym 132209 $false
.sym 132210 $false
.sym 132253 $true
.sym 132254 SCLK$2$2
.sym 132255 $abc$45565$auto$rtlil.cc:1969:NotGate$45381$2
.sym 132256 RSTn_i$2
.sym 132324 $true
.sym 132361 SCLK_counter[0]$2
.sym 132362 $false
.sym 132363 SCLK_counter[0]
.sym 132364 $false
.sym 132365 $false
.sym 132367 $auto$alumacc.cc:474:replace_alu$4712.C[2]
.sym 132369 $false
.sym 132370 SCLK_counter[1]
.sym 132373 $auto$alumacc.cc:474:replace_alu$4712.C[3]
.sym 132374 $false
.sym 132375 $false
.sym 132376 SCLK_counter[2]
.sym 132377 $auto$alumacc.cc:474:replace_alu$4712.C[2]
.sym 132379 $auto$alumacc.cc:474:replace_alu$4712.C[4]
.sym 132380 $false
.sym 132381 $false
.sym 132382 SCLK_counter[3]
.sym 132383 $auto$alumacc.cc:474:replace_alu$4712.C[3]
.sym 132385 $auto$alumacc.cc:474:replace_alu$4712.C[5]
.sym 132386 $false
.sym 132387 $false
.sym 132388 SCLK_counter[4]
.sym 132389 $auto$alumacc.cc:474:replace_alu$4712.C[4]
.sym 132391 $auto$alumacc.cc:474:replace_alu$4712.C[6]
.sym 132392 $false
.sym 132393 $false
.sym 132394 SCLK_counter[5]
.sym 132395 $auto$alumacc.cc:474:replace_alu$4712.C[5]
.sym 132397 $auto$alumacc.cc:474:replace_alu$4712.C[7]
.sym 132398 $false
.sym 132399 $false
.sym 132400 SCLK_counter[6]
.sym 132401 $auto$alumacc.cc:474:replace_alu$4712.C[6]
.sym 132404 $false
.sym 132405 $false
.sym 132406 SCLK_counter[7]
.sym 132407 $auto$alumacc.cc:474:replace_alu$4712.C[7]
.sym 132529 RSTn_i$2
.sym 132530 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[5]
.sym 132531 $false
.sym 132532 $false
.sym 132535 RSTn_i$2
.sym 132536 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[7]
.sym 132537 $false
.sym 132538 $false
.sym 132541 RSTn_i$2
.sym 132542 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[3]
.sym 132543 $false
.sym 132544 $false
.sym 132547 RSTn_i$2
.sym 132548 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[6]
.sym 132549 $false
.sym 132550 $false
.sym 132553 RSTn_i$2
.sym 132554 $abc$45565$add$readgrbalpha_top.v:273$2684_Y[4]
.sym 132555 $false
.sym 132556 $false
.sym 132563 $true
.sym 132564 SCLK$2$2
.sym 132565 $abc$45565$auto$rtlil.cc:1969:NotGate$45381$2
.sym 133341 SDO$2
.sym 134681 $abc$45565$auto$dff2dffe.cc:175:make_patterns_logic$24988
.sym 134711 $abc$45565$auto$rtlil.cc:1969:NotGate$45381
.sym 134891 iCS
.sym 134921 SCLK$2
