#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Mon Dec  4 10:01:15 2017
# Process ID: 9636
# Current directory: E:/GitHub/TestVGA/Computer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9540 E:\GitHub\TestVGA\Computer\Computer.xpr
# Log file: E:/GitHub/TestVGA/Computer/vivado.log
# Journal file: E:/GitHub/TestVGA/Computer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/GitHub/TestVGA/Computer/Computer.xpr
INFO: [Project 1-313] Project file moved from 'E:/GitHub/ENV/Project_Computer/Computer' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 844.613 ; gain = 158.008
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 10:17:47 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 10:17:47 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/GitHub/TestVGA/Computer/char_mem.coe}] [get_ips char_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/GitHub/TestVGA/Computer/char_mem.coe' provided. It will be converted relative to IP Instance files '../../../../char_mem.coe'
generate_target all [get_files  E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'char_mem'...
catch { config_ip_cache -export [get_ips -all char_mem] }
export_ip_user_files -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci] -no_script -sync -force -quiet
reset_run char_mem_synth_1
launch_runs -jobs 2 char_mem_synth_1
[Mon Dec  4 10:27:54 2017] Launched char_mem_synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/char_mem_synth_1/runme.log
export_simulation -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci] -directory E:/GitHub/TestVGA/Computer/Computer.ip_user_files/sim_scripts -ip_user_files_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files -ipstatic_source_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/modelsim} {questa=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/questa} {riviera=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/riviera} {activehdl=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/GitHub/TestVGA/Computer/fifo_mem.coe}] [get_ips fifo_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/GitHub/TestVGA/Computer/fifo_mem.coe' provided. It will be converted relative to IP Instance files '../../../../fifo_mem.coe'
generate_target all [get_files  E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_mem'...
catch { config_ip_cache -export [get_ips -all fifo_mem] }
export_ip_user_files -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci] -no_script -sync -force -quiet
reset_run fifo_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/GitHub/TestVGA/Computer/Computer.runs/fifo_mem_synth_1

launch_runs -jobs 2 fifo_mem_synth_1
[Mon Dec  4 10:28:20 2017] Launched fifo_mem_synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/fifo_mem_synth_1/runme.log
export_simulation -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci] -directory E:/GitHub/TestVGA/Computer/Computer.ip_user_files/sim_scripts -ip_user_files_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files -ipstatic_source_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/modelsim} {questa=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/questa} {riviera=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/riviera} {activehdl=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 10:30:51 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 10:30:51 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {E:/GitHub/TestVGA/Computer/char_mem.coe}] [get_ips char_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/GitHub/TestVGA/Computer/char_mem.coe' provided. It will be converted relative to IP Instance files '../../../../char_mem.coe'
generate_target all [get_files  E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'char_mem'...
catch { config_ip_cache -export [get_ips -all char_mem] }
export_ip_user_files -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci] -no_script -sync -force -quiet
reset_run char_mem_synth_1
launch_runs -jobs 2 char_mem_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'char_mem'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci'
[Mon Dec  4 10:39:45 2017] Launched char_mem_synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/char_mem_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.945 ; gain = 0.000
export_simulation -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci] -directory E:/GitHub/TestVGA/Computer/Computer.ip_user_files/sim_scripts -ip_user_files_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files -ipstatic_source_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/modelsim} {questa=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/questa} {riviera=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/riviera} {activehdl=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {E:/GitHub/TestVGA/Computer/fifo_mem.coe}] [get_ips fifo_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/GitHub/TestVGA/Computer/fifo_mem.coe' provided. It will be converted relative to IP Instance files '../../../../fifo_mem.coe'
generate_target all [get_files  E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_mem'...
catch { config_ip_cache -export [get_ips -all fifo_mem] }
export_ip_user_files -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci] -no_script -sync -force -quiet
reset_run fifo_mem_synth_1
launch_runs -jobs 2 fifo_mem_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_mem'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci'
[Mon Dec  4 10:41:53 2017] Launched fifo_mem_synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/fifo_mem_synth_1/runme.log
export_simulation -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci] -directory E:/GitHub/TestVGA/Computer/Computer.ip_user_files/sim_scripts -ip_user_files_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files -ipstatic_source_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/modelsim} {questa=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/questa} {riviera=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/riviera} {activehdl=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
reset_run char_mem_synth_1
reset_run fifo_mem_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'char_mem'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci'
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_mem'...
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Synthesis'. Expected 'Generated', got 'Stale' for source 'E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci'
[Mon Dec  4 10:44:07 2017] Launched char_mem_synth_1, fifo_mem_synth_1, synth_1...
Run output will be captured here:
char_mem_synth_1: E:/GitHub/TestVGA/Computer/Computer.runs/char_mem_synth_1/runme.log
fifo_mem_synth_1: E:/GitHub/TestVGA/Computer/Computer.runs/fifo_mem_synth_1/runme.log
synth_1: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 10:44:07 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {E:/GitHub/TestVGA/Computer/char_mem.coe}] [get_ips char_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/GitHub/TestVGA/Computer/char_mem.coe' provided. It will be converted relative to IP Instance files '../../../../char_mem.coe'
generate_target all [get_files  E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'char_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'char_mem'...
catch { config_ip_cache -export [get_ips -all char_mem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP char_mem, cache-ID = cfb7009b64a76bcc; cache size = 0.699 MB.
export_ip_user_files -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci] -no_script -sync -force -quiet
reset_run char_mem_synth_1
launch_runs -jobs 2 char_mem_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'char_mem'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP char_mem, cache-ID = cfb7009b64a76bcc; cache size = 0.699 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci' is already up-to-date
[Mon Dec  4 10:57:01 2017] Launched char_mem_synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/char_mem_synth_1/runme.log
export_simulation -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/char_mem/char_mem.xci] -directory E:/GitHub/TestVGA/Computer/Computer.ip_user_files/sim_scripts -ip_user_files_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files -ipstatic_source_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/modelsim} {questa=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/questa} {riviera=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/riviera} {activehdl=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Coe_File {E:/GitHub/TestVGA/Computer/fifo_mem.coe}] [get_ips fifo_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/GitHub/TestVGA/Computer/fifo_mem.coe' provided. It will be converted relative to IP Instance files '../../../../fifo_mem.coe'
generate_target all [get_files  E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_mem'...
catch { config_ip_cache -export [get_ips -all fifo_mem] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fifo_mem, cache-ID = 7dd0e330d622ef0f; cache size = 0.699 MB.
export_ip_user_files -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci] -no_script -sync -force -quiet
reset_run fifo_mem_synth_1
launch_runs -jobs 2 fifo_mem_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_mem'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP fifo_mem, cache-ID = 7dd0e330d622ef0f; cache size = 0.699 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci' is already up-to-date
[Mon Dec  4 10:57:29 2017] Launched fifo_mem_synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/fifo_mem_synth_1/runme.log
export_simulation -of_objects [get_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fifo_mem/fifo_mem.xci] -directory E:/GitHub/TestVGA/Computer/Computer.ip_user_files/sim_scripts -ip_user_files_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files -ipstatic_source_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/modelsim} {questa=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/questa} {riviera=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/riviera} {activehdl=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 10:57:41 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 10:57:41 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
close [ open E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/new/VGA_Controller.vhd w ]
add_files E:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/new/VGA_Controller.vhd
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name fontRom -dir e:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {2048} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/GitHub/project_fz/fontRom.coe} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips fontRom]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/GitHub/project_fz/fontRom.coe' provided. It will be converted relative to IP Instance files '../../../../../../project_fz/fontRom.coe'
generate_target {instantiation_template} [get_files e:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fontRom/fontRom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fontRom'...
generate_target all [get_files  e:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fontRom/fontRom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fontRom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fontRom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'fontRom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fontRom'...
catch { config_ip_cache -export [get_ips -all fontRom] }
export_ip_user_files -of_objects [get_files e:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fontRom/fontRom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fontRom/fontRom.xci]
launch_runs -jobs 2 fontRom_synth_1
[Mon Dec  4 12:15:19 2017] Launched fontRom_synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/fontRom_synth_1/runme.log
export_simulation -of_objects [get_files e:/GitHub/TestVGA/Computer/Computer.srcs/sources_1/ip/fontRom/fontRom.xci] -directory E:/GitHub/TestVGA/Computer/Computer.ip_user_files/sim_scripts -ip_user_files_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files -ipstatic_source_dir E:/GitHub/TestVGA/Computer/Computer.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/modelsim} {questa=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/questa} {riviera=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/riviera} {activehdl=E:/GitHub/TestVGA/Computer/Computer.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 12:39:04 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 12:39:04 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 12:49:23 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 12:49:23 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 13:37:29 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 13:47:27 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 13:47:27 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 13:53:07 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 13:53:07 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 13:58:03 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 13:59:18 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 13:59:18 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 14:06:45 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 14:06:45 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 14:10:41 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 14:10:41 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 14:26:03 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 14:26:03 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 14:34:37 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 14:34:37 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 15:10:28 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 15:10:28 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 15:18:38 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 15:18:38 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 15:30:38 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 15:30:38 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 15:41:25 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 15:41:25 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 15:54:55 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 15:54:55 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 16:13:44 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 16:13:44 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 16:22:24 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 16:22:24 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 16:55:35 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 16:56:01 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 16:56:01 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Mon Dec  4 17:03:27 2017] Launched synth_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/synth_1/runme.log
[Mon Dec  4 17:03:27 2017] Launched impl_1...
Run output will be captured here: E:/GitHub/TestVGA/Computer/Computer.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  4 17:15:06 2017...
