xpm_cdc.sv,systemverilog,xpm,D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"incdir="../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"incdir="../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"
design_3_assign_3_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_3/ip/design_3_assign_3_0_0/sim/design_3_assign_3_0_0.vhd,incdir="$ref_dir/../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"incdir="../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"
design_3_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"incdir="../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"
design_3_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_3/ip/design_3_clk_wiz_0_0/design_3_clk_wiz_0_0.v,incdir="$ref_dir/../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"incdir="../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"
design_3.vhd,vhdl,xil_defaultlib,../../../bd/design_3/sim/design_3.vhd,incdir="$ref_dir/../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"incdir="../../../../DS_lab2.srcs/sources_1/bd/design_3/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
