Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/TB_AXI_SPI_isim_beh.exe" -prj "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/TB_AXI_SPI_beh.prj" "TB_AXI_SPI" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/M_SpiSender.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/M_SpiSender.v" Line 107: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/M_SpiSender.v" Line 108: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/M_SpiSender.v" Line 109: Constant value is truncated to fit in <4> bits.
WARNING:HDLCompiler:568 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/M_SpiSender.v" Line 110: Constant value is truncated to fit in <4> bits.
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi_TxFifo.v" into library work
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi_RxFifo.v" into library work
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" into library work
WARNING:HDLCompiler:35 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 119: <CPOL> is already implicitly declared earlier.
WARNING:HDLCompiler:35 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 120: <DIV> is already implicitly declared earlier.
WARNING:HDLCompiler:568 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 407: Constant value is truncated to fit in <8> bits.
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 335: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 346: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 367: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 369: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 399: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 407: Concatenation with unsized literal; will interpret as 32 bits
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/addr_management.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/addr_management.v" Line 107: Constant value is truncated to fit in <2> bits.
WARNING:HDLCompiler:568 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/addr_management.v" Line 108: Constant value is truncated to fit in <2> bits.
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/SPI_Writer.v" into library work
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/AXI_SPI_top.v" into library work
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/AXI_Lite_Writer.v" into library work
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/AXI_Lite_Reader.v" into library work
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/25AA160C.v" into library work
Analyzing Verilog file "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/TB_AXI_SPI.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:188 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/25AA160C.v" Line 461: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/25AA160C.v" Line 462: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/25AA160C.v" Line 463: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/25AA160C.v" Line 461: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/25AA160C.v" Line 462: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/25AA160C.v" Line 463: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/25AA160C.v" Line 461: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/25AA160C.v" Line 462: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:188 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/25AA160C.v" Line 463: Actual bit length 32 differs from formal bit length 1
WARNING:HDLCompiler:329 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/TB_AXI_SPI.v" Line 129: Target <R_Data> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/TB_AXI_SPI.v" Line 162: Target <SPI_MISO> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 93: Target <SPI_CS> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:329 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 94: Target <SPI_MOSI> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 335: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 346: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 367: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 369: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 399: Concatenation with unsized literal; will interpret as 32 bits
WARNING:HDLCompiler:327 - "C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/axiToSpi.v" Line 407: Concatenation with unsized literal; will interpret as 32 bits
Completed static elaboration
Compiling module addr_management
Compiling module M_SpiSender
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module axiToSpi_txFifo
Compiling module fifo_generator_v9_3_bhv_ver_ss(C...
Compiling module FIFO_GENERATOR_V9_3_CONV_VER(C_C...
Compiling module FIFO_GENERATOR_V9_3(C_COMMON_CLO...
Compiling module axiToSpi_rxFifo
Compiling module axiToSpi
Compiling module AXI_SPI_top
Compiling module AXI_Lite_Reader
Compiling module AXI_Lite_Writer
Compiling module M25AA160C
Compiling module SPI_Writer
Compiling module TB_AXI_SPI
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 18 Verilog Units
Built simulation executable C:/Users/virtual_win/Documents/GitHub/ra_homework/AXI_Lite_to_SPI/TB_AXI_SPI_isim_beh.exe
Fuse Memory Usage: 33480 KB
Fuse CPU Usage: 624 ms
