//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-28540450
// Cuda compilation tools, release 11.0, V11.0.194
// Based on LLVM 3.4svn
//

.version 7.0
.target sm_50
.address_size 64

	// .globl	__miss__radiance_envtexture
.const .align 8 .b8 params[288];

.visible .entry __miss__radiance_envtexture(

)
{
	.reg .pred 	%p<15>;
	.reg .f32 	%f<132>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<6>;


	// inline asm
	call (%r7), _optix_get_payload_0, ();
	// inline asm
	// inline asm
	call (%r8), _optix_get_payload_1, ();
	// inline asm
	cvt.u64.u32	%rd3, %r7;
	cvt.u64.u32	%rd4, %r8;
	bfi.b64 	%rd1, %rd3, %rd4, 32, 32;
	add.s64 	%rd2, %rd1, 12;
	ld.u32 	%r1, [%rd1+12];
	and.b32  	%r9, %r1, 4096;
	setp.eq.s32	%p1, %r9, 0;
	@%p1 bra 	BB0_4;

	ld.u32 	%r10, [%rd1+28];
	mad.lo.s32 	%r11, %r10, 1664525, 1013904223;
	and.b32  	%r12, %r11, 16777215;
	cvt.rn.f32.u32	%f22, %r12;
	mov.f32 	%f23, 0f4B800000;
	div.approx.ftz.f32 	%f24, %f22, %f23;
	mad.lo.s32 	%r13, %r11, 1664525, 1013904223;
	st.u32 	[%rd1+28], %r13;
	and.b32  	%r14, %r13, 16777215;
	cvt.rn.f32.u32	%f25, %r14;
	div.approx.ftz.f32 	%f1, %f25, %f23;
	fma.rn.ftz.f32 	%f26, %f24, 0fC0000000, 0f3F800000;
	st.f32 	[%rd2+124], %f26;
	mul.ftz.f32 	%f27, %f26, %f26;
	mov.f32 	%f28, 0f3F800000;
	sub.ftz.f32 	%f2, %f28, %f27;
	mov.f32 	%f127, 0f00000000;
	setp.leu.ftz.f32	%p2, %f2, 0f00000000;
	@%p2 bra 	BB0_3;

	sqrt.approx.ftz.f32 	%f127, %f2;

BB0_3:
	add.ftz.f32 	%f29, %f1, %f1;
	mul.ftz.f32 	%f30, %f29, 0f40490FDB;
	cos.approx.ftz.f32 	%f31, %f30;
	sin.approx.ftz.f32 	%f32, %f30;
	mul.ftz.f32 	%f33, %f127, %f32;
	mul.ftz.f32 	%f34, %f127, %f31;
	st.v2.f32 	[%rd1+128], {%f34, %f33};
	ld.f32 	%f35, [%rd1+80];
	ld.f32 	%f36, [%rd1+92];
	ld.f32 	%f37, [%rd1+84];
	ld.f32 	%f38, [%rd1+88];
	ld.f32 	%f39, [%rd1];
	fma.rn.ftz.f32 	%f131, %f36, %f35, %f39;
	st.f32 	[%rd1], %f131;
	ld.f32 	%f40, [%rd1+4];
	fma.rn.ftz.f32 	%f130, %f36, %f37, %f40;
	st.f32 	[%rd1+4], %f130;
	ld.f32 	%f41, [%rd1+8];
	fma.rn.ftz.f32 	%f129, %f36, %f38, %f41;
	st.f32 	[%rd1+8], %f129;
	or.b32  	%r31, %r1, 514;
	st.u32 	[%rd2], %r31;
	ld.v4.f32 	{%f42, %f43, %f44, %f45}, [%rd1+80];
	st.v4.f32 	[%rd1+48], {%f42, %f43, %f44, %f28};
	bra.uni 	BB0_10;

BB0_4:
	ld.f32 	%f50, [%rd1+128];
	ld.f32 	%f8, [%rd1+132];
	ld.f32 	%f51, [%rd2+124];
	ld.f32 	%f52, [%rd1+96];
	fma.rn.ftz.f32 	%f53, %f50, 0f5A0E1BCA, %f52;
	st.f32 	[%rd1+96], %f53;
	ld.f32 	%f54, [%rd1+100];
	fma.rn.ftz.f32 	%f55, %f8, 0f5A0E1BCA, %f54;
	st.f32 	[%rd1+100], %f55;
	ld.f32 	%f56, [%rd1+104];
	fma.rn.ftz.f32 	%f57, %f51, 0f5A0E1BCA, %f56;
	st.f32 	[%rd1+104], %f57;
	or.b32  	%r15, %r1, -2147483648;
	st.u32 	[%rd2], %r15;
	abs.ftz.f32 	%f9, %f50;
	abs.ftz.f32 	%f10, %f51;
	setp.eq.ftz.f32	%p3, %f9, 0f00000000;
	setp.eq.ftz.f32	%p4, %f10, 0f00000000;
	and.pred  	%p5, %p3, %p4;
	mov.b32 	 %r3, %f50;
	mov.b32 	 %r16, %f51;
	and.b32  	%r4, %r16, -2147483648;
	@%p5 bra 	BB0_8;
	bra.uni 	BB0_5;

BB0_8:
	shr.s32 	%r23, %r3, 31;
	and.b32  	%r24, %r23, 1078530011;
	or.b32  	%r25, %r24, %r4;
	mov.b32 	 %f128, %r25;
	bra.uni 	BB0_9;

BB0_5:
	setp.eq.ftz.f32	%p6, %f9, 0f7F800000;
	setp.eq.ftz.f32	%p7, %f10, 0f7F800000;
	and.pred  	%p8, %p6, %p7;
	@%p8 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_7:
	shr.s32 	%r19, %r3, 31;
	and.b32  	%r20, %r19, 13483017;
	add.s32 	%r21, %r20, 1061752795;
	or.b32  	%r22, %r21, %r4;
	mov.b32 	 %f128, %r22;
	bra.uni 	BB0_9;

BB0_6:
	max.ftz.f32 	%f58, %f10, %f9;
	min.ftz.f32 	%f59, %f10, %f9;
	div.full.ftz.f32 	%f60, %f59, %f58;
	mul.rn.ftz.f32 	%f61, %f60, %f60;
	mov.f32 	%f62, 0fC0B59883;
	mov.f32 	%f63, 0fBF52C7EA;
	fma.rn.ftz.f32 	%f64, %f61, %f63, %f62;
	mov.f32 	%f65, 0fC0D21907;
	fma.rn.ftz.f32 	%f66, %f64, %f61, %f65;
	mul.ftz.f32 	%f67, %f61, %f66;
	mul.ftz.f32 	%f68, %f60, %f67;
	add.ftz.f32 	%f69, %f61, 0f41355DC0;
	mov.f32 	%f70, 0f41E6BD60;
	fma.rn.ftz.f32 	%f71, %f69, %f61, %f70;
	mov.f32 	%f72, 0f419D92C8;
	fma.rn.ftz.f32 	%f73, %f71, %f61, %f72;
	rcp.approx.ftz.f32 	%f74, %f73;
	fma.rn.ftz.f32 	%f75, %f68, %f74, %f60;
	mov.f32 	%f76, 0f3FC90FDB;
	sub.ftz.f32 	%f77, %f76, %f75;
	setp.gt.ftz.f32	%p9, %f10, %f9;
	selp.f32	%f78, %f77, %f75, %p9;
	mov.f32 	%f79, 0f40490FDB;
	sub.ftz.f32 	%f80, %f79, %f78;
	setp.lt.s32	%p10, %r3, 0;
	selp.f32	%f81, %f80, %f78, %p10;
	mov.b32 	 %r17, %f81;
	or.b32  	%r18, %r17, %r4;
	mov.b32 	 %f82, %r18;
	add.ftz.f32 	%f83, %f9, %f10;
	setp.gtu.ftz.f32	%p11, %f83, 0f7F800000;
	selp.f32	%f128, %f83, %f82, %p11;

BB0_9:
	fma.rn.ftz.f32 	%f84, %f128, 0f3E22F983, 0f3F000000;
	abs.ftz.f32 	%f85, %f8;
	mov.f32 	%f86, 0f3F800000;
	sub.ftz.f32 	%f87, %f86, %f85;
	mul.ftz.f32 	%f88, %f87, 0f3F000000;
	sqrt.approx.ftz.f32 	%f89, %f88;
	setp.gt.ftz.f32	%p12, %f85, 0f3F11EB85;
	selp.f32	%f90, %f89, %f85, %p12;
	mul.ftz.f32 	%f91, %f90, %f90;
	mov.f32 	%f92, 0f3C94D2E9;
	mov.f32 	%f93, 0f3D53F941;
	fma.rn.ftz.f32 	%f94, %f93, %f91, %f92;
	mov.f32 	%f95, 0f3D3F841F;
	fma.rn.ftz.f32 	%f96, %f94, %f91, %f95;
	mov.f32 	%f97, 0f3D994929;
	fma.rn.ftz.f32 	%f98, %f96, %f91, %f97;
	mov.f32 	%f99, 0f3E2AAB94;
	fma.rn.ftz.f32 	%f100, %f98, %f91, %f99;
	mul.ftz.f32 	%f101, %f91, %f100;
	fma.rn.ftz.f32 	%f102, %f101, %f90, %f90;
	mov.f32 	%f103, 0f3FC90FDB;
	mov.f32 	%f104, 0fC0000000;
	fma.rn.ftz.f32 	%f105, %f104, %f102, %f103;
	selp.f32	%f106, %f105, %f102, %p12;
	setp.gtu.ftz.f32	%p13, %f106, 0f7F800000;
	mov.b32 	 %r26, %f106;
	mov.b32 	 %r27, %f8;
	and.b32  	%r28, %r27, -2147483648;
	or.b32  	%r29, %r26, %r28;
	mov.b32 	 %f107, %r29;
	selp.f32	%f108, %f106, %f107, %p13;
	fma.rn.ftz.f32 	%f109, %f108, 0fBEA2F983, 0f3F000000;
	ld.const.u64 	%rd5, [params+224];
	tex.2d.v4.f32.f32	{%f110, %f111, %f112, %f113}, [%rd5, {%f84, %f109}];
	ld.f32 	%f114, [%rd1];
	add.ftz.f32 	%f131, %f114, %f110;
	st.f32 	[%rd1], %f131;
	ld.f32 	%f115, [%rd1+4];
	add.ftz.f32 	%f130, %f111, %f115;
	st.f32 	[%rd1+4], %f130;
	ld.f32 	%f116, [%rd1+8];
	add.ftz.f32 	%f129, %f112, %f116;
	st.f32 	[%rd1+8], %f129;
	ld.u32 	%r31, [%rd2];

BB0_10:
	and.b32  	%r30, %r31, 16777216;
	setp.eq.s32	%p14, %r30, 0;
	@%p14 bra 	BB0_12;

	ld.v4.f32 	{%f117, %f118, %f119, %f120}, [%rd1+16];
	mul.ftz.f32 	%f124, %f130, %f118;
	mul.ftz.f32 	%f125, %f131, %f117;
	st.v2.f32 	[%rd1+16], {%f125, %f124};
	mul.ftz.f32 	%f126, %f129, %f119;
	st.f32 	[%rd1+24], %f126;

BB0_12:
	ret;
}


