Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec  3 14:32:48 2023
| Host         : DESKTOP-BB1AKL8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    18 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           10 |
| No           | No                    | Yes                    |              22 |           11 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |               7 |            1 |
| Yes          | No                    | Yes                    |             256 |          131 |
| Yes          | Yes                   | No                     |              57 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+-------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |                  Enable Signal                  |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+-------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  dummy_unit1/cu/IR/storage_reg[12]_0    |                                                 |                                           |                1 |              1 |         1.00 |
|  dummy_unit1/cu/IR/storage_reg[13]_0    |                                                 |                                           |                1 |              1 |         1.00 |
|  dummy_unit1/cu/IR/storage_reg[14]_0    |                                                 |                                           |                1 |              1 |         1.00 |
| ~dummy_unit1/cu/IR/wr_enable_ram_read   |                                                 |                                           |                2 |              2 |         1.00 |
|  wr_clk_read_ram_BUFG                   |                                                 |                                           |                2 |              3 |         1.50 |
|  dummy_unit1/cu/IR/storage_reg[15]_2[0] |                                                 |                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                          |                                                 |                                           |                2 |              6 |         3.00 |
|  wr_clk_read_ram_BUFG                   | read_ram_and_uart/read_RAM/wr_read_ram          | reset_read_ram                            |                1 |              6 |         6.00 |
|  wr_clk_read_ram_BUFG                   |                                                 | reset_read_ram                            |                2 |              7 |         3.50 |
|  wr_clk_read_ram_BUFG                   | read_ram_and_uart/read_RAM/uart_send_reg_0      |                                           |                1 |              7 |         7.00 |
|  wr_clk_read_ram_BUFG                   | read_ram_and_uart/read_RAM/uart_data[7]_i_1_n_0 | reset_read_ram                            |                3 |              7 |         2.33 |
|  wr_clk_read_ram_BUFG                   | read_ram_and_uart/read_RAM/read_input_from_ram  | reset_read_ram                            |                3 |             12 |         4.00 |
|  wr_clk_read_ram_BUFG                   |                                                 | read_ram_and_uart/UART_cont/bitTmr        |                4 |             14 |         3.50 |
|  clk_gated                              | dummy_unit1/cu/IR/E[0]                          | reset_IBUF                                |               12 |             16 |         1.33 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[10]_0[0]          | reset_IBUF                                |                5 |             16 |         3.20 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[10]_1[0]          | reset_IBUF                                |                7 |             16 |         2.29 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[10]_2[0]          | reset_IBUF                                |                7 |             16 |         2.29 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[10]_3[0]          | reset_IBUF                                |                6 |             16 |         2.67 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[10]_4[0]          | reset_IBUF                                |                5 |             16 |         3.20 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[8]_0[0]           | reset_IBUF                                |                7 |             16 |         2.29 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[9]_2[0]           | reset_IBUF                                |                8 |             16 |         2.00 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[8]_3[0]           | reset_IBUF                                |                9 |             16 |         1.78 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[9]_0[0]           | reset_IBUF                                |               13 |             16 |         1.23 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[9]_1[0]           | reset_IBUF                                |                4 |             16 |         4.00 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[8]_1[0]           | reset_IBUF                                |                5 |             16 |         3.20 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[8]_2[0]           | reset_IBUF                                |                7 |             16 |         2.29 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[11]_1[0]          | reset_IBUF                                |               11 |             16 |         1.45 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[10]_7[0]          | reset_IBUF                                |               14 |             16 |         1.14 |
|  clk_gated                              | dummy_unit1/cu/IR/storage_reg[10]_5[0]          | reset_IBUF                                |               11 |             16 |         1.45 |
|  clk_gated                              |                                                 | reset_IBUF                                |               11 |             22 |         2.00 |
|  wr_clk_read_ram_BUFG                   | read_ram_and_uart/UART_cont/bitIndex            | read_ram_and_uart/UART_cont/wr_uart_ready |                9 |             32 |         3.56 |
+-----------------------------------------+-------------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


