Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Thu Jan 22 19:24:30 2026
| Host              : DESKTOP-6GRI2EI running 64-bit major release  (build 9200)
| Command           : report_bus_skew -warn_on_violation -file hdmi_tx_bd_wrapper_bus_skew_routed.rpt -pb hdmi_tx_bd_wrapper_bus_skew_routed.pb -rpx hdmi_tx_bd_wrapper_bus_skew_routed.rpx
| Design            : hdmi_tx_bd_wrapper
| Device            : xcau15p-ffvb676
| Speed File        : -2  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   287       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              6.734       0.358      6.376
2   289       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]]
                                                                              Slow              6.734       0.317      6.417
3   291       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              6.734       0.512      6.222
4   293       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]]
                                                                              Slow              6.734       0.429      6.305
5   295       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              6.734       0.618      6.116
6   299       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow              6.734       0.368      6.366
7   303       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.210     13.258
8   305       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.288     13.180
9   309       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.227     13.241
10  311       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.276     13.192
11  313       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.225     13.243
12  315       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.243     13.225
13  317       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]]
                                                                              Slow             13.468       0.228     13.240
14  319       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.563     12.905
15  321       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.448     13.020
16  323       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]]
                                                                              Slow             13.468       0.628     12.840
17  325       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             20.000       0.504     19.496
18  329       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]]
                                                                              Slow             13.468       0.392     13.076
19  331       [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]]
                                              [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]]
                                                                              Slow             13.468       0.372     13.096
20  341       [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]}]]
                                              [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]}]]
                                                                              Slow             30.000       0.969     29.031
21  343       [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]}]]
                                              [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]}]]
                                                                              Slow             20.202       1.131     19.071


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.358      6.376


Slack (MET) :             6.376ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.006ns
  Reference Relative Delay:   0.155ns
  Relative CRPR:             -0.506ns
  Actual Bus Skew:            0.358ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.599     3.349    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.428 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.366     3.794    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.084     3.763    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.763    
    SLICE_X28Y64         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.788    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.794    
                         clock arrival                          3.788    
  -------------------------------------------------------------------
                         relative delay                         0.006    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.416     3.659    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y64         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.717 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.095     3.812    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.238     3.595    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.595    
    SLICE_X29Y64         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.657    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.812    
                         clock arrival                          3.657    
  -------------------------------------------------------------------
                         relative delay                         0.155    



Id: 2
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]}]] 6.734
Requirement: 6.734ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/HDR_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.317      6.417


Slack (MET) :             6.417ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.331ns
  Reference Relative Delay:   0.511ns
  Relative CRPR:             -0.497ns
  Actual Bus Skew:            0.317ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.249     3.605    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.684 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.334     4.018    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.420     3.663    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.663    
    SLICE_X30Y65         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.688    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.018    
                         clock arrival                          3.688    
  -------------------------------------------------------------------
                         relative delay                         0.331    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.084     3.763    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     3.822 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.106     3.928    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.604     3.354    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.354    
    SLICE_X30Y65         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.416    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.928    
                         clock arrival                          3.416    
  -------------------------------------------------------------------
                         relative delay                         0.511    



Id: 3
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 6.734
Requirement: 6.734ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.512      6.222


Slack (MET) :             6.222ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.089ns
  Reference Relative Delay:   0.155ns
  Relative CRPR:             -0.579ns
  Actual Bus Skew:            0.512ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.591     3.341    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.420 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.464     3.884    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X25Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.091     3.770    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X25Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.770    
    SLICE_X25Y65         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.795    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.884    
                         clock arrival                          3.795    
  -------------------------------------------------------------------
                         relative delay                         0.089    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.413     3.656    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y65         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.713 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.092     3.805    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.232     3.589    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X28Y65         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.589    
    SLICE_X28Y65         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.650    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.805    
                         clock arrival                          3.650    
  -------------------------------------------------------------------
                         relative delay                         0.155    



Id: 4
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]}]] 6.734
Requirement: 6.734ns
Endpoints: 6

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUX_INST/SUB_FIFO_INST/RP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.429      6.305


Slack (MET) :             6.305ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.369ns
  Reference Relative Delay:   0.527ns
  Relative CRPR:             -0.586ns
  Actual Bus Skew:            0.429ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.232     3.589    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X27Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.668 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.388     4.056    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.418     3.661    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X26Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.661    
    SLICE_X26Y66         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.686    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.056    
                         clock arrival                          3.686    
  -------------------------------------------------------------------
                         relative delay                         0.369    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.076     3.755    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X25Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.813 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.140     3.953    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X25Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.615     3.365    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X25Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.365    
    SLICE_X25Y66         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     3.426    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.953    
                         clock arrival                          3.426    
  -------------------------------------------------------------------
                         relative delay                         0.527    



Id: 5
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][7]}]] 6.734
Requirement: 6.734ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/AUD_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]/D
                                                                                                            Slow         0.618      6.116


Slack (MET) :             6.116ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:    0.096ns
  Reference Relative Delay:   0.127ns
  Relative CRPR:             -0.649ns
  Actual Bus Skew:            0.618ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.584     3.334    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X21Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.413 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.465     3.878    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X21Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.078     3.757    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X21Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.757    
    SLICE_X21Y66         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.782    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.878    
                         clock arrival                          3.782    
  -------------------------------------------------------------------
                         relative delay                         0.096    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.404     3.647    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X20Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.706 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.068     3.774    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X20Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.228     3.585    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X20Y66         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.585    
    SLICE_X20Y66         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.647    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.774    
                         clock arrival                          3.647    
  -------------------------------------------------------------------
                         relative delay                         0.127    



Id: 6
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/src_gray_ff_reg[3]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][3]}]] 6.734
Requirement: 6.734ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/ACR_FIFO_INST/WP_CDA_INST/XPM_GRAY_INST/dest_graysync_ff_reg[0][1]/D
                                                                                                            Slow         0.368      6.366


Slack (MET) :             6.366ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            6.734ns
  Endpoint Relative Delay:   -0.003ns
  Reference Relative Delay:   0.169ns
  Relative CRPR:             -0.541ns
  Actual Bus Skew:            0.368ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.584     3.334    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X19Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y60         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.410 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.371     3.781    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X19Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.081     3.760    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X19Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.760    
    SLICE_X19Y60         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.785    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.781    
                         clock arrival                          3.785    
  -------------------------------------------------------------------
                         relative delay                        -0.003    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.405     3.648    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X20Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y61         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.707 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.094     3.801    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X20Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.213     3.570    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X20Y61         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.570    
    SLICE_X20Y61         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.632    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.801    
                         clock arrival                          3.632    
  -------------------------------------------------------------------
                         relative delay                         0.169    



Id: 7
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/VIDEO_FORMAT_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.210     13.258


Slack (MET) :             13.258ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.089ns
  Reference Relative Delay:   0.183ns
  Relative CRPR:             -0.481ns
  Actual Bus Skew:            0.210ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.662     3.412    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.493 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.254     3.747    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.132     3.811    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.811    
    SLICE_X32Y62         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     3.836    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.747    
                         clock arrival                          3.836    
  -------------------------------------------------------------------
                         relative delay                        -0.089    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.475     3.718    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.777 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.118     3.895    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.295     3.652    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.652    
    SLICE_X32Y62         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.712    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.895    
                         clock arrival                          3.712    
  -------------------------------------------------------------------
                         relative delay                         0.183    



Id: 8
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_CFG_CS_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.288     13.180


Slack (MET) :             13.180ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.052ns
  Reference Relative Delay:   0.254ns
  Relative CRPR:             -0.490ns
  Actual Bus Skew:            0.288ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.661     3.411    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.488 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.401     3.889    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.133     3.812    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.812    
    SLICE_X33Y60         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.837    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.889    
                         clock arrival                          3.837    
  -------------------------------------------------------------------
                         relative delay                         0.052    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.476     3.719    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     3.780 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.184     3.964    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.291     3.648    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.648    
    SLICE_X33Y60         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.710    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.964    
                         clock arrival                          3.710    
  -------------------------------------------------------------------
                         relative delay                         0.254    



Id: 9
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.227     13.241


Slack (MET) :             13.241ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.024ns
  Reference Relative Delay:   0.226ns
  Relative CRPR:             -0.477ns
  Actual Bus Skew:            0.227ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.599     3.349    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.428 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.348     3.776    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.096     3.775    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.775    
    SLICE_X29Y59         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     3.800    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.776    
                         clock arrival                          3.800    
  -------------------------------------------------------------------
                         relative delay                        -0.024    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.416     3.659    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.717 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.194     3.911    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.268     3.625    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X29Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.625    
    SLICE_X29Y59         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.685    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.911    
                         clock arrival                          3.685    
  -------------------------------------------------------------------
                         relative delay                         0.226    



Id: 10
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/CFG_SR_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.276     13.192


Slack (MET) :             13.192ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.015ns
  Reference Relative Delay:   0.191ns
  Relative CRPR:             -0.481ns
  Actual Bus Skew:            0.276ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.671     3.421    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.500 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.314     3.814    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.125     3.804    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.804    
    SLICE_X32Y68         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     3.829    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.814    
                         clock arrival                          3.829    
  -------------------------------------------------------------------
                         relative delay                        -0.015    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.477     3.720    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     3.778 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.111     3.889    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.282     3.639    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.639    
    SLICE_X32Y68         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.699    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.889    
                         clock arrival                          3.699    
  -------------------------------------------------------------------
                         relative delay                         0.191    



Id: 11
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/VCLK_CFG_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.225     13.243


Slack (MET) :             13.243ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.116ns
  Reference Relative Delay:   0.147ns
  Relative CRPR:             -0.487ns
  Actual Bus Skew:            0.225ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.605     3.355    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.433 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.239     3.672    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.084     3.763    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.763    
    SLICE_X30Y64         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     3.788    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.672    
                         clock arrival                          3.788    
  -------------------------------------------------------------------
                         relative delay                        -0.116    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.420     3.663    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.721 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.087     3.808    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.244     3.601    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y64         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.601    
    SLICE_X30Y64         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.661    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.808    
                         clock arrival                          3.661    
  -------------------------------------------------------------------
                         relative delay                         0.147    



Id: 12
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/VCLK_CD_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                                                            Slow         0.243     13.225


Slack (MET) :             13.225ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.054ns
  Reference Relative Delay:   0.193ns
  Relative CRPR:             -0.490ns
  Actual Bus Skew:            0.243ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.661     3.411    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.489 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.294     3.783    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.133     3.812    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.812    
    SLICE_X33Y60         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     3.837    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.783    
                         clock arrival                          3.837    
  -------------------------------------------------------------------
                         relative delay                        -0.054    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.476     3.719    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     3.777 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.124     3.901    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.291     3.648    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.648    
    SLICE_X33Y60         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     3.708    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.901    
                         clock arrival                          3.708    
  -------------------------------------------------------------------
                         relative delay                         0.193    



Id: 13
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]}]] 13.468
Requirement: 13.468ns
Endpoints: 2

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/BRDG_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.228     13.240


Slack (MET) :             13.240ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:   -0.112ns
  Reference Relative Delay:   0.135ns
  Relative CRPR:             -0.475ns
  Actual Bus Skew:            0.228ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.670     3.420    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y50         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.501 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.230     3.731    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y50         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.139     3.818    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y50         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.818    
    SLICE_X32Y50         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     3.843    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.731    
                         clock arrival                          3.843    
  -------------------------------------------------------------------
                         relative delay                        -0.112    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.481     3.724    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y50         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.783 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.076     3.859    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y50         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.307     3.664    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
    SLICE_X32Y50         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.664    
    SLICE_X32Y50         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     3.724    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.859    
                         clock arrival                          3.724    
  -------------------------------------------------------------------
                         relative delay                         0.135    



Id: 14
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_BU_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.563     12.905


Slack (MET) :             12.905ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.241ns
  Reference Relative Delay:   0.158ns
  Relative CRPR:             -0.479ns
  Actual Bus Skew:            0.563ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.667     3.417    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.495 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.587     4.082    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.137     3.816    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.816    
    SLICE_X31Y62         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     3.841    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.082    
                         clock arrival                          3.841    
  -------------------------------------------------------------------
                         relative delay                         0.241    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.478     3.721    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.779 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.097     3.876    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.301     3.658    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.658    
    SLICE_X31Y62         FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     3.718    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.876    
                         clock arrival                          3.718    
  -------------------------------------------------------------------
                         relative delay                         0.158    



Id: 15
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_RV_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.448     13.020


Slack (MET) :             13.020ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.076ns
  Reference Relative Delay:   0.186ns
  Relative CRPR:             -0.557ns
  Actual Bus Skew:            0.448ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.678     3.428    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.508 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.356     3.864    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.084     3.763    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X30Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.763    
    SLICE_X30Y62         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.788    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.864    
                         clock arrival                          3.788    
  -------------------------------------------------------------------
                         relative delay                         0.076    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.481     3.724    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.783 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.098     3.881    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.279     3.636    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X32Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.636    
    SLICE_X32Y63         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.696    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.881    
                         clock arrival                          3.696    
  -------------------------------------------------------------------
                         relative delay                         0.186    



Id: 16
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[7]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[5]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[6]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[7]}]] 13.468
Requirement: 13.468ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/GEN_MASK.MASK_INST/VCLK_GY_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.628     12.840


Slack (MET) :             12.840ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.121ns
  Reference Relative Delay:   0.185ns
  Relative CRPR:             -0.692ns
  Actual Bus Skew:            0.628ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.672     3.422    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y62         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.500 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.475     3.975    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.150     3.829    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y59         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.829    
    SLICE_X31Y59         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     3.854    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.975    
                         clock arrival                          3.854    
  -------------------------------------------------------------------
                         relative delay                         0.121    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.482     3.725    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y63         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.783 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.119     3.902    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.300     3.657    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X31Y60         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.657    
    SLICE_X31Y60         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     3.717    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.902    
                         clock arrival                          3.717    
  -------------------------------------------------------------------
                         relative delay                         0.185    



Id: 17
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 20.000
Requirement: 20.000ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/CORE_INST/STA_PP_CDC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.504     19.496


Slack (MET) :             19.496ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    0.520ns
  Reference Relative Delay:   0.507ns
  Relative CRPR:             -0.491ns
  Actual Bus Skew:            0.504ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.291     3.648    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.726 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.536     4.262    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.474     3.717    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.717    
    SLICE_X33Y67         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     3.742    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           4.262    
                         clock arrival                          3.742    
  -------------------------------------------------------------------
                         relative delay                         0.520    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.133     3.812    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.870 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.107     3.977    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.658     3.408    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X33Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.408    
    SLICE_X33Y67         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.470    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.977    
                         clock arrival                          3.470    
  -------------------------------------------------------------------
                         relative delay                         0.507    



Id: 18
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]}]] 13.468
Requirement: 13.468ns
Endpoints: 3

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_FMT_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.392     13.076


Slack (MET) :             13.076ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.063ns
  Reference Relative Delay:   0.175ns
  Relative CRPR:             -0.504ns
  Actual Bus Skew:            0.392ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.588     3.338    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     3.417 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.418     3.835    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.068     3.747    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.747    
    SLICE_X23Y67         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     3.772    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.835    
                         clock arrival                          3.772    
  -------------------------------------------------------------------
                         relative delay                         0.063    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.409     3.652    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y67         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.711 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.098     3.809    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.217     3.574    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y67         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.574    
    SLICE_X23Y67         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     3.634    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.809    
                         clock arrival                          3.634    
  -------------------------------------------------------------------
                         relative delay                         0.175    



Id: 19
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/src_hsdata_ff_reg[4]}]] -to [get_cells [list {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[1]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[3]} {hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[4]}]] 13.468
Requirement: 13.468ns
Endpoints: 5

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[2]/D
                                                                            hdmi_tx_bd_i/v_hdmi_tx_ss_0/inst/v_hdmi_tx/inst/SYS_INST/AUD_INST/LCLK_CTRL_CH_SYNC_INST/gen_handshake.XPM_INST/dest_hsdata_ff_reg[0]/D
                                                                                                            Slow         0.372     13.096


Slack (MET) :             13.096ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            13.468ns
  Endpoint Relative Delay:    0.081ns
  Reference Relative Delay:   0.213ns
  Relative CRPR:             -0.504ns
  Actual Bus Skew:            0.372ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.582     3.332    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.411 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.443     3.854    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.069     3.748    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.748    
    SLICE_X23Y68         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     3.773    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.854    
                         clock arrival                          3.773    
  -------------------------------------------------------------------
                         relative delay                         0.081    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.406     3.649    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y68         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.707 r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         net (fo=1, routed)           0.144     3.851    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.221     3.578    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
    SLICE_X23Y68         FDRE                                         r  hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
                         clock pessimism              0.000     3.578    
    SLICE_X23Y68         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.638    hdmi_tx_bd_wrapper/hdmi_tx_bd/hdmi_tx_bd_v_hdmi_tx_ss_0_0/hdmi_tx_bd_v_hdmi_tx_ss_0_0_bd_2339/bd_2339_v_hdmi_tx_0/<hidden>/<hidden>/<hidden>/<hidden>/<hidden>
  -------------------------------------------------------------------
                         data arrival                           3.851    
                         clock arrival                          3.638    
  -------------------------------------------------------------------
                         relative delay                         0.213    



Id: 20
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]}]] -to [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[45]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[43]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[50]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[49]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[20]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[21]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[22]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[46]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]}]] 30.000
Requirement: 30.000ns
Endpoints: 32

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clkout2               clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                                                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                                                                                                            Slow         0.969     29.031


Slack (MET) :             29.031ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Endpoint Destination:   hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Source:       hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Destination:  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            30.000ns
  Endpoint Relative Delay:    0.823ns
  Reference Relative Delay:   0.481ns
  Relative CRPR:             -0.627ns
  Actual Bus Skew:            0.969ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.320     3.677    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X42Y60         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.755 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]/Q
                         net (fo=1, routed)           0.838     4.593    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[26]
    SLICE_X42Y60         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.502     3.745    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X42Y60         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]/C
                         clock pessimism              0.000     3.745    
    SLICE_X42Y60         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     3.770    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]
  -------------------------------------------------------------------
                         data arrival                           4.593    
                         clock arrival                          3.770    
  -------------------------------------------------------------------
                         relative delay                         0.823    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.129     3.808    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X40Y84         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y84         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.866 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[47]/Q
                         net (fo=1, routed)           0.095     3.961    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[47]
    SLICE_X40Y84         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.668     3.418    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X40Y84         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]/C
                         clock pessimism              0.000     3.418    
    SLICE_X40Y84         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     3.480    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[47]
  -------------------------------------------------------------------
                         data arrival                           3.961    
                         clock arrival                          3.480    
  -------------------------------------------------------------------
                         relative delay                         0.481    



Id: 21
set_bus_skew -from [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[25]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[30]}]] -to [get_cells [list {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[26]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[28]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[30]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[31]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[32]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[33]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[34]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[36]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[39]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[23]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[24]} \
          {hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[25]}]] 20.202
Requirement: 20.202ns
Endpoints: 18

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
                      clkout2               hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
                                                                            hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                                                                                                            Slow         1.131     19.071


Slack (MET) :             19.071ns  (requirement - actual skew)
  Endpoint Source:        hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Endpoint Destination:   hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Reference Source:       hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0)
  Reference Destination:  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout2)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.202ns
  Endpoint Relative Delay:    0.564ns
  Reference Relative Delay:   0.178ns
  Relative CRPR:             -0.745ns
  Actual Bus Skew:            1.131ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.100     0.100    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.526     0.626 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.676    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.676 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     1.012    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.040 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.564     1.604    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     1.477 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.722    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.750 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.716     3.466    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X42Y54         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.543 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[27]/Q
                         net (fo=1, routed)           0.922     4.465    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[27]
    SLICE_X45Y54         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.111     0.111 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.099     0.210    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.114     0.324 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.484     1.808    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     2.438 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217     2.655    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.679 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.197     3.876    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X45Y54         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]/C
                         clock pessimism              0.000     3.876    
    SLICE_X45Y54         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.901    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[27]
  -------------------------------------------------------------------
                         data arrival                           4.465    
                         clock arrival                          3.901    
  -------------------------------------------------------------------
                         relative delay                         0.564    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    AD21                                              0.000     0.000 r  SYS_CLK_P (IN)
                         net (fo=0)                   0.079     0.079    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.430     0.509 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.549    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/OUT
    AD21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.549 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.846    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0_buf
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.870 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.503     1.373    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_in1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.003 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.216     2.219    hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clk_out1_hdmi_tx_bd_microblaze_0_clk_wiz_1_0
    BUFGCE_X0Y5          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.243 r  hdmi_tx_bd_i/microblaze_0_clk_wiz_1/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9526, routed)        1.531     3.774    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_clk
    SLICE_X46Y64         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     3.832 r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.102     3.934    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[35]
    SLICE_X46Y64         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    GTHE4_COMMON_X0Y2                                 0.000     0.000 r  HDMI_CLK_8T49N241_P (IN)
                         net (fo=0)                   0.000     0.000    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/mgtrefclk0_pad_p_in
    GTHE4_COMMON_X0Y2    IBUFDS_GTE4 (Prop_IBUFDS0_GTHE4_GTHE4_COMMON_I_ODIV2)
                                                      0.319     0.319 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/IBUFDS_GTE4_MGTREFCLK0_INST/ODIV2
                         net (fo=2, routed)           0.114     0.433    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/q0_clk0_gtrefclk_div1_i
    BUFG_GT_X0Y54        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.563 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/bufg_gt_gtrefclk0_odiv2_inst/O
                         net (fo=25, routed)          1.645     2.208    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/CLK_IN
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.081 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248     2.329    hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/clkout2
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.357 r  hdmi_tx_bd_i/vid_phy_controller_0/inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_clkout2_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=9769, routed)        1.339     3.696    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_clk
    SLICE_X46Y64         FDRE                                         r  hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]/C
                         clock pessimism              0.000     3.696    
    SLICE_X46Y64         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     3.756    hdmi_tx_bd_i/microblaze_0_axi_periph/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         data arrival                           3.934    
                         clock arrival                          3.756    
  -------------------------------------------------------------------
                         relative delay                         0.178    



