$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
  $var wire 7 # op [6:0] $end
  $var wire 3 $ func3 [2:0] $end
  $var wire 7 % func7 [6:0] $end
  $var wire 1 & alu_zero $end
  $var wire 4 ' alu_control [3:0] $end
  $var wire 3 ( imm_source [2:0] $end
  $var wire 1 ) mem_write $end
  $var wire 1 * reg_write $end
  $var wire 1 + alu_source $end
  $var wire 2 , write_back_source [1:0] $end
  $var wire 1 - pc_source $end
  $var wire 1 . second_add_source $end
 $upscope $end
 $scope module control $end
  $var wire 7 / op [6:0] $end
  $var wire 3 0 func3 [2:0] $end
  $var wire 7 1 func7 [6:0] $end
  $var wire 1 2 alu_zero $end
  $var wire 4 3 alu_control [3:0] $end
  $var wire 3 4 imm_source [2:0] $end
  $var wire 1 5 mem_write $end
  $var wire 1 6 reg_write $end
  $var wire 1 7 alu_source $end
  $var wire 2 8 write_back_source [1:0] $end
  $var wire 1 9 pc_source $end
  $var wire 1 : second_add_source $end
  $var wire 2 ; alu_op [1:0] $end
  $var wire 1 < branch $end
  $var wire 1 = jump $end
 $upscope $end
$enddefinitions $end


#0
b0000000 #
b000 $
b0000000 %
0&
b0000 '
b000 (
0)
0*
0+
b00 ,
0-
0.
b0000000 /
b000 0
b0000000 1
02
b0000 3
b000 4
05
06
07
b00 8
09
0:
b00 ;
0<
0=
#1000
b0000011 #
1*
1+
b01 ,
b0000011 /
16
17
b01 8
#12001
b0100011 #
b001 (
1)
0*
b00 ,
b0100011 /
b001 4
15
06
b00 8
#23002
b0110011 #
b000 (
0)
1*
0+
b0110011 /
b000 4
05
16
07
b10 ;
#25003
b0000000 #
0*
b0000000 /
06
b00 ;
#36003
b0110011 #
b111 $
b0010 '
1*
b0110011 /
b111 0
b0010 3
16
b10 ;
#38004
b0000000 #
b000 $
b0000 '
0*
b0000000 /
b000 0
b0000 3
06
b00 ;
#49004
b0110011 #
b110 $
b0011 '
1*
b0110011 /
b110 0
b0011 3
16
b10 ;
#51005
b0000000 #
b000 $
b0000 '
0*
b0000000 /
b000 0
b0000 3
06
b00 ;
#62005
b1100011 #
b0001 '
b010 (
b1100011 /
b0001 3
b010 4
b01 ;
1<
#66005
1&
1-
12
19
#68006
b0000000 #
b0000 '
b000 (
0-
b0000000 /
b0000 3
b000 4
09
b00 ;
0<
#79006
b1101111 #
b011 (
1*
b10 ,
1-
b1101111 /
b011 4
16
b10 8
19
1=
#81007
b0000000 #
b000 (
0*
b00 ,
0-
b0000000 /
b000 4
06
b00 8
09
0=
#92007
b0010011 #
1*
1+
b0010011 /
16
17
b10 ;
#94008
b0000000 #
0*
0+
b0000000 /
06
07
b00 ;
#105008
b0010111 #
b100 (
1*
b11 ,
b0010111 /
b100 4
16
b11 8
#107009
b0000000 #
b000 (
0*
b00 ,
b0000000 /
b000 4
06
b00 8
#118009
b0010011 #
b010 $
b0101 '
1*
1+
b0010011 /
b010 0
b0101 3
16
17
b10 ;
#120010
b0000000 #
b000 $
b0000 '
0*
0+
b0000000 /
b000 0
b0000 3
06
07
b00 ;
#131010
b0010011 #
b011 $
b0111 '
1*
1+
b0010011 /
b011 0
b0111 3
16
17
b10 ;
#133011
b0000000 #
b000 $
b0000 '
0*
0+
b0000000 /
b000 0
b0000 3
06
07
b00 ;
#144011
b0010011 #
b100 $
b1000 '
1*
1+
b0010011 /
b100 0
b1000 3
16
17
b10 ;
