verilog xil_defaultlib --include "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ipshared/be4e/mdct/FinitePrecRndNrst.v" \

sv xil_defaultlib --include "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../bd/design_1/ipshared/1772/apb2opb.sv" \
"../../../bd/design_1/ip/design_1_apb2opb_0_0/sim/design_1_apb2opb_0_0.sv" \

verilog xil_defaultlib --include "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../Interco_APB-2OPBJPEG.srcs/sources_1/bd/design_1/ipshared/1313/hdl" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
