#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Icarus\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\va_math.vpi";
S_000001d9227ba0f0 .scope module, "MIPS_TESTBENCH" "MIPS_TESTBENCH" 2 1;
 .timescale 0 0;
v000001d922869540_0 .var "clk", 0 0;
v000001d9228697c0_0 .var/i "i", 31 0;
v000001d922869860_0 .var "reset", 0 0;
S_000001d9227ba280 .scope module, "mips_dut" "MIPS" 2 8, 3 10 0, S_000001d9227ba0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_000001d922802b10 .functor AND 1, v000001d9228093a0_0, v000001d922808040_0, C4<1>, C4<1>;
v000001d922869a40_0 .net "ALUConOut", 2 0, v000001d922809260_0;  1 drivers
v000001d9228683c0_0 .net "ALUOp", 1 0, v000001d922807fa0_0;  1 drivers
v000001d922869180_0 .net "ALUSrc", 0 0, v000001d922809080_0;  1 drivers
v000001d922868320_0 .net "ALU_out", 31 0, v000001d922808fe0_0;  1 drivers
v000001d922869d60_0 .net "Branch", 0 0, v000001d922808040_0;  1 drivers
v000001d9228681e0_0 .net "Jump", 0 0, v000001d9228080e0_0;  1 drivers
v000001d922869220_0 .net "MemToReg", 0 0, v000001d922809440_0;  1 drivers
v000001d922869ae0_0 .net "MemWrite", 0 0, v000001d9228098a0_0;  1 drivers
v000001d922868c80_0 .net "RegDst", 0 0, v000001d922808540_0;  1 drivers
v000001d922868dc0_0 .net "RegWrite", 0 0, v000001d922809940_0;  1 drivers
v000001d922868500_0 .net *"_ivl_15", 3 0, L_000001d92286be10;  1 drivers
v000001d922868460_0 .net "add_address_out", 31 0, L_000001d92286ab50;  1 drivers
v000001d922868640_0 .net "add_pc4_out", 31 0, L_000001d92286a8d0;  1 drivers
v000001d922869720_0 .net "clk", 0 0, v000001d922869540_0;  1 drivers
v000001d922869b80_0 .net "data_mem_out", 31 0, L_000001d922802090;  1 drivers
v000001d9228686e0_0 .net "funct", 5 0, L_000001d92286bf50;  1 drivers
v000001d922868e60_0 .net "immediate", 15 0, L_000001d92286b230;  1 drivers
v000001d922869900_0 .net "instruction", 31 0, L_000001d9228024f0;  1 drivers
v000001d922869e00_0 .net "jump_address", 31 0, L_000001d92286a1f0;  1 drivers
v000001d922868f00_0 .net "mux_datamem_out", 31 0, L_000001d92286b050;  1 drivers
v000001d922868280_0 .net "mux_mainalu_out", 31 0, L_000001d92286afb0;  1 drivers
v000001d922869ea0_0 .net "mux_regbank_out", 4 0, L_000001d92286a830;  1 drivers
v000001d922869f40_0 .net "opcode", 5 0, L_000001d92286a650;  1 drivers
v000001d922868fa0_0 .net "pcout", 31 0, v000001d922863250_0;  1 drivers
v000001d922868140_0 .net "rd", 4 0, L_000001d92286a470;  1 drivers
v000001d922868780_0 .net "rd1", 31 0, L_000001d92286b730;  1 drivers
v000001d922868820_0 .net "rd2", 31 0, L_000001d92286b370;  1 drivers
v000001d922869040_0 .net "reset", 0 0, v000001d922869860_0;  1 drivers
v000001d9228688c0_0 .net "rs", 4 0, L_000001d92286a0b0;  1 drivers
v000001d922868960_0 .net "rt", 4 0, L_000001d92286a510;  1 drivers
v000001d922868a00_0 .net "sel_mux_1", 0 0, L_000001d922802b10;  1 drivers
v000001d922868aa0_0 .net "sel_mux_1_out", 31 0, L_000001d92286b0f0;  1 drivers
v000001d922868b40_0 .net "sel_mux_2_out", 31 0, L_000001d92286b7d0;  1 drivers
v000001d922868be0_0 .net "shift_adder_out", 31 0, L_000001d92286abf0;  1 drivers
v000001d9228692c0_0 .net "shift_jump_out", 27 0, L_000001d92286b9b0;  1 drivers
v000001d922869360_0 .net "sign_ex_out", 31 0, L_000001d92286a790;  1 drivers
v000001d9228694a0_0 .net "zeroflag", 0 0, v000001d9228093a0_0;  1 drivers
L_000001d92286a650 .part L_000001d9228024f0, 26, 6;
L_000001d92286a0b0 .part L_000001d9228024f0, 21, 5;
L_000001d92286a510 .part L_000001d9228024f0, 16, 5;
L_000001d92286a470 .part L_000001d9228024f0, 11, 5;
L_000001d92286b230 .part L_000001d9228024f0, 0, 16;
L_000001d92286bf50 .part L_000001d9228024f0, 0, 6;
L_000001d92286be10 .part L_000001d92286a8d0, 28, 4;
L_000001d92286a1f0 .concat [ 28 4 0 0], L_000001d92286b9b0, L_000001d92286be10;
L_000001d92286aa10 .part L_000001d9228024f0, 0, 26;
S_000001d9227bc670 .scope module, "add_address" "ADDER" 3 93, 4 5 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "dout";
v000001d9228091c0_0 .net/s "dout", 31 0, L_000001d92286ab50;  alias, 1 drivers
v000001d922807dc0_0 .net/s "op1", 31 0, L_000001d92286abf0;  alias, 1 drivers
v000001d922808ea0_0 .net/s "op2", 31 0, L_000001d92286a8d0;  alias, 1 drivers
L_000001d92286ab50 .arith/sum 32, L_000001d92286abf0, L_000001d92286a8d0;
S_000001d9227bc800 .scope module, "add_pc4" "ADDER" 3 88, 4 5 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "dout";
v000001d922809580_0 .net/s "dout", 31 0, L_000001d92286a8d0;  alias, 1 drivers
v000001d922808ae0_0 .net/s "op1", 31 0, v000001d922863250_0;  alias, 1 drivers
L_000001d922870358 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d922809620_0 .net/s "op2", 31 0, L_000001d922870358;  1 drivers
L_000001d92286a8d0 .arith/sum 32, v000001d922863250_0, L_000001d922870358;
S_000001d9227d1640 .scope module, "alu_con" "ALUDEC" 3 86, 5 1 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alucontrol";
v000001d922809260_0 .var "alucontrol", 2 0;
v000001d922807f00_0 .net "aluop", 1 0, v000001d922807fa0_0;  alias, 1 drivers
v000001d922807e60_0 .net "funct", 5 0, L_000001d92286bf50;  alias, 1 drivers
E_000001d9227f6960 .event anyedge, v000001d922807f00_0, v000001d922807e60_0;
S_000001d9227d17d0 .scope module, "con_unit" "CONTROL_UNIT" 3 74, 6 1 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
v000001d922807fa0_0 .var "ALUOp", 1 0;
v000001d922809080_0 .var "ALUSrc", 0 0;
v000001d922808040_0 .var "Branch", 0 0;
v000001d9228080e0_0 .var "Jump", 0 0;
v000001d9228098a0_0 .var "MemWrite", 0 0;
v000001d922809440_0 .var "MemtoReg", 0 0;
v000001d922808540_0 .var "RegDst", 0 0;
v000001d922809940_0 .var "RegWrite", 0 0;
v000001d9228082c0_0 .net "opcode", 5 0, L_000001d92286a650;  alias, 1 drivers
E_000001d9227f6c20 .event anyedge, v000001d9228082c0_0;
S_000001d9227cd3b0 .scope module, "dat_mem" "DATA_MEMORY" 3 82, 7 13 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "din";
    .port_info 1 /INPUT 32 "wd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "dout";
L_000001d922802090 .functor BUFZ 32, L_000001d92286b190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d922809c60_0 .net *"_ivl_0", 31 0, L_000001d92286b190;  1 drivers
v000001d922808b80_0 .net *"_ivl_2", 31 0, L_000001d92286ae70;  1 drivers
v000001d922808680_0 .net *"_ivl_4", 29 0, L_000001d92286a6f0;  1 drivers
L_000001d922870310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d922808360_0 .net *"_ivl_6", 1 0, L_000001d922870310;  1 drivers
v000001d9228099e0_0 .net "clk", 0 0, v000001d922869540_0;  alias, 1 drivers
v000001d9228096c0_0 .net "din", 31 0, v000001d922808fe0_0;  alias, 1 drivers
v000001d9228094e0_0 .net "dout", 31 0, L_000001d922802090;  alias, 1 drivers
v000001d922808400 .array "mem", 255 0, 31 0;
v000001d922809120_0 .net "wd", 31 0, L_000001d92286b370;  alias, 1 drivers
v000001d922809a80_0 .net "we", 0 0, v000001d9228098a0_0;  alias, 1 drivers
E_000001d9227f7320 .event posedge, v000001d9228099e0_0;
L_000001d92286b190 .array/port v000001d922808400, L_000001d92286ae70;
L_000001d92286a6f0 .part v000001d922808fe0_0, 2, 30;
L_000001d92286ae70 .concat [ 30 2 0 0], L_000001d92286a6f0, L_000001d922870310;
S_000001d9227cd540 .scope module, "instr_mem" "INSTRUCTION_MEMORY" 3 71, 7 1 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_000001d9228024f0 .functor BUFZ 32, L_000001d92286a3d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001d922808c20_0 .net *"_ivl_0", 31 0, L_000001d92286a3d0;  1 drivers
v000001d9228085e0_0 .net *"_ivl_2", 31 0, L_000001d92286b910;  1 drivers
v000001d922808cc0_0 .net *"_ivl_4", 29 0, L_000001d92286beb0;  1 drivers
L_000001d922870088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d922808720_0 .net *"_ivl_6", 1 0, L_000001d922870088;  1 drivers
v000001d922809300_0 .net "addr", 31 0, v000001d922863250_0;  alias, 1 drivers
v000001d9228087c0_0 .net "instr", 31 0, L_000001d9228024f0;  alias, 1 drivers
v000001d922808860 .array "mem", 255 0, 31 0;
L_000001d92286a3d0 .array/port v000001d922808860, L_000001d92286b910;
L_000001d92286beb0 .part v000001d922863250_0, 2, 30;
L_000001d92286b910 .concat [ 30 2 0 0], L_000001d92286beb0, L_000001d922870088;
S_000001d9227cf8f0 .scope module, "mainalu" "ALU" 3 80, 8 1 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v000001d922808900_0 .net "ALUControl", 2 0, v000001d922809260_0;  alias, 1 drivers
v000001d922808fe0_0 .var "ALUResult", 31 0;
v000001d922809760_0 .net "SrcA", 31 0, L_000001d92286b730;  alias, 1 drivers
v000001d922808d60_0 .net "SrcB", 31 0, L_000001d92286afb0;  alias, 1 drivers
v000001d9228093a0_0 .var "Zero", 0 0;
E_000001d9227f6fe0 .event anyedge, v000001d922809260_0, v000001d922809760_0, v000001d922808d60_0;
S_000001d9227cfa80 .scope module, "mux_adder_1" "MUX_32BIT" 3 96, 9 12 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000001d922809800_0 .net "dout", 31 0, L_000001d92286b0f0;  alias, 1 drivers
v000001d922809b20_0 .net "in1", 31 0, L_000001d92286a8d0;  alias, 1 drivers
v000001d922809bc0_0 .net "in2", 31 0, L_000001d92286ab50;  alias, 1 drivers
v000001d9227fb410_0 .net "sel", 0 0, L_000001d922802b10;  alias, 1 drivers
L_000001d92286b0f0 .functor MUXZ 32, L_000001d92286a8d0, L_000001d92286ab50, L_000001d922802b10, C4<>;
S_000001d9227e8df0 .scope module, "mux_adder_2" "MUX_32BIT" 3 98, 9 12 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000001d9228646f0_0 .net "dout", 31 0, L_000001d92286b7d0;  alias, 1 drivers
v000001d922863430_0 .net "in1", 31 0, L_000001d92286b0f0;  alias, 1 drivers
v000001d922863750_0 .net "in2", 31 0, L_000001d92286a1f0;  alias, 1 drivers
v000001d922864510_0 .net "sel", 0 0, v000001d9228080e0_0;  alias, 1 drivers
L_000001d92286b7d0 .functor MUXZ 32, L_000001d92286b0f0, L_000001d92286a1f0, v000001d9228080e0_0, C4<>;
S_000001d9227e8f80 .scope module, "mux_data_mem" "MUX_32BIT" 3 83, 9 12 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000001d922863110_0 .net "dout", 31 0, L_000001d92286b050;  alias, 1 drivers
v000001d9228648d0_0 .net "in1", 31 0, v000001d922808fe0_0;  alias, 1 drivers
v000001d9228639d0_0 .net "in2", 31 0, L_000001d922802090;  alias, 1 drivers
v000001d9228636b0_0 .net "sel", 0 0, v000001d922809440_0;  alias, 1 drivers
L_000001d92286b050 .functor MUXZ 32, v000001d922808fe0_0, L_000001d922802090, v000001d922809440_0, C4<>;
S_000001d9227d5c10 .scope module, "mux_main_alu" "MUX_32BIT" 3 79, 9 12 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v000001d9228631b0_0 .net "dout", 31 0, L_000001d92286afb0;  alias, 1 drivers
v000001d922863070_0 .net "in1", 31 0, L_000001d92286b370;  alias, 1 drivers
v000001d922864290_0 .net "in2", 31 0, L_000001d92286a790;  alias, 1 drivers
v000001d9228645b0_0 .net "sel", 0 0, v000001d922809080_0;  alias, 1 drivers
L_000001d92286afb0 .functor MUXZ 32, L_000001d92286b370, L_000001d92286a790, v000001d922809080_0, C4<>;
S_000001d9227d5da0 .scope module, "mux_reg_bank" "MUX_5BIT" 3 76, 9 3 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "dout";
v000001d922864970_0 .net "dout", 4 0, L_000001d92286a830;  alias, 1 drivers
v000001d922863f70_0 .net "in1", 4 0, L_000001d92286a510;  alias, 1 drivers
v000001d922864150_0 .net "in2", 4 0, L_000001d92286a470;  alias, 1 drivers
v000001d9228641f0_0 .net "sel", 0 0, v000001d922808540_0;  alias, 1 drivers
L_000001d92286a830 .functor MUXZ 5, L_000001d92286a510, L_000001d92286a470, v000001d922808540_0, C4<>;
S_000001d9227c8480 .scope module, "prog_counter" "PC" 3 70, 10 1 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "dout";
v000001d9228632f0_0 .net "clk", 0 0, v000001d922869540_0;  alias, 1 drivers
v000001d922863250_0 .var "dout", 31 0;
v000001d9228637f0_0 .net "in", 31 0, L_000001d92286b7d0;  alias, 1 drivers
v000001d922864830_0 .net "reset", 0 0, v000001d922869860_0;  alias, 1 drivers
E_000001d9227f71e0/0 .event negedge, v000001d9228099e0_0;
E_000001d9227f71e0/1 .event posedge, v000001d922864830_0;
E_000001d9227f71e0 .event/or E_000001d9227f71e0/0, E_000001d9227f71e0/1;
S_000001d9227c8610 .scope module, "reg_bank" "REGISTER_BANK" 3 77, 11 1 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a1";
    .port_info 1 /INPUT 5 "a2";
    .port_info 2 /INPUT 5 "a3";
    .port_info 3 /INPUT 32 "wd3";
    .port_info 4 /INPUT 1 "we3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001d922863ed0_0 .net *"_ivl_0", 31 0, L_000001d92286ad30;  1 drivers
v000001d922863390_0 .net *"_ivl_10", 6 0, L_000001d92286af10;  1 drivers
L_000001d922870160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d922863570_0 .net *"_ivl_13", 1 0, L_000001d922870160;  1 drivers
L_000001d9228701a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d922864650_0 .net/2u *"_ivl_14", 31 0, L_000001d9228701a8;  1 drivers
v000001d922863b10_0 .net *"_ivl_18", 31 0, L_000001d92286bc30;  1 drivers
L_000001d9228701f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d9228634d0_0 .net *"_ivl_21", 26 0, L_000001d9228701f0;  1 drivers
L_000001d922870238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d9228643d0_0 .net/2u *"_ivl_22", 31 0, L_000001d922870238;  1 drivers
v000001d922864330_0 .net *"_ivl_24", 0 0, L_000001d92286a290;  1 drivers
v000001d922864a10_0 .net *"_ivl_26", 31 0, L_000001d92286a330;  1 drivers
v000001d922863a70_0 .net *"_ivl_28", 6 0, L_000001d92286bb90;  1 drivers
L_000001d9228700d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d922864d30_0 .net *"_ivl_3", 26 0, L_000001d9228700d0;  1 drivers
L_000001d922870280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d922864ab0_0 .net *"_ivl_31", 1 0, L_000001d922870280;  1 drivers
L_000001d9228702c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d922863bb0_0 .net/2u *"_ivl_32", 31 0, L_000001d9228702c8;  1 drivers
L_000001d922870118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d922863cf0_0 .net/2u *"_ivl_4", 31 0, L_000001d922870118;  1 drivers
v000001d922864470_0 .net *"_ivl_6", 0 0, L_000001d92286a5b0;  1 drivers
v000001d922864b50_0 .net *"_ivl_8", 31 0, L_000001d92286a150;  1 drivers
v000001d922863610_0 .net "a1", 4 0, L_000001d92286a0b0;  alias, 1 drivers
v000001d922864c90_0 .net "a2", 4 0, L_000001d92286a510;  alias, 1 drivers
v000001d922863890_0 .net "a3", 4 0, L_000001d92286a830;  alias, 1 drivers
v000001d922863930_0 .net "clk", 0 0, v000001d922869540_0;  alias, 1 drivers
v000001d922863c50_0 .var/i "i", 31 0;
v000001d922863d90_0 .net "rd1", 31 0, L_000001d92286b730;  alias, 1 drivers
v000001d922863e30_0 .net "rd2", 31 0, L_000001d92286b370;  alias, 1 drivers
v000001d922864bf0 .array "registers", 31 0, 31 0;
v000001d922864010_0 .net "wd3", 31 0, L_000001d92286b050;  alias, 1 drivers
v000001d9228640b0_0 .net "we3", 0 0, v000001d922809940_0;  alias, 1 drivers
L_000001d92286ad30 .concat [ 5 27 0 0], L_000001d92286a0b0, L_000001d9228700d0;
L_000001d92286a5b0 .cmp/ne 32, L_000001d92286ad30, L_000001d922870118;
L_000001d92286a150 .array/port v000001d922864bf0, L_000001d92286af10;
L_000001d92286af10 .concat [ 5 2 0 0], L_000001d92286a0b0, L_000001d922870160;
L_000001d92286b730 .functor MUXZ 32, L_000001d9228701a8, L_000001d92286a150, L_000001d92286a5b0, C4<>;
L_000001d92286bc30 .concat [ 5 27 0 0], L_000001d92286a510, L_000001d9228701f0;
L_000001d92286a290 .cmp/ne 32, L_000001d92286bc30, L_000001d922870238;
L_000001d92286a330 .array/port v000001d922864bf0, L_000001d92286bb90;
L_000001d92286bb90 .concat [ 5 2 0 0], L_000001d92286a510, L_000001d922870280;
L_000001d92286b370 .functor MUXZ 32, L_000001d9228702c8, L_000001d92286a330, L_000001d92286a290, C4<>;
S_000001d9227ca1d0 .scope module, "shift_adder" "SHIFTER" 3 94, 4 9 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "dout";
P_000001d92280d170 .param/l "IN_LEN" 0 4 9, +C4<00000000000000000000000000100000>;
P_000001d92280d1a8 .param/l "OUT_LEN" 0 4 9, +C4<00000000000000000000000000100000>;
v000001d922864790_0 .net *"_ivl_2", 29 0, L_000001d92286aab0;  1 drivers
L_000001d922870430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d922864dd0_0 .net *"_ivl_4", 1 0, L_000001d922870430;  1 drivers
v000001d922864e70_0 .net "dout", 31 0, L_000001d92286abf0;  alias, 1 drivers
v000001d922864f10_0 .net "in", 31 0, L_000001d92286a790;  alias, 1 drivers
L_000001d92286aab0 .part L_000001d92286a790, 0, 30;
L_000001d92286abf0 .concat [ 2 30 0 0], L_000001d922870430, L_000001d92286aab0;
S_000001d9228673b0 .scope module, "shift_jump" "SHIFTER" 3 91, 4 9 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in";
    .port_info 1 /OUTPUT 28 "dout";
P_000001d92280d070 .param/l "IN_LEN" 0 4 9, +C4<00000000000000000000000000011010>;
P_000001d92280d0a8 .param/l "OUT_LEN" 0 4 9, +C4<00000000000000000000000000011100>;
v000001d9228699a0_0 .net *"_ivl_0", 27 0, L_000001d92286add0;  1 drivers
L_000001d9228703a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d9228690e0_0 .net *"_ivl_3", 1 0, L_000001d9228703a0;  1 drivers
v000001d922869c20_0 .net *"_ivl_6", 25 0, L_000001d92286a970;  1 drivers
L_000001d9228703e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d922868d20_0 .net *"_ivl_8", 1 0, L_000001d9228703e8;  1 drivers
v000001d9228685a0_0 .net "dout", 27 0, L_000001d92286b9b0;  alias, 1 drivers
v000001d922869680_0 .net "in", 25 0, L_000001d92286aa10;  1 drivers
L_000001d92286add0 .concat [ 26 2 0 0], L_000001d92286aa10, L_000001d9228703a0;
L_000001d92286a970 .part L_000001d92286add0, 0, 26;
L_000001d92286b9b0 .concat [ 2 26 0 0], L_000001d9228703e8, L_000001d92286a970;
S_000001d922867540 .scope module, "sign_ex" "SIGN_EXTEND" 3 85, 4 1 0, S_000001d9227ba280;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /OUTPUT 32 "dout";
v000001d922869400_0 .net *"_ivl_1", 0 0, L_000001d92286ac90;  1 drivers
v000001d9228680a0_0 .net *"_ivl_2", 15 0, L_000001d92286b2d0;  1 drivers
v000001d922869cc0_0 .net "din", 15 0, L_000001d92286b230;  alias, 1 drivers
v000001d9228695e0_0 .net "dout", 31 0, L_000001d92286a790;  alias, 1 drivers
L_000001d92286ac90 .part L_000001d92286b230, 15, 1;
LS_000001d92286b2d0_0_0 .concat [ 1 1 1 1], L_000001d92286ac90, L_000001d92286ac90, L_000001d92286ac90, L_000001d92286ac90;
LS_000001d92286b2d0_0_4 .concat [ 1 1 1 1], L_000001d92286ac90, L_000001d92286ac90, L_000001d92286ac90, L_000001d92286ac90;
LS_000001d92286b2d0_0_8 .concat [ 1 1 1 1], L_000001d92286ac90, L_000001d92286ac90, L_000001d92286ac90, L_000001d92286ac90;
LS_000001d92286b2d0_0_12 .concat [ 1 1 1 1], L_000001d92286ac90, L_000001d92286ac90, L_000001d92286ac90, L_000001d92286ac90;
L_000001d92286b2d0 .concat [ 4 4 4 4], LS_000001d92286b2d0_0_0, LS_000001d92286b2d0_0_4, LS_000001d92286b2d0_0_8, LS_000001d92286b2d0_0_12;
L_000001d92286a790 .concat [ 16 16 0 0], L_000001d92286b230, L_000001d92286b2d0;
    .scope S_000001d9227c8480;
T_0 ;
    %wait E_000001d9227f71e0;
    %load/vec4 v000001d922864830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d922863250_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d9228637f0_0;
    %assign/vec4 v000001d922863250_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d9227cd540;
T_1 ;
    %vpi_call 7 7 "$readmemb", "instr.txt", v000001d922808860 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001d9227d17d0;
T_2 ;
    %wait E_000001d9227f6c20;
    %load/vec4 v000001d9228082c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9228080e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001d922807fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922809440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9228098a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922808040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922809080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d922808540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d922809940_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9228080e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d922807fa0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d922809440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9228098a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922808040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d922809080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922808540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d922809940_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9228080e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d922807fa0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d922809440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9228098a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922808040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d922809080_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d922808540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922809940_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9228080e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001d922807fa0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d922809440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9228098a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d922808040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922809080_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d922808540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922809940_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9228080e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001d922807fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922809440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9228098a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922808040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d922809080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922808540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d922809940_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d9228080e0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v000001d922807fa0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d922809440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d9228098a0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d922808040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d922809080_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d922808540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922809940_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d9227c8610;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d922863c50_0, 0, 32;
T_3.0 ;
    %load/vec4 v000001d922863c50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001d922863c50_0;
    %store/vec4a v000001d922864bf0, 4, 0;
    %load/vec4 v000001d922863c50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d922863c50_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_000001d9227c8610;
T_4 ;
    %wait E_000001d9227f7320;
    %load/vec4 v000001d9228640b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001d922863890_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %load/vec4 v000001d922864010_0;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %load/vec4 v000001d922863890_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d922864bf0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d9227cf8f0;
T_5 ;
    %wait E_000001d9227f6fe0;
    %load/vec4 v000001d922808900_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001d9228093a0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001d922808fe0_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v000001d922809760_0;
    %load/vec4 v000001d922808d60_0;
    %add;
    %store/vec4 v000001d922808fe0_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v000001d922809760_0;
    %load/vec4 v000001d922808d60_0;
    %sub;
    %store/vec4 v000001d922808fe0_0, 0, 32;
    %load/vec4 v000001d922809760_0;
    %load/vec4 v000001d922808d60_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 1;
    %store/vec4 v000001d9228093a0_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001d922809760_0;
    %load/vec4 v000001d922808d60_0;
    %and;
    %store/vec4 v000001d922808fe0_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000001d922809760_0;
    %load/vec4 v000001d922808d60_0;
    %or;
    %store/vec4 v000001d922808fe0_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v000001d922809760_0;
    %load/vec4 v000001d922808d60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v000001d922808fe0_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d9227cd3b0;
T_6 ;
    %wait E_000001d9227f7320;
    %load/vec4 v000001d922809a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001d922809120_0;
    %load/vec4 v000001d9228096c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d922808400, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d9227d1640;
T_7 ;
    %wait E_000001d9227f6960;
    %load/vec4 v000001d922807f00_0;
    %load/vec4 v000001d922807e60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 224, 64, 8;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 226, 64, 8;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 228, 64, 8;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 229, 64, 8;
    %cmp/x;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 234, 64, 8;
    %cmp/x;
    %jmp/1 T_7.6, 4;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d922809260_0, 0, 3;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d922809260_0, 0, 3;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001d922809260_0, 0, 3;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001d922809260_0, 0, 3;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001d922809260_0, 0, 3;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001d922809260_0, 0, 3;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001d922809260_0, 0, 3;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d9227ba0f0;
T_8 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922869540_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v000001d922869540_0;
    %inv;
    %store/vec4 v000001d922869540_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000001d9227ba0f0;
T_9 ;
    %delay 200, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001d9227ba0f0;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d9228697c0_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001d9228697c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001d922864bf0, v000001d9228697c0_0 > {0 0 0};
    %load/vec4 v000001d9228697c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d9228697c0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d9228697c0_0, 0, 32;
T_10.2 ;
    %load/vec4 v000001d9228697c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001d922808400, v000001d9228697c0_0 > {0 0 0};
    %load/vec4 v000001d9228697c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d9228697c0_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d9228688c0_0 {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922868140_0 {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922868960_0 {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922868f00_0 {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922868b40_0 {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922868fa0_0 {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922868aa0_0 {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922868460_0 {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922869e00_0 {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d9228694a0_0 {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922869f40_0 {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d9228686e0_0 {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922869a40_0 {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d9228683c0_0 {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922869900_0 {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922868c80_0 {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d9228681e0_0 {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922869d60_0 {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922869220_0 {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922869180_0 {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922869ae0_0 {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d922868dc0_0 {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000001, v000001d9228683c0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000001d9227ba0f0;
T_11 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d922869860_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d922869860_0, 0, 1;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./bit_operations.sv";
    "./ALUDec.sv";
    "./control_unit.sv";
    "./memory.sv";
    "./ALU.sv";
    "./mux.sv";
    "./pc.sv";
    "./register_file.sv";
