/*

Xilinx Vivado v2018.2.1 (64-bit) [Major: 2018, Minor: 2]
SW Build: 2288692 on Thu Jul 26 18:24:02 MDT 2018
IP Build: 2289599 on Thu Jul 26 21:09:20 MDT 2018

Process ID: 9852
License: Customer

Current time: 	Sat Oct 26 13:24:34 PDT 2019
Time zone: 	Pacific Standard Time (America/Los_Angeles)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 4

Screen size: 1920x1080
Screen resolution (DPI): 96
Available screens: 1
Available disk space: 73 GB
Default font: family=Dialog,name=Dialog,style=plain,size=12

Java version: 	1.8.0_112 64-bit
Java home: 	D:/Xilinx/Vivado/2018.2/tps/win64/jre
Java executable location: 	D:/Xilinx/Vivado/2018.2/tps/win64/jre/bin/java.exe
Java initial memory (-Xms): 	128 MB
Java maximum memory (-Xmx):	 2 GB


User name: 	adigundu
User home directory: C:/Users/adigundu
User working directory: N:/Project2/Project2
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: D:/Xilinx/Vivado
HDI_APPROOT: D:/Xilinx/Vivado/2018.2
RDI_DATADIR: D:/Xilinx/Vivado/2018.2/data
RDI_BINDIR: D:/Xilinx/Vivado/2018.2/bin

Vivado preferences file location: \\thoth.cecs.pdx.edu\profile07\adigundu\Application Data/Xilinx/Vivado/2018.2/vivado.xml
Vivado preferences directory: \\thoth.cecs.pdx.edu\profile07\adigundu\Application Data/Xilinx/Vivado/2018.2/
Vivado layouts directory: \\thoth.cecs.pdx.edu\profile07\adigundu\Application Data\Xilinx\Vivado\2018.2\layouts
PlanAhead jar file location: 	D:/Xilinx/Vivado/2018.2/lib/classes/planAhead.jar
Vivado log file location: 	N:/Project2/Project2/vivado.log
Vivado journal file location: 	N:/Project2/Project2/vivado.jou
Engine tmp dir: 	N:/Project2/Project2/.Xil/Vivado-9852-caplab07

Xilinx Environment Variables
----------------------------
XILINX: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINXD_LICENSE_FILE: 2100@xilinx-lic.cat.pdx.edu
XILINX_DSP: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
XILINX_PLANAHEAD: D:/Xilinx/Vivado/2018.2
XILINX_SDK: D:/Xilinx/SDK/2018.2
XILINX_VIVADO: D:/Xilinx/Vivado/2018.2
XILINX_VIVADO_HLS: D:/Xilinx/Vivado/2018.2


GUI allocated memory:	179 MB
GUI max memory:		3,052 MB
Engine allocated memory: 504 MB

Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// [GUI Memory]: 57 MB (+57119kb) [00:00:04]
// [Engine Memory]: 463 MB (+334195kb) [00:00:04]
// bx (ck):  Open Project : addNotify
// Opening Vivado Project: N:\Project2\Project2\project_2.xpr. Version: Vivado v2018.2.1 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// Tcl Message: open_project N:/Project2/Project2/project_2.xpr 
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// [Engine Memory]: 536 MB (+52015kb) [00:00:09]
// HMemoryUtils.trashcanNow. Engine heap size: 557 MB. GUI used memory: 37 MB. Current time: 10/26/19 1:24:36 PM PDT
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [Engine Memory]: 585 MB (+23315kb) [00:00:11]
// [GUI Memory]: 61 MB (+1361kb) [00:00:12]
// [Engine Memory]: 615 MB (+963kb) [00:00:12]
// [GUI Memory]: 65 MB (+939kb) [00:00:15]
// [GUI Memory]: 72 MB (+3496kb) [00:00:16]
// [GUI Memory]: 77 MB (+1545kb) [00:00:16]
// Tcl Message: open_project N:/Project2/Project2/project_2.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1700] Loaded user IP repository 'n:/Project2/proj2_release_r1_0/ece540_ip_repo'. INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'. 
// [GUI Memory]: 82 MB (+1447kb) [00:00:17]
// [Engine Memory]: 652 MB (+6466kb) [00:00:17]
// Project name: project_2; location: N:/Project2/Project2; part: xc7a100tcsg324-1
// Tcl Message: open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 824.102 ; gain = 138.234 
// [GUI Memory]: 86 MB (+321kb) [00:00:18]
dismissDialog("Open Project"); // bx (ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Tcl Message: update_compile_order -fileset sources_1 
// [GUI Memory]: 91 MB (+656kb) [00:00:50]
// [GUI Memory]: 96 MB (+243kb) [00:04:40]
// [GUI Memory]: 101 MB (+77kb) [00:09:05]
// Elapsed time: 627 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // u (O, ck) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// bx (ck):  Open Elaborated Design : addNotify
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 282ms to process. Increasing delay to 2000 ms.
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: mfp_nexys4_ddr 
// TclEventType: ELABORATE_START
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a (bx)
// 'dP' command handler elapsed time: 3 seconds
// [Engine Memory]: 725 MB (+42036kb) [00:10:52]
// HMemoryUtils.trashcanNow. Engine heap size: 851 MB. GUI used memory: 62 MB. Current time: 10/26/19 1:35:22 PM PDT
// [Engine Memory]: 851 MB (+94605kb) [00:10:54]
// [Engine Memory]: 1,006 MB (+117448kb) [00:10:59]
// HMemoryUtils.trashcanNow. Engine heap size: 1,124 MB. GUI used memory: 61 MB. Current time: 10/26/19 1:35:47 PM PDT
// [Engine Memory]: 1,124 MB (+71335kb) [00:11:20]
// Elapsed time: 34 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 380, 333); // ce (w, ck)
// TclEventType: ELABORATE_FINISH
// [GUI Memory]: 106 MB (+136kb) [00:11:35]
// [Engine Memory]: 1,271 MB (+95027kb) [00:11:35]
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,323 MB. GUI used memory: 62 MB. Current time: 10/26/19 1:36:05 PM PDT
// [Engine Memory]: 1,389 MB (+56984kb) [00:11:39]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgd elapsed time: 1.1s
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 990.895 ; gain = 138.059 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:17] INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6157] synthesizing module 'debounce' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 50000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:75] 
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (7#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (8#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_register' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (12#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:100] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (18#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (23#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] 
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b1  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b0  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (28#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77] 
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (29#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_root_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (30#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_srs1.v:76] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (31#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:76] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (32#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mdl_ctl.v:539] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter M14K_FIFO_WIDTH bound to: 36 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter CHANNEL bound to: 1 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter clock_frequency bound to: 50000000 - type: integer  	Parameter baud_rate bound to: 115200 - type: integer  	Parameter clock_cycles_in_symbol bound to: 434 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:92] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:217] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b3.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p3.v:19] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:52] 
// Tcl Message: 	Parameter seg_a bound to: 7'b0111111  	Parameter seg_b bound to: 7'b1011111  	Parameter seg_c bound to: 7'b1101111  	Parameter seg_d bound to: 7'b1110111  	Parameter seg_e bound to: 7'b1111011  	Parameter seg_f bound to: 7'b1111101  	Parameter seg_g bound to: 7'b1111110  	Parameter upH bound to: 7'b1001000  	Parameter upL bound to: 7'b1110001  	Parameter upR bound to: 7'b0001000  	Parameter lol bound to: 7'b1111001  	Parameter lor bound to: 7'b1111010  	Parameter blank bound to: 7'b1111111  	Parameter WIDTH bound to: 16 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:56] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1230.434 ; gain = 377.598 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1230.434 ; gain = 377.598 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1230.434 ; gain = 377.598 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0' INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'rojobot' INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1 INFO: [Device 21-403] Loading part xc7a100tcsg324-1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:265] INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:269] 
// Tcl Message: Finished Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary:   A total of 56 instances were transformed.   LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances   RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances  
// [GUI Memory]: 115 MB (+3131kb) [00:11:43]
// PAPropertyPanels.initPanels (debounce (debounce)) elapsed time: 0.7s
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 1620.504 ; gain = 767.668 
// Tcl Message: 281 Infos, 185 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1620.504 ; gain = 768.668 
// Elapsed time: 17 seconds
dismissDialog("Open Elaborated Design"); // bx (ck)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aE (Q, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 2); // k (j, ck)
// Elapsed time: 11 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 9, 250); // ce (w, ck)
// [GUI Memory]: 124 MB (+3712kb) [00:12:18]
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// [Engine Memory]: 1,459 MB (+875kb) [00:12:27]
// [GUI Memory]: 131 MB (+948kb) [00:12:27]
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 24 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 45, 224); // ce (w, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 11 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 138, 121); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("mfp_nexys4_ddr.v", 187, 91); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// HMemoryUtils.trashcanNow. Engine heap size: 1,469 MB. GUI used memory: 93 MB. Current time: 10/26/19 1:37:22 PM PDT
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 19 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 41, 245); // ce (w, ck)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cM, ck)
// bx (ck):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1630.738 ; gain = 0.660 
// Tcl Message: --------------------------------------------------------------------------------- 
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 433ms to process. Increasing delay to 2000 ms.
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:17] INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6157] synthesizing module 'debounce' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 50000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:75] 
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (7#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (8#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_register' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (12#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:100] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (18#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (23#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] 
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b1  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b0  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (28#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77] 
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (29#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_root_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (30#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_srs1.v:76] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (31#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:76] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (32#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mdl_ctl.v:539] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 32 - type: integer  
// HMemoryUtils.trashcanNow. Engine heap size: 1,531 MB. GUI used memory: 95 MB. Current time: 10/26/19 1:37:47 PM PDT
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// [Engine Memory]: 1,579 MB (+49297kb) [00:13:21]
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter M14K_FIFO_WIDTH bound to: 36 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter CHANNEL bound to: 1 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter clock_frequency bound to: 50000000 - type: integer  	Parameter baud_rate bound to: 115200 - type: integer  	Parameter clock_cycles_in_symbol bound to: 434 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:92] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:217] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b3.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p3.v:19] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:52] 
// Tcl Message: 	Parameter seg_a bound to: 7'b0111111  	Parameter seg_b bound to: 7'b1011111  	Parameter seg_c bound to: 7'b1101111  	Parameter seg_d bound to: 7'b1110111  	Parameter seg_e bound to: 7'b1111011  	Parameter seg_f bound to: 7'b1111101  	Parameter seg_g bound to: 7'b1111110  	Parameter upH bound to: 7'b1001000  	Parameter upL bound to: 7'b1110001  	Parameter upR bound to: 7'b0001000  	Parameter lol bound to: 7'b1111001  	Parameter lor bound to: 7'b1111010  	Parameter blank bound to: 7'b1111111  	Parameter WIDTH bound to: 16 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:56] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1792.648 ; gain = 162.570 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1792.648 ; gain = 162.570 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1792.648 ; gain = 162.570 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,629 MB. GUI used memory: 73 MB. Current time: 10/26/19 1:38:11 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 1,629 MB. GUI used memory: 73 MB. Current time: 10/26/19 1:38:11 PM PDT
// Tcl Message: Reading core file 'N:/Project2/Project2/project_2.srcs/sources_1/imports/world_maps_part1/world_map.ngc' for (cell view 'world_map', library 'work') Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif] Finished Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif] 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0' INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'rojobot' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,629 MB. GUI used memory: 69 MB. Current time: 10/26/19 1:38:17 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:265] INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:269] 
// Tcl Message: Finished Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1802.574 ; gain = 173.504 
// Elapsed time: 41 seconds
dismissDialog("Reloading"); // bx (ck)
// Elapsed time: 98 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 155, 283); // ce (w, ck)
// Elapsed time: 12 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 21, 267); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("mfp_nexys4_ddr.v", 33, 322); // ce (w, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("mfp_nexys4_ddr.v", 34, 335); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 30, 344); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("mfp_nexys4_ddr.v", 63, 146); // ce (w, ck)
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 32 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 84, 214); // ce (w, ck)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cM, ck)
// bx (ck):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1802.574 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:17] INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6157] synthesizing module 'debounce' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 50000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:75] 
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (7#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (8#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_register' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (12#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:100] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (18#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (23#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] 
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b1  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b0  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (28#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77] 
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (29#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_root_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (30#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_srs1.v:76] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (31#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:76] 
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 390ms to process. Increasing delay to 2000 ms.
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (32#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mdl_ctl.v:539] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter M14K_FIFO_WIDTH bound to: 36 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter CHANNEL bound to: 1 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter WIDTH bound to: 32 - type: integer  
// HMemoryUtils.trashcanNow. Engine heap size: 1,657 MB. GUI used memory: 98 MB. Current time: 10/26/19 1:41:17 PM PDT
// Tcl Message: 	Parameter clock_frequency bound to: 50000000 - type: integer  	Parameter baud_rate bound to: 115200 - type: integer  	Parameter clock_cycles_in_symbol bound to: 434 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:92] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:217] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b3.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p3.v:19] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:52] 
// Tcl Message: 	Parameter seg_a bound to: 7'b0111111  	Parameter seg_b bound to: 7'b1011111  	Parameter seg_c bound to: 7'b1101111  	Parameter seg_d bound to: 7'b1110111  	Parameter seg_e bound to: 7'b1111011  	Parameter seg_f bound to: 7'b1111101  	Parameter seg_g bound to: 7'b1111110  	Parameter upH bound to: 7'b1001000  	Parameter upL bound to: 7'b1110001  	Parameter upR bound to: 7'b0001000  	Parameter lol bound to: 7'b1111001  	Parameter lor bound to: 7'b1111010  	Parameter blank bound to: 7'b1111111  	Parameter WIDTH bound to: 16 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:56] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// [Engine Memory]: 1,670 MB (+12048kb) [00:16:51]
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1844.121 ; gain = 41.547 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1844.121 ; gain = 41.547 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1844.121 ; gain = 41.547 
// Tcl Message: --------------------------------------------------------------------------------- 
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 93 MB. Current time: 10/26/19 1:41:37 PM PDT
// TclEventType: ELABORATE_FINISH
// Tcl Message: Reading core file 'N:/Project2/Project2/project_2.srcs/sources_1/imports/world_maps_part1/world_map.ngc' for (cell view 'world_map', library 'work') Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif] Finished Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif] 
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 93 MB. Current time: 10/26/19 1:41:38 PM PDT
// Engine heap size: 1,679 MB. GUI used memory: 93 MB. Current time: 10/26/19 1:41:38 PM PDT
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0' INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'rojobot' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 69 MB. Current time: 10/26/19 1:41:44 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:265] INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:269] 
// Tcl Message: Finished Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1883.504 ; gain = 80.930 
// Elapsed time: 40 seconds
dismissDialog("Reloading"); // bx (ck)
// Elapsed time: 520 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, ck)
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 2); // k (j, ck)
// Elapsed time: 14 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 118, 321); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 146, 322); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 146, 322, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 231, 303); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 255, 300); // ce (w, ck)
// Elapsed time: 16 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 143, 314); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 288, 283); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 29, 294); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 336, 278); // ce (w, ck)
// [GUI Memory]: 138 MB (+125kb) [00:27:16]
selectCodeEditor("mfp_nexys4_ddr.v", 174, 266); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 236, 308); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 29, 285); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 29, 285, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 253, 283); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 261, 353); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 58, 132); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 125, 325); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 125, 346); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 133, 245); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 133, 303); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 146, 241); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 42, 228); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 41, 228, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 41, 267); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 102, 178); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 102, 178, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 102, 178); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 197, 274); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 198, 291); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 211, 289); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 225, 278); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 225, 278, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 194, 318); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 156, 266); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 59, 267); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 110, 256); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 146, 272); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 150, 277); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 150, 277, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 150, 277); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 150, 356); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 147, 287); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 151, 280); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 267, 279); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 267, 279, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 261, 331); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 300, 261); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 188, 286); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 104, 256); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 79, 281); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 94, 258); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 261, 280); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 261, 280, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 259, 312); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 140, 279); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 140, 279, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 297, 214); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 287, 294); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 150, 276); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 150, 276, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 241, 216); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 224, 273); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 204, 279); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 190, 284); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 218, 343); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 237, 299); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 227, 285); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 217, 315); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 217, 279); // ce (w, ck)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("mfp_nexys4_ddr.v", 207, 332); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 348, 273); // ce (w, ck)
// Elapsed time: 25 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 124, 287); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 124, 287, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 131, 246); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 131, 246, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 156, 227); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 156, 227, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 130, 244); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 130, 244, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 115, 191); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 116, 176); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 116, 176, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 235, 290); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 161, 241); // ce (w, ck)
// [GUI Memory]: 145 MB (+173kb) [00:30:21]
selectCodeEditor("mfp_nexys4_ddr.v", 125, 235); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 125, 235, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 192, 254); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 218, 244); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 218, 244, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 92, 214); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 101, 229); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 101, 229, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 266, 278); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 266, 278, false, false, false, false, true); // ce (w, ck) - Double Click
// WARNING: HSwingWorker (Update Runs Swing Worker) is taking 1236 ms. Increasing delay to 3000 ms.
// [GUI Memory]: 152 MB (+539kb) [00:36:35]
// Elapsed time: 533 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 162, 331); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 229, 225); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 218, 259); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 176, 307); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 179, 346); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 281, 334); // ce (w, ck)
// Elapsed time: 72 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, ck)
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Elapsed time: 35 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 859, 397, 1229, 586, false, false, false, true, false); // f (k, ck) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // aa (aj, Popup.HeavyWeightWindow)
// Elapsed time: 10 seconds
selectMenuItem(PAResourceCommand.PACommandNames_SHOW_CONNECTIVITY, "Show Connectivity"); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_SHOW_CONNECTIVITY
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 873, 402, 1229, 586, false, false, false, true, false); // f (k, ck) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // aa (aj, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // aa (aj, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_GOTO_INSTANTIATION, "Go to Source"); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_GOTO_INSTANTIATION
selectCodeEditor("mfp_nexys4_ddr.v", 321, 233); // ce (w, ck)
// Elapsed time: 30 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 198, 332); // ce (w, ck)
// Elapsed time: 14 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 163, 330); // ce (w, ck)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("mfp_nexys4_ddr.v", 192, 328); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 59, 329); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 93, 384); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 237, 384); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 250, 476); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 314, 460); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// TclEventType: DG_GRAPH_GENERATED
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cM, ck)
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton (A, G)
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cM, ck)
// bx (ck):  Reloading : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1883.504 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:17] INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6157] synthesizing module 'debounce' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 50000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:75] 
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (7#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (8#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_register' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (12#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:100] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (18#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (23#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] 
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b1  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b0  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (28#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77] 
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (29#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_root_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (30#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_srs1.v:76] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (31#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:76] 
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 388ms to process. Increasing delay to 2000 ms.
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (32#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mdl_ctl.v:539] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: 	Parameter PARITY bound to: 0 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter LOCK_START bound to: 1 - type: integer  	Parameter RD_HOLD bound to: 2 - type: integer  	Parameter FLUSH_SB bound to: 3 - type: integer  	Parameter UNLOCK bound to: 4 - type: integer  	Parameter T_BITS bound to: 24 - type: integer  	Parameter D_BITS bound to: 32 - type: integer  	Parameter D_BYTES bound to: 8 - type: integer  	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  	Parameter WIDTH bound to: 128 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter M14K_FIFO_WIDTH bound to: 36 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter CHANNEL bound to: 1 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter clock_frequency bound to: 50000000 - type: integer  	Parameter baud_rate bound to: 115200 - type: integer  	Parameter clock_cycles_in_symbol bound to: 434 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:92] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:217] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b3.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p3.v:19] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:52] 
// Tcl Message: 	Parameter seg_a bound to: 7'b0111111  	Parameter seg_b bound to: 7'b1011111  	Parameter seg_c bound to: 7'b1101111  	Parameter seg_d bound to: 7'b1110111  	Parameter seg_e bound to: 7'b1111011  	Parameter seg_f bound to: 7'b1111101  	Parameter seg_g bound to: 7'b1111110  	Parameter upH bound to: 7'b1001000  	Parameter upL bound to: 7'b1110001  	Parameter upR bound to: 7'b0001000  	Parameter lol bound to: 7'b1111001  	Parameter lor bound to: 7'b1111010  	Parameter blank bound to: 7'b1111111  	Parameter WIDTH bound to: 16 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:56] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1883.504 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1883.504 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1883.504 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 1,679 MB. GUI used memory: 83 MB. Current time: 10/26/19 2:08:05 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 84 MB. Current time: 10/26/19 2:08:05 PM PDT
// Tcl Message: Reading core file 'N:/Project2/Project2/project_2.srcs/sources_1/imports/world_maps_part1/world_map.ngc' for (cell view 'world_map', library 'work') Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif] Finished Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif] 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0' INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'rojobot' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 73 MB. Current time: 10/26/19 2:08:12 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:265] INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:269] 
// Tcl Message: Finished Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 1919.129 ; gain = 35.625 
// Elapsed time: 40 seconds
dismissDialog("Reloading"); // bx (ck)
// Elapsed time: 10 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Elapsed time: 145 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Elapsed time: 18 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceQtoS.SchematicView_REMOVE, "Schematic_remove"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REMOVE, "Schematic_remove"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REMOVE, "Schematic_remove"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REMOVE, "Schematic_remove"); // B (f, ck)
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis]", 4); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false, false, false, false, false, true); // u (O, ck) - Double Click
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager]", 0); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false, false, false, false, false, true); // u (O, ck) - Double Click
// Elapsed time: 10 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Elapsed time: 13 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 90, 392, 1229, 586, false, false, false, true, false); // f (k, ck) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // aa (aj, Popup.HeavyWeightWindow)
selectMenu(PAResourceQtoS.SelectMenu_MARK, "Mark"); // aa (aj, Popup.HeavyWeightWindow)
selectMenuItem(PAResourceCommand.PACommandNames_GOTO_INSTANTIATION, "Go to Source"); // ad (aj, Popup.HeavyWeightWindow)
// Run Command: PAResourceCommand.PACommandNames_GOTO_INSTANTIATION
// Elapsed time: 16 seconds
selectCodeEditor("bot31_if.v", 198, 386); // D (w, ck)
// Elapsed time: 21 seconds
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // B
// PAPropertyPanels.initPanels (clk_out1) elapsed time: 0.2s
// Elapsed time: 20 seconds
selectButton(PAResourceQtoS.SchematicView_ADD, "Schematic_addToSchematic"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_ADD, "Schematic_addToSchematic"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REMOVE, "Schematic_remove"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REMOVE, "Schematic_remove"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REMOVE, "Schematic_remove"); // B (f, ck)
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // k (j, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceItoN.NetlistSchematicView_SHOW_CELLS_IN_THIS_SCHEMATIC, "1 Cell"); // h (f, ck)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectCodeEditor("mfp_nexys4_ddr.v", 162, 230); // ce (w, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false, false, false, false, false, true); // u (O, ck) - Double Click
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Elapsed time: 13 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// [GUI Memory]: 160 MB (+45kb) [00:49:49]
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
// Elapsed time: 15 seconds
selectButton(PAResourceQtoS.SchematicView_REMOVE, "Schematic_remove"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REMOVE, "Schematic_remove"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceQtoS.SchematicView_REGENERATE, "Schematic_refresh"); // B (f, ck)
selectButton(PAResourceCommand.PACommandNames_ZOOM_OUT, "Schematic_zoom_out"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_OUT
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // f
// [GUI Memory]: 169 MB (+776kb) [00:56:49]
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 110 MB. Current time: 10/26/19 2:38:12 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 106 MB. Current time: 10/26/19 3:08:13 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 106 MB. Current time: 10/26/19 3:38:13 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 105 MB. Current time: 10/26/19 4:08:13 PM PDT
// Elapsed time: 7036 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 157, 307); // ce (w, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Oct 26 16:12:27 2019] Launched synth_1... Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // bx (ck)
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1308 ms. Increasing delay to 3000 ms.
// Elapsed time: 137 seconds
floatView(PAResourceOtoP.PAViews_CODE, "mfp_nexys4_ddr.v"); // aw (aE, ck)
// PAResourceOtoP.PAViews_CODE: Code: float view
maximizeFrame(PAResourceOtoP.PAViews_CODE, "mfp_nexys4_ddr.v"); // aw (aE, aG)
// Elapsed time: 132 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 458, 446); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 426, 446); // ce (w, aG)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'c'); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 426, 446); // ce (w, aG)
// Elapsed time: 76 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 123, 474); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 123, 474, false, false, false, false, true); // ce (w, aG) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 491, 229); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 491, 229, false, false, false, false, true); // ce (w, aG) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 247, 263); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 247, 263); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 247, 263, false, false, false, false, true); // ce (w, aG) - Double Click
// TclEventType: RUN_COMPLETED
// WARNING: HTimer (ActiveMsgMonitor Process Messages Timer) is taking 1386ms to process. Increasing delay to 2000 ms.
// ah (aG): Synthesis Completed: addNotify
// Elapsed time: 1009 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// f (aG): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (aG):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (aG)
// Tcl Message: launch_runs impl_1 -jobs 4 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Oct 26 16:35:35 2019] Launched impl_1... Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log 
// 'c' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bx (aG)
// Elapsed time: 40 seconds
selectTable(PAResourceItoN.InstanceTablePanel_INSTANCE_TABLE, "IO_BotUpdt_Sync_reg ; RTL_REG_SYNC__BREG_1469 ; 6", 0, "IO_BotUpdt_Sync_reg", 0); // q (O, ck)
selectTable(PAResourceItoN.InstanceTablePanel_INSTANCE_TABLE, "IO_BotUpdt_Sync_reg ; RTL_REG_SYNC__BREG_1469 ; 6", 0, "IO_BotUpdt_Sync_reg", 0); // q (O, ck)
// TclEventType: RUN_STEP_COMPLETED
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 113 MB. Current time: 10/26/19 4:38:14 PM PDT
// TclEventType: RUN_COMPLETED
// ah (ck): Implementation Completed: addNotify
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 113 MB. Current time: 10/26/19 5:08:14 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 112 MB. Current time: 10/26/19 5:38:14 PM PDT
// Elapsed time: 5296 seconds
selectRadioButton(PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a (Q, ah)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (f)
// 'cv' command handler elapsed time: 6 seconds
dismissDialog("Launch Runs"); // f (ck)
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 113 MB. Current time: 10/26/19 6:08:15 PM PDT
// Elapsed time: 1262 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // k (j, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (ay, ck)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// A (ck): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 86 MB. Current time: 10/26/19 6:25:53 PM PDT
// Engine heap size: 1,679 MB. GUI used memory: 87 MB. Current time: 10/26/19 6:25:53 PM PDT
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// Tcl Message: close_design 
floatView(PAResourceOtoP.PAViews_CODE, "mfp_nexys4_ddr.v"); // aw (aE, ck)
dismissDialog("Confirm Close"); // A (ck)
selectCodeEditor("mfp_nexys4_ddr.v", 142, 573); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 143, 573, false, false, false, false, true); // ce (w, aG) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 214, 588); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 214, 588, false, false, false, false, true); // ce (w, aG) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 173, 595); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 173, 595, false, false, false, false, true); // ce (w, aG) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 171, 574); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 171, 574, false, false, false, false, true); // ce (w, aG) - Double Click
selectCodeEditor("mfp_nexys4_ddr.v", 164, 588); // ce (w, aG)
selectCodeEditor("mfp_nexys4_ddr.v", 164, 588, false, false, false, false, true); // ce (w, aG) - Double Click
// Elapsed time: 222 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Add Sources]", 2, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("NEXT", "Next >"); // JButton (j, c)
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a (C, c)
// Elapsed time: 11 seconds
String[] filenames31467 = {"N:/Project2/colorizer.v", "N:/Project2/icon.v", "N:/Project2/scale.v"};
setFileChooser(filenames31467);
// Elapsed time: 10 seconds
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO, "Copy sources into project", false); // g (bm, c): FALSE
selectCheckBox(PAResourceQtoS.SrcChooserPanel_MAKE_LOCAL_COPY_OF_THESE_FILES_INTO, "Copy sources into project", true); // g (bm, c): TRUE
selectButton("FINISH", "Finish"); // JButton (j, c)
// 'h' command handler elapsed time: 35 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: DG_GRAPH_STALE
// Tcl Message: import_files -norecurse {N:/Project2/icon.v N:/Project2/scale.v N:/Project2/colorizer.v} 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// c (ck): Add Sources: addNotify
// bx (c):  Add Sources  : addNotify
// TclEventType: FILE_SET_CHANGE
dismissDialog("Add Sources"); // bx (c)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Project Manager, Add Sources]", 2, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
// c (ck): Add Sources: addNotify
selectButton("CANCEL", "Cancel"); // JButton (j, c)
// 'h' command handler elapsed time: 9 seconds
dismissDialog("Add Sources"); // c (ck)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v), clk_wiz_0 : clk_wiz_0 (clk_wiz_0.xci)]", 5, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: DG_GRAPH_GENERATED
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 4, true); // B (D, ck) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 4, true, false, false, false, false, true); // B (D, ck) - Double Click - Node
dockFrame(PAResourceOtoP.PAViews_CODE, "mfp_nexys4_ddr.v"); // aw (aE, aG)
// PAResourceOtoP.PAViews_CODE: Code: dock view
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, scale (scale.v)]", 26, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, scale (scale.v)]", 26, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dtg (dtg.v)]", 17, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dtg (dtg.v)]", 17, false, false, false, false, false, true); // B (D, ck) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 2, true); // B (D, ck) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files]", 2); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, colorizer.v]", 3, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, colorizer.v]", 3, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 12 seconds
selectCodeEditor("colorizer.v", 225, 298); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 30 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, icon.v]", 4, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Syntax Error Files, icon.v]", 4, false, false, false, false, false, true); // B (D, ck) - Double Click
selectCodeEditor("icon.v", 208, 283); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("icon.v", 338, 377); // ce (w, ck)
selectCodeEditor("icon.v", 101, 438); // ce (w, ck)
selectCodeEditor("icon.v", 107, 436); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("icon.v", 82, 435); // ce (w, ck)
selectCodeEditor("icon.v", 58, 448); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("icon.v", 145, 446); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scale.v", 2); // k (j, ck)
selectCodeEditor("scale.v", 51, 101); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("scale.v", 134, 61); // ce (w, ck)
selectCodeEditor("scale.v", 134, 61, false, false, false, false, true); // ce (w, ck) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 5); // k (j, ck)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("icon.v", 333, 225); // ce (w, ck)
selectCodeEditor("icon.v", 235, 115); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 22 seconds
selectCodeEditor("icon.v", 180, 281); // ce (w, ck)
selectCodeEditor("icon.v", 183, 293); // ce (w, ck)
selectCodeEditor("icon.v", 182, 315); // ce (w, ck)
selectCodeEditor("icon.v", 181, 330); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("icon.v", 181, 353); // ce (w, ck)
selectCodeEditor("icon.v", 181, 361); // ce (w, ck)
selectCodeEditor("icon.v", 184, 382); // ce (w, ck)
selectCodeEditor("icon.v", 182, 396); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 21, 426); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 107, 433); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 110, 432); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 28 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 857, 427); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 31 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 5); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("mfp_nexys4_ddr.v", 71, 400); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 5); // k (j, ck)
selectCodeEditor("icon.v", 24, 80); // ce (w, ck)
typeControlKey((HResource) null, "icon.v", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scale.v", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 75, 397); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 157, 403); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 32 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 676, 331); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 14 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 881, 336); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 881, 336, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'c'); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("mfp_nexys4_ddr.v", 225, 342); // ce (w, ck)
// Elapsed time: 12 seconds
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 71, 265); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("mfp_nexys4_ddr.v", 139, 256); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("mfp_nexys4_ddr.v", 199, 360); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 10 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 109, 381); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "colorizer.v", 4); // k (j, ck)
selectCodeEditor("colorizer.v", 24, 77); // ce (w, ck)
typeControlKey((HResource) null, "colorizer.v", 'c'); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 119, 395); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 161, 400); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 12 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 8, 402); // ce (w, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scale.v", 2); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("mfp_nexys4_ddr.v", 65, 417); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "scale.v", 2); // k (j, ck)
selectCodeEditor("scale.v", 31, 31); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
typeControlKey((HResource) null, "scale.v", 'c'); // ce (w, ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("mfp_nexys4_ddr.v", 99, 437); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectCodeEditor("mfp_nexys4_ddr.v", 191, 429); // ce (w, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// WARNING: HTimer (StateMonitor Timer) is taking 604ms to process. Increasing delay to 4000 ms.
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 31 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 62, 313); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 11 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 52, 436); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 52, 436, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 41 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 66, 487); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 66, 485); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 66, 485, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'c'); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 71, 65); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 18 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 70, 131); // ce (w, ck)
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "colorizer.v", 4); // k (j, ck)
selectCodeEditor("colorizer.v", 239, 232); // ce (w, ck)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 79, 411); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 79, 411, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'c'); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 68, 119); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "icon.v", 5); // k (j, ck)
// TclEventType: DG_GRAPH_GENERATED
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "colorizer.v", 4); // k (j, ck)
selectCodeEditor("colorizer.v", 48, 115); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("mfp_nexys4_ddr.v", 68, 130); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 23 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 119, 131); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 119, 131, false, false, false, false, true); // ce (w, ck) - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "colorizer.v", 4); // k (j, ck)
selectCodeEditor("colorizer.v", 177, 38); // ce (w, ck)
selectCodeEditor("colorizer.v", 177, 38, false, false, false, false, true); // ce (w, ck) - Double Click
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 108, 125); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 77, 122, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectCodeEditor("mfp_nexys4_ddr.v", 249, 32); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 112, 124); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 71, 131, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_CUT, "Cut"); // ad (aj, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 152, 131); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 148, 131, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_CUT, "Cut"); // ad (aj, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 122, 249); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 35 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 144, 348); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 144, 348, false, false, false, false, true); // ce (w, ck) - Double Click
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'c'); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 585, 148); // ce (w, ck)
typeControlKey((HResource) null, "mfp_nexys4_ddr.v", 'v'); // ce (w, ck)
// Elapsed time: 14 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 92, 107); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 34 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 97, 406); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 37, 421); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 33, 433); // ce (w, ck)
// Elapsed time: 16 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 136, 208); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 30 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "colorizer.v", 4); // k (j, ck)
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectCodeEditor("colorizer.v", 200, 264); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 26 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 1); // B (D, ck)
// [GUI Memory]: 181 MB (+3548kb) [05:21:30]
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, Verilog Header]", 1); // B (D, ck)
// TclEventType: DG_GRAPH_GENERATED
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 17); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, mfp_nexys4_ddr.xdc]", 19, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, mfp_nexys4_ddr.xdc]", 19, false, false, false, false, false, true); // B (D, ck) - Double Click
// Elapsed time: 37 seconds
selectCodeEditor("mfp_nexys4_ddr.xdc", 2, 76); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.xdc", 2, 76, false, false, false, false, true); // ce (w, ck) - Double Click
selectCodeEditor("mfp_nexys4_ddr.xdc", 84, 292, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
selectCodeEditor("mfp_nexys4_ddr.xdc", 126, 372); // ce (w, ck)
// TclEventType: FILE_SET_CHANGE
// WARNING: HTimer (StateMonitor Timer) is taking 1449ms to process. Increasing delay to 5000 ms.
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 376, 381); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 323, 412); // ce (w, ck)
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.xdc", 6); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
// Elapsed time: 27 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.xdc", 6); // k (j, ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 495, 96); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 16 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 52, 346); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("mfp_nexys4_ddr.v", 120, 289); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 35, 313); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 36, 348); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Elapsed time: 30 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 142, 316); // ce (w, ck)
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("mfp_nexys4_ddr.v", 227, 308); // ce (w, ck)
// TclEventType: DG_GRAPH_GENERATED
selectCodeEditor("mfp_nexys4_ddr.v", 137, 301); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 13 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 254, 315); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 254, 315, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 10 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 193, 386); // ce (w, ck)
// Elapsed time: 21 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 193, 260); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// Elapsed time: 14 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v)]", 2); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v), world_map : world_map (world_map.v)]", 7, false); // B (D, ck)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mfp_nexys4_ddr (mfp_nexys4_ddr.v), world_map : world_map (world_map.v)]", 7, false, false, false, false, false, true); // B (D, ck) - Double Click
// TclEventType: DG_GRAPH_GENERATED
// [GUI Memory]: 191 MB (+1042kb) [05:26:11]
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 1); // k (j, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 14 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 71, 42); // ce (w, ck)
// Elapsed time: 36 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 3, 385); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 13, 386); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 12 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 108, 245); // ce (w, ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// Tcl Message: launch_runs synth_1 -jobs 4 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Oct 26 18:52:02 2019] Launched synth_1... Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 5 seconds
dismissDialog("Starting Design Runs"); // bx (ck)
// TclEventType: RUN_FAILED
// ah (ck): Synthesis Failed: addNotify
// Elapsed time: 45 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
dismissDialog("Synthesis Failed"); // ah (ck)
// Elapsed time: 73 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 68, 360); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 30 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 6, 121); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 6, 117); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 3, 177); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 91, 240, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
selectCodeEditor("mfp_nexys4_ddr.v", 10, 314); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 117, 329, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
selectCodeEditor("mfp_nexys4_ddr.v", 2, 399); // ce (w, ck)
// [GUI Memory]: 201 MB (+290kb) [05:30:24]
selectCodeEditor("mfp_nexys4_ddr.v", 13, 401, false, false, false, true, false); // ce (w, ck) - Popup Trigger
selectMenuItem(RDIResource.HInputHandler_TOGGLE_LINE_COMMENTS, "Toggle Line Comments"); // ad (aj, Popup.HeavyWeightWindow)
selectCodeEditor("mfp_nexys4_ddr.v", 99, 418); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
selectCodeEditor("mfp_nexys4_ddr.v", 45, 328); // ce (w, ck)
selectCodeEditor("mfp_nexys4_ddr.v", 45, 328, false, false, false, false, true); // ce (w, ck) - Double Click
// TclEventType: DG_GRAPH_GENERATED
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 25 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 561, 61); // ce (w, ck)
// Elapsed time: 25 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 17, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// Tcl Message: launch_runs synth_1 -jobs 4 
// HMemoryUtils.trashcanNow. Engine heap size: 1,679 MB. GUI used memory: 79 MB. Current time: 10/26/19 6:55:55 PM PDT
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Oct 26 18:55:56 2019] Launched synth_1... Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log 
// 'k' command handler elapsed time: 3 seconds
dismissDialog("Starting Design Runs"); // bx (ck)
// TclEventType: RUN_COMPLETED
// ah (ck): Synthesis Completed: addNotify
// Elapsed time: 508 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// bx (ck):  Starting Design Runs : addNotify
dismissDialog("Launch Runs"); // f (ck)
// Tcl Message: launch_runs impl_1 -jobs 4 
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Oct 26 19:04:29 2019] Launched impl_1... Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log 
// 'c' command handler elapsed time: 4 seconds
dismissDialog("Starting Design Runs"); // bx (ck)
// TclEventType: RUN_STEP_COMPLETED
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 1563 ms. Increasing delay to 4000 ms.
// TclEventType: RUN_COMPLETED
// ah (ck): Implementation Completed: addNotify
// Elapsed time: 300 seconds
selectRadioButton(PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a (Q, ah)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
dismissDialog("Launch Runs"); // f (ck)
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Oct 26 19:09:33 2019] Launched impl_1... Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 79 seconds
selectRadioButton(PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER, "Open Hardware Manager"); // a (Q, ah)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// Tcl Command: 'load_features labtools'
// TclEventType: LOAD_FEATURE
// bx (ck):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
dismissDialog("Open Hardware Manager"); // bx (ck)
selectButton(PAResourceOtoP.ProgramDebugTab_OPEN_TARGET, "Open target"); // h (cM, ck)
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// bx (ck):  Auto Connect : addNotify
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2018.2.1   **** Build date : Jul 26 2018-19:38:10     ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2043.559 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a100t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// Elapsed time: 10 seconds
dismissDialog("Auto Connect"); // bx (ck)
// Elapsed time: 11 seconds
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cM, ck)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bB (ck): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bB)
// bx (ck):  Program Device : addNotify
dismissDialog("Program Device"); // bB (ck)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a100t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a100t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: INFO: [Labtools 27-3164] End of startup status: HIGH 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: HW_DEVICE_PROBES_CHANGE
// Tcl Message: refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
// 'I' command handler elapsed time: 4 seconds
dismissDialog("Program Device"); // bx (ck)
// Elapsed time: 215 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k (ay, ck)
closeTask("Program and Debug", "Hardware Manager", "DesignTask.PROGRAM_DEBUG");
// A (ck): Confirm Close: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (A)
dismissDialog("Confirm Close"); // A (ck)
// TclEventType: HW_OBJECT_DELETE
// TclEventType: HW_SERVER_CLOSE
// TclEventType: HW_SYSMON_DELETE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_TARGET_UPDATE
// TclEventType: DEBUG_PROBE_DELETE
// TclEventType: HW_SESSION_CLOSE
// bx (ck):  CLose Hardware Manager : addNotify
// TclEventType: HW_SESSION_CLOSE
// Tcl Message: close_hw 
dismissDialog("CLose Hardware Manager"); // bx (ck)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // u (O, ck)
// bx (ck):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a100tcsg324-1 Top: mfp_nexys4_ddr 
// HMemoryUtils.trashcanNow. Engine heap size: 1,748 MB. GUI used memory: 82 MB. Current time: 10/26/19 7:15:20 PM PDT
// [Engine Memory]: 1,811 MB (+60363kb) [05:50:57]
// TclEventType: ELABORATE_FINISH
// HMemoryUtils.trashcanNow. Engine heap size: 1,913 MB. GUI used memory: 80 MB. Current time: 10/26/19 7:15:45 PM PDT
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,961 MB. GUI used memory: 79 MB. Current time: 10/26/19 7:15:49 PM PDT
// [Engine Memory]: 1,961 MB (+61875kb) [05:51:21]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.906 ; gain = 2.508 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:17] INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6157] synthesizing module 'debounce' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 50000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:75] 
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (7#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (8#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_register' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (12#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:100] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (18#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (23#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] 
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b1  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b0  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (28#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77] 
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (29#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_root_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (30#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_srs1.v:76] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (31#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:76] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (32#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mdl_ctl.v:539] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter M14K_FIFO_WIDTH bound to: 36 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter CHANNEL bound to: 1 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter clock_frequency bound to: 50000000 - type: integer  	Parameter baud_rate bound to: 115200 - type: integer  	Parameter clock_cycles_in_symbol bound to: 434 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:92] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:217] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b3.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p3.v:19] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:52] 
// Tcl Message: 	Parameter seg_a bound to: 7'b0111111  	Parameter seg_b bound to: 7'b1011111  	Parameter seg_c bound to: 7'b1101111  	Parameter seg_d bound to: 7'b1110111  	Parameter seg_e bound to: 7'b1111011  	Parameter seg_f bound to: 7'b1111101  	Parameter seg_g bound to: 7'b1111110  	Parameter upH bound to: 7'b1001000  	Parameter upL bound to: 7'b1110001  	Parameter upR bound to: 7'b0001000  	Parameter lol bound to: 7'b1111001  	Parameter lor bound to: 7'b1111010  	Parameter blank bound to: 7'b1111111  	Parameter WIDTH bound to: 16 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:56] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2624.773 ; gain = 116.375 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2624.773 ; gain = 116.375 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 2624.773 ; gain = 116.375 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Reading core file 'N:/Project2/Project2/project_2.srcs/sources_1/imports/world_maps_part1/world_map.ngc' for (cell view 'world_map', library 'work') Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif] Finished Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif] 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0' INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'rojobot' INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:265] INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:269] 
// Tcl Message: Finished Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). INFO: [Project 1-111] Unisim Transformation Summary:   A total of 56 instances were transformed.   LUT6_2 => LUT6_2 (LUT5, LUT6): 50 instances   RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances   RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 2 instances  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2811.207 ; gain = 302.809 
// Tcl Message: 280 Infos, 192 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 2811.207 ; gain = 304.270 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 42 seconds
dismissDialog("Open Elaborated Design"); // bx (ck)
// Elapsed time: 16 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B (f, ck)
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Elapsed time: 77 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mfp_nexys4_ddr.v", 2); // k (j, ck)
// Elapsed time: 10 seconds
selectCodeEditor("mfp_nexys4_ddr.v", 250, 131); // ce (w, ck)
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_GRAPH_GENERATED
// Elapsed time: 33 seconds
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // h (cM, ck)
// bx (ck):  Reloading : addNotify
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.207 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mfp_nexys4_ddr' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/boards/nexys4_ddr/mfp_nexys4_ddr.v:17] INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [N:/Project2/Project2/.Xil/Vivado-9852-caplab07/realtime/clk_wiz_0_stub.v:5] INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473] INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609] INFO: [Synth 8-6157] synthesizing module 'debounce' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/debounce.v:26] 
// Tcl Message: 	Parameter CLK_FREQUENCY_HZ bound to: 50000000 - type: integer  	Parameter DEBOUNCE_FREQUENCY_HZ bound to: 250 - type: integer  	Parameter RESET_POLARITY_LOW bound to: 1 - type: integer  	Parameter CNTR_WIDTH bound to: 32 - type: integer  	Parameter SIMULATE bound to: 0 - type: integer  	Parameter SIMULATE_FREQUENCY_CNT bound to: 5 - type: integer  	Parameter pb0_in bound to: 4'b0001  
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpu.v:75] 
// Tcl Message: 	Parameter M14K_INSTNUM bound to: 0 - type: integer  
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (7#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (8#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (9#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_register' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (10#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:67] INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (11#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (12#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_antitamper_stub.v:9] INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:100] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux8.v:70] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (13#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 26 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (17#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (18#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 15 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 38 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 2 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 17 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (19#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 9 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (21#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_3.v:63] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 7 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (22#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (23#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_24.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (24#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_watch_stub.v:76] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 14 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 28 - type: integer  
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux1hot_4.v:63] INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] 
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b1  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:68] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 256 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (26#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_ucregister_wide.v:72] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register_ngc.v:71] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_register.v:73] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: 	Parameter NXT_COUNTER bound to: 1'b0  	Parameter ERL bound to: 2 - type: integer  	Parameter EXL bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc.v:77] INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  	Parameter WIDTH bound to: 21 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister.v:74] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_ngc.v:71] INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (27#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_cregister_wide.v:69] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (28#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_pc_top.v:77] 
// Tcl Message: 	Parameter GW bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (29#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_root_stub.v:76] INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (30#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_srs1.v:76] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (31#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz_guest_stub.v:76] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (32#1) [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_cpz.v:76] INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: 	Parameter WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 5 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 11 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux4.v:91] 
// Tcl Message: 	Parameter WIDTH bound to: 3 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 4 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_mdl_ctl.v:539] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_rf_rngc.v:277] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 24 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 22 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  
// HMemoryUtils.trashcanNow. Engine heap size: 2,095 MB. GUI used memory: 111 MB. Current time: 10/26/19 7:18:21 PM PDT
// Tcl Message: 	Parameter PARITY bound to: 0 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter LOCK_START bound to: 1 - type: integer  	Parameter RD_HOLD bound to: 2 - type: integer  	Parameter FLUSH_SB bound to: 3 - type: integer  	Parameter UNLOCK bound to: 4 - type: integer  	Parameter T_BITS bound to: 24 - type: integer  	Parameter D_BITS bound to: 32 - type: integer  	Parameter D_BYTES bound to: 8 - type: integer  	Parameter WIDTH bound to: 10 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 18 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 24 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/mvp_mux2.v:88] 
// Tcl Message: 	Parameter WIDTH bound to: 4 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  	Parameter WIDTH bound to: 98 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  	Parameter WIDTH bound to: 44 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_tck.v:884] 
// Tcl Message: 	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 0 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 1 - type: integer  	Parameter WIDTH bound to: 56 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter M14K_FIFO_WIDTH bound to: 36 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter WIDTH bound to: 36 - type: integer  	Parameter TRIPSYNC bound to: 1 - type: integer  	Parameter IDLE bound to: 0 - type: integer  	Parameter SEND bound to: 1 - type: integer  	Parameter ACK bound to: 2 - type: integer  	Parameter PEND bound to: 3 - type: integer  	Parameter CM_IDLE bound to: 1 - type: integer  	Parameter CM_SEND bound to: 2 - type: integer  	Parameter CM_ACK bound to: 4 - type: integer  	Parameter CM_PEND bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/core/m14k_ejt_async_snd.v:240] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter WIDTH bound to: 23 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter CHANNEL bound to: 1 - type: integer  	Parameter CHANNEL bound to: 0 - type: integer  	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: 	Parameter clock_frequency bound to: 50000000 - type: integer  	Parameter baud_rate bound to: 115200 - type: integer  	Parameter clock_cycles_in_symbol bound to: 434 - type: integer  
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:92] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_srec_parser.v:217] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_b3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_b3.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p0.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p0.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p1.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p1.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p2.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p2.v:19] 
// Tcl Message: 	Parameter DATA_WIDTH bound to: 8 - type: integer  	Parameter ADDR_WIDTH bound to: 16 - type: integer  
// Tcl Message: INFO: [Synth 8-3876] $readmem data file 'ram_p3.txt' is read successfully [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/memories/ram_p3.v:19] 
// Tcl Message: INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_gpio.v:52] 
// Tcl Message: 	Parameter seg_a bound to: 7'b0111111  	Parameter seg_b bound to: 7'b1011111  	Parameter seg_c bound to: 7'b1101111  	Parameter seg_d bound to: 7'b1110111  	Parameter seg_e bound to: 7'b1111011  	Parameter seg_f bound to: 7'b1111101  	Parameter seg_g bound to: 7'b1111110  	Parameter upH bound to: 7'b1001000  	Parameter upL bound to: 7'b1110001  	Parameter upR bound to: 7'b0001000  	Parameter lol bound to: 7'b1111001  	Parameter lor bound to: 7'b1111010  	Parameter blank bound to: 7'b1111111  	Parameter WIDTH bound to: 16 - type: integer  	Parameter WIDTH bound to: 3 - type: integer  	Parameter WIDTH bound to: 8 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] 
// Tcl Message: 	Parameter WIDTH bound to: 6 - type: integer  
// Tcl Message: INFO: [Synth 8-226] default block is never used [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/project_simplebot/hdl/mfp_ahb_sevensegtimer.v:76] INFO: [Synth 8-155] case statement is not full and has no default [N:/Project2/Project2/project_2.srcs/sources_1/imports/soc/rtl_up/system/mfp_ahb_7seg.v:56] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// [Engine Memory]: 2,136 MB (+81221kb) [05:53:57]
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2920.957 ; gain = 109.750 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2920.957 ; gain = 109.750 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2920.957 ; gain = 109.750 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 2,147 MB. GUI used memory: 96 MB. Current time: 10/26/19 7:18:44 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 2,147 MB. GUI used memory: 96 MB. Current time: 10/26/19 7:18:44 PM PDT
// Tcl Message: Reading core file 'N:/Project2/Project2/project_2.srcs/sources_1/imports/world_maps_part1/world_map.ngc' for (cell view 'world_map', library 'work') Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif] Finished Parsing EDIF File [./.ngc2edfcache/world_map_ngc_4723c213.edif] 
// Tcl Message: INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0' INFO: [Project 1-454] Reading design checkpoint 'n:/Project2/Project2/project_2.srcs/sources_1/ip/rojobot31_0/rojobot31_0.dcp' for cell 'rojobot' 
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,154 MB. GUI used memory: 86 MB. Current time: 10/26/19 7:18:50 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Schematic: addNotify
// Schematic: addNotify
// Tcl Message: INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst' Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' Finished Parsing XDC File [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [n:/Project2/Project2/project_2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mfp_nexys4_ddr_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/mfp_nexys4_ddr_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. INFO: [Timing 38-2] Deriving generated clocks 
// Tcl Message: Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] 
// Tcl Message: INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk_virt' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:265] INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'tck' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc:269] 
// Tcl Message: Finished Parsing XDC File [N:/Project2/Project2/project_2.srcs/constrs_1/imports/constraints/mfp_nexys4_ddr.xdc] Completed Processing XDC Constraints  
// Tcl Message: INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s). 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 3009.523 ; gain = 198.316 
// Elapsed time: 42 seconds
dismissDialog("Reloading"); // bx (ck)
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // k (j, ck)
// PAPropertyPanels.initPanels (clk_out1) elapsed time: 0.2s
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Program and Debug, Generate Bitstream]", 24, false); // u (O, ck)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
// bx (ck):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// Tcl Message: reset_run synth_1 
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// f (ck): Launch Runs: addNotify
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (f)
// 'cv' command handler elapsed time: 4 seconds
dismissDialog("Launch Runs"); // f (ck)
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 4 
// bx (ck):  Generate Bitstream : addNotify
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Sat Oct 26 19:19:25 2019] Launched synth_1... Run output will be captured here: N:/Project2/Project2/project_2.runs/synth_1/runme.log [Sat Oct 26 19:19:25 2019] Launched impl_1... Run output will be captured here: N:/Project2/Project2/project_2.runs/impl_1/runme.log 
dismissDialog("Generate Bitstream"); // bx (ck)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: RUN_COMPLETED
// ah (ck): Bitstream Generation Completed: addNotify
// Elapsed time: 781 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (ah)
// Run Command: PAResourceCommand.PACommandNames_OPEN_HARDWARE_MANAGER
// Tcl Command: 'rdi::info_commands get_hw_probes'
// bx (ck):  Open Hardware Manager : addNotify
// TclEventType: HW_SESSION_OPEN
// Tcl Message: open_hw 
dismissDialog("Open Hardware Manager"); // bx (ck)
selectButton(PAResourceOtoP.ProgramDebugTab_OPEN_TARGET, "Open target"); // h (cM, ck)
selectMenuItem(PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET, "Auto Connect"); // ad (aj, ck)
// Run Command: PAResourceCommand.PACommandNames_AUTO_CONNECT_TARGET
// bx (ck):  Auto Connect : addNotify
// Tcl Message: connect_hw_server 
// Tcl Message: INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121 
// Tcl Message: INFO: [Labtools 27-2222] Launching hw_server... 
// Tcl Message: INFO: [Labtools 27-2221] Launch Output:  ****** Xilinx hw_server v2018.2.1   **** Build date : Jul 26 2018-19:38:10     ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.   
// TclEventType: HW_SERVER_UPDATE
// Tcl Message: connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3009.523 ; gain = 0.000 
// TclEventType: HW_TARGET_CHANGE
// TclEventType: HW_TARGET_CLOSE
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_ADD
// TclEventType: HW_TARGET_UPDATE
// Tcl Message: open_hw_target 
// Tcl Message: INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B0CDA 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0] 
// Tcl Message: current_hw_device [get_hw_devices xc7a100t_0] 
// TclEventType: HW_DEVICE_CHANGE
// TclEventType: HW_SYSMON_CHANGE
// TclEventType: HW_DEVICE_UPDATE
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0] 
// Tcl Message: INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it. 
dismissDialog("Auto Connect"); // bx (ck)
selectButton(PAResourceOtoP.ProgramDebugTab_PROGRAM_DEVICE, "Program device"); // h (cM, ck)
// Run Command: PAResourceCommand.PACommandNames_PROGRAM_FPGA
// bB (ck): Program Device: addNotify
selectButton(PAResourceOtoP.ProgramFpgaDialog_PROGRAM, "Program"); // a (bB)
// bx (ck):  Program Device : addNotify
dismissDialog("Program Device"); // bB (ck)
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROBES.FILE {} [get_hw_devices xc7a100t_0] 
// Tcl Message: set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0] 
// TclEventType: HW_DEVICE_CHANGE
// Tcl Message: set_property PROGRAM.FILE {N:/Project2/Project2/project_2.runs/impl_1/mfp_nexys4_ddr.bit} [get_hw_devices xc7a100t_0] 
// Tcl Message: program_hw_devices [get_hw_devices xc7a100t_0] 
