# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pid_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_lite/Projects/controller {D:/intelFPGA_lite/Projects/controller/pid.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:23:03 on Apr 29,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_lite/Projects/controller" D:/intelFPGA_lite/Projects/controller/pid.v 
# -- Compiling module pid
# -- Compiling module mult
# -- Compiling module qmult
# 
# Top level modules:
# 	pid
# End time: 11:23:03 on Apr 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.pid
# vsim work.pid 
# Start time: 11:23:12 on Apr 29,2020
# Loading work.pid
# Loading work.mult
# Loading work.qmult
add wave -position insertpoint  \
sim:/pid/xf \
sim:/pid/xref
add wave -position insertpoint  \
sim:/pid/clk \
sim:/pid/rst
add wave -position insertpoint  \
sim:/pid/Kclamp
add wave -position insertpoint  \
sim:/pid/cont \
sim:/pid/epi \
sim:/pid/i \
sim:/pid/p
add wave -position insertpoint  \
sim:/pid/vint
add wave -position insertpoint  \
sim:/pid/vc \
sim:/pid/vcont
force -freeze sim:/pid/xf 0000_0000_1000_0000_0000_0000_0000_0000 0
force -freeze sim:/pid/xref 0000_0001_0000_0000_0000_0000_0000_0000 0
force -freeze sim:/pid/clk 0 0, 1 {50 ps} -r 100
force -freeze sim:/pid/rst 1 0
run
force -freeze sim:/pid/rst 0 0
run
run
run
run
run
# End time: 11:26:22 on Apr 29,2020, Elapsed time: 0:03:10
# Errors: 0, Warnings: 0
