#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov  6 09:25:31 2019
# Process ID: 3888
# Current directory: C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/ScopeDesign_VGA_Driver_0_0_synth_1
# Command line: vivado.exe -log ScopeDesign_VGA_Driver_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ScopeDesign_VGA_Driver_0_0.tcl
# Log file: C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/ScopeDesign_VGA_Driver_0_0_synth_1/ScopeDesign_VGA_Driver_0_0.vds
# Journal file: C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/ScopeDesign_VGA_Driver_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ScopeDesign_VGA_Driver_0_0.tcl -notrace
Command: synth_design -top ScopeDesign_VGA_Driver_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'ScopeDesign_VGA_Driver_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15452 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 453.137 ; gain = 160.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ScopeDesign_VGA_Driver_0_0' [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_VGA_Driver_0_0/synth/ScopeDesign_VGA_Driver_0_0.vhd:71]
INFO: [Synth 8-3491] module 'VGA_Driver' declared at 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Driver.vhd:6' bound to instance 'U0' of component 'VGA_Driver' [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_VGA_Driver_0_0/synth/ScopeDesign_VGA_Driver_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'VGA_Driver' [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Driver.vhd:19]
WARNING: [Synth 8-6014] Unused sequential element IntLINE_reg was removed.  [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Driver.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'VGA_Driver' (1#1) [C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Driver.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ScopeDesign_VGA_Driver_0_0' (2#1) [c:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.srcs/sources_1/bd/ScopeDesign/ip/ScopeDesign_VGA_Driver_0_0/synth/ScopeDesign_VGA_Driver_0_0.vhd:71]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port sw[1]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port sw[0]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[15]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[14]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[13]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[12]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[11]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[10]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[9]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[8]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[7]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[6]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[5]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[4]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[3]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[2]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[1]
WARNING: [Synth 8-3331] design VGA_Driver has unconnected port Data2[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 517.027 ; gain = 224.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 517.027 ; gain = 224.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 517.027 ; gain = 224.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 517.027 ; gain = 224.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module VGA_Driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     12 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 7     
	   4 Input     12 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[15]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[14]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[13]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[12]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[11]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[10]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[9]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[8]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[7]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[6]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[5]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[4]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[3]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[2]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[1]
WARNING: [Synth 8-3331] design ScopeDesign_VGA_Driver_0_0 has unconnected port Data2[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 655.660 ; gain = 363.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 661.355 ; gain = 368.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 661.355 ; gain = 368.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 661.355 ; gain = 368.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 661.355 ; gain = 368.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 661.355 ; gain = 368.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 661.355 ; gain = 368.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 661.355 ; gain = 368.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 661.355 ; gain = 368.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    20|
|2     |LUT1   |    32|
|3     |LUT2   |     4|
|4     |LUT3   |    51|
|5     |LUT4   |    10|
|6     |LUT5   |    22|
|7     |LUT6   |    64|
|8     |FDRE   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   215|
|2     |  U0     |VGA_Driver |   215|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 661.355 ; gain = 368.832
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 661.355 ; gain = 368.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 661.355 ; gain = 368.832
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 772.777 ; gain = 480.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 772.777 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/ScopeDesign_VGA_Driver_0_0_synth_1/ScopeDesign_VGA_Driver_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1231.441 ; gain = 458.664
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1232.559 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Scope_Lab9/Scope_Lab9.runs/ScopeDesign_VGA_Driver_0_0_synth_1/ScopeDesign_VGA_Driver_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ScopeDesign_VGA_Driver_0_0_utilization_synth.rpt -pb ScopeDesign_VGA_Driver_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  6 09:26:52 2019...
