[{"id":"2407.01475","title":"Exploring FPGA designs for MX and beyond","authorsParsed":[["Samson","Ebby",""],["Mellempudi","Naveen",""],["Luk","Wayne",""],["Constantinides","George A.",""]],"timestamp":1719853653000,"metadataBlobId":"4J7nVnWJ452siB2ZZ-J28SiKtkCNKLzvqgskVrnW2sQ"},{"id":"2407.08473","title":"Natural language is not enough: Benchmarking multi-modal generative AI\n  for Verilog generation","authorsParsed":[["Chang","Kaiyan",""],["Chen","Zhirong",""],["Zhou","Yunhao",""],["Zhu","Wenlong",""],["wang","kun",""],["Xu","Haobo",""],["Li","Cangyuan",""],["Wang","Mengdi",""],["Liang","Shengwen",""],["Li","Huawei",""],["Han","Yinhe",""],["Wang","Ying",""]],"timestamp":1720703409000,"metadataBlobId":"Z82aZsf8pIMCkh4V0sYkRpSLViX0xjDnOn-t0--MTjQ"},{"id":"2407.02944","title":"Control Flow Management in Modern GPUs","authorsParsed":[["Shoushtary","Mojtaba Abaie",""],["Murgadas","Jordi Tubella",""],["Gonzalez","Antonio",""]],"timestamp":1719998488000,"metadataBlobId":"6ZgbxLdvSvH4TMSwMV3kGc-XSQLu6_VdM1aq9WdzSR4"},{"id":"2407.11999","title":"Optimising GPGPU Execution Through Runtime Micro-Architecture Parameter\n  Analysis","authorsParsed":[["Sarda","Giuseppe M.",""],["Shah","Nimish",""],["Bhattacharjee","Debjyoti",""],["Debacker","Peter",""],["Verhelst","Marian",""]],"timestamp":1718355548000,"metadataBlobId":"gLxLX3xC57mHXs8OuN1I-vnB9vQkwf8EFvX30Ceb5k4"},{"id":"2407.21184","title":"Optical Computing for Deep Neural Network Acceleration: Foundations,\n  Recent Developments, and Emerging Directions","authorsParsed":[["Pasricha","Sudeep",""]],"timestamp":1722372630000,"metadataBlobId":"uGCJya1GZKfGRo6VqckQ7Zz2lM3XpCLcAzN2JMc_ZbE"},{"id":"2407.08990","title":"Dynamic neural network with memristive CIM and CAM for 2D and 3D vision","authorsParsed":[["Zhang","Yue",""],["Zhang","Woyu",""],["Wang","Shaocong",""],["Lin","Ning",""],["Yu","Yifei",""],["He","Yangu",""],["Wang","Bo",""],["Jiang","Hao",""],["Lin","Peng",""],["Xu","Xiaoxin",""],["Qi","Xiaojuan",""],["Wang","Zhongrui",""],["Zhang","Xumeng",""],["Shang","Dashan",""],["Liu","Qi",""],["Cheng","Kwang-Ting",""],["Liu","Ming",""]],"timestamp":1720760157000,"metadataBlobId":"kSe--pqxPz0QrXXddVan8EJqUZ7YZaeDnOP4GJwQqx0"},{"id":"2407.18276","title":"Rome was Not Built in a Single Step: Hierarchical Prompting for\n  LLM-based Chip Design","authorsParsed":[["Nakkab","Andre",""],["Zhang","Sai Qian",""],["Karri","Ramesh",""],["Garg","Siddharth",""]],"timestamp":1721769511000,"metadataBlobId":"icruN1d9_F2l0JkvZESw6OvmhQPnZIut41_95DLohYQ"},{"id":"2407.12232","title":"RTL Verification for Secure Speculation Using Contract Shadow Logic","authorsParsed":[["Tan","Qinhan",""],["Yang","Yuheng",""],["Bourgeat","Thomas",""],["Malik","Sharad",""],["Yan","Mengjia",""]],"timestamp":1721178109000,"metadataBlobId":"Es8bE4_9uOWxhRPI1RGNgtrMBF2Ma0L0d4JR-fgIvig"},{"id":"2407.00817","title":"Multi-Objective Optimization for Common-Centroid Placement of Analog\n  Transistors","authorsParsed":[["Maji","Supriyo",""],["Park","Hyungjoo",""],["Hong","Gi moon",""],["Poddar","Souradip",""],["Pan","David Z.",""]],"timestamp":1719777620000,"metadataBlobId":"UEMOSaxGpxnwIUAd5GEA76vqWytiH5ghS4TYMCrB7fY"},{"id":"2407.08975","title":"Hybrid Temporal Computing for Lower Power Hardware Accelerators","authorsParsed":[["Tasnim","Maliha",""],["Sachdeva","Sachin",""],["Liu","Yibo",""],["Tan","Sheldon X. -D.",""]],"timestamp":1720757134000,"metadataBlobId":"X8x74gU-rkg8SYQ1rDv3yGuXX9Y0J7MshimbLuho9fo"},{"id":"2407.08205","title":"OPIMA: Optical Processing-In-Memory for Convolutional Neural Network\n  Acceleration","authorsParsed":[["Sunny","Febin",""],["Shafiee","Amin",""],["Balasubramaniam","Abhishek",""],["Nikdast","Mahdi",""],["Pasricha","Sudeep",""]],"timestamp":1720678324000,"metadataBlobId":"agZ65mtmMI_sR3IctcbbDbuTUWg3YEPeDyGnDqV09pc"},{"id":"2407.18255","title":"Flexible and Cost-Effective Spherical to Cartesian Coordinate Conversion\n  Using 3-D CORDIC Algorithm on FPGA","authorsParsed":[["Salem","Nadia",""],["Serhan","Sami",""],["Al-Tarawneh","Khawla",""],["Al-Msie'deen","Ra'fat",""]],"timestamp":1720634141000,"metadataBlobId":"29hoAbDvpua5Zj3tyhdozXWaM47wKkJ5CQlr0XXOINU"},{"id":"2407.12378","title":"StoX-Net: Stochastic Processing of Partial Sums for Efficient In-Memory\n  Computing DNN Accelerators","authorsParsed":[["Rogers","Ethan G",""],["Mugdho","Sohan Salahuddin",""],["Gupte","Kshemal Kshemendra",""],["Wang","Cheng",""]],"timestamp":1721203003000,"metadataBlobId":"ebXqzppSYsQjDMCDeUi0b7rZc6gmW09gssPIyoDC5FY"},{"id":"2407.12565","title":"SigDLA: A Deep Learning Accelerator Extension for Signal Processing","authorsParsed":[["Fu","Fangfa",""],["Zhang","Wenyu",""],["Jiang","Zesong",""],["Zhu","Zhiyu",""],["Li","Guoyu",""],["Yang","Bing",""],["Liu","Cheng",""],["Xiao","Liyi",""],["Wang","Jinxiang",""],["Li","Huawei",""],["Li","Xiaowei",""]],"timestamp":1721224087000,"metadataBlobId":"WK6EiIGIOGiRlDAseFWdINJZ961ue9k15N9dE-kU_I8"},{"id":"2407.12575","title":"Graphitron: A Domain Specific Language for FPGA-based Graph Processing\n  Accelerator Generation","authorsParsed":[["Zhang","Xinmiao",""],["Feng","Zheng",""],["Liang","Shengwen",""],["Chen","Xinyu",""],["Liu","Cheng",""],["Li","Huawei",""],["Li","Xiaowei",""]],"timestamp":1721224838000,"metadataBlobId":"QfEP-oeaZ9iNV1JGX1K6h3mmsg1S44ARZi__S8RKhQk"},{"id":"2407.19150","title":"RoSE-Opt: Robust and Efficient Analog Circuit Parameter Optimization\n  with Knowledge-infused Reinforcement Learning","authorsParsed":[["Cao","Weidong",""],["Gao","Jian",""],["Ma","Tianrui",""],["Ma","Rui",""],["Benosman","Mouhacine",""],["Zhang","Xuan",""]],"timestamp":1722047565000,"metadataBlobId":"VY6azaY_YAXGXcAqzHyRq3Q0Uat7Ny9TcWHZQMCoKEg"},{"id":"2407.21367","title":"Blink: Fast Automated Design of Run-Time Power Monitors on FPGA-Based\n  Computing Platforms","authorsParsed":[["Galimberti","Andrea",""],["Piccoli","Michele",""],["Zoni","Davide",""]],"timestamp":1722407501000,"metadataBlobId":"Fiemio6KavYevVGP11xU2QO_H4ecRtbjDBW6RIcNOtk"},{"id":"2407.17879","title":"HG-PIPE: Vision Transformer Acceleration with Hybrid-Grained Pipeline","authorsParsed":[["Guo","Qingyu",""],["Wan","Jiayong",""],["Xu","Songqiang",""],["Li","Meng",""],["Wang","Yuan",""]],"timestamp":1721897260000,"metadataBlobId":"AsMWgYg2B8TCK8hQWuOxwwrxpZodQTLGjG_JwiNgfGQ"},{"id":"2407.18333","title":"AutoVCoder: A Systematic Framework for Automated Verilog Code Generation\n  using LLMs","authorsParsed":[["Gao","Mingzhe",""],["Zhao","Jieru",""],["Lin","Zhe",""],["Ding","Wenchao",""],["Hou","Xiaofeng",""],["Feng","Yu",""],["Li","Chao",""],["Guo","Minyi",""]],"timestamp":1721580165000,"metadataBlobId":"MIIT80skjPZKZXNbDoY98Ii9zpbyS6YK501wzRMZqyU"},{"id":"2407.12638","title":"ARTEMIS: A Mixed Analog-Stochastic In-DRAM Accelerator for Transformer\n  Neural Networks","authorsParsed":[["Afifi","Salma",""],["Thakkar","Ishan",""],["Pasricha","Sudeep",""]],"timestamp":1721228894000,"metadataBlobId":"p-S60X9VEr3de2mvQQ9cO_WU6i8VlnHvdHxe5Ez8PLw"},{"id":"2407.03711","title":"Decoupled Access-Execute enabled DVFS for tinyML deployments on STM32\n  microcontrollers","authorsParsed":[["Alvanaki","Elisavet Lydia",""],["Katsaragakis","Manolis",""],["Masouros","Dimosthenis",""],["Xydis","Sotirios",""],["Soudris","Dimitrios",""]],"timestamp":1720079753000,"metadataBlobId":"8QGwJ-IEnUCAm0lw7DVRLXw64VVrrvoPGjHfpKtNXxc"},{"id":"2407.12029","title":"A Quality-Aware Voltage Overscaling Framework to Improve the Energy\n  Efficiency and Lifetime of TPUs based on Statistical Error Modeling","authorsParsed":[["Senobari","Alireza",""],["Vafaei","Jafar",""],["Akbari","Omid",""],["Hochberger","Christian",""],["Shafique","Muhammad",""]],"timestamp":1719642159000,"metadataBlobId":"yua20sJtiFWGQV9j0ya8JlNJLk6XnSLaKUHW9wEoYiA"},{"id":"2407.12027","title":"Idle is the New Sleep: Configuration-Aware Alternative to Powering Off\n  FPGA-Based DL Accelerators During Inactivity","authorsParsed":[["Qian","Chao",""],["Cichiwskyj","Christopher",""],["Ling","Tianheng",""],["Schiele","Gregor",""]],"timestamp":1719573732000,"metadataBlobId":"8c3O_DKatK4Hsr4Db03KTDMrPcx1n-blMlTrqCZMtHw"},{"id":"2407.17311","title":"The Magnificent Seven Challenges and Opportunities in Domain-Specific\n  Accelerator Design for Autonomous Systems","authorsParsed":[["Neuman","Sabrina M.",""],["Plancher","Brian",""],["Reddi","Vijay Janapa",""]],"timestamp":1721831304000,"metadataBlobId":"AqxLUzm3WRwQHUTS8RLVuYXqCybDX4qwzfHOyiV89iA"},{"id":"2407.12576","title":"IICPilot: An Intelligent Integrated Circuit Backend Design Framework\n  Using Open EDA","authorsParsed":[["Jiang","Zesong",""],["Zhang","Qing",""],["Liu","Cheng",""],["Cheng","Long",""],["Li","Huawei",""],["Li","Xiaowei",""]],"timestamp":1721224921000,"metadataBlobId":"Tf6nCbLbR7HcCpWA7z3ck-roUImiVw0gmW1e1cCcnr4"},{"id":"2407.21192","title":"Functional ISS-Driven Verification of Superscalar RISC-V Processors","authorsParsed":[["Galimberti","Andrea",""],["Vitali","Marco",""],["Vittoria","Sebastiano",""],["Zoni","Davide",""]],"timestamp":1722373221000,"metadataBlobId":"l7byCqCG403vnr_SC6umaSfj6Jn24loQZAD1gi_30pg"},{"id":"2407.06033","title":"Kratos: An FPGA Benchmark for Unrolled DNNs with Fine-Grained Sparsity\n  and Mixed Precision","authorsParsed":[["Dai","Xilai",""],["Chen","Yuzong",""],["Abdelfattah","Mohamed S.",""]],"timestamp":1720452680000,"metadataBlobId":"W4KQA68t1GGMDEWx1AVVy9BCqWf5aPgz_qMzq4XZzKo"},{"id":"2407.06751","title":"Laser Fault Injection Attacks against Radiation Tolerant TMR Registers","authorsParsed":[["Petryk","Dmytro",""],["Dyka","Zoya",""],["Kabin","Ievgen",""],["Breitenreiter","Anselm",""],["Schaeffner","Jan",""],["Krstic","Milos",""]],"timestamp":1720522981000,"metadataBlobId":"cnz4IZgPi1OEUDfZoe7otKVk4mvB1SS5R_IsX92qCPU"},{"id":"2407.16026","title":"KWT-Tiny: RISC-V Accelerated, Embedded Keyword Spotting Transformer","authorsParsed":[["Al-Qawlaq","Aness",""],["M","Ajay Kumar",""],["John","Deepu",""]],"timestamp":1721678841000,"metadataBlobId":"4geUYUrpG4i8HHbIJCI7pNAnkZs-0WFkyAeN2po26wc"},{"id":"2407.16237","title":"OriGen:Enhancing RTL Code Generation with Code-to-Code Augmentation and\n  Self-Reflection","authorsParsed":[["Cui","Fan","","Eric"],["Yin","Chenyang","","Eric"],["Zhou","Kexing","","Eric"],["Xiao","Youwei","","Eric"],["Sun","Guangyu","","Eric"],["Xu","Qiang","","Eric"],["Guo","Qipeng","","Eric"],["Song","Demin","","Eric"],["Lin","Dahua","","Eric"],["Zhang","Xingcheng","","Eric"],["Yun","","","Eric"],["Liang","",""]],"timestamp":1721719345000,"metadataBlobId":"nvSA_ZZuWFmZALfmQAUGoOGdKqUKR0LKlQBd1XADjzc"},{"id":"2407.08128","title":"Functional Type Expressions of Sequential Circuits with the Notion of\n  Referring Forms","authorsParsed":[["Nishimura","Shunji",""]],"timestamp":1720663141000,"metadataBlobId":"8ui5eYCrEdx4KP7LnpnDpRGA6be8QfKB1gIOwZxi4dE"},{"id":"2407.18267","title":"MCU-MixQ: A HW/SW Co-optimized Mixed-precision Neural Network Design\n  Framework for MCUs","authorsParsed":[["Gong","Junfeng",""],["Liu","Cheng",""],["Cheng","Long",""],["Li","Huawei",""],["Li","Xiaowei",""]],"timestamp":1721227875000,"metadataBlobId":"oSgmzoblU-KKTtCtp_ihjuavDn8mIXcHEMY3s_kxHb4"},{"id":"2407.08797","title":"Deep Inverse Design for High-Level Synthesis","authorsParsed":[["Chang","Ping",""],["Adegbija","Tosiron",""],["Liao","Yuchao",""],["Talarico","Claudio",""],["Li","Ao",""],["Roveda","Janet",""]],"timestamp":1720721618000,"metadataBlobId":"pcbVfgYhW98mtfnUooHau6Hh1HFFKJUmJX7QswwrEyA"},{"id":"2407.18499","title":"Non-Overlapping Placement of Macro Cells based on Reinforcement Learning\n  in Chip Design","authorsParsed":[["Yu","Tao",""],["Gao","Peng",""],["Wang","Fei",""],["Yuan","Ru-Yue",""]],"timestamp":1721967354000,"metadataBlobId":"kYyK9X9SHGVAFaIY0uLCbqBfzvCKa8j8RzO2Vj1A8TQ"},{"id":"2407.10466","title":"Assessing the Performance of Stateful Logic in 1-Selector-1-RRAM\n  Crossbar Arrays","authorsParsed":[["Tyagi","Arjun",""],["Kvatinsky","Shahar",""]],"timestamp":1721025763000,"metadataBlobId":"GGj-wKNUKYDX2IeiCH_PiQ8x-mf-dxSRl-yTMvF6gPA"},{"id":"2407.18269","title":"LaMAGIC: Language-Model-based Topology Generation for Analog Integrated\n  Circuits","authorsParsed":[["Chang","Chen-Chia",""],["Shen","Yikang",""],["Fan","Shaoze",""],["Li","Jing",""],["Zhang","Shun",""],["Cao","Ningyuan",""],["Chen","Yiran",""],["Zhang","Xin",""]],"timestamp":1721429501000,"metadataBlobId":"jAFxo_EwMP4euiS-CklhyoSy1GN8b3xxxYWFz23ESEU"},{"id":"2407.14645","title":"Performance Modeling and Workload Analysis of Distributed Large Language\n  Model Training and Inference","authorsParsed":[["Kundu","Joyjit",""],["Guo","Wenzhe",""],["BanaGozar","Ali",""],["De Alwis","Udari",""],["Sengupta","Sourav",""],["Gupta","Puneet",""],["Mallik","Arindam",""]],"timestamp":1721418545000,"metadataBlobId":"g-tiQfiwpis1bsQ4kKudGMnF14bNgLE1RnGSdXDJXD8"},{"id":"2407.14274","title":"Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for\n  Multi-Pumped Soft SIMD Operations","authorsParsed":[["Armeniakos","Giorgos",""],["Maras","Alexis",""],["Xydis","Sotirios",""],["Soudris","Dimitrios",""]],"timestamp":1721393644000,"metadataBlobId":"TtmWBKfS2MQ78_JwryvlNhTl1zWUSrLdzvVxCDGefOE"},{"id":"2407.21661","title":"Towards Error Correction for Computing in Racetrack Memory","authorsParsed":[["Brazzle","Preston",""],["Morris","Benjamin F.","III"],["McKinney","Evan",""],["Zhou","Peipei",""],["Hu","Jingtong",""],["Khan","Asif Ali",""],["Jones","Alex K.",""]],"timestamp":1722438382000,"metadataBlobId":"nQQk3Ce73IFNtwB3dKKETvKnQDq7Nd_pfbNtnVIt9Ho"},{"id":"2407.20628","title":"Configurable Multi-Port Memory Architecture for High-Speed Data\n  Communication","authorsParsed":[["Dhakad","Narendra Singh",""],["Vishvakarma","Santosh Kumar",""]],"timestamp":1722326707000,"metadataBlobId":"TGXgRACxbYoYNkt6yD-b-O-_33mji1NDYIBxL3u1DeM"},{"id":"2407.00207","title":"CIS: Composable Instruction Set for Streaming Applications: Design,\n  Modeling, and Scheduling","authorsParsed":[["Yang","Yu",""],["González","Jordi Altayó",""],["Hemani","Ahmed",""]],"timestamp":1719602725000,"metadataBlobId":"a8et4Ycc-dSsg1wSv10P6-vc5bXcA5nKxy0gmIRWn78"},{"id":"2407.18264","title":"Latency optimized Deep Neural Networks (DNNs): An Artificial\n  Intelligence approach at the Edge using Multiprocessor System on Chip (MPSoC)","authorsParsed":[["Omidsajedi","Seyed Nima",""],["Reddy","Rekha",""],["Yi","Jianming",""],["Herbst","Jan",""],["Lipps","Christoph",""],["Schotten","Hans Dieter",""]],"timestamp":1721130701000,"metadataBlobId":"pbJHWxdmc1Ed13exQPSlwxNK-oKojpD9OYrg6DXbAsk"},{"id":"2407.17647","title":"An Energy-Efficient Artefact Detection Accelerator on FPGAs for\n  Hyper-Spectral Satellite Imagery","authorsParsed":[["Castelino","Cornell",""],["Khandelwal","Shashwat",""],["Shreejith","Shanker",""],["Bogaraju","Sharatchandra Varma",""]],"timestamp":1721856296000,"metadataBlobId":"ogj7hTUb01gebGD-PJGZerzbZLFcy7UIETK6yzaOZAo"},{"id":"2407.06134","title":"Scaling Analog Photonic Accelerators for Byte-Size, Integer General\n  Matrix Multiply (GEMM) Kernels","authorsParsed":[["Alo","Oluwaseun Adewunmi",""],["Vatsavai","Sairam Sri",""],["Thakkar","Ishan",""]],"timestamp":1720458424000,"metadataBlobId":"5Hjyq--9Fy2o1yOefeIa1331JM4qw2gi3Su3Y0fZgIo"},{"id":"2407.19165","title":"HENNC: Hardware Engine for Artificial Neural Network-based Chaotic\n  Oscillators","authorsParsed":[["Vaziri","Mobin",""],["Vakili","Shervin",""],["Rahimifar","M. Mehdi",""],["Langlois","J. M. Pierre",""]],"timestamp":1722053858000,"metadataBlobId":"VHpLRY7I_R5NnbfeiG0bb5Rj_A4yUKeWgWO8cpYBNn0"},{"id":"2407.09180","title":"iMIV: in-Memory Integrity Verification for NVM","authorsParsed":[["Jain","Rajat","","Indian Institute of Science"],["Prasad","Aravinda","","Intel Labs"],["Subramoney","Sreenivas","","Intel Labs"],["Basu","Arkaprava","","Indian Institute of Science"]],"timestamp":1720783765000,"metadataBlobId":"1lFy6mBNcVwwG5RsaLIiILokmScUhvq46rTlmkIuYJQ"},{"id":"2407.04849","title":"MUSIC-lite: Efficient MUSIC using Approximate Computing: An OFDM Radar\n  Case Study","authorsParsed":[["Bhattacharjya","Rajat",""],["Sarkar","Arnab",""],["Maity","Biswadip",""],["Dutt","Nikil",""]],"timestamp":1720210752000,"metadataBlobId":"O-uGuENk1YSZ5Z-3Ak32HaXJvxAMxSKhzbE12ZIheqY"},{"id":"2407.18326","title":"Classification-Based Automatic HDL Code Generation Using LLMs","authorsParsed":[["Sun","Wenhao",""],["Li","Bing",""],["Zhang","Grace Li",""],["Yin","Xunzhao",""],["Zhuo","Cheng",""],["Schlichtmann","Ulf",""]],"timestamp":1720083613000,"metadataBlobId":"t5zqgA4lJctadGX8F4rXyMxkVJiB1y3lVx5AQGCywrw"},{"id":"2407.06760","title":"On the Importance of Reproducibility of Experimental Results Especially\n  in the Domain of Security","authorsParsed":[["Petryk","Dmytro",""],["Kabin","Ievgen",""],["Langendörfer","Peter",""],["Dyka","Zoya",""]],"timestamp":1720523534000,"metadataBlobId":"sFtGVazNx3vl6szEVzLxu-HMjZwDzzYodmHDriHoTME"}]