Analysis & Synthesis report for project
Thu Dec 06 17:33:34 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |project|control:c0|current_state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 15. Parameter Settings for User Entity Instance: vga_adapter:VGA
 16. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 21. Parameter Settings for Inferred Entity Instance: datapath:d0|random_generator:d1|random:g0|lpm_divide:Mod0
 22. altsyncram Parameter Settings by Entity Instance
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "datapath:d0|draw:d8|counter_map_y:t2"
 25. Port Connectivity Checks: "datapath:d0|draw:d8|counter_map_x:t0"
 26. Port Connectivity Checks: "datapath:d0|draw:d8"
 27. Port Connectivity Checks: "datapath:d0|register_blk:d7|player_move:s9"
 28. Port Connectivity Checks: "datapath:d0|random_generator:d1|filter:g2"
 29. Port Connectivity Checks: "control:c0|block_frame_counter:c2"
 30. Port Connectivity Checks: "control:c0"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Dec 06 17:33:34 2018       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; project                                     ;
; Top-level Entity Name           ; project                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 319                                         ;
; Total pins                      ; 64                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 57,600                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; project            ; project            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------------------+---------+
; project.v                        ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v                  ;         ;
; vga_adapter.v                    ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v              ;         ;
; vga_address_translator.v         ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_address_translator.v   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_m6m1.tdf           ; yes             ; Auto-Generated Megafunction       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altsyncram_m6m1.tdf     ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/decode_7la.tdf          ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/decode_01a.tdf          ;         ;
; db/mux_ifb.tdf                   ; yes             ; Auto-Generated Megafunction       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/mux_ifb.tdf             ;         ;
; vga_pll.v                        ; yes             ; Auto-Found Wizard-Generated File  ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_pll.v                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altpll_80u.tdf          ;         ;
; vga_controller.v                 ; yes             ; Auto-Found Verilog HDL File       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_controller.v           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/abs_divider.inc                     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                      ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                 ;         ;
; db/lpm_divide_32m.tdf            ; yes             ; Auto-Generated Megafunction       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/lpm_divide_32m.tdf      ;         ;
; db/sign_div_unsign_6kh.tdf       ; yes             ; Auto-Generated Megafunction       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/sign_div_unsign_6kh.tdf ;         ;
; db/alt_u_div_ise.tdf             ; yes             ; Auto-Generated Megafunction       ; C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/alt_u_div_ise.tdf       ;         ;
+----------------------------------+-----------------+-----------------------------------+--------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 974            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1490           ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 456            ;
;     -- 5 input functions                    ; 239            ;
;     -- 4 input functions                    ; 170            ;
;     -- <=3 input functions                  ; 625            ;
;                                             ;                ;
; Dedicated logic registers                   ; 319            ;
;                                             ;                ;
; I/O pins                                    ; 64             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 57600          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 299            ;
; Total fan-out                               ; 7381           ;
; Average fan-out                             ; 3.79           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |project                                                ; 1490 (1)            ; 319 (0)                   ; 57600             ; 0          ; 64   ; 0            ; |project                                                                                                                                           ; project                ; work         ;
;    |control:c0|                                         ; 91 (19)             ; 45 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |project|control:c0                                                                                                                                ; control                ; work         ;
;       |block_frame_counter:c2|                          ; 13 (13)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |project|control:c0|block_frame_counter:c2                                                                                                         ; block_frame_counter    ; work         ;
;       |count_capture:p1|                                ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |project|control:c0|count_capture:p1                                                                                                               ; count_capture          ; work         ;
;       |count_three:p0|                                  ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |project|control:c0|count_three:p0                                                                                                                 ; count_three            ; work         ;
;       |counter_ld:c3|                                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |project|control:c0|counter_ld:c3                                                                                                                  ; counter_ld             ; work         ;
;       |delay_counter:c1|                                ; 39 (39)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |project|control:c0|delay_counter:c1                                                                                                               ; delay_counter          ; work         ;
;       |mux_ld_blk:c4|                                   ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|control:c0|mux_ld_blk:c4                                                                                                                  ; mux_ld_blk             ; work         ;
;    |count_direction:s1|                                 ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |project|count_direction:s1                                                                                                                        ; count_direction        ; work         ;
;    |count_sec:s0|                                       ; 87 (0)              ; 38 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|count_sec:s0                                                                                                                              ; count_sec              ; work         ;
;       |count_second:s4|                                 ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |project|count_sec:s0|count_second:s4                                                                                                              ; count_second           ; work         ;
;       |hex_decoder:s7|                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|count_sec:s0|hex_decoder:s7                                                                                                               ; hex_decoder            ; work         ;
;       |hex_decoder:s8|                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|count_sec:s0|hex_decoder:s8                                                                                                               ; hex_decoder            ; work         ;
;       |hex_second:s5|                                   ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |project|count_sec:s0|hex_second:s5                                                                                                                ; hex_second             ; work         ;
;       |hex_second:s6|                                   ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |project|count_sec:s0|hex_second:s6                                                                                                                ; hex_second             ; work         ;
;       |rate_divider_second:s3|                          ; 54 (54)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |project|count_sec:s0|rate_divider_second:s3                                                                                                       ; rate_divider_second    ; work         ;
;    |datapath:d0|                                        ; 1244 (2)            ; 204 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0                                                                                                                               ; datapath               ; work         ;
;       |blk_counter:d5|                                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|blk_counter:d5                                                                                                                ; blk_counter            ; work         ;
;       |counter_draw_x:d2|                               ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|counter_draw_x:d2                                                                                                             ; counter_draw_x         ; work         ;
;       |counter_draw_y:d4|                               ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|counter_draw_y:d4                                                                                                             ; counter_draw_y         ; work         ;
;       |draw:d8|                                         ; 89 (60)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|draw:d8                                                                                                                       ; draw                   ; work         ;
;          |counter_draw_x:t3|                            ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|draw:d8|counter_draw_x:t3                                                                                                     ; counter_draw_x         ; work         ;
;          |counter_draw_y:t5|                            ; 10 (10)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|draw:d8|counter_draw_y:t5                                                                                                     ; counter_draw_y         ; work         ;
;          |rate_divider_draw:t4|                         ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|draw:d8|rate_divider_draw:t4                                                                                                  ; rate_divider_draw      ; work         ;
;       |keyboard_dir:d6|                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|keyboard_dir:d6                                                                                                               ; keyboard_dir           ; work         ;
;       |random_generator:d1|                             ; 32 (0)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1                                                                                                           ; random_generator       ; work         ;
;          |rand_coord_mux:g3|                            ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1|rand_coord_mux:g3                                                                                         ; rand_coord_mux         ; work         ;
;          |random:g0|                                    ; 19 (0)              ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1|random:g0                                                                                                 ; random                 ; work         ;
;             |lpm_divide:Mod0|                           ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1|random:g0|lpm_divide:Mod0                                                                                 ; lpm_divide             ; work         ;
;                |lpm_divide_32m:auto_generated|          ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1|random:g0|lpm_divide:Mod0|lpm_divide_32m:auto_generated                                                   ; lpm_divide_32m         ; work         ;
;                   |sign_div_unsign_6kh:divider|         ; 15 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1|random:g0|lpm_divide:Mod0|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider                       ; sign_div_unsign_6kh    ; work         ;
;                      |alt_u_div_ise:divider|            ; 15 (15)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1|random:g0|lpm_divide:Mod0|lpm_divide_32m:auto_generated|sign_div_unsign_6kh:divider|alt_u_div_ise:divider ; alt_u_div_ise          ; work         ;
;             |random_piece:z0|                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1|random:g0|random_piece:z0                                                                                 ; random_piece           ; work         ;
;             |random_piece:z3|                           ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1|random:g0|random_piece:z3                                                                                 ; random_piece           ; work         ;
;             |random_piece_dif:z1|                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1|random:g0|random_piece_dif:z1                                                                             ; random_piece_dif       ; work         ;
;             |random_piece_dif:z2|                       ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|random_generator:d1|random:g0|random_piece_dif:z2                                                                             ; random_piece_dif       ; work         ;
;       |rate_divider_draw:d3|                            ; 9 (9)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|rate_divider_draw:d3                                                                                                          ; rate_divider_draw      ; work         ;
;       |register_blk:d7|                                 ; 1084 (253)          ; 166 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7                                                                                                               ; register_blk           ; work         ;
;          |counter_coord:r0|                             ; 82 (21)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r0                                                                                              ; counter_coord          ; work         ;
;             |counter_x:q0|                              ; 33 (33)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r0|counter_x:q0                                                                                 ; counter_x              ; work         ;
;             |counter_y:q1|                              ; 28 (28)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r0|counter_y:q1                                                                                 ; counter_y              ; work         ;
;          |counter_coord:r1|                             ; 80 (21)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r1                                                                                              ; counter_coord          ; work         ;
;             |counter_x:q0|                              ; 32 (32)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r1|counter_x:q0                                                                                 ; counter_x              ; work         ;
;             |counter_y:q1|                              ; 27 (27)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r1|counter_y:q1                                                                                 ; counter_y              ; work         ;
;          |counter_coord:r2|                             ; 80 (21)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r2                                                                                              ; counter_coord          ; work         ;
;             |counter_x:q0|                              ; 32 (32)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r2|counter_x:q0                                                                                 ; counter_x              ; work         ;
;             |counter_y:q1|                              ; 27 (27)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r2|counter_y:q1                                                                                 ; counter_y              ; work         ;
;          |counter_coord:r3|                             ; 80 (21)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r3                                                                                              ; counter_coord          ; work         ;
;             |counter_x:q0|                              ; 32 (32)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r3|counter_x:q0                                                                                 ; counter_x              ; work         ;
;             |counter_y:q1|                              ; 27 (27)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r3|counter_y:q1                                                                                 ; counter_y              ; work         ;
;          |counter_coord:r4|                             ; 80 (21)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r4                                                                                              ; counter_coord          ; work         ;
;             |counter_x:q0|                              ; 32 (32)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r4|counter_x:q0                                                                                 ; counter_x              ; work         ;
;             |counter_y:q1|                              ; 27 (27)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r4|counter_y:q1                                                                                 ; counter_y              ; work         ;
;          |counter_coord:r5|                             ; 79 (21)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r5                                                                                              ; counter_coord          ; work         ;
;             |counter_x:q0|                              ; 32 (32)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r5|counter_x:q0                                                                                 ; counter_x              ; work         ;
;             |counter_y:q1|                              ; 26 (26)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r5|counter_y:q1                                                                                 ; counter_y              ; work         ;
;          |counter_coord:r6|                             ; 79 (21)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r6                                                                                              ; counter_coord          ; work         ;
;             |counter_x:q0|                              ; 32 (32)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r6|counter_x:q0                                                                                 ; counter_x              ; work         ;
;             |counter_y:q1|                              ; 26 (26)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r6|counter_y:q1                                                                                 ; counter_y              ; work         ;
;          |counter_coord:r7|                             ; 79 (21)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r7                                                                                              ; counter_coord          ; work         ;
;             |counter_x:q0|                              ; 32 (32)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r7|counter_x:q0                                                                                 ; counter_x              ; work         ;
;             |counter_y:q1|                              ; 26 (26)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r7|counter_y:q1                                                                                 ; counter_y              ; work         ;
;          |counter_coord:r8|                             ; 81 (21)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r8                                                                                              ; counter_coord          ; work         ;
;             |counter_x:q0|                              ; 32 (32)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r8|counter_x:q0                                                                                 ; counter_x              ; work         ;
;             |counter_y:q1|                              ; 28 (28)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r8|counter_y:q1                                                                                 ; counter_y              ; work         ;
;          |counter_coord:r9|                             ; 79 (21)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r9                                                                                              ; counter_coord          ; work         ;
;             |counter_x:q0|                              ; 32 (32)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r9|counter_x:q0                                                                                 ; counter_x              ; work         ;
;             |counter_y:q1|                              ; 26 (26)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|counter_coord:r9|counter_y:q1                                                                                 ; counter_y              ; work         ;
;          |player_move:s9|                               ; 32 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|player_move:s9                                                                                                ; player_move            ; work         ;
;             |player_move_x:q2|                          ; 22 (22)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|player_move:s9|player_move_x:q2                                                                               ; player_move_x          ; work         ;
;             |player_move_y:q3|                          ; 10 (10)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |project|datapath:d0|register_blk:d7|player_move:s9|player_move_y:q3                                                                               ; player_move_y          ; work         ;
;    |vga_adapter:VGA|                                    ; 64 (3)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA                                                                                                                           ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                    ; altsyncram             ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                                                                     ; altsyncram_m6m1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b                                            ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2                                                  ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                                                        ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                              ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller                                                                                                 ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                    ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll                                                                                                             ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                     ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                           ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                      ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; None ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |project|control:c0|current_state                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+--------------------------+-------------------------+--------------------+---------------------+--------------------+---------------------+-----------------------+-------------------------+--------------------+-----------------------------+----------------------------+
; Name                        ; current_state.GAMEOVER ; current_state.WAIT_ERASE ; current_state.WAIT_DRAW ; current_state.WAIT ; current_state.ERASE ; current_state.DRAW ; current_state.INCRE ; current_state.CAPTURE ; current_state.MAIN_WAIT ; current_state.MAIN ; current_state.PREPARE_ERASE ; current_state.PREPARE_DRAW ;
+-----------------------------+------------------------+--------------------------+-------------------------+--------------------+---------------------+--------------------+---------------------+-----------------------+-------------------------+--------------------+-----------------------------+----------------------------+
; current_state.PREPARE_DRAW  ; 0                      ; 0                        ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                     ; 0                       ; 0                  ; 0                           ; 0                          ;
; current_state.PREPARE_ERASE ; 0                      ; 0                        ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                     ; 0                       ; 0                  ; 1                           ; 1                          ;
; current_state.MAIN          ; 0                      ; 0                        ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                     ; 0                       ; 1                  ; 0                           ; 1                          ;
; current_state.MAIN_WAIT     ; 0                      ; 0                        ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                     ; 1                       ; 0                  ; 0                           ; 1                          ;
; current_state.CAPTURE       ; 0                      ; 0                        ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 1                     ; 0                       ; 0                  ; 0                           ; 1                          ;
; current_state.INCRE         ; 0                      ; 0                        ; 0                       ; 0                  ; 0                   ; 0                  ; 1                   ; 0                     ; 0                       ; 0                  ; 0                           ; 1                          ;
; current_state.DRAW          ; 0                      ; 0                        ; 0                       ; 0                  ; 0                   ; 1                  ; 0                   ; 0                     ; 0                       ; 0                  ; 0                           ; 1                          ;
; current_state.ERASE         ; 0                      ; 0                        ; 0                       ; 0                  ; 1                   ; 0                  ; 0                   ; 0                     ; 0                       ; 0                  ; 0                           ; 1                          ;
; current_state.WAIT          ; 0                      ; 0                        ; 0                       ; 1                  ; 0                   ; 0                  ; 0                   ; 0                     ; 0                       ; 0                  ; 0                           ; 1                          ;
; current_state.WAIT_DRAW     ; 0                      ; 0                        ; 1                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                     ; 0                       ; 0                  ; 0                           ; 1                          ;
; current_state.WAIT_ERASE    ; 0                      ; 1                        ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                     ; 0                       ; 0                  ; 0                           ; 1                          ;
; current_state.GAMEOVER      ; 1                      ; 0                        ; 0                       ; 0                  ; 0                   ; 0                  ; 0                   ; 0                     ; 0                       ; 0                  ; 0                           ; 1                          ;
+-----------------------------+------------------------+--------------------------+-------------------------+--------------------+---------------------+--------------------+---------------------+-----------------------+-------------------------+--------------------+-----------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                     ;
+-----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal      ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------+------------------------+
; datapath:d0|draw:d8|x[7]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|x[5]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|x[6]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|y[3]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|y[4]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|y[5]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|y[6]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|colour[2]                       ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|x[0]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|x[1]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|x[2]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|x[3]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|x[4]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|colour[1]                       ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|colour[0]                       ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|y[0]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|y[1]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; datapath:d0|draw:d8|y[2]                            ; datapath:d0|draw:d8|x[7] ; yes                    ;
; Number of user-specified and inferred latches = 18  ;                          ;                        ;
+-----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------------------+----------------------------------------+
; Register name                                       ; Reason for Removal                     ;
+-----------------------------------------------------+----------------------------------------+
; datapath:d0|draw:d8|counter_map_y:t2|map_draw[0..6] ; Stuck at GND due to stuck port data_in ;
; datapath:d0|draw:d8|counter_map_x:t0|map_draw[0..6] ; Stuck at GND due to stuck port data_in ;
; control:c0|current_state~2                          ; Lost fanout                            ;
; control:c0|current_state~3                          ; Lost fanout                            ;
; control:c0|current_state~4                          ; Lost fanout                            ;
; control:c0|current_state~5                          ; Lost fanout                            ;
; control:c0|current_state~6                          ; Lost fanout                            ;
; Total Number of Removed Registers = 19              ;                                        ;
+-----------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 319   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 268   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |project|count_sec:s0|count_second:s4|count_second[3]                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |project|vga_adapter:VGA|vga_controller:controller|yCounter[9]                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|control:c0|count_capture:p1|q[1]                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|control:c0|count_three:p0|q[0]                                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |project|control:c0|delay_counter:c1|out[13]                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|control:c0|delay_counter:c1|out[11]                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|count_sec:s0|hex_second:s5|hex_second[0]                                                          ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |project|count_sec:s0|rate_divider_second:s3|out[5]                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |project|count_sec:s0|rate_divider_second:s3|out[8]                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|count_sec:s0|hex_second:s6|hex_second[1]                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|counter_draw_x:d2|q[3]                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|counter_draw_y:d4|q[3]                                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|datapath:d0|rate_divider_draw:d3|out[0]                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|datapath:d0|rate_divider_draw:d3|out[2]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |project|datapath:d0|blk_counter:d5|q[1]                                                                   ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |project|control:c0|block_frame_counter:c2|out[5]                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|player_move:s9|player_move_y:q3|player_y[6]                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|count_direction:s1|direction[1]                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|draw:d8|counter_draw_x:t3|q[4]                                                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |project|datapath:d0|draw:d8|counter_draw_y:t5|q[3]                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|datapath:d0|draw:d8|rate_divider_draw:t4|out[4]                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |project|datapath:d0|draw:d8|rate_divider_draw:t4|out[3]                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |project|control:c0|counter_ld:c3|q[2]                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|player_move:s9|player_move_x:q2|player_x[3]                           ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r0|counter_x:q0|new_x[3]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r0|counter_y:q1|new_y[6]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r1|counter_x:q0|new_x[5]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r1|counter_y:q1|new_y[5]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r2|counter_x:q0|new_x[0]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r2|counter_y:q1|new_y[3]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r3|counter_x:q0|new_x[4]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r3|counter_y:q1|new_y[6]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r4|counter_x:q0|new_x[0]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r4|counter_y:q1|new_y[5]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r5|counter_x:q0|new_x[1]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r5|counter_y:q1|new_y[6]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r6|counter_x:q0|new_x[0]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r6|counter_y:q1|new_y[0]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r7|counter_x:q0|new_x[3]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r7|counter_y:q1|new_y[6]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r8|counter_x:q0|new_x[0]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r8|counter_y:q1|new_y[0]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r9|counter_x:q0|new_x[4]                                ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; Yes        ; |project|datapath:d0|register_blk:d7|counter_coord:r9|counter_y:q1|new_y[6]                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |project|datapath:d0|keyboard_dir:d6|right_d                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project|datapath:d0|draw:d8|colour[2]                                                                     ;
; 32:1               ; 15 bits   ; 315 LEs       ; 165 LEs              ; 150 LEs                ; No         ; |project|datapath:d0|register_blk:d7|Mux9                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|random_generator:d1|random:g0|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                                                          ;
; LPM_WIDTHD             ; 3              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_32m ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|draw:d8|counter_map_y:t2"                                                                                                                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; colour_in ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (1 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; map_erase ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|draw:d8|counter_map_x:t0"                                                                                                                                                 ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                          ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; colour_in ; Input  ; Warning  ; Input port expression (3 bits) is wider than the input port (1 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; map_erase ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|draw:d8"     ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; map_coord[11..10] ; Input ; Info     ; Stuck at VCC ;
; map_coord[2..1]   ; Input ; Info     ; Stuck at VCC ;
; map_coord[14..12] ; Input ; Info     ; Stuck at GND ;
; map_coord[6..3]   ; Input ; Info     ; Stuck at GND ;
; map_coord[9]      ; Input ; Info     ; Stuck at GND ;
; map_coord[8]      ; Input ; Info     ; Stuck at VCC ;
+-------------------+-------+----------+--------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|register_blk:d7|player_move:s9" ;
+--------------+-------+----------+--------------------------------------+
; Port         ; Type  ; Severity ; Details                              ;
+--------------+-------+----------+--------------------------------------+
; p_in[5..4]   ; Input ; Info     ; Stuck at VCC                         ;
; p_in[12..10] ; Input ; Info     ; Stuck at GND                         ;
; p_in[3..1]   ; Input ; Info     ; Stuck at GND                         ;
; p_in[14]     ; Input ; Info     ; Stuck at GND                         ;
; p_in[13]     ; Input ; Info     ; Stuck at VCC                         ;
; p_in[9]      ; Input ; Info     ; Stuck at VCC                         ;
; p_in[8]      ; Input ; Info     ; Stuck at GND                         ;
; p_in[7]      ; Input ; Info     ; Stuck at VCC                         ;
; p_in[6]      ; Input ; Info     ; Stuck at GND                         ;
; p_in[0]      ; Input ; Info     ; Stuck at VCC                         ;
+--------------+-------+----------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:d0|random_generator:d1|filter:g2"                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; filt_num_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:c0|block_frame_counter:c2"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:c0"                                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; capture   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; increment ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; resetn    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 319                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 225                         ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 26                          ;
;     ENA SCLR SLD      ; 7                           ;
;     SCLR              ; 21                          ;
;     SLD               ; 2                           ;
;     plain             ; 18                          ;
; arriav_lcell_comb     ; 1493                        ;
;     arith             ; 405                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 383                         ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 1068                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 140                         ;
;         4 data inputs ; 170                         ;
;         5 data inputs ; 239                         ;
;         6 data inputs ; 456                         ;
;     shared            ; 20                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 12                          ;
;         3 data inputs ; 2                           ;
; boundary_port         ; 64                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.48                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu Dec 06 17:33:15 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12125): Using design file project.v, which is not specified as a design file for the current project, but contains definitions for 37 design units and 37 entities in project
    Info (12023): Found entity 1: project File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1
    Info (12023): Found entity 2: control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 80
    Info (12023): Found entity 3: datapath File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 275
    Info (12023): Found entity 4: register_blk File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 319
    Info (12023): Found entity 5: counter_ld File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 393
    Info (12023): Found entity 6: mux_ld_blk File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 415
    Info (12023): Found entity 7: counter_coord File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 477
    Info (12023): Found entity 8: blk_counter File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 500
    Info (12023): Found entity 9: random_generator File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 522
    Info (12023): Found entity 10: random File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 543
    Info (12023): Found entity 11: random_piece_dif File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 562
    Info (12023): Found entity 12: random_piece File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 588
    Info (12023): Found entity 13: reg_rand File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 614
    Info (12023): Found entity 14: filter File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 639
    Info (12023): Found entity 15: rand_coord_mux File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 667
    Info (12023): Found entity 16: counter_x File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 705
    Info (12023): Found entity 17: counter_y File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 752
    Info (12023): Found entity 18: draw File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 800
    Info (12023): Found entity 19: counter_map_x File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 852
    Info (12023): Found entity 20: counter_map_y File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 895
    Info (12023): Found entity 21: counter_draw_x File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 935
    Info (12023): Found entity 22: counter_draw_y File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 958
    Info (12023): Found entity 23: rate_divider_draw File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 981
    Info (12023): Found entity 24: delay_counter File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1007
    Info (12023): Found entity 25: block_frame_counter File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1032
    Info (12023): Found entity 26: count_sec File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1057
    Info (12023): Found entity 27: rate_divider_second File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1078
    Info (12023): Found entity 28: count_second File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1104
    Info (12023): Found entity 29: hex_second File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1125
    Info (12023): Found entity 30: hex_decoder File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1146
    Info (12023): Found entity 31: count_direction File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1167
    Info (12023): Found entity 32: count_three File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1189
    Info (12023): Found entity 33: count_capture File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1218
    Info (12023): Found entity 34: player_move File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1247
    Info (12023): Found entity 35: player_move_x File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1265
    Info (12023): Found entity 36: player_move_y File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1313
    Info (12023): Found entity 37: keyboard_dir File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1365
Warning (10236): Verilog HDL Implicit Net warning at project.v(70): created implicit net for "reset_rd" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at project.v(72): created implicit net for "count_dir" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 72
Warning (10236): Verilog HDL Implicit Net warning at project.v(74): created implicit net for "ld_player" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at project.v(74): created implicit net for "resetn" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at project.v(74): created implicit net for "cap_random" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at project.v(74): created implicit net for "store_random" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at project.v(139): created implicit net for "r_d_capture" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 139
Warning (10236): Verilog HDL Implicit Net warning at project.v(140): created implicit net for "rd" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 140
Warning (10236): Verilog HDL Implicit Net warning at project.v(141): created implicit net for "q" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 141
Warning (10236): Verilog HDL Implicit Net warning at project.v(306): created implicit net for "r_d" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 306
Warning (10236): Verilog HDL Implicit Net warning at project.v(311): created implicit net for "left_d" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 311
Warning (10236): Verilog HDL Implicit Net warning at project.v(311): created implicit net for "right_d" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 311
Warning (10236): Verilog HDL Implicit Net warning at project.v(311): created implicit net for "up_d" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 311
Warning (10236): Verilog HDL Implicit Net warning at project.v(311): created implicit net for "down_d" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 311
Warning (10236): Verilog HDL Implicit Net warning at project.v(552): created implicit net for "ran_en0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 552
Warning (10236): Verilog HDL Implicit Net warning at project.v(553): created implicit net for "ran_en1" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 553
Warning (10236): Verilog HDL Implicit Net warning at project.v(554): created implicit net for "ran_en2" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 554
Warning (10236): Verilog HDL Implicit Net warning at project.v(555): created implicit net for "ran_en3" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 555
Warning (10236): Verilog HDL Implicit Net warning at project.v(824): created implicit net for "rd" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 824
Warning (10236): Verilog HDL Implicit Net warning at project.v(1069): created implicit net for "rotation" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1069
Info (12127): Elaborating entity "project" for the top level hierarchy
Warning (12125): Using design file vga_adapter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_adapter File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v Line: 78
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 64
Warning (12125): Using design file vga_address_translator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_address_translator.v Line: 4
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altsyncram_m6m1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/decode_7la.tdf Line: 23
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/decode_01a.tdf Line: 23
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altsyncram_m6m1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/mux_ifb.tdf Line: 23
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altsyncram_m6m1.tdf Line: 50
Warning (12125): Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_pll File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_pll.v Line: 36
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altpll_80u.tdf Line: 26
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file vga_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: vga_controller File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_controller.v Line: 9
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/vga_adapter.v Line: 252
Info (12128): Elaborating entity "count_sec" for hierarchy "count_sec:s0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 70
Warning (10230): Verilog HDL assignment warning at project.v(1072): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1072
Info (12128): Elaborating entity "rate_divider_second" for hierarchy "count_sec:s0|rate_divider_second:s3" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1069
Warning (10230): Verilog HDL assignment warning at project.v(1100): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1100
Info (12128): Elaborating entity "count_second" for hierarchy "count_sec:s0|count_second:s4" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1070
Info (12128): Elaborating entity "hex_second" for hierarchy "count_sec:s0|hex_second:s5" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1071
Info (12128): Elaborating entity "hex_decoder" for hierarchy "count_sec:s0|hex_decoder:s7" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1074
Info (12128): Elaborating entity "count_direction" for hierarchy "count_direction:s1" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 72
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 74
Warning (10230): Verilog HDL assignment warning at project.v(119): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 119
Warning (10230): Verilog HDL assignment warning at project.v(142): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 142
Warning (10270): Verilog HDL Case Statement warning at project.v(193): incomplete case statement has no default case item File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 193
Info (10264): Verilog HDL Case Statement information at project.v(193): all case item expressions in this case statement are onehot File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 193
Info (12128): Elaborating entity "count_three" for hierarchy "control:c0|count_three:p0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 138
Warning (10230): Verilog HDL assignment warning at project.v(1213): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1213
Warning (10230): Verilog HDL assignment warning at project.v(1214): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1214
Warning (10230): Verilog HDL assignment warning at project.v(1215): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1215
Info (12128): Elaborating entity "count_capture" for hierarchy "control:c0|count_capture:p1" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 139
Warning (10230): Verilog HDL assignment warning at project.v(1242): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1242
Warning (10230): Verilog HDL assignment warning at project.v(1243): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1243
Warning (10230): Verilog HDL assignment warning at project.v(1244): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1244
Info (12128): Elaborating entity "delay_counter" for hierarchy "control:c0|delay_counter:c1" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 140
Warning (10230): Verilog HDL assignment warning at project.v(1028): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1028
Info (12128): Elaborating entity "block_frame_counter" for hierarchy "control:c0|block_frame_counter:c2" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 141
Warning (10230): Verilog HDL assignment warning at project.v(1053): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1053
Info (12128): Elaborating entity "counter_ld" for hierarchy "control:c0|counter_ld:c3" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 263
Info (12128): Elaborating entity "mux_ld_blk" for hierarchy "control:c0|mux_ld_blk:c4" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 264
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 76
Warning (10230): Verilog HDL assignment warning at project.v(308): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 308
Warning (10230): Verilog HDL assignment warning at project.v(310): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 310
Info (12128): Elaborating entity "random_generator" for hierarchy "datapath:d0|random_generator:d1" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 304
Info (12128): Elaborating entity "random" for hierarchy "datapath:d0|random_generator:d1|random:g0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 534
Info (12128): Elaborating entity "random_piece" for hierarchy "datapath:d0|random_generator:d1|random:g0|random_piece:z0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 552
Info (12128): Elaborating entity "random_piece_dif" for hierarchy "datapath:d0|random_generator:d1|random:g0|random_piece_dif:z1" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 553
Info (12128): Elaborating entity "reg_rand" for hierarchy "datapath:d0|random_generator:d1|reg_rand:g1" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 535
Info (12128): Elaborating entity "filter" for hierarchy "datapath:d0|random_generator:d1|filter:g2" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 536
Warning (10230): Verilog HDL assignment warning at project.v(653): truncated value with size 32 to match size of target (4) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 653
Warning (10230): Verilog HDL assignment warning at project.v(659): truncated value with size 32 to match size of target (4) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 659
Info (12128): Elaborating entity "rand_coord_mux" for hierarchy "datapath:d0|random_generator:d1|rand_coord_mux:g3" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 538
Info (12128): Elaborating entity "counter_draw_x" for hierarchy "datapath:d0|counter_draw_x:d2" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 305
Info (12128): Elaborating entity "rate_divider_draw" for hierarchy "datapath:d0|rate_divider_draw:d3" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 306
Warning (10230): Verilog HDL assignment warning at project.v(1003): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1003
Info (12128): Elaborating entity "counter_draw_y" for hierarchy "datapath:d0|counter_draw_y:d4" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 307
Info (12128): Elaborating entity "blk_counter" for hierarchy "datapath:d0|blk_counter:d5" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 309
Info (12128): Elaborating entity "keyboard_dir" for hierarchy "datapath:d0|keyboard_dir:d6" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 311
Warning (10235): Verilog HDL Always Construct warning at project.v(1374): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1374
Warning (10235): Verilog HDL Always Construct warning at project.v(1375): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1375
Warning (10235): Verilog HDL Always Construct warning at project.v(1376): variable "up" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1376
Warning (10235): Verilog HDL Always Construct warning at project.v(1377): variable "down" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1377
Warning (10235): Verilog HDL Always Construct warning at project.v(1381): variable "down" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1381
Warning (10235): Verilog HDL Always Construct warning at project.v(1382): variable "up" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1382
Warning (10235): Verilog HDL Always Construct warning at project.v(1383): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1383
Warning (10235): Verilog HDL Always Construct warning at project.v(1384): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1384
Warning (10235): Verilog HDL Always Construct warning at project.v(1388): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1388
Warning (10235): Verilog HDL Always Construct warning at project.v(1389): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1389
Warning (10235): Verilog HDL Always Construct warning at project.v(1390): variable "down" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1390
Warning (10235): Verilog HDL Always Construct warning at project.v(1391): variable "up" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1391
Warning (10235): Verilog HDL Always Construct warning at project.v(1395): variable "up" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1395
Warning (10235): Verilog HDL Always Construct warning at project.v(1396): variable "down" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1396
Warning (10235): Verilog HDL Always Construct warning at project.v(1397): variable "right" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1397
Warning (10235): Verilog HDL Always Construct warning at project.v(1398): variable "left" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1398
Warning (10240): Verilog HDL Always Construct warning at project.v(1370): inferring latch(es) for variable "left_d", which holds its previous value in one or more paths through the always construct File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1370
Warning (10240): Verilog HDL Always Construct warning at project.v(1370): inferring latch(es) for variable "right_d", which holds its previous value in one or more paths through the always construct File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1370
Warning (10240): Verilog HDL Always Construct warning at project.v(1370): inferring latch(es) for variable "up_d", which holds its previous value in one or more paths through the always construct File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1370
Warning (10240): Verilog HDL Always Construct warning at project.v(1370): inferring latch(es) for variable "down_d", which holds its previous value in one or more paths through the always construct File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1370
Info (10041): Inferred latch for "down_d" at project.v(1393) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1393
Info (10041): Inferred latch for "up_d" at project.v(1393) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1393
Info (10041): Inferred latch for "right_d" at project.v(1393) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1393
Info (10041): Inferred latch for "left_d" at project.v(1393) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1393
Info (12128): Elaborating entity "register_blk" for hierarchy "datapath:d0|register_blk:d7" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 312
Info (12128): Elaborating entity "counter_coord" for hierarchy "datapath:d0|register_blk:d7|counter_coord:r0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 337
Info (12128): Elaborating entity "counter_x" for hierarchy "datapath:d0|register_blk:d7|counter_coord:r0|counter_x:q0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 489
Info (12128): Elaborating entity "counter_y" for hierarchy "datapath:d0|register_blk:d7|counter_coord:r0|counter_y:q1" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 490
Info (12128): Elaborating entity "player_move" for hierarchy "datapath:d0|register_blk:d7|player_move:s9" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 347
Info (12128): Elaborating entity "player_move_x" for hierarchy "datapath:d0|register_blk:d7|player_move:s9|player_move_x:q2" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1259
Info (12128): Elaborating entity "player_move_y" for hierarchy "datapath:d0|register_blk:d7|player_move:s9|player_move_y:q3" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1260
Info (12128): Elaborating entity "draw" for hierarchy "datapath:d0|draw:d8" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 313
Warning (10240): Verilog HDL Always Construct warning at project.v(828): inferring latch(es) for variable "colour", which holds its previous value in one or more paths through the always construct File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 828
Warning (10240): Verilog HDL Always Construct warning at project.v(828): inferring latch(es) for variable "x", which holds its previous value in one or more paths through the always construct File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 828
Warning (10240): Verilog HDL Always Construct warning at project.v(828): inferring latch(es) for variable "y", which holds its previous value in one or more paths through the always construct File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 828
Info (10041): Inferred latch for "y[0]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "y[1]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "y[2]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "y[3]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "y[4]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "y[5]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "y[6]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "x[0]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "x[1]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "x[2]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "x[3]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "x[4]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "x[5]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "x[6]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "x[7]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "colour[0]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "colour[1]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (10041): Inferred latch for "colour[2]" at project.v(843) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
Info (12128): Elaborating entity "counter_map_x" for hierarchy "datapath:d0|draw:d8|counter_map_x:t0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 821
Warning (10230): Verilog HDL assignment warning at project.v(891): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 891
Warning (10230): Verilog HDL assignment warning at project.v(892): truncated value with size 32 to match size of target (1) File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 892
Info (12128): Elaborating entity "counter_map_y" for hierarchy "datapath:d0|draw:d8|counter_map_y:t2" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 822
Warning (14026): LATCH primitive "datapath:d0|keyboard_dir:d6|right_d" is permanently enabled File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1368
Warning (14026): LATCH primitive "datapath:d0|keyboard_dir:d6|left_d" is permanently enabled File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1368
Warning (14026): LATCH primitive "datapath:d0|keyboard_dir:d6|down_d" is permanently enabled File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 1369
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|random_generator:d1|random:g0|Mod0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 557
Info (12130): Elaborated megafunction instantiation "datapath:d0|random_generator:d1|random:g0|lpm_divide:Mod0" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 557
Info (12133): Instantiated megafunction "datapath:d0|random_generator:d1|random:g0|lpm_divide:Mod0" with the following parameter: File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 557
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_32m.tdf
    Info (12023): Found entity 1: lpm_divide_32m File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/lpm_divide_32m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6kh File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/sign_div_unsign_6kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ise.tdf
    Info (12023): Found entity 1: alt_u_div_ise File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/alt_u_div_ise.tdf Line: 23
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch datapath:d0|draw:d8|x[7] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|x[5] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|x[6] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|y[3] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|y[4] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|y[5] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|y[6] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|colour[2] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|x[0] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|x[1] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|x[2] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|x[3] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|x[4] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|colour[1] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|colour[0] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|y[0] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|y[1] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13012): Latch datapath:d0|draw:d8|y[2] has unsafe behavior File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 843
    Warning (13013): Ports D and ENA on the latch are fed by the same signal control:c0|current_state.PREPARE_DRAW File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 122
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/output_files/project.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/db/altpll_80u.tdf Line: 34
    Info: Must be connected
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 19
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/project.v Line: 19
Info (21057): Implemented 1571 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 49 output pins
    Info (21061): Implemented 1497 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 506 warnings
    Info: Peak virtual memory: 4845 megabytes
    Info: Processing ended: Thu Dec 06 17:33:34 2018
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/exle0/Documents/2018_Fall/CSC_258/Project/project_file/output_files/project.map.smsg.


